
application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a720  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014d0  0800a8ac  0800a8ac  0000b8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd7c  0800bd7c  0000d054  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd7c  0800bd7c  0000cd7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd84  0800bd84  0000d054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd84  0800bd84  0000cd84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bd88  0800bd88  0000cd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  0800bd8c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  20000054  0800bde0  0000d054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  0800bde0  0000d50c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d054  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cfec  00000000  00000000  0000d084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ee7  00000000  00000000  0002a070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a50  00000000  00000000  0002df58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000147d  00000000  00000000  0002f9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002455a  00000000  00000000  00030e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cda8  00000000  00000000  0005537f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df21e  00000000  00000000  00072127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151345  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fdc  00000000  00000000  00151388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00158364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000054 	.word	0x20000054
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800a894 	.word	0x0800a894

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000058 	.word	0x20000058
 80001c8:	0800a894 	.word	0x0800a894

080001cc <__aeabi_ldivmod>:
 80001cc:	b97b      	cbnz	r3, 80001ee <__aeabi_ldivmod+0x22>
 80001ce:	b972      	cbnz	r2, 80001ee <__aeabi_ldivmod+0x22>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bfbe      	ittt	lt
 80001d4:	2000      	movlt	r0, #0
 80001d6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80001da:	e006      	blt.n	80001ea <__aeabi_ldivmod+0x1e>
 80001dc:	bf08      	it	eq
 80001de:	2800      	cmpeq	r0, #0
 80001e0:	bf1c      	itt	ne
 80001e2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80001e6:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ea:	f000 b9b5 	b.w	8000558 <__aeabi_idiv0>
 80001ee:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f6:	2900      	cmp	r1, #0
 80001f8:	db09      	blt.n	800020e <__aeabi_ldivmod+0x42>
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	db1a      	blt.n	8000234 <__aeabi_ldivmod+0x68>
 80001fe:	f000 f84d 	bl	800029c <__udivmoddi4>
 8000202:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000206:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020a:	b004      	add	sp, #16
 800020c:	4770      	bx	lr
 800020e:	4240      	negs	r0, r0
 8000210:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000214:	2b00      	cmp	r3, #0
 8000216:	db1b      	blt.n	8000250 <__aeabi_ldivmod+0x84>
 8000218:	f000 f840 	bl	800029c <__udivmoddi4>
 800021c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000220:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000224:	b004      	add	sp, #16
 8000226:	4240      	negs	r0, r0
 8000228:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800022c:	4252      	negs	r2, r2
 800022e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000232:	4770      	bx	lr
 8000234:	4252      	negs	r2, r2
 8000236:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800023a:	f000 f82f 	bl	800029c <__udivmoddi4>
 800023e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000242:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000246:	b004      	add	sp, #16
 8000248:	4240      	negs	r0, r0
 800024a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024e:	4770      	bx	lr
 8000250:	4252      	negs	r2, r2
 8000252:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000256:	f000 f821 	bl	800029c <__udivmoddi4>
 800025a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000262:	b004      	add	sp, #16
 8000264:	4252      	negs	r2, r2
 8000266:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026a:	4770      	bx	lr

0800026c <__aeabi_uldivmod>:
 800026c:	b953      	cbnz	r3, 8000284 <__aeabi_uldivmod+0x18>
 800026e:	b94a      	cbnz	r2, 8000284 <__aeabi_uldivmod+0x18>
 8000270:	2900      	cmp	r1, #0
 8000272:	bf08      	it	eq
 8000274:	2800      	cmpeq	r0, #0
 8000276:	bf1c      	itt	ne
 8000278:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800027c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000280:	f000 b96a 	b.w	8000558 <__aeabi_idiv0>
 8000284:	f1ad 0c08 	sub.w	ip, sp, #8
 8000288:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800028c:	f000 f806 	bl	800029c <__udivmoddi4>
 8000290:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000298:	b004      	add	sp, #16
 800029a:	4770      	bx	lr

0800029c <__udivmoddi4>:
 800029c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a0:	9d08      	ldr	r5, [sp, #32]
 80002a2:	460c      	mov	r4, r1
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d14e      	bne.n	8000346 <__udivmoddi4+0xaa>
 80002a8:	4694      	mov	ip, r2
 80002aa:	458c      	cmp	ip, r1
 80002ac:	4686      	mov	lr, r0
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	d962      	bls.n	800037a <__udivmoddi4+0xde>
 80002b4:	b14a      	cbz	r2, 80002ca <__udivmoddi4+0x2e>
 80002b6:	f1c2 0320 	rsb	r3, r2, #32
 80002ba:	4091      	lsls	r1, r2
 80002bc:	fa20 f303 	lsr.w	r3, r0, r3
 80002c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c4:	4319      	orrs	r1, r3
 80002c6:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ce:	fa1f f68c 	uxth.w	r6, ip
 80002d2:	fbb1 f4f7 	udiv	r4, r1, r7
 80002d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002da:	fb07 1114 	mls	r1, r7, r4, r1
 80002de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e2:	fb04 f106 	mul.w	r1, r4, r6
 80002e6:	4299      	cmp	r1, r3
 80002e8:	d90a      	bls.n	8000300 <__udivmoddi4+0x64>
 80002ea:	eb1c 0303 	adds.w	r3, ip, r3
 80002ee:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f2:	f080 8112 	bcs.w	800051a <__udivmoddi4+0x27e>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 810f 	bls.w	800051a <__udivmoddi4+0x27e>
 80002fc:	3c02      	subs	r4, #2
 80002fe:	4463      	add	r3, ip
 8000300:	1a59      	subs	r1, r3, r1
 8000302:	fa1f f38e 	uxth.w	r3, lr
 8000306:	fbb1 f0f7 	udiv	r0, r1, r7
 800030a:	fb07 1110 	mls	r1, r7, r0, r1
 800030e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000312:	fb00 f606 	mul.w	r6, r0, r6
 8000316:	429e      	cmp	r6, r3
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x94>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000322:	f080 80fc 	bcs.w	800051e <__udivmoddi4+0x282>
 8000326:	429e      	cmp	r6, r3
 8000328:	f240 80f9 	bls.w	800051e <__udivmoddi4+0x282>
 800032c:	4463      	add	r3, ip
 800032e:	3802      	subs	r0, #2
 8000330:	1b9b      	subs	r3, r3, r6
 8000332:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa6>
 800033a:	40d3      	lsrs	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xba>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb4>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa6>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x150>
 800035e:	42a3      	cmp	r3, r4
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xcc>
 8000362:	4290      	cmp	r0, r2
 8000364:	f0c0 80f0 	bcc.w	8000548 <__udivmoddi4+0x2ac>
 8000368:	1a86      	subs	r6, r0, r2
 800036a:	eb64 0303 	sbc.w	r3, r4, r3
 800036e:	2001      	movs	r0, #1
 8000370:	2d00      	cmp	r5, #0
 8000372:	d0e6      	beq.n	8000342 <__udivmoddi4+0xa6>
 8000374:	e9c5 6300 	strd	r6, r3, [r5]
 8000378:	e7e3      	b.n	8000342 <__udivmoddi4+0xa6>
 800037a:	2a00      	cmp	r2, #0
 800037c:	f040 8090 	bne.w	80004a0 <__udivmoddi4+0x204>
 8000380:	eba1 040c 	sub.w	r4, r1, ip
 8000384:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000388:	fa1f f78c 	uxth.w	r7, ip
 800038c:	2101      	movs	r1, #1
 800038e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000392:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000396:	fb08 4416 	mls	r4, r8, r6, r4
 800039a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039e:	fb07 f006 	mul.w	r0, r7, r6
 80003a2:	4298      	cmp	r0, r3
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x11c>
 80003a6:	eb1c 0303 	adds.w	r3, ip, r3
 80003aa:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x11a>
 80003b0:	4298      	cmp	r0, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2b4>
 80003b6:	4626      	mov	r6, r4
 80003b8:	1a1c      	subs	r4, r3, r0
 80003ba:	fa1f f38e 	uxth.w	r3, lr
 80003be:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c2:	fb08 4410 	mls	r4, r8, r0, r4
 80003c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ca:	fb00 f707 	mul.w	r7, r0, r7
 80003ce:	429f      	cmp	r7, r3
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x148>
 80003d2:	eb1c 0303 	adds.w	r3, ip, r3
 80003d6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x146>
 80003dc:	429f      	cmp	r7, r3
 80003de:	f200 80b0 	bhi.w	8000542 <__udivmoddi4+0x2a6>
 80003e2:	4620      	mov	r0, r4
 80003e4:	1bdb      	subs	r3, r3, r7
 80003e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x9c>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa20 fc06 	lsr.w	ip, r0, r6
 80003fc:	fa04 f301 	lsl.w	r3, r4, r1
 8000400:	ea43 030c 	orr.w	r3, r3, ip
 8000404:	40f4      	lsrs	r4, r6
 8000406:	fa00 f801 	lsl.w	r8, r0, r1
 800040a:	0c38      	lsrs	r0, r7, #16
 800040c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000410:	fbb4 fef0 	udiv	lr, r4, r0
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fb00 441e 	mls	r4, r0, lr, r4
 800041c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000420:	fb0e f90c 	mul.w	r9, lr, ip
 8000424:	45a1      	cmp	r9, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x1a6>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000432:	f080 8084 	bcs.w	800053e <__udivmoddi4+0x2a2>
 8000436:	45a1      	cmp	r9, r4
 8000438:	f240 8081 	bls.w	800053e <__udivmoddi4+0x2a2>
 800043c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000440:	443c      	add	r4, r7
 8000442:	eba4 0409 	sub.w	r4, r4, r9
 8000446:	fa1f f983 	uxth.w	r9, r3
 800044a:	fbb4 f3f0 	udiv	r3, r4, r0
 800044e:	fb00 4413 	mls	r4, r0, r3, r4
 8000452:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000456:	fb03 fc0c 	mul.w	ip, r3, ip
 800045a:	45a4      	cmp	ip, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x1d2>
 800045e:	193c      	adds	r4, r7, r4
 8000460:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000464:	d267      	bcs.n	8000536 <__udivmoddi4+0x29a>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d965      	bls.n	8000536 <__udivmoddi4+0x29a>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000472:	fba0 9302 	umull	r9, r3, r0, r2
 8000476:	eba4 040c 	sub.w	r4, r4, ip
 800047a:	429c      	cmp	r4, r3
 800047c:	46ce      	mov	lr, r9
 800047e:	469c      	mov	ip, r3
 8000480:	d351      	bcc.n	8000526 <__udivmoddi4+0x28a>
 8000482:	d04e      	beq.n	8000522 <__udivmoddi4+0x286>
 8000484:	b155      	cbz	r5, 800049c <__udivmoddi4+0x200>
 8000486:	ebb8 030e 	subs.w	r3, r8, lr
 800048a:	eb64 040c 	sbc.w	r4, r4, ip
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431e      	orrs	r6, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	e9c5 6400 	strd	r6, r4, [r5]
 800049c:	2100      	movs	r1, #0
 800049e:	e750      	b.n	8000342 <__udivmoddi4+0xa6>
 80004a0:	f1c2 0320 	rsb	r3, r2, #32
 80004a4:	fa20 f103 	lsr.w	r1, r0, r3
 80004a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004ac:	fa24 f303 	lsr.w	r3, r4, r3
 80004b0:	4094      	lsls	r4, r2
 80004b2:	430c      	orrs	r4, r1
 80004b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b8:	fa00 fe02 	lsl.w	lr, r0, r2
 80004bc:	fa1f f78c 	uxth.w	r7, ip
 80004c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c4:	fb08 3110 	mls	r1, r8, r0, r3
 80004c8:	0c23      	lsrs	r3, r4, #16
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb00 f107 	mul.w	r1, r0, r7
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d908      	bls.n	80004e8 <__udivmoddi4+0x24c>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004de:	d22c      	bcs.n	800053a <__udivmoddi4+0x29e>
 80004e0:	4299      	cmp	r1, r3
 80004e2:	d92a      	bls.n	800053a <__udivmoddi4+0x29e>
 80004e4:	3802      	subs	r0, #2
 80004e6:	4463      	add	r3, ip
 80004e8:	1a5b      	subs	r3, r3, r1
 80004ea:	b2a4      	uxth	r4, r4
 80004ec:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f0:	fb08 3311 	mls	r3, r8, r1, r3
 80004f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f8:	fb01 f307 	mul.w	r3, r1, r7
 80004fc:	42a3      	cmp	r3, r4
 80004fe:	d908      	bls.n	8000512 <__udivmoddi4+0x276>
 8000500:	eb1c 0404 	adds.w	r4, ip, r4
 8000504:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000508:	d213      	bcs.n	8000532 <__udivmoddi4+0x296>
 800050a:	42a3      	cmp	r3, r4
 800050c:	d911      	bls.n	8000532 <__udivmoddi4+0x296>
 800050e:	3902      	subs	r1, #2
 8000510:	4464      	add	r4, ip
 8000512:	1ae4      	subs	r4, r4, r3
 8000514:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000518:	e739      	b.n	800038e <__udivmoddi4+0xf2>
 800051a:	4604      	mov	r4, r0
 800051c:	e6f0      	b.n	8000300 <__udivmoddi4+0x64>
 800051e:	4608      	mov	r0, r1
 8000520:	e706      	b.n	8000330 <__udivmoddi4+0x94>
 8000522:	45c8      	cmp	r8, r9
 8000524:	d2ae      	bcs.n	8000484 <__udivmoddi4+0x1e8>
 8000526:	ebb9 0e02 	subs.w	lr, r9, r2
 800052a:	eb63 0c07 	sbc.w	ip, r3, r7
 800052e:	3801      	subs	r0, #1
 8000530:	e7a8      	b.n	8000484 <__udivmoddi4+0x1e8>
 8000532:	4631      	mov	r1, r6
 8000534:	e7ed      	b.n	8000512 <__udivmoddi4+0x276>
 8000536:	4603      	mov	r3, r0
 8000538:	e799      	b.n	800046e <__udivmoddi4+0x1d2>
 800053a:	4630      	mov	r0, r6
 800053c:	e7d4      	b.n	80004e8 <__udivmoddi4+0x24c>
 800053e:	46d6      	mov	lr, sl
 8000540:	e77f      	b.n	8000442 <__udivmoddi4+0x1a6>
 8000542:	4463      	add	r3, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e74d      	b.n	80003e4 <__udivmoddi4+0x148>
 8000548:	4606      	mov	r6, r0
 800054a:	4623      	mov	r3, r4
 800054c:	4608      	mov	r0, r1
 800054e:	e70f      	b.n	8000370 <__udivmoddi4+0xd4>
 8000550:	3e02      	subs	r6, #2
 8000552:	4463      	add	r3, ip
 8000554:	e730      	b.n	80003b8 <__udivmoddi4+0x11c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b086      	sub	sp, #24
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000562:	463b      	mov	r3, r7
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]
 8000570:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000572:	4b29      	ldr	r3, [pc, #164]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000574:	4a29      	ldr	r2, [pc, #164]	@ (800061c <MX_ADC1_Init+0xc0>)
 8000576:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000578:	4b27      	ldr	r3, [pc, #156]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800057a:	2200      	movs	r2, #0
 800057c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800057e:	4b26      	ldr	r3, [pc, #152]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000584:	4b24      	ldr	r3, [pc, #144]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800058a:	4b23      	ldr	r3, [pc, #140]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000590:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000592:	2204      	movs	r2, #4
 8000594:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000596:	4b20      	ldr	r3, [pc, #128]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000598:	2200      	movs	r2, #0
 800059a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800059c:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0xbc>)
 800059e:	2200      	movs	r2, #0
 80005a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b6:	4b18      	ldr	r3, [pc, #96]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005bc:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005be:	2200      	movs	r2, #0
 80005c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d2:	4811      	ldr	r0, [pc, #68]	@ (8000618 <MX_ADC1_Init+0xbc>)
 80005d4:	f005 ff8c 	bl	80064f0 <HAL_ADC_Init>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80005de:	f004 fc35 	bl	8004e4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80005e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <MX_ADC1_Init+0xc4>)
 80005e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005e6:	2306      	movs	r3, #6
 80005e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005ea:	2300      	movs	r3, #0
 80005ec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ee:	237f      	movs	r3, #127	@ 0x7f
 80005f0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f2:	2304      	movs	r3, #4
 80005f4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0xbc>)
 8000600:	f006 fb42 	bl	8006c88 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800060a:	f004 fc1f 	bl	8004e4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3718      	adds	r7, #24
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000070 	.word	0x20000070
 800061c:	50040000 	.word	0x50040000
 8000620:	3ef08000 	.word	0x3ef08000

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09e      	sub	sp, #120	@ 0x78
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	2254      	movs	r2, #84	@ 0x54
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f00a f8ea 	bl	800a81e <memset>
  if(adcHandle->Instance==ADC1)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a29      	ldr	r2, [pc, #164]	@ (80006f4 <HAL_ADC_MspInit+0xd0>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d14a      	bne.n	80006ea <HAL_ADC_MspInit+0xc6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000654:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000658:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800065a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800065e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000668:	2308      	movs	r3, #8
 800066a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800066c:	2307      	movs	r3, #7
 800066e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800067c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800067e:	f107 0310 	add.w	r3, r7, #16
 8000682:	4618      	mov	r0, r3
 8000684:	f008 f9ce 	bl	8008a24 <HAL_RCCEx_PeriphCLKConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800068e:	f004 fbdd 	bl	8004e4c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000692:	4b19      	ldr	r3, [pc, #100]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a18      	ldr	r2, [pc, #96]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 8000698:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b16      	ldr	r3, [pc, #88]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a12      	ldr	r2, [pc, #72]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006b0:	f043 0302 	orr.w	r3, r3, #2
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <HAL_ADC_MspInit+0xd4>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0302 	and.w	r3, r3, #2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006c2:	2301      	movs	r3, #1
 80006c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006c6:	230b      	movs	r3, #11
 80006c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ce:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006d2:	4619      	mov	r1, r3
 80006d4:	4809      	ldr	r0, [pc, #36]	@ (80006fc <HAL_ADC_MspInit+0xd8>)
 80006d6:	f007 f96f 	bl	80079b8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006da:	2200      	movs	r2, #0
 80006dc:	2100      	movs	r1, #0
 80006de:	2012      	movs	r0, #18
 80006e0:	f007 f933 	bl	800794a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006e4:	2012      	movs	r0, #18
 80006e6:	f007 f94c 	bl	8007982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ea:	bf00      	nop
 80006ec:	3778      	adds	r7, #120	@ 0x78
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	50040000 	.word	0x50040000
 80006f8:	40021000 	.word	0x40021000
 80006fc:	48000400 	.word	0x48000400

08000700 <aesroundkeys>:
u4_t AESAUX[16/sizeof(u4_t)];
u4_t AESKEY[11*16/sizeof(u4_t)];

// generate 1+10 roundkeys for encryption with 128-bit key
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys () {
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
    int i;
    u4_t b;

    for( i=0; i<4; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	e021      	b.n	8000750 <aesroundkeys+0x50>
        AESKEY[i] = swapmsbf(AESKEY[i]);
 800070c:	4a37      	ldr	r2, [pc, #220]	@ (80007ec <aesroundkeys+0xec>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	061a      	lsls	r2, r3, #24
 8000716:	4935      	ldr	r1, [pc, #212]	@ (80007ec <aesroundkeys+0xec>)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800071e:	021b      	lsls	r3, r3, #8
 8000720:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000724:	431a      	orrs	r2, r3
 8000726:	4931      	ldr	r1, [pc, #196]	@ (80007ec <aesroundkeys+0xec>)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800072e:	0a1b      	lsrs	r3, r3, #8
 8000730:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000734:	431a      	orrs	r2, r3
 8000736:	492d      	ldr	r1, [pc, #180]	@ (80007ec <aesroundkeys+0xec>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800073e:	0e1b      	lsrs	r3, r3, #24
 8000740:	431a      	orrs	r2, r3
 8000742:	492a      	ldr	r1, [pc, #168]	@ (80007ec <aesroundkeys+0xec>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i=0; i<4; i++) {
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3301      	adds	r3, #1
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b03      	cmp	r3, #3
 8000754:	ddda      	ble.n	800070c <aesroundkeys+0xc>
    }
    
    b = AESKEY[3];
 8000756:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <aesroundkeys+0xec>)
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	603b      	str	r3, [r7, #0]
    for( ; i<44; i++ ) {
 800075c:	e03c      	b.n	80007d8 <aesroundkeys+0xd8>
        if( i%4==0 ) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f003 0303 	and.w	r3, r3, #3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d127      	bne.n	80007b8 <aesroundkeys+0xb8>
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = (AES_S[u1(b >> 16)] << 24) ^
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	0c1b      	lsrs	r3, r3, #16
 800076c:	b2db      	uxtb	r3, r3
 800076e:	461a      	mov	r2, r3
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <aesroundkeys+0xf0>)
 8000772:	5c9b      	ldrb	r3, [r3, r2]
 8000774:	061a      	lsls	r2, r3, #24
                (AES_S[u1(b >>  8)] << 16) ^
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	0a1b      	lsrs	r3, r3, #8
 800077a:	b2db      	uxtb	r3, r3
 800077c:	4619      	mov	r1, r3
 800077e:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <aesroundkeys+0xf0>)
 8000780:	5c5b      	ldrb	r3, [r3, r1]
 8000782:	041b      	lsls	r3, r3, #16
            b = (AES_S[u1(b >> 16)] << 24) ^
 8000784:	405a      	eors	r2, r3
                (AES_S[u1(b)      ] <<  8) ^
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	4619      	mov	r1, r3
 800078c:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <aesroundkeys+0xf0>)
 800078e:	5c5b      	ldrb	r3, [r3, r1]
 8000790:	021b      	lsls	r3, r3, #8
                (AES_S[u1(b >>  8)] << 16) ^
 8000792:	4053      	eors	r3, r2
                (AES_S[   b >> 24 ]      ) ^
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	0e12      	lsrs	r2, r2, #24
 8000798:	4915      	ldr	r1, [pc, #84]	@ (80007f0 <aesroundkeys+0xf0>)
 800079a:	5c8a      	ldrb	r2, [r1, r2]
                (AES_S[u1(b)      ] <<  8) ^
 800079c:	4053      	eors	r3, r2
 800079e:	461a      	mov	r2, r3
                 AES_RCON[(i-4)/4];
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b04      	subs	r3, #4
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	da00      	bge.n	80007aa <aesroundkeys+0xaa>
 80007a8:	3303      	adds	r3, #3
 80007aa:	109b      	asrs	r3, r3, #2
 80007ac:	4619      	mov	r1, r3
 80007ae:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <aesroundkeys+0xf4>)
 80007b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            b = (AES_S[u1(b >> 16)] << 24) ^
 80007b4:	4053      	eors	r3, r2
 80007b6:	603b      	str	r3, [r7, #0]
        }
        AESKEY[i] = b ^= AESKEY[i-4];
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3b04      	subs	r3, #4
 80007bc:	4a0b      	ldr	r2, [pc, #44]	@ (80007ec <aesroundkeys+0xec>)
 80007be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007c2:	683a      	ldr	r2, [r7, #0]
 80007c4:	4053      	eors	r3, r2
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	4908      	ldr	r1, [pc, #32]	@ (80007ec <aesroundkeys+0xec>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	683a      	ldr	r2, [r7, #0]
 80007ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( ; i<44; i++ ) {
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3301      	adds	r3, #1
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b2b      	cmp	r3, #43	@ 0x2b
 80007dc:	ddbf      	ble.n	800075e <aesroundkeys+0x5e>
    }
}
 80007de:	bf00      	nop
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	200000e4 	.word	0x200000e4
 80007f0:	0800ab70 	.word	0x0800ab70
 80007f4:	0800ab48 	.word	0x0800ab48

080007f8 <os_aes>:

u4_t os_aes (u1_t mode, xref2u1_t buf, u2_t len) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	@ 0x30
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	80bb      	strh	r3, [r7, #4]
        
        aesroundkeys();
 8000808:	f7ff ff7a 	bl	8000700 <aesroundkeys>

        if( mode & AES_MICNOAUX ) {
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	2b00      	cmp	r3, #0
 8000814:	d010      	beq.n	8000838 <os_aes+0x40>
            AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <os_aes+0x188>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	4b58      	ldr	r3, [pc, #352]	@ (8000980 <os_aes+0x188>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a57      	ldr	r2, [pc, #348]	@ (8000980 <os_aes+0x188>)
 8000822:	6093      	str	r3, [r2, #8]
 8000824:	4b56      	ldr	r3, [pc, #344]	@ (8000980 <os_aes+0x188>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	4a55      	ldr	r2, [pc, #340]	@ (8000980 <os_aes+0x188>)
 800082a:	6053      	str	r3, [r2, #4]
 800082c:	4b54      	ldr	r3, [pc, #336]	@ (8000980 <os_aes+0x188>)
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	4a53      	ldr	r2, [pc, #332]	@ (8000980 <os_aes+0x188>)
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	f000 bc97 	b.w	8001166 <os_aes+0x96e>
        } else {
            AESAUX[0] = swapmsbf(AESAUX[0]);
 8000838:	4b51      	ldr	r3, [pc, #324]	@ (8000980 <os_aes+0x188>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	061a      	lsls	r2, r3, #24
 800083e:	4b50      	ldr	r3, [pc, #320]	@ (8000980 <os_aes+0x188>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	021b      	lsls	r3, r3, #8
 8000844:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000848:	431a      	orrs	r2, r3
 800084a:	4b4d      	ldr	r3, [pc, #308]	@ (8000980 <os_aes+0x188>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000854:	431a      	orrs	r2, r3
 8000856:	4b4a      	ldr	r3, [pc, #296]	@ (8000980 <os_aes+0x188>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	0e1b      	lsrs	r3, r3, #24
 800085c:	4313      	orrs	r3, r2
 800085e:	4a48      	ldr	r2, [pc, #288]	@ (8000980 <os_aes+0x188>)
 8000860:	6013      	str	r3, [r2, #0]
            AESAUX[1] = swapmsbf(AESAUX[1]);
 8000862:	4b47      	ldr	r3, [pc, #284]	@ (8000980 <os_aes+0x188>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	061a      	lsls	r2, r3, #24
 8000868:	4b45      	ldr	r3, [pc, #276]	@ (8000980 <os_aes+0x188>)
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000872:	431a      	orrs	r2, r3
 8000874:	4b42      	ldr	r3, [pc, #264]	@ (8000980 <os_aes+0x188>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800087e:	431a      	orrs	r2, r3
 8000880:	4b3f      	ldr	r3, [pc, #252]	@ (8000980 <os_aes+0x188>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	0e1b      	lsrs	r3, r3, #24
 8000886:	4313      	orrs	r3, r2
 8000888:	4a3d      	ldr	r2, [pc, #244]	@ (8000980 <os_aes+0x188>)
 800088a:	6053      	str	r3, [r2, #4]
            AESAUX[2] = swapmsbf(AESAUX[2]);
 800088c:	4b3c      	ldr	r3, [pc, #240]	@ (8000980 <os_aes+0x188>)
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	061a      	lsls	r2, r3, #24
 8000892:	4b3b      	ldr	r3, [pc, #236]	@ (8000980 <os_aes+0x188>)
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	021b      	lsls	r3, r3, #8
 8000898:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800089c:	431a      	orrs	r2, r3
 800089e:	4b38      	ldr	r3, [pc, #224]	@ (8000980 <os_aes+0x188>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	0a1b      	lsrs	r3, r3, #8
 80008a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80008a8:	431a      	orrs	r2, r3
 80008aa:	4b35      	ldr	r3, [pc, #212]	@ (8000980 <os_aes+0x188>)
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	0e1b      	lsrs	r3, r3, #24
 80008b0:	4313      	orrs	r3, r2
 80008b2:	4a33      	ldr	r2, [pc, #204]	@ (8000980 <os_aes+0x188>)
 80008b4:	6093      	str	r3, [r2, #8]
            AESAUX[3] = swapmsbf(AESAUX[3]);
 80008b6:	4b32      	ldr	r3, [pc, #200]	@ (8000980 <os_aes+0x188>)
 80008b8:	68db      	ldr	r3, [r3, #12]
 80008ba:	061a      	lsls	r2, r3, #24
 80008bc:	4b30      	ldr	r3, [pc, #192]	@ (8000980 <os_aes+0x188>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	021b      	lsls	r3, r3, #8
 80008c2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80008c6:	431a      	orrs	r2, r3
 80008c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000980 <os_aes+0x188>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80008d2:	431a      	orrs	r2, r3
 80008d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000980 <os_aes+0x188>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0e1b      	lsrs	r3, r3, #24
 80008da:	4313      	orrs	r3, r2
 80008dc:	4a28      	ldr	r2, [pc, #160]	@ (8000980 <os_aes+0x188>)
 80008de:	60d3      	str	r3, [r2, #12]
        }

        while( (signed char)len > 0 ) {
 80008e0:	f000 bc41 	b.w	8001166 <os_aes+0x96e>
            u4_t a0, a1, a2, a3;
            u4_t t0, t1, t2, t3;
            u4_t *ki, *ke;

            // load input block
            if( (mode & AES_CTR) || ((mode & AES_MIC) && (mode & AES_MICNOAUX)==0) ) { // load CTR block or first MIC block
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d109      	bne.n	8000902 <os_aes+0x10a>
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f003 0302 	and.w	r3, r3, #2
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d011      	beq.n	800091c <os_aes+0x124>
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 0308 	and.w	r3, r3, #8
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d10c      	bne.n	800091c <os_aes+0x124>
                a0 = AESAUX[0];
 8000902:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <os_aes+0x188>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c
                a1 = AESAUX[1];
 8000908:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <os_aes+0x188>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
                a2 = AESAUX[2];
 800090e:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <os_aes+0x188>)
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
                a3 = AESAUX[3];
 8000914:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <os_aes+0x188>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	623b      	str	r3, [r7, #32]
 800091a:	e062      	b.n	80009e2 <os_aes+0x1ea>
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	2b00      	cmp	r3, #0
 8000924:	d016      	beq.n	8000954 <os_aes+0x15c>
 8000926:	88bb      	ldrh	r3, [r7, #4]
 8000928:	2b10      	cmp	r3, #16
 800092a:	d813      	bhi.n	8000954 <os_aes+0x15c>
                a0 = a1 = a2 = a3 = 0; // load null block
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
 8000930:	6a3b      	ldr	r3, [r7, #32]
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
 8000934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800093a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
 800093c:	88bb      	ldrh	r3, [r7, #4]
 800093e:	2b10      	cmp	r3, #16
 8000940:	d101      	bne.n	8000946 <os_aes+0x14e>
 8000942:	2210      	movs	r2, #16
 8000944:	e000      	b.n	8000948 <os_aes+0x150>
 8000946:	2220      	movs	r2, #32
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	4313      	orrs	r3, r2
 800094e:	b25b      	sxtb	r3, r3
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	e046      	b.n	80009e2 <os_aes+0x1ea>
            } else
        LOADDATA: { // load data block (partially)
 8000954:	bf00      	nop
                for(t0=0; t0<16; t0++) {
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
 800095a:	e026      	b.n	80009aa <os_aes+0x1b2>
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
 800095c:	69bb      	ldr	r3, [r7, #24]
 800095e:	021a      	lsls	r2, r3, #8
 8000960:	88bb      	ldrh	r3, [r7, #4]
 8000962:	69f9      	ldr	r1, [r7, #28]
 8000964:	4299      	cmp	r1, r3
 8000966:	d204      	bcs.n	8000972 <os_aes+0x17a>
 8000968:	6839      	ldr	r1, [r7, #0]
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	440b      	add	r3, r1
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	e009      	b.n	8000986 <os_aes+0x18e>
 8000972:	88bb      	ldrh	r3, [r7, #4]
 8000974:	69f9      	ldr	r1, [r7, #28]
 8000976:	4299      	cmp	r1, r3
 8000978:	d104      	bne.n	8000984 <os_aes+0x18c>
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	e003      	b.n	8000986 <os_aes+0x18e>
 800097e:	bf00      	nop
 8000980:	200000d4 	.word	0x200000d4
 8000984:	2300      	movs	r3, #0
 8000986:	4313      	orrs	r3, r2
 8000988:	61bb      	str	r3, [r7, #24]
                    if((t0&3)==3) {
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	f003 0303 	and.w	r3, r3, #3
 8000990:	2b03      	cmp	r3, #3
 8000992:	d107      	bne.n	80009a4 <os_aes+0x1ac>
                        a0 = a1;
 8000994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = a2;
 8000998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800099a:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = a3;
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = t1;
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	623b      	str	r3, [r7, #32]
                for(t0=0; t0<16; t0++) {
 80009a4:	69fb      	ldr	r3, [r7, #28]
 80009a6:	3301      	adds	r3, #1
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	2b0f      	cmp	r3, #15
 80009ae:	d9d5      	bls.n	800095c <os_aes+0x164>
                    }
                } 
                if( mode & AES_MIC ) {
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d013      	beq.n	80009e2 <os_aes+0x1ea>
                    a0 ^= AESAUX[0];
 80009ba:	4ba0      	ldr	r3, [pc, #640]	@ (8000c3c <os_aes+0x444>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009c0:	4053      	eors	r3, r2
 80009c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    a1 ^= AESAUX[1];
 80009c4:	4b9d      	ldr	r3, [pc, #628]	@ (8000c3c <os_aes+0x444>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009ca:	4053      	eors	r3, r2
 80009cc:	62bb      	str	r3, [r7, #40]	@ 0x28
                    a2 ^= AESAUX[2];
 80009ce:	4b9b      	ldr	r3, [pc, #620]	@ (8000c3c <os_aes+0x444>)
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009d4:	4053      	eors	r3, r2
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
                    a3 ^= AESAUX[3];
 80009d8:	4b98      	ldr	r3, [pc, #608]	@ (8000c3c <os_aes+0x444>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	6a3a      	ldr	r2, [r7, #32]
 80009de:	4053      	eors	r3, r2
 80009e0:	623b      	str	r3, [r7, #32]
                }
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
 80009e2:	4b97      	ldr	r3, [pc, #604]	@ (8000c40 <os_aes+0x448>)
 80009e4:	617b      	str	r3, [r7, #20]
            ke = ki + 8*4;
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3380      	adds	r3, #128	@ 0x80
 80009ea:	613b      	str	r3, [r7, #16]
            a0 ^= ki[0];
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009f2:	4053      	eors	r3, r2
 80009f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a1 ^= ki[1];
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	3304      	adds	r3, #4
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009fe:	4053      	eors	r3, r2
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
            a2 ^= ki[2];
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	3308      	adds	r3, #8
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a0a:	4053      	eors	r3, r2
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
            a3 ^= ki[3];
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	330c      	adds	r3, #12
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	6a3a      	ldr	r2, [r7, #32]
 8000a16:	4053      	eors	r3, r2
 8000a18:	623b      	str	r3, [r7, #32]
            do {
                AES_key4 (t1,t2,t3,t0,4);
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	695b      	ldr	r3, [r3, #20]
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	691b      	ldr	r3, [r3, #16]
 8000a30:	61fb      	str	r3, [r7, #28]
                AES_expr4(t1,t2,t3,t0,a0);
 8000a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	461a      	mov	r2, r3
 8000a38:	4b82      	ldr	r3, [pc, #520]	@ (8000c44 <os_aes+0x44c>)
 8000a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3e:	69ba      	ldr	r2, [r7, #24]
 8000a40:	4053      	eors	r3, r2
 8000a42:	61bb      	str	r3, [r7, #24]
 8000a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a46:	0a1b      	lsrs	r3, r3, #8
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8000c48 <os_aes+0x450>)
 8000a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4053      	eors	r3, r2
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a5a:	0c1b      	lsrs	r3, r3, #16
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4b7a      	ldr	r3, [pc, #488]	@ (8000c4c <os_aes+0x454>)
 8000a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a66:	68ba      	ldr	r2, [r7, #8]
 8000a68:	4053      	eors	r3, r2
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a6e:	0e1b      	lsrs	r3, r3, #24
 8000a70:	4a77      	ldr	r2, [pc, #476]	@ (8000c50 <os_aes+0x458>)
 8000a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a76:	69fa      	ldr	r2, [r7, #28]
 8000a78:	4053      	eors	r3, r2
 8000a7a:	61fb      	str	r3, [r7, #28]
                AES_expr4(t2,t3,t0,t1,a1);
 8000a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b70      	ldr	r3, [pc, #448]	@ (8000c44 <os_aes+0x44c>)
 8000a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4053      	eors	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a90:	0a1b      	lsrs	r3, r3, #8
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b6c      	ldr	r3, [pc, #432]	@ (8000c48 <os_aes+0x450>)
 8000a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a9c:	68ba      	ldr	r2, [r7, #8]
 8000a9e:	4053      	eors	r3, r2
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aa4:	0c1b      	lsrs	r3, r3, #16
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	4b68      	ldr	r3, [pc, #416]	@ (8000c4c <os_aes+0x454>)
 8000aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ab0:	69fa      	ldr	r2, [r7, #28]
 8000ab2:	4053      	eors	r3, r2
 8000ab4:	61fb      	str	r3, [r7, #28]
 8000ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ab8:	0e1b      	lsrs	r3, r3, #24
 8000aba:	4a65      	ldr	r2, [pc, #404]	@ (8000c50 <os_aes+0x458>)
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4053      	eors	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
                AES_expr4(t3,t0,t1,t2,a2);
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	461a      	mov	r2, r3
 8000acc:	4b5d      	ldr	r3, [pc, #372]	@ (8000c44 <os_aes+0x44c>)
 8000ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ad2:	68ba      	ldr	r2, [r7, #8]
 8000ad4:	4053      	eors	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ada:	0a1b      	lsrs	r3, r3, #8
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	4b59      	ldr	r3, [pc, #356]	@ (8000c48 <os_aes+0x450>)
 8000ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ae6:	69fa      	ldr	r2, [r7, #28]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	61fb      	str	r3, [r7, #28]
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	0c1b      	lsrs	r3, r3, #16
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b55      	ldr	r3, [pc, #340]	@ (8000c4c <os_aes+0x454>)
 8000af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000afa:	69ba      	ldr	r2, [r7, #24]
 8000afc:	4053      	eors	r3, r2
 8000afe:	61bb      	str	r3, [r7, #24]
 8000b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b02:	0e1b      	lsrs	r3, r3, #24
 8000b04:	4a52      	ldr	r2, [pc, #328]	@ (8000c50 <os_aes+0x458>)
 8000b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	4053      	eors	r3, r2
 8000b0e:	60fb      	str	r3, [r7, #12]
                AES_expr4(t0,t1,t2,t3,a3);
 8000b10:	6a3b      	ldr	r3, [r7, #32]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b4b      	ldr	r3, [pc, #300]	@ (8000c44 <os_aes+0x44c>)
 8000b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b1c:	69fa      	ldr	r2, [r7, #28]
 8000b1e:	4053      	eors	r3, r2
 8000b20:	61fb      	str	r3, [r7, #28]
 8000b22:	6a3b      	ldr	r3, [r7, #32]
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4b47      	ldr	r3, [pc, #284]	@ (8000c48 <os_aes+0x450>)
 8000b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b30:	69ba      	ldr	r2, [r7, #24]
 8000b32:	4053      	eors	r3, r2
 8000b34:	61bb      	str	r3, [r7, #24]
 8000b36:	6a3b      	ldr	r3, [r7, #32]
 8000b38:	0c1b      	lsrs	r3, r3, #16
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4b43      	ldr	r3, [pc, #268]	@ (8000c4c <os_aes+0x454>)
 8000b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b44:	68fa      	ldr	r2, [r7, #12]
 8000b46:	4053      	eors	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	6a3b      	ldr	r3, [r7, #32]
 8000b4c:	0e1b      	lsrs	r3, r3, #24
 8000b4e:	4a40      	ldr	r2, [pc, #256]	@ (8000c50 <os_aes+0x458>)
 8000b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b54:	68ba      	ldr	r2, [r7, #8]
 8000b56:	4053      	eors	r3, r2
 8000b58:	60bb      	str	r3, [r7, #8]

                AES_key4 (a1,a2,a3,a0,8);
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b6a:	623b      	str	r3, [r7, #32]
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	6a1b      	ldr	r3, [r3, #32]
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a1,a2,a3,a0,t0);
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	461a      	mov	r2, r3
 8000b78:	4b32      	ldr	r3, [pc, #200]	@ (8000c44 <os_aes+0x44c>)
 8000b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b80:	4053      	eors	r3, r2
 8000b82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	0a1b      	lsrs	r3, r3, #8
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c48 <os_aes+0x450>)
 8000b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b94:	4053      	eors	r3, r2
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	0c1b      	lsrs	r3, r3, #16
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <os_aes+0x454>)
 8000ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba6:	6a3a      	ldr	r2, [r7, #32]
 8000ba8:	4053      	eors	r3, r2
 8000baa:	623b      	str	r3, [r7, #32]
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	0e1b      	lsrs	r3, r3, #24
 8000bb0:	4a27      	ldr	r2, [pc, #156]	@ (8000c50 <os_aes+0x458>)
 8000bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bb8:	4053      	eors	r3, r2
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a2,a3,a0,a1,t1);
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <os_aes+0x44c>)
 8000bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bca:	4053      	eors	r3, r2
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <os_aes+0x450>)
 8000bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bdc:	6a3a      	ldr	r2, [r7, #32]
 8000bde:	4053      	eors	r3, r2
 8000be0:	623b      	str	r3, [r7, #32]
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	0c1b      	lsrs	r3, r3, #16
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <os_aes+0x454>)
 8000bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bf2:	4053      	eors	r3, r2
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	0e1b      	lsrs	r3, r3, #24
 8000bfa:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <os_aes+0x458>)
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c02:	4053      	eors	r3, r2
 8000c04:	62bb      	str	r3, [r7, #40]	@ 0x28
                AES_expr4(a3,a0,a1,a2,t2);
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <os_aes+0x44c>)
 8000c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c12:	6a3a      	ldr	r2, [r7, #32]
 8000c14:	4053      	eors	r3, r2
 8000c16:	623b      	str	r3, [r7, #32]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	0a1b      	lsrs	r3, r3, #8
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	461a      	mov	r2, r3
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <os_aes+0x450>)
 8000c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c28:	4053      	eors	r3, r2
 8000c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	0c1b      	lsrs	r3, r3, #16
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	461a      	mov	r2, r3
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <os_aes+0x454>)
 8000c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c3a:	e00b      	b.n	8000c54 <os_aes+0x45c>
 8000c3c:	200000d4 	.word	0x200000d4
 8000c40:	200000e4 	.word	0x200000e4
 8000c44:	0800b870 	.word	0x0800b870
 8000c48:	0800b470 	.word	0x0800b470
 8000c4c:	0800b070 	.word	0x0800b070
 8000c50:	0800ac70 	.word	0x0800ac70
 8000c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c56:	4053      	eors	r3, r2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	0e1b      	lsrs	r3, r3, #24
 8000c5e:	4aa1      	ldr	r2, [pc, #644]	@ (8000ee4 <os_aes+0x6ec>)
 8000c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c66:	4053      	eors	r3, r2
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
                AES_expr4(a0,a1,a2,a3,t3);
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	4b9d      	ldr	r3, [pc, #628]	@ (8000ee8 <os_aes+0x6f0>)
 8000c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c78:	4053      	eors	r3, r2
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	0a1b      	lsrs	r3, r3, #8
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	4b99      	ldr	r3, [pc, #612]	@ (8000eec <os_aes+0x6f4>)
 8000c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c8c:	4053      	eors	r3, r2
 8000c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	0c1b      	lsrs	r3, r3, #16
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	461a      	mov	r2, r3
 8000c98:	4b95      	ldr	r3, [pc, #596]	@ (8000ef0 <os_aes+0x6f8>)
 8000c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ca0:	4053      	eors	r3, r2
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	4a8e      	ldr	r2, [pc, #568]	@ (8000ee4 <os_aes+0x6ec>)
 8000caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cae:	6a3a      	ldr	r2, [r7, #32]
 8000cb0:	4053      	eors	r3, r2
 8000cb2:	623b      	str	r3, [r7, #32]
            } while( (ki+=8) < ke );
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3320      	adds	r3, #32
 8000cb8:	617b      	str	r3, [r7, #20]
 8000cba:	697a      	ldr	r2, [r7, #20]
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f4ff aeab 	bcc.w	8000a1a <os_aes+0x222>

            AES_key4 (t1,t2,t3,t0,4);
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	69db      	ldr	r3, [r3, #28]
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	691b      	ldr	r3, [r3, #16]
 8000cda:	61fb      	str	r3, [r7, #28]
            AES_expr4(t1,t2,t3,t0,a0);
 8000cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b81      	ldr	r3, [pc, #516]	@ (8000ee8 <os_aes+0x6f0>)
 8000ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4053      	eors	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
 8000cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf0:	0a1b      	lsrs	r3, r3, #8
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8000eec <os_aes+0x6f4>)
 8000cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	4053      	eors	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d04:	0c1b      	lsrs	r3, r3, #16
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b79      	ldr	r3, [pc, #484]	@ (8000ef0 <os_aes+0x6f8>)
 8000d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	4053      	eors	r3, r2
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d18:	0e1b      	lsrs	r3, r3, #24
 8000d1a:	4a72      	ldr	r2, [pc, #456]	@ (8000ee4 <os_aes+0x6ec>)
 8000d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d20:	69fa      	ldr	r2, [r7, #28]
 8000d22:	4053      	eors	r3, r2
 8000d24:	61fb      	str	r3, [r7, #28]
            AES_expr4(t2,t3,t0,t1,a1);
 8000d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee8 <os_aes+0x6f0>)
 8000d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	4053      	eors	r3, r2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d3a:	0a1b      	lsrs	r3, r3, #8
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b6a      	ldr	r3, [pc, #424]	@ (8000eec <os_aes+0x6f4>)
 8000d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4053      	eors	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d4e:	0c1b      	lsrs	r3, r3, #16
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	461a      	mov	r2, r3
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <os_aes+0x6f8>)
 8000d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d5a:	69fa      	ldr	r2, [r7, #28]
 8000d5c:	4053      	eors	r3, r2
 8000d5e:	61fb      	str	r3, [r7, #28]
 8000d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d62:	0e1b      	lsrs	r3, r3, #24
 8000d64:	4a5f      	ldr	r2, [pc, #380]	@ (8000ee4 <os_aes+0x6ec>)
 8000d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	4053      	eors	r3, r2
 8000d6e:	61bb      	str	r3, [r7, #24]
            AES_expr4(t3,t0,t1,t2,a2);
 8000d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b5c      	ldr	r3, [pc, #368]	@ (8000ee8 <os_aes+0x6f0>)
 8000d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d7c:	68ba      	ldr	r2, [r7, #8]
 8000d7e:	4053      	eors	r3, r2
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d84:	0a1b      	lsrs	r3, r3, #8
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b58      	ldr	r3, [pc, #352]	@ (8000eec <os_aes+0x6f4>)
 8000d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d90:	69fa      	ldr	r2, [r7, #28]
 8000d92:	4053      	eors	r3, r2
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d98:	0c1b      	lsrs	r3, r3, #16
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b54      	ldr	r3, [pc, #336]	@ (8000ef0 <os_aes+0x6f8>)
 8000da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	4053      	eors	r3, r2
 8000da8:	61bb      	str	r3, [r7, #24]
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	0e1b      	lsrs	r3, r3, #24
 8000dae:	4a4d      	ldr	r2, [pc, #308]	@ (8000ee4 <os_aes+0x6ec>)
 8000db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	4053      	eors	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]
            AES_expr4(t0,t1,t2,t3,a3);
 8000dba:	6a3b      	ldr	r3, [r7, #32]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4b49      	ldr	r3, [pc, #292]	@ (8000ee8 <os_aes+0x6f0>)
 8000dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc6:	69fa      	ldr	r2, [r7, #28]
 8000dc8:	4053      	eors	r3, r2
 8000dca:	61fb      	str	r3, [r7, #28]
 8000dcc:	6a3b      	ldr	r3, [r7, #32]
 8000dce:	0a1b      	lsrs	r3, r3, #8
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	4b45      	ldr	r3, [pc, #276]	@ (8000eec <os_aes+0x6f4>)
 8000dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dda:	69ba      	ldr	r2, [r7, #24]
 8000ddc:	4053      	eors	r3, r2
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	0c1b      	lsrs	r3, r3, #16
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b41      	ldr	r3, [pc, #260]	@ (8000ef0 <os_aes+0x6f8>)
 8000dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dee:	68fa      	ldr	r2, [r7, #12]
 8000df0:	4053      	eors	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	6a3b      	ldr	r3, [r7, #32]
 8000df6:	0e1b      	lsrs	r3, r3, #24
 8000df8:	4a3a      	ldr	r2, [pc, #232]	@ (8000ee4 <os_aes+0x6ec>)
 8000dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	4053      	eors	r3, r2
 8000e02:	60bb      	str	r3, [r7, #8]

            AES_expr(a0,t0,t1,t2,t3,8);
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	6a1b      	ldr	r3, [r3, #32]
 8000e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	0e1b      	lsrs	r3, r3, #24
 8000e0e:	4a39      	ldr	r2, [pc, #228]	@ (8000ef4 <os_aes+0x6fc>)
 8000e10:	5cd3      	ldrb	r3, [r2, r3]
 8000e12:	061b      	lsls	r3, r3, #24
 8000e14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e16:	4053      	eors	r3, r2
 8000e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	0c1b      	lsrs	r3, r3, #16
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <os_aes+0x6fc>)
 8000e24:	5c9b      	ldrb	r3, [r3, r2]
 8000e26:	041b      	lsls	r3, r3, #16
 8000e28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e2a:	4053      	eors	r3, r2
 8000e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <os_aes+0x6fc>)
 8000e38:	5c9b      	ldrb	r3, [r3, r2]
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e3e:	4053      	eors	r3, r2
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <os_aes+0x6fc>)
 8000e4a:	5c9b      	ldrb	r3, [r3, r2]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e50:	4053      	eors	r3, r2
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
            AES_expr(a1,t1,t2,t3,t0,9);
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	0e1b      	lsrs	r3, r3, #24
 8000e5e:	4a25      	ldr	r2, [pc, #148]	@ (8000ef4 <os_aes+0x6fc>)
 8000e60:	5cd3      	ldrb	r3, [r2, r3]
 8000e62:	061b      	lsls	r3, r3, #24
 8000e64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e66:	4053      	eors	r3, r2
 8000e68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	0c1b      	lsrs	r3, r3, #16
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b20      	ldr	r3, [pc, #128]	@ (8000ef4 <os_aes+0x6fc>)
 8000e74:	5c9b      	ldrb	r3, [r3, r2]
 8000e76:	041b      	lsls	r3, r3, #16
 8000e78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e7a:	4053      	eors	r3, r2
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	0a1b      	lsrs	r3, r3, #8
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef4 <os_aes+0x6fc>)
 8000e88:	5c9b      	ldrb	r3, [r3, r2]
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e8e:	4053      	eors	r3, r2
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <os_aes+0x6fc>)
 8000e9a:	5c9b      	ldrb	r3, [r3, r2]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ea0:	4053      	eors	r3, r2
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
            AES_expr(a2,t2,t3,t0,t1,10);
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	0e1b      	lsrs	r3, r3, #24
 8000eae:	4a11      	ldr	r2, [pc, #68]	@ (8000ef4 <os_aes+0x6fc>)
 8000eb0:	5cd3      	ldrb	r3, [r2, r3]
 8000eb2:	061b      	lsls	r3, r3, #24
 8000eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eb6:	4053      	eors	r3, r2
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	0c1b      	lsrs	r3, r3, #16
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <os_aes+0x6fc>)
 8000ec4:	5c9b      	ldrb	r3, [r3, r2]
 8000ec6:	041b      	lsls	r3, r3, #16
 8000ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eca:	4053      	eors	r3, r2
 8000ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <os_aes+0x6fc>)
 8000ed8:	5c9b      	ldrb	r3, [r3, r2]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ede:	4053      	eors	r3, r2
 8000ee0:	e00a      	b.n	8000ef8 <os_aes+0x700>
 8000ee2:	bf00      	nop
 8000ee4:	0800ac70 	.word	0x0800ac70
 8000ee8:	0800b870 	.word	0x0800b870
 8000eec:	0800b470 	.word	0x0800b470
 8000ef0:	0800b070 	.word	0x0800b070
 8000ef4:	0800ab70 	.word	0x0800ab70
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b5f      	ldr	r3, [pc, #380]	@ (8001080 <os_aes+0x888>)
 8000f02:	5c9b      	ldrb	r3, [r3, r2]
 8000f04:	461a      	mov	r2, r3
 8000f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f08:	4053      	eors	r3, r2
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
            AES_expr(a3,t3,t0,t1,t2,11);
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f10:	623b      	str	r3, [r7, #32]
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	0e1b      	lsrs	r3, r3, #24
 8000f16:	4a5a      	ldr	r2, [pc, #360]	@ (8001080 <os_aes+0x888>)
 8000f18:	5cd3      	ldrb	r3, [r2, r3]
 8000f1a:	061b      	lsls	r3, r3, #24
 8000f1c:	6a3a      	ldr	r2, [r7, #32]
 8000f1e:	4053      	eors	r3, r2
 8000f20:	623b      	str	r3, [r7, #32]
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	0c1b      	lsrs	r3, r3, #16
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b55      	ldr	r3, [pc, #340]	@ (8001080 <os_aes+0x888>)
 8000f2c:	5c9b      	ldrb	r3, [r3, r2]
 8000f2e:	041b      	lsls	r3, r3, #16
 8000f30:	6a3a      	ldr	r2, [r7, #32]
 8000f32:	4053      	eors	r3, r2
 8000f34:	623b      	str	r3, [r7, #32]
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b50      	ldr	r3, [pc, #320]	@ (8001080 <os_aes+0x888>)
 8000f40:	5c9b      	ldrb	r3, [r3, r2]
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	6a3a      	ldr	r2, [r7, #32]
 8000f46:	4053      	eors	r3, r2
 8000f48:	623b      	str	r3, [r7, #32]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b4b      	ldr	r3, [pc, #300]	@ (8001080 <os_aes+0x888>)
 8000f52:	5c9b      	ldrb	r3, [r3, r2]
 8000f54:	461a      	mov	r2, r3
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	4053      	eors	r3, r2
 8000f5a:	623b      	str	r3, [r7, #32]
            // result of AES encryption in a0-a3

            if( mode & AES_MIC ) {
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d056      	beq.n	8001014 <os_aes+0x81c>
                if( (t1 = (mode & AES_MICSUB) >> 4) != 0 ) { // last block
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	111b      	asrs	r3, r3, #4
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	61bb      	str	r3, [r7, #24]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d041      	beq.n	8000ffa <os_aes+0x802>
                    do {
                        // compute CMAC subkey K1 and K2
                        t0 = a0 >> 31; // save MSB
 8000f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f78:	0fdb      	lsrs	r3, r3, #31
 8000f7a:	61fb      	str	r3, [r7, #28]
                        a0 = (a0 << 1) | (a1 >> 31);
 8000f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f7e:	005a      	lsls	r2, r3, #1
 8000f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f82:	0fdb      	lsrs	r3, r3, #31
 8000f84:	4313      	orrs	r3, r2
 8000f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = (a1 << 1) | (a2 >> 31);
 8000f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8a:	005a      	lsls	r2, r3, #1
 8000f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8e:	0fdb      	lsrs	r3, r3, #31
 8000f90:	4313      	orrs	r3, r2
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = (a2 << 1) | (a3 >> 31);
 8000f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f96:	005a      	lsls	r2, r3, #1
 8000f98:	6a3b      	ldr	r3, [r7, #32]
 8000f9a:	0fdb      	lsrs	r3, r3, #31
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = (a3 << 1);
 8000fa0:	6a3b      	ldr	r3, [r7, #32]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	623b      	str	r3, [r7, #32]
                        if( t0 ) a3 ^= 0x87;
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <os_aes+0x7bc>
 8000fac:	6a3b      	ldr	r3, [r7, #32]
 8000fae:	f083 0387 	eor.w	r3, r3, #135	@ 0x87
 8000fb2:	623b      	str	r3, [r7, #32]
                    } while( --t1 );
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	61bb      	str	r3, [r7, #24]
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1da      	bne.n	8000f76 <os_aes+0x77e>

                    AESAUX[0] ^= a0;
 8000fc0:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <os_aes+0x88c>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc6:	4053      	eors	r3, r2
 8000fc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001084 <os_aes+0x88c>)
 8000fca:	6013      	str	r3, [r2, #0]
                    AESAUX[1] ^= a1;
 8000fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <os_aes+0x88c>)
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd2:	4053      	eors	r3, r2
 8000fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001084 <os_aes+0x88c>)
 8000fd6:	6053      	str	r3, [r2, #4]
                    AESAUX[2] ^= a2;
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <os_aes+0x88c>)
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fde:	4053      	eors	r3, r2
 8000fe0:	4a28      	ldr	r2, [pc, #160]	@ (8001084 <os_aes+0x88c>)
 8000fe2:	6093      	str	r3, [r2, #8]
                    AESAUX[3] ^= a3;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <os_aes+0x88c>)
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	6a3b      	ldr	r3, [r7, #32]
 8000fea:	4053      	eors	r3, r2
 8000fec:	4a25      	ldr	r2, [pc, #148]	@ (8001084 <os_aes+0x88c>)
 8000fee:	60d3      	str	r3, [r2, #12]
                    mode &= ~AES_MICSUB;
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000ff6:	71fb      	strb	r3, [r7, #7]
                    goto LOADDATA;
 8000ff8:	e4ad      	b.n	8000956 <os_aes+0x15e>
                } else {
                    // save cipher block as new iv
                    AESAUX[0] = a0;
 8000ffa:	4a22      	ldr	r2, [pc, #136]	@ (8001084 <os_aes+0x88c>)
 8000ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffe:	6013      	str	r3, [r2, #0]
                    AESAUX[1] = a1;
 8001000:	4a20      	ldr	r2, [pc, #128]	@ (8001084 <os_aes+0x88c>)
 8001002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001004:	6053      	str	r3, [r2, #4]
                    AESAUX[2] = a2;
 8001006:	4a1f      	ldr	r2, [pc, #124]	@ (8001084 <os_aes+0x88c>)
 8001008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100a:	6093      	str	r3, [r2, #8]
                    AESAUX[3] = a3;
 800100c:	4a1d      	ldr	r2, [pc, #116]	@ (8001084 <os_aes+0x88c>)
 800100e:	6a3b      	ldr	r3, [r7, #32]
 8001010:	60d3      	str	r3, [r2, #12]
 8001012:	e094      	b.n	800113e <os_aes+0x946>
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f003 0304 	and.w	r3, r3, #4
 800101a:	2b00      	cmp	r3, #0
 800101c:	d034      	beq.n	8001088 <os_aes+0x890>
                    t0 = (len > 16) ? 16: len;
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2b10      	cmp	r3, #16
 8001022:	bf28      	it	cs
 8001024:	2310      	movcs	r3, #16
 8001026:	b29b      	uxth	r3, r3
 8001028:	61fb      	str	r3, [r7, #28]
                    for(t1=0; t1<t0; t1++) {
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
 800102e:	e01d      	b.n	800106c <os_aes+0x874>
                        buf[t1] ^= (a0>>24);
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	4413      	add	r3, r2
 8001036:	7819      	ldrb	r1, [r3, #0]
 8001038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800103a:	0e1b      	lsrs	r3, r3, #24
 800103c:	b2da      	uxtb	r2, r3
 800103e:	6838      	ldr	r0, [r7, #0]
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	4403      	add	r3, r0
 8001044:	404a      	eors	r2, r1
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	701a      	strb	r2, [r3, #0]
                        a0 <<= 8;
 800104a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if((t1&3)==3) {
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b03      	cmp	r3, #3
 8001058:	d105      	bne.n	8001066 <os_aes+0x86e>
                            a0 = a1;
 800105a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            a1 = a2;
 800105e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001060:	62bb      	str	r3, [r7, #40]	@ 0x28
                            a2 = a3;
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
                    for(t1=0; t1<t0; t1++) {
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	3301      	adds	r3, #1
 800106a:	61bb      	str	r3, [r7, #24]
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	429a      	cmp	r2, r3
 8001072:	d3dd      	bcc.n	8001030 <os_aes+0x838>
                        }
                    }
                    // update counter
                    AESAUX[3]++;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <os_aes+0x88c>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	3301      	adds	r3, #1
 800107a:	4a02      	ldr	r2, [pc, #8]	@ (8001084 <os_aes+0x88c>)
 800107c:	60d3      	str	r3, [r2, #12]
 800107e:	e05e      	b.n	800113e <os_aes+0x946>
 8001080:	0800ab70 	.word	0x0800ab70
 8001084:	200000d4 	.word	0x200000d4
                } else { // ECB
                    // store block
                    msbf4_write(buf+0,  a0);
 8001088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108a:	0e1b      	lsrs	r3, r3, #24
 800108c:	b2da      	uxtb	r2, r3
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	701a      	strb	r2, [r3, #0]
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	0c1a      	lsrs	r2, r3, #16
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	0a1a      	lsrs	r2, r3, #8
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3302      	adds	r3, #2
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	701a      	strb	r2, [r3, #0]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	3303      	adds	r3, #3
 80010ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+4,  a1);
 80010b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010b6:	0e1a      	lsrs	r2, r3, #24
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	3304      	adds	r3, #4
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010c2:	0c1a      	lsrs	r2, r3, #16
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	3305      	adds	r3, #5
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010ce:	0a1a      	lsrs	r2, r3, #8
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	3306      	adds	r3, #6
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	701a      	strb	r2, [r3, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	3307      	adds	r3, #7
 80010dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+8,  a2);
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	0e1a      	lsrs	r2, r3, #24
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	3308      	adds	r3, #8
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	701a      	strb	r2, [r3, #0]
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	0c1a      	lsrs	r2, r3, #16
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	3309      	adds	r3, #9
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	0a1a      	lsrs	r2, r3, #8
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	330a      	adds	r3, #10
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	330b      	adds	r3, #11
 800110a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+12, a3);
 8001110:	6a3b      	ldr	r3, [r7, #32]
 8001112:	0e1a      	lsrs	r2, r3, #24
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	330c      	adds	r3, #12
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	6a3b      	ldr	r3, [r7, #32]
 800111e:	0c1a      	lsrs	r2, r3, #16
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	330d      	adds	r3, #13
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	0a1a      	lsrs	r2, r3, #8
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	330e      	adds	r3, #14
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	330f      	adds	r3, #15
 8001138:	6a3a      	ldr	r2, [r7, #32]
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	701a      	strb	r2, [r3, #0]
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d004      	beq.n	8001152 <os_aes+0x95a>
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <os_aes+0x966>
                buf += 16;
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	3310      	adds	r3, #16
 8001156:	603b      	str	r3, [r7, #0]
                len -= 16;
 8001158:	88bb      	ldrh	r3, [r7, #4]
 800115a:	3b10      	subs	r3, #16
 800115c:	80bb      	strh	r3, [r7, #4]
            }
            mode |= AES_MICNOAUX;
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	71fb      	strb	r3, [r7, #7]
        while( (signed char)len > 0 ) {
 8001166:	88bb      	ldrh	r3, [r7, #4]
 8001168:	b25b      	sxtb	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	f73f abba 	bgt.w	80008e4 <os_aes+0xec>
        }
        return AESAUX[0];
 8001170:	4b02      	ldr	r3, [pc, #8]	@ (800117c <os_aes+0x984>)
 8001172:	681b      	ldr	r3, [r3, #0]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3730      	adds	r7, #48	@ 0x30
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200000d4 	.word	0x200000d4

08001180 <debug_init>:

/*  ************************************** */
/*    DO NOT CHANGE BELOW THIS LINE        */
/*  ************************************** */

void debug_init () {
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
//    debug_led(0);

    // configure USART1 (115200/8N1, tx-only)

    // print banner
    debug_str("\r\n============== DEBUG STARTED ==============\r\n");
 8001184:	4802      	ldr	r0, [pc, #8]	@ (8001190 <debug_init+0x10>)
 8001186:	f000 f88d 	bl	80012a4 <debug_str>
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	0800a8ac 	.word	0x0800a8ac

08001194 <debug_led>:

void debug_led (int val) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,val);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	2102      	movs	r1, #2
 80011a4:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <debug_led+0x20>)
 80011a6:	f006 fd71 	bl	8007c8c <HAL_GPIO_WritePin>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	48000400 	.word	0x48000400

080011b8 <debug_char>:

void debug_char (char c) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
  char buffer[] = "";
 80011c2:	2300      	movs	r3, #0
 80011c4:	733b      	strb	r3, [r7, #12]
  buffer[0]= c;
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	733b      	strb	r3, [r7, #12]
  HAL_UART_Transmit(&myUART,buffer,sizeof(buffer),HAL_MAX_DELAY);
 80011ca:	f107 010c 	add.w	r1, r7, #12
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011d2:	2201      	movs	r2, #1
 80011d4:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <debug_char+0x2c>)
 80011d6:	f008 fe51 	bl	8009e7c <HAL_UART_Transmit>
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000480 	.word	0x20000480

080011e8 <debug_hex>:

void debug_hex (u1_t b) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
    debug_char("0123456789ABCDEF"[b>>4]);
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	091b      	lsrs	r3, r3, #4
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <debug_hex+0x34>)
 80011fc:	5c9b      	ldrb	r3, [r3, r2]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff ffda 	bl	80011b8 <debug_char>
    debug_char("0123456789ABCDEF"[b&0xF]);
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	4a04      	ldr	r2, [pc, #16]	@ (800121c <debug_hex+0x34>)
 800120c:	5cd3      	ldrb	r3, [r2, r3]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ffd2 	bl	80011b8 <debug_char>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	0800a8dc 	.word	0x0800a8dc

08001220 <debug_uint>:
    }
    debug_char('\r');
    debug_char('\n');
}

void debug_uint (u4_t v) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
    for(s1_t n=24; n>=0; n-=8) {
 8001228:	2318      	movs	r3, #24
 800122a:	73fb      	strb	r3, [r7, #15]
 800122c:	e00c      	b.n	8001248 <debug_uint+0x28>
        debug_hex(v>>n);
 800122e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	fa22 f303 	lsr.w	r3, r2, r3
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffd4 	bl	80011e8 <debug_hex>
    for(s1_t n=24; n>=0; n-=8) {
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	3b08      	subs	r3, #8
 8001244:	b2db      	uxtb	r3, r3
 8001246:	73fb      	strb	r3, [r7, #15]
 8001248:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124c:	2b00      	cmp	r3, #0
 800124e:	daee      	bge.n	800122e <debug_uint+0xe>
    }
}
 8001250:	bf00      	nop
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <debug_int>:

void debug_int (s4_t v) {
 800125a:	b580      	push	{r7, lr}
 800125c:	b08a      	sub	sp, #40	@ 0x28
 800125e:	af02      	add	r7, sp, #8
 8001260:	6078      	str	r0, [r7, #4]
    char buf[10], *p = buf;
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	61fb      	str	r3, [r7, #28]
    int n = debug_fmt(buf, sizeof(buf), v, 10, 0, 0);
 8001268:	f107 000c 	add.w	r0, r7, #12
 800126c:	2300      	movs	r3, #0
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2300      	movs	r3, #0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	230a      	movs	r3, #10
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	210a      	movs	r1, #10
 800127a:	f000 f852 	bl	8001322 <debug_fmt>
 800127e:	61b8      	str	r0, [r7, #24]
    while(n--)
 8001280:	e006      	b.n	8001290 <debug_int+0x36>
        debug_char(*p++);
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	61fa      	str	r2, [r7, #28]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff94 	bl	80011b8 <debug_char>
    while(n--)
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	1e5a      	subs	r2, r3, #1
 8001294:	61ba      	str	r2, [r7, #24]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d1f3      	bne.n	8001282 <debug_int+0x28>
}
 800129a:	bf00      	nop
 800129c:	bf00      	nop
 800129e:	3720      	adds	r7, #32
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <debug_str>:

void debug_str (const char* str) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    while(*str) {
 80012ac:	e006      	b.n	80012bc <debug_str+0x18>
        debug_char(*str++);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	1c5a      	adds	r2, r3, #1
 80012b2:	607a      	str	r2, [r7, #4]
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ff7e 	bl	80011b8 <debug_char>
    while(*str) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d1f4      	bne.n	80012ae <debug_str+0xa>
    }
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <debug_val>:

void debug_val (const char* label, u4_t val) {
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	6039      	str	r1, [r7, #0]
    debug_str(label);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ffe3 	bl	80012a4 <debug_str>
    debug_uint(val);
 80012de:	6838      	ldr	r0, [r7, #0]
 80012e0:	f7ff ff9e 	bl	8001220 <debug_uint>
    debug_char('\r');
 80012e4:	200d      	movs	r0, #13
 80012e6:	f7ff ff67 	bl	80011b8 <debug_char>
    debug_char('\n');
 80012ea:	200a      	movs	r0, #10
 80012ec:	f7ff ff64 	bl	80011b8 <debug_char>
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <debug_valdec>:

void debug_valdec (const char* label, s4_t val) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
    debug_str(label);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff ffce 	bl	80012a4 <debug_str>
    debug_int(val);
 8001308:	6838      	ldr	r0, [r7, #0]
 800130a:	f7ff ffa6 	bl	800125a <debug_int>
    debug_char('\r');
 800130e:	200d      	movs	r0, #13
 8001310:	f7ff ff52 	bl	80011b8 <debug_char>
    debug_char('\n');
 8001314:	200a      	movs	r0, #10
 8001316:	f7ff ff4f 	bl	80011b8 <debug_char>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <debug_fmt>:

int debug_fmt (char* buf, int max, s4_t val, int base, int width, char pad) {
 8001322:	b480      	push	{r7}
 8001324:	b093      	sub	sp, #76	@ 0x4c
 8001326:	af00      	add	r7, sp, #0
 8001328:	60f8      	str	r0, [r7, #12]
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	603b      	str	r3, [r7, #0]
    char num[33], *p = num, *b = buf;
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	647b      	str	r3, [r7, #68]	@ 0x44
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	643b      	str	r3, [r7, #64]	@ 0x40
    u4_t m, v;
    // special handling of negative decimals
    v = (base == 10 && val < 0) ? -val : val;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	2b0a      	cmp	r3, #10
 800133e:	d105      	bne.n	800134c <debug_fmt+0x2a>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	da02      	bge.n	800134c <debug_fmt+0x2a>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	425b      	negs	r3, r3
 800134a:	e000      	b.n	800134e <debug_fmt+0x2c>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // generate digits backwards
    do {
        *p++ = ((m=v%base) <= 9) ? m+'0' : m+'A'-10;
 8001350:	683a      	ldr	r2, [r7, #0]
 8001352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001354:	fbb3 f1f2 	udiv	r1, r3, r2
 8001358:	fb01 f202 	mul.w	r2, r1, r2
 800135c:	1a9b      	subs	r3, r3, r2
 800135e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001362:	2b09      	cmp	r3, #9
 8001364:	d804      	bhi.n	8001370 <debug_fmt+0x4e>
 8001366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001368:	b2db      	uxtb	r3, r3
 800136a:	3330      	adds	r3, #48	@ 0x30
 800136c:	b2da      	uxtb	r2, r3
 800136e:	e003      	b.n	8001378 <debug_fmt+0x56>
 8001370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001372:	b2db      	uxtb	r3, r3
 8001374:	3337      	adds	r3, #55	@ 0x37
 8001376:	b2da      	uxtb	r2, r3
 8001378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800137a:	1c59      	adds	r1, r3, #1
 800137c:	6479      	str	r1, [r7, #68]	@ 0x44
 800137e:	701a      	strb	r2, [r3, #0]
    } while( v /= base );
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001384:	fbb2 f3f3 	udiv	r3, r2, r3
 8001388:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800138a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1df      	bne.n	8001350 <debug_fmt+0x2e>
    // prefix negative decimals with '-'
    if(base == 10 && val < 0) {
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	2b0a      	cmp	r3, #10
 8001394:	d10e      	bne.n	80013b4 <debug_fmt+0x92>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	da0b      	bge.n	80013b4 <debug_fmt+0x92>
        *p++ = '-';
 800139c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	647a      	str	r2, [r7, #68]	@ 0x44
 80013a2:	222d      	movs	r2, #45	@ 0x2d
 80013a4:	701a      	strb	r2, [r3, #0]
    }
    // add leading zeroes or spaces
    while( b-buf < max-1 && b-buf < width-(p-num) ) {
 80013a6:	e005      	b.n	80013b4 <debug_fmt+0x92>
        *b++ = pad;
 80013a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80013ae:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80013b2:	701a      	strb	r2, [r3, #0]
    while( b-buf < max-1 && b-buf < width-(p-num) ) {
 80013b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	1ad2      	subs	r2, r2, r3
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	3b01      	subs	r3, #1
 80013be:	429a      	cmp	r2, r3
 80013c0:	da0a      	bge.n	80013d8 <debug_fmt+0xb6>
 80013c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	1ad2      	subs	r2, r2, r3
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80013ce:	1acb      	subs	r3, r1, r3
 80013d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80013d2:	1acb      	subs	r3, r1, r3
 80013d4:	429a      	cmp	r2, r3
 80013d6:	dbe7      	blt.n	80013a8 <debug_fmt+0x86>
    }
    // copy digits and sign forwards
    do *b++ = *--p;
 80013d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013da:	3b01      	subs	r3, #1
 80013dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80013de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80013e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013e6:	7812      	ldrb	r2, [r2, #0]
 80013e8:	701a      	strb	r2, [r3, #0]
    while( b-buf < max && p > num );
 80013ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	68ba      	ldr	r2, [r7, #8]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	dd04      	ble.n	8001400 <debug_fmt+0xde>
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d8eb      	bhi.n	80013d8 <debug_fmt+0xb6>
    // return number of characters written
    return b - buf;
 8001400:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	1ad3      	subs	r3, r2, r3
}
 8001406:	4618      	mov	r0, r3
 8001408:	374c      	adds	r7, #76	@ 0x4c
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <debug_event>:

void debug_event (int ev) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
        [EV_LINK_DEAD]      = "LINK_DEAD",
        [EV_LINK_ALIVE]     = "LINK_ALIVE",
        [EV_SCAN_FOUND]     = "SCAN_FOUND",
        [EV_TXSTART]        = "EV_TXSTART",
    };
    debug_str((ev < sizeof(evnames)/sizeof(evnames[0])) ? evnames[ev] : "EV_UNKNOWN" );
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2b11      	cmp	r3, #17
 8001420:	d804      	bhi.n	800142c <debug_event+0x18>
 8001422:	4a09      	ldr	r2, [pc, #36]	@ (8001448 <debug_event+0x34>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142a:	e000      	b.n	800142e <debug_event+0x1a>
 800142c:	4b07      	ldr	r3, [pc, #28]	@ (800144c <debug_event+0x38>)
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff ff38 	bl	80012a4 <debug_str>
    debug_char('\r');
 8001434:	200d      	movs	r0, #13
 8001436:	f7ff febf 	bl	80011b8 <debug_char>
    debug_char('\n');
 800143a:	200a      	movs	r0, #10
 800143c:	f7ff febc 	bl	80011b8 <debug_char>
}
 8001440:	bf00      	nop
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000000 	.word	0x20000000
 800144c:	0800a8f0 	.word	0x0800a8f0

08001450 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
 8001464:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001466:	4b33      	ldr	r3, [pc, #204]	@ (8001534 <MX_GPIO_Init+0xe4>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146a:	4a32      	ldr	r2, [pc, #200]	@ (8001534 <MX_GPIO_Init+0xe4>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001472:	4b30      	ldr	r3, [pc, #192]	@ (8001534 <MX_GPIO_Init+0xe4>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147e:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <MX_GPIO_Init+0xe4>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	4a2c      	ldr	r2, [pc, #176]	@ (8001534 <MX_GPIO_Init+0xe4>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <MX_GPIO_Init+0xe4>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	607b      	str	r3, [r7, #4]
 8001494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	4b27      	ldr	r3, [pc, #156]	@ (8001534 <MX_GPIO_Init+0xe4>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	4a26      	ldr	r2, [pc, #152]	@ (8001534 <MX_GPIO_Init+0xe4>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a2:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <MX_GPIO_Init+0xe4>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	603b      	str	r3, [r7, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Alim_temp_Pin|RST_Pin|NSS_Pin, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	f648 0180 	movw	r1, #34944	@ 0x8880
 80014b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b8:	f006 fbe8 	bl	8007c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014bc:	2200      	movs	r2, #0
 80014be:	2102      	movs	r1, #2
 80014c0:	481d      	ldr	r0, [pc, #116]	@ (8001538 <MX_GPIO_Init+0xe8>)
 80014c2:	f006 fbe3 	bl	8007c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Alim_temp_Pin RST_Pin NSS_Pin */
  GPIO_InitStruct.Pin = Alim_temp_Pin|RST_Pin|NSS_Pin;
 80014c6:	f648 0380 	movw	r3, #34944	@ 0x8880
 80014ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	4619      	mov	r1, r3
 80014de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e2:	f006 fa69 	bl	80079b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80014e6:	2302      	movs	r3, #2
 80014e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ea:	2301      	movs	r3, #1
 80014ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	4619      	mov	r1, r3
 80014fc:	480e      	ldr	r0, [pc, #56]	@ (8001538 <MX_GPIO_Init+0xe8>)
 80014fe:	f006 fa5b 	bl	80079b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin DIO1_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin;
 8001502:	23c0      	movs	r3, #192	@ 0xc0
 8001504:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001506:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800150a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001510:	f107 030c 	add.w	r3, r7, #12
 8001514:	4619      	mov	r1, r3
 8001516:	4808      	ldr	r0, [pc, #32]	@ (8001538 <MX_GPIO_Init+0xe8>)
 8001518:	f006 fa4e 	bl	80079b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2100      	movs	r1, #0
 8001520:	2017      	movs	r0, #23
 8001522:	f006 fa12 	bl	800794a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001526:	2017      	movs	r0, #23
 8001528:	f006 fa2b 	bl	8007982 <HAL_NVIC_EnableIRQ>

}
 800152c:	bf00      	nop
 800152e:	3720      	adds	r7, #32
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40021000 	.word	0x40021000
 8001538:	48000400 	.word	0x48000400

0800153c <hal_io_init>:

// -----------------------------------------------------------------------------
// I/O

static void hal_io_init()
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
	//already done by cubemx
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr

0800154a <hal_pin_rxtx>:

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx(u1_t val)
{
 800154a:	b480      	push	{r7}
 800154c:	b083      	sub	sp, #12
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	71fb      	strb	r3, [r7, #7]
  #ifdef TX_GPIO_Port
    HAL_GPIO_WritePin(RX_GPIO_Port,RX_Pin,~val);
    HAL_GPIO_WritePin(TX_GPIO_Port,TX_Pin,val);
  #endif
#endif
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <hal_pin_nss>:

// set radio NSS pin to given value
void hal_pin_nss(u1_t val)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, val);
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	461a      	mov	r2, r3
 800156e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001576:	f006 fb89 	bl	8007c8c <HAL_GPIO_WritePin>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <hal_pin_rst>:

// set radio RST pin to given value (or keep floating!)
void hal_pin_rst(u1_t val)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b08c      	sub	sp, #48	@ 0x30
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	71fb      	strb	r3, [r7, #7]
	if (val == 0 || val == 1) { // drive pin
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d002      	beq.n	8001598 <hal_pin_rst+0x16>
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d116      	bne.n	80015c6 <hal_pin_rst+0x44>
		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.Pin = RST_Pin;
 8001598:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800159c:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 031c 	add.w	r3, r7, #28
 80015aa:	4619      	mov	r1, r3
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b0:	f006 fa02 	bl	80079b8 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, val);
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	461a      	mov	r2, r3
 80015b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c0:	f006 fb64 	bl	8007c8c <HAL_GPIO_WritePin>
	if (val == 0 || val == 1) { // drive pin
 80015c4:	e00e      	b.n	80015e4 <hal_pin_rst+0x62>

	} else { // keep pin floating
		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.Pin = RST_Pin;
 80015c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015ca:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	613b      	str	r3, [r7, #16]
		HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80015d4:	f107 0308 	add.w	r3, r7, #8
 80015d8:	4619      	mov	r1, r3
 80015da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015de:	f006 f9eb 	bl	80079b8 <HAL_GPIO_Init>
	}
}
 80015e2:	bf00      	nop
 80015e4:	bf00      	nop
 80015e6:	3730      	adds	r7, #48	@ 0x30
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_GPIO_EXTI_Callback>:

extern void radio_irq_handler(u1_t dio);

// generic EXTI IRQ handler for all channels
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin_int)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	80fb      	strh	r3, [r7, #6]
	// DIO 0
	if (GPIO_Pin_int == DIO0_Pin) {
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	2b40      	cmp	r3, #64	@ 0x40
 80015fa:	d102      	bne.n	8001602 <HAL_GPIO_EXTI_Callback+0x16>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(0);
 80015fc:	2000      	movs	r0, #0
 80015fe:	f004 f98d 	bl	800591c <radio_irq_handler>
	}
	// DIO 1
	if (GPIO_Pin_int == DIO1_Pin) {
 8001602:	88fb      	ldrh	r3, [r7, #6]
 8001604:	2b80      	cmp	r3, #128	@ 0x80
 8001606:	d102      	bne.n	800160e <HAL_GPIO_EXTI_Callback+0x22>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(1);
 8001608:	2001      	movs	r0, #1
 800160a:	f004 f987 	bl	800591c <radio_irq_handler>
	// DIO 2
//	if(GPIO_Pin_int == DIO2_Pin) {
	//    // invoke radio handler (on IRQ!)
//	    radio_irq_handler(2);
//	}
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <hal_spi_init>:

// -----------------------------------------------------------------------------
// SPI
void hal_spi_init()
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
	// already done by cube mx
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <hal_spi>:

// perform SPI transaction with radio
u1_t hal_spi(u1_t out)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af02      	add	r7, sp, #8
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
	char outbuffer[] = "";
 800162e:	2300      	movs	r3, #0
 8001630:	733b      	strb	r3, [r7, #12]
	char inbuffer[] = "";
 8001632:	2300      	movs	r3, #0
 8001634:	723b      	strb	r3, [r7, #8]
	outbuffer[0] = out;
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&mySPI, outbuffer, inbuffer, sizeof(outbuffer),
 800163a:	f107 0208 	add.w	r2, r7, #8
 800163e:	f107 010c 	add.w	r1, r7, #12
 8001642:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	2301      	movs	r3, #1
 800164a:	4804      	ldr	r0, [pc, #16]	@ (800165c <hal_spi+0x38>)
 800164c:	f007 fd75 	bl	800913a <HAL_SPI_TransmitReceive>
			HAL_MAX_DELAY);
	return inbuffer[0];
 8001650:	7a3b      	ldrb	r3, [r7, #8]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000384 	.word	0x20000384

08001660 <hal_time_init>:

// -----------------------------------------------------------------------------
// TIME
static void hal_time_init()
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
	// already done by cubemx
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <hal_ticks>:

u4_t hal_ticks()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
	hal_disableIRQs();
 8001676:	f000 f8a5 	bl	80017c4 <hal_disableIRQs>
	u4_t t = HAL.ticks;
 800167a:	4b13      	ldr	r3, [pc, #76]	@ (80016c8 <hal_ticks+0x58>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	607b      	str	r3, [r7, #4]
	u2_t cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 8001680:	4b12      	ldr	r3, [pc, #72]	@ (80016cc <hal_ticks+0x5c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001686:	807b      	strh	r3, [r7, #2]
	if (__HAL_TIM_GET_FLAG(&myTIMER, TIM_FLAG_CC1) != RESET) {
 8001688:	4b10      	ldr	r3, [pc, #64]	@ (80016cc <hal_ticks+0x5c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	691b      	ldr	r3, [r3, #16]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b02      	cmp	r3, #2
 8001694:	d10d      	bne.n	80016b2 <hal_ticks+0x42>
		if (__HAL_TIM_GET_IT_SOURCE(&myTIMER, TIM_IT_CC1) != RESET) {
 8001696:	4b0d      	ldr	r3, [pc, #52]	@ (80016cc <hal_ticks+0x5c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d106      	bne.n	80016b2 <hal_ticks+0x42>
			cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 80016a4:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <hal_ticks+0x5c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016aa:	807b      	strh	r3, [r7, #2]
			t++;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3301      	adds	r3, #1
 80016b0:	607b      	str	r3, [r7, #4]
		}
	}
	hal_enableIRQs();
 80016b2:	f000 f897 	bl	80017e4 <hal_enableIRQs>
	return (t << 16) | cnt;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	041a      	lsls	r2, r3, #16
 80016ba:	887b      	ldrh	r3, [r7, #2]
 80016bc:	4313      	orrs	r3, r2
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000194 	.word	0x20000194
 80016cc:	20000434 	.word	0x20000434

080016d0 <hal_ticksplusplus>:

void hal_ticksplusplus(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
	HAL.ticks++;
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <hal_ticksplusplus+0x18>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	3301      	adds	r3, #1
 80016da:	4a03      	ldr	r2, [pc, #12]	@ (80016e8 <hal_ticksplusplus+0x18>)
 80016dc:	6053      	str	r3, [r2, #4]
}
 80016de:	bf00      	nop
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	20000194 	.word	0x20000194

080016ec <deltaticks>:

// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks(u4_t time)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	u4_t t = hal_ticks();
 80016f4:	f7ff ffbc 	bl	8001670 <hal_ticks>
 80016f8:	60f8      	str	r0, [r7, #12]
	s4_t d = time - t;
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	60bb      	str	r3, [r7, #8]
	if (d <= 0)
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	2b00      	cmp	r3, #0
 8001706:	dc01      	bgt.n	800170c <deltaticks+0x20>
		return 0;    // in the past
 8001708:	2300      	movs	r3, #0
 800170a:	e008      	b.n	800171e <deltaticks+0x32>
	if ((d >> 16) != 0)
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	141b      	asrs	r3, r3, #16
 8001710:	2b00      	cmp	r3, #0
 8001712:	d002      	beq.n	800171a <deltaticks+0x2e>
		return 0xFFFF; // far ahead
 8001714:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001718:	e001      	b.n	800171e <deltaticks+0x32>
	return (u2_t) d;
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	b29b      	uxth	r3, r3
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <hal_waitUntil>:

void hal_waitUntil(u4_t time)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
	while (deltaticks(time) != 0)
 800172e:	bf00      	nop
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ffdb 	bl	80016ec <deltaticks>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f9      	bne.n	8001730 <hal_waitUntil+0xa>
		; // busy wait until timestamp is reached
}
 800173c:	bf00      	nop
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <hal_checkTimer>:

// check and rewind for target time
u1_t hal_checkTimer(u4_t time)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	u2_t dt;
	myTIMER.Instance->SR &= ~TIM_SR_CC1IF; // clear any pending interrupts
 8001750:	4b1b      	ldr	r3, [pc, #108]	@ (80017c0 <hal_checkTimer+0x78>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <hal_checkTimer+0x78>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0202 	bic.w	r2, r2, #2
 800175e:	611a      	str	r2, [r3, #16]
	if ((dt = deltaticks(time)) < 5) { // event is now (a few ticks ahead)
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff ffc3 	bl	80016ec <deltaticks>
 8001766:	4603      	mov	r3, r0
 8001768:	81fb      	strh	r3, [r7, #14]
 800176a:	89fb      	ldrh	r3, [r7, #14]
 800176c:	2b04      	cmp	r3, #4
 800176e:	d809      	bhi.n	8001784 <hal_checkTimer+0x3c>
		myTIMER.Instance->DIER &= ~TIM_DIER_CC1IE; // disable IE
 8001770:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <hal_checkTimer+0x78>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <hal_checkTimer+0x78>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0202 	bic.w	r2, r2, #2
 800177e:	60da      	str	r2, [r3, #12]
		return 1;
 8001780:	2301      	movs	r3, #1
 8001782:	e018      	b.n	80017b6 <hal_checkTimer+0x6e>
	} else { // rewind timer (fully or to exact time))
		myTIMER.Instance->CCR1 = myTIMER.Instance->CNT + dt;   // set comparator
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <hal_checkTimer+0x78>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800178a:	89fa      	ldrh	r2, [r7, #14]
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <hal_checkTimer+0x78>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	440a      	add	r2, r1
 8001792:	635a      	str	r2, [r3, #52]	@ 0x34
		myTIMER.Instance->DIER |= TIM_DIER_CC1IE;  // enable IE
 8001794:	4b0a      	ldr	r3, [pc, #40]	@ (80017c0 <hal_checkTimer+0x78>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <hal_checkTimer+0x78>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f042 0202 	orr.w	r2, r2, #2
 80017a2:	60da      	str	r2, [r3, #12]
		myTIMER.Instance->CCER |= TIM_CCER_CC1E; // enable capture/compare uint 2
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <hal_checkTimer+0x78>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	6a1a      	ldr	r2, [r3, #32]
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <hal_checkTimer+0x78>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f042 0201 	orr.w	r2, r2, #1
 80017b2:	621a      	str	r2, [r3, #32]
		return 0;
 80017b4:	2300      	movs	r3, #0
	}
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000434 	.word	0x20000434

080017c4 <hal_disableIRQs>:


// -----------------------------------------------------------------------------
// IRQ
void hal_disableIRQs()
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c8:	b672      	cpsid	i
}
 80017ca:	bf00      	nop
	__disable_irq();
	//__set_BASEPRI(1 << 4);
	HAL.irqlevel++;
 80017cc:	4b04      	ldr	r3, [pc, #16]	@ (80017e0 <hal_disableIRQs+0x1c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	4a03      	ldr	r2, [pc, #12]	@ (80017e0 <hal_disableIRQs+0x1c>)
 80017d4:	6013      	str	r3, [r2, #0]
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	20000194 	.word	0x20000194

080017e4 <hal_enableIRQs>:

void hal_enableIRQs()
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
	if (--HAL.irqlevel == 0) {
 80017e8:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <hal_enableIRQs+0x24>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	3b01      	subs	r3, #1
 80017ee:	4a06      	ldr	r2, [pc, #24]	@ (8001808 <hal_enableIRQs+0x24>)
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <hal_enableIRQs+0x24>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <hal_enableIRQs+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 80017fa:	b662      	cpsie	i
}
 80017fc:	bf00      	nop
		__enable_irq();
		//__set_BASEPRI(0);
	}
}
 80017fe:	bf00      	nop
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	20000194 	.word	0x20000194

0800180c <hal_sleep>:

void hal_sleep()
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
	// low power sleep mode
#ifndef CFG_no_low_power_sleep_mode
	// PWR->CR |= PWR_CR_LPSDSR;
#endif
	// suspend execution until IRQ, regardless of the CPSR I-bit
	__WFI();
 8001810:	bf30      	wfi
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <hal_init>:

// -----------------------------------------------------------------------------

void hal_init()
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
	memset(&HAL, 0x00, sizeof(HAL));
 8001820:	2208      	movs	r2, #8
 8001822:	2100      	movs	r1, #0
 8001824:	4807      	ldr	r0, [pc, #28]	@ (8001844 <hal_init+0x28>)
 8001826:	f008 fffa 	bl	800a81e <memset>
	hal_disableIRQs();
 800182a:	f7ff ffcb 	bl	80017c4 <hal_disableIRQs>
	// configure radio I/O and interrupt handler
	hal_io_init();
 800182e:	f7ff fe85 	bl	800153c <hal_io_init>
	// configure radio SPI
	hal_spi_init();
 8001832:	f7ff fef0 	bl	8001616 <hal_spi_init>
	// configure timer and interrupt handler
	hal_time_init();
 8001836:	f7ff ff13 	bl	8001660 <hal_time_init>
	hal_enableIRQs();
 800183a:	f7ff ffd3 	bl	80017e4 <hal_enableIRQs>
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000194 	.word	0x20000194

08001848 <hal_failed>:

void hal_failed()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
	// HALT...
	hal_disableIRQs();
 800184c:	f7ff ffba 	bl	80017c4 <hal_disableIRQs>
	hal_sleep();
 8001850:	f7ff ffdc 	bl	800180c <hal_sleep>
	while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <hal_failed+0xc>

08001858 <getSf>:
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	80fb      	strh	r3, [r7, #6]
 8001862:	88fb      	ldrh	r3, [r7, #6]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	b2db      	uxtb	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <getBw>:
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	80fb      	strh	r3, [r7, #6]
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	08db      	lsrs	r3, r3, #3
 8001886:	b29b      	uxth	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	4618      	mov	r0, r3
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <getCr>:
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	80fb      	strh	r3, [r7, #6]
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	095b      	lsrs	r3, r3, #5
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	4618      	mov	r0, r3
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <setCr>:
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	460a      	mov	r2, r1
 80018ca:	80fb      	strh	r3, [r7, #6]
 80018cc:	4613      	mov	r3, r2
 80018ce:	717b      	strb	r3, [r7, #5]
 80018d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d4:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80018d8:	b21a      	sxth	r2, r3
 80018da:	797b      	ldrb	r3, [r7, #5]
 80018dc:	015b      	lsls	r3, r3, #5
 80018de:	b21b      	sxth	r3, r3
 80018e0:	4313      	orrs	r3, r2
 80018e2:	b21b      	sxth	r3, r3
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <getNocrc>:
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	80fb      	strh	r3, [r7, #6]
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	09db      	lsrs	r3, r3, #7
 8001900:	b29b      	uxth	r3, r3
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	4603      	mov	r3, r0
 800191a:	6039      	str	r1, [r7, #0]
 800191c:	80fb      	strh	r3, [r7, #6]
 800191e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001922:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001926:	b21a      	sxth	r2, r3
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	01db      	lsls	r3, r3, #7
 800192c:	b21b      	sxth	r3, r3
 800192e:	4313      	orrs	r3, r2
 8001930:	b21b      	sxth	r3, r3
 8001932:	b29b      	uxth	r3, r3
 8001934:	4618      	mov	r0, r3
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <getIh>:
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	80fb      	strh	r3, [r7, #6]
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	b29b      	uxth	r3, r3
 8001950:	b2db      	uxtb	r3, r3
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <setIh>:
inline rps_t setIh   (rps_t params, int ih)    { return (rps_t)((params & ~0xFF00) | (ih<<8)); }
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	4603      	mov	r3, r0
 8001966:	6039      	str	r1, [r7, #0]
 8001968:	80fb      	strh	r3, [r7, #6]
 800196a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	b21a      	sxth	r2, r3
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	b21b      	sxth	r3, r3
 8001978:	4313      	orrs	r3, r2
 800197a:	b21b      	sxth	r3, r3
 800197c:	b29b      	uxth	r3, r3
 800197e:	4618      	mov	r0, r3
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <updr2rps>:
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	3301      	adds	r3, #1
 800199a:	4a04      	ldr	r2, [pc, #16]	@ (80019ac <updr2rps+0x20>)
 800199c:	5cd3      	ldrb	r3, [r2, r3]
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	0800bc70 	.word	0x0800bc70

080019b0 <dndr2rps>:
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ffe5 	bl	800198c <updr2rps>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2101      	movs	r1, #1
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ffa3 	bl	8001912 <setNocrc>
 80019cc:	4603      	mov	r3, r0
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <decDR>:
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	4a07      	ldr	r2, [pc, #28]	@ (8001a04 <decDR+0x2c>)
 80019e6:	5cd3      	ldrb	r3, [r2, r3]
 80019e8:	2bff      	cmp	r3, #255	@ 0xff
 80019ea:	d003      	beq.n	80019f4 <decDR+0x1c>
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	e000      	b.n	80019f6 <decDR+0x1e>
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	4618      	mov	r0, r3
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	0800bc70 	.word	0x0800bc70

08001a08 <validDR>:
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	3301      	adds	r3, #1
 8001a16:	4a06      	ldr	r2, [pc, #24]	@ (8001a30 <validDR+0x28>)
 8001a18:	5cd3      	ldrb	r3, [r2, r3]
 8001a1a:	2bff      	cmp	r3, #255	@ 0xff
 8001a1c:	bf14      	ite	ne
 8001a1e:	2301      	movne	r3, #1
 8001a20:	2300      	moveq	r3, #0
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	0800bc70 	.word	0x0800bc70

08001a34 <lowerDR>:
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	460a      	mov	r2, r1
 8001a3e:	71fb      	strb	r3, [r7, #7]
 8001a40:	4613      	mov	r3, r2
 8001a42:	71bb      	strb	r3, [r7, #6]
 8001a44:	e005      	b.n	8001a52 <lowerDR+0x1e>
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ffc5 	bl	80019d8 <decDR>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
 8001a52:	79bb      	ldrb	r3, [r7, #6]
 8001a54:	1e5a      	subs	r2, r3, #1
 8001a56:	71ba      	strb	r2, [r7, #6]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d1f4      	bne.n	8001a46 <lowerDR+0x12>
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <os_rlsbf2>:
// BEG OS - default implementations for certain OS suport functions

#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
u2_t os_rlsbf2 (xref2cu1_t buf) {
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
    return (u2_t)(buf[0] | (buf[1]<<8));
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b21a      	sxth	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3301      	adds	r3, #1
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	b29b      	uxth	r3, r3
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
u4_t os_rlsbf4 (xref2cu1_t buf) {
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[0] | (buf[1]<<8) | ((u4_t)buf[2]<<16) | ((u4_t)buf[3]<<24));
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	021b      	lsls	r3, r3, #8
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3302      	adds	r3, #2
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	041b      	lsls	r3, r3, #16
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3303      	adds	r3, #3
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	061b      	lsls	r3, r3, #24
 8001abc:	4313      	orrs	r3, r2
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <os_rmsbf4>:
#endif


#if !defined(os_rmsbf4)
u4_t os_rmsbf4 (xref2cu1_t buf) {
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[3] | (buf[2]<<8) | ((u4_t)buf[1]<<16) | ((u4_t)buf[0]<<24));
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3303      	adds	r3, #3
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3302      	adds	r3, #2
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	021b      	lsls	r3, r3, #8
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	041b      	lsls	r3, r3, #16
 8001aee:	431a      	orrs	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	061b      	lsls	r3, r3, #24
 8001af6:	4313      	orrs	r3, r2
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <os_wlsbf2>:
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	807b      	strh	r3, [r7, #2]
    buf[0] = v;
 8001b10:	887b      	ldrh	r3, [r7, #2]
 8001b12:	b2da      	uxtb	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8001b18:	887b      	ldrh	r3, [r7, #2]
 8001b1a:	0a1b      	lsrs	r3, r3, #8
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	701a      	strb	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <os_wlsbf4>:
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4 (xref2u1_t buf, u4_t v) {
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	6039      	str	r1, [r7, #0]
    buf[0] = v;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	0a1a      	lsrs	r2, r3, #8
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>16;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	0c1a      	lsrs	r2, r3, #16
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3302      	adds	r3, #2
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	701a      	strb	r2, [r3, #0]
    buf[3] = v>>24;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	0e1a      	lsrs	r2, r3, #24
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3303      	adds	r3, #3
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	701a      	strb	r2, [r3, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <os_wmsbf4>:
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4 (xref2u1_t buf, u4_t v) {
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    buf[3] = v;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	3303      	adds	r3, #3
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>8;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	0a1a      	lsrs	r2, r3, #8
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3302      	adds	r3, #2
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>16;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	0c1a      	lsrs	r2, r3, #16
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	701a      	strb	r2, [r3, #0]
    buf[0] = v>>24;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	0e1b      	lsrs	r3, r3, #24
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	701a      	strb	r2, [r3, #0]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
u1_t os_getBattLevel (void) {
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0
    return MCMD_DEVS_BATT_NOINFO;
 8001bba:	23ff      	movs	r3, #255	@ 0xff
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
u2_t os_crc16 (xref2u1_t data, uint len) {
 8001bc6:	b480      	push	{r7}
 8001bc8:	b087      	sub	sp, #28
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
    u2_t remainder = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	82fb      	strh	r3, [r7, #22]
    u2_t polynomial = 0x1021;
 8001bd4:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001bd8:	81bb      	strh	r3, [r7, #12]
    for( uint i = 0; i < len; i++ ) {
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	e026      	b.n	8001c2e <os_crc16+0x68>
        remainder ^= data[i] << 8;
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	4413      	add	r3, r2
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	b21a      	sxth	r2, r3
 8001bec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bf0:	4053      	eors	r3, r2
 8001bf2:	b21b      	sxth	r3, r3
 8001bf4:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	73fb      	strb	r3, [r7, #15]
 8001bfa:	e012      	b.n	8001c22 <os_crc16+0x5c>
            if( (remainder & 0x8000) )
 8001bfc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da08      	bge.n	8001c16 <os_crc16+0x50>
                remainder = (remainder << 1) ^ polynomial;
 8001c04:	8afb      	ldrh	r3, [r7, #22]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	b21a      	sxth	r2, r3
 8001c0a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c0e:	4053      	eors	r3, r2
 8001c10:	b21b      	sxth	r3, r3
 8001c12:	82fb      	strh	r3, [r7, #22]
 8001c14:	e002      	b.n	8001c1c <os_crc16+0x56>
            else 
                remainder <<= 1;
 8001c16:	8afb      	ldrh	r3, [r7, #22]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 8001c1c:	7bfb      	ldrb	r3, [r7, #15]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	73fb      	strb	r3, [r7, #15]
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1e9      	bne.n	8001bfc <os_crc16+0x36>
    for( uint i = 0; i < len; i++ ) {
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d3d4      	bcc.n	8001be0 <os_crc16+0x1a>
        }
    }
    return remainder;
 8001c36:	8afb      	ldrh	r3, [r7, #22]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	371c      	adds	r7, #28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <micB0>:
// ================================================================================

// ================================================================================
// BEG AES

static void micB0 (u4_t devaddr, u4_t seqno, int dndir, int len) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	603b      	str	r3, [r7, #0]
    os_clearMem(AESaux,16);
 8001c52:	2210      	movs	r2, #16
 8001c54:	2100      	movs	r1, #0
 8001c56:	4810      	ldr	r0, [pc, #64]	@ (8001c98 <micB0+0x54>)
 8001c58:	f008 fde1 	bl	800a81e <memset>
    AESaux[0]  = 0x49;
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c98 <micB0+0x54>)
 8001c5e:	2249      	movs	r2, #73	@ 0x49
 8001c60:	701a      	strb	r2, [r3, #0]
    AESaux[5]  = dndir?1:0;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	bf14      	ite	ne
 8001c68:	2301      	movne	r3, #1
 8001c6a:	2300      	moveq	r3, #0
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <micB0+0x58>)
 8001c70:	701a      	strb	r2, [r3, #0]
    AESaux[15] = len;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca0 <micB0+0x5c>)
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8001c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca4 <micB0+0x60>)
 8001c7c:	68f9      	ldr	r1, [r7, #12]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff ff57 	bl	8001b32 <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <micB0+0x64>)
 8001c86:	68b9      	ldr	r1, [r7, #8]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff52 	bl	8001b32 <os_wlsbf4>
}
 8001c8e:	bf00      	nop
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200000d4 	.word	0x200000d4
 8001c9c:	200000d9 	.word	0x200000d9
 8001ca0:	200000e3 	.word	0x200000e3
 8001ca4:	200000da 	.word	0x200000da
 8001ca8:	200000de 	.word	0x200000de

08001cac <aes_verifyMic>:


static int aes_verifyMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 8001cac:	b590      	push	{r4, r7, lr}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8001cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	68b8      	ldr	r0, [r7, #8]
 8001cc2:	f7ff ffbf 	bl	8001c44 <micB0>
    os_copyMem(AESkey,key,16);
 8001cc6:	2210      	movs	r2, #16
 8001cc8:	68f9      	ldr	r1, [r7, #12]
 8001cca:	480d      	ldr	r0, [pc, #52]	@ (8001d00 <aes_verifyMic+0x54>)
 8001ccc:	f008 fdd4 	bl	800a878 <memcpy>
    return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu+len);
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	6a39      	ldr	r1, [r7, #32]
 8001cd8:	2002      	movs	r0, #2
 8001cda:	f7fe fd8d 	bl	80007f8 <os_aes>
 8001cde:	4604      	mov	r4, r0
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce2:	6a3a      	ldr	r2, [r7, #32]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff feef 	bl	8001aca <os_rmsbf4>
 8001cec:	4603      	mov	r3, r0
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	bf0c      	ite	eq
 8001cf2:	2301      	moveq	r3, #1
 8001cf4:	2300      	movne	r3, #0
 8001cf6:	b2db      	uxtb	r3, r3
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd90      	pop	{r4, r7, pc}
 8001d00:	200000e4 	.word	0x200000e4

08001d04 <aes_appendMic>:


static void aes_appendMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 8001d04:	b590      	push	{r4, r7, lr}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
 8001d10:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8001d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	68b8      	ldr	r0, [r7, #8]
 8001d1a:	f7ff ff93 	bl	8001c44 <micB0>
    os_copyMem(AESkey,key,16);
 8001d1e:	2210      	movs	r2, #16
 8001d20:	68f9      	ldr	r1, [r7, #12]
 8001d22:	480b      	ldr	r0, [pc, #44]	@ (8001d50 <aes_appendMic+0x4c>)
 8001d24:	f008 fda8 	bl	800a878 <memcpy>
    // MSB because of internal structure of AES
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
 8001d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2a:	6a3a      	ldr	r2, [r7, #32]
 8001d2c:	18d4      	adds	r4, r2, r3
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	461a      	mov	r2, r3
 8001d34:	6a39      	ldr	r1, [r7, #32]
 8001d36:	2002      	movs	r0, #2
 8001d38:	f7fe fd5e 	bl	80007f8 <os_aes>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4620      	mov	r0, r4
 8001d42:	f7ff ff17 	bl	8001b74 <os_wmsbf4>
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd90      	pop	{r4, r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200000e4 	.word	0x200000e4

08001d54 <aes_appendMic0>:


static void aes_appendMic0 (xref2u1_t pdu, int len) {
 8001d54:	b590      	push	{r4, r7, lr}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001d5e:	480b      	ldr	r0, [pc, #44]	@ (8001d8c <aes_appendMic0+0x38>)
 8001d60:	f002 fe38 	bl	80049d4 <os_getDevKey>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	18d4      	adds	r4, r2, r3
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	461a      	mov	r2, r3
 8001d70:	6879      	ldr	r1, [r7, #4]
 8001d72:	200a      	movs	r0, #10
 8001d74:	f7fe fd40 	bl	80007f8 <os_aes>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4620      	mov	r0, r4
 8001d7e:	f7ff fef9 	bl	8001b74 <os_wmsbf4>
}
 8001d82:	bf00      	nop
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd90      	pop	{r4, r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200000e4 	.word	0x200000e4

08001d90 <aes_verifyMic0>:


static int aes_verifyMic0 (xref2u1_t pdu, int len) {
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001d9a:	480d      	ldr	r0, [pc, #52]	@ (8001dd0 <aes_verifyMic0+0x40>)
 8001d9c:	f002 fe1a 	bl	80049d4 <os_getDevKey>
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	461a      	mov	r2, r3
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	200a      	movs	r0, #10
 8001daa:	f7fe fd25 	bl	80007f8 <os_aes>
 8001dae:	4604      	mov	r4, r0
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	4413      	add	r3, r2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fe87 	bl	8001aca <os_rmsbf4>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	429c      	cmp	r4, r3
 8001dc0:	bf0c      	ite	eq
 8001dc2:	2301      	moveq	r3, #1
 8001dc4:	2300      	movne	r3, #0
 8001dc6:	b2db      	uxtb	r3, r3
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd90      	pop	{r4, r7, pc}
 8001dd0:	200000e4 	.word	0x200000e4

08001dd4 <aes_encrypt>:


static void aes_encrypt (xref2u1_t pdu, int len) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8001dde:	4807      	ldr	r0, [pc, #28]	@ (8001dfc <aes_encrypt+0x28>)
 8001de0:	f002 fdf8 	bl	80049d4 <os_getDevKey>
    os_aes(AES_ENC, pdu, len);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	2000      	movs	r0, #0
 8001dee:	f7fe fd03 	bl	80007f8 <os_aes>
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200000e4 	.word	0x200000e4

08001e00 <aes_cipher>:


static void aes_cipher (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t payload, int len) {
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
 8001e0c:	603b      	str	r3, [r7, #0]
    if( len <= 0 )
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	dd29      	ble.n	8001e68 <aes_cipher+0x68>
        return;
    os_clearMem(AESaux, 16);
 8001e14:	2210      	movs	r2, #16
 8001e16:	2100      	movs	r1, #0
 8001e18:	4815      	ldr	r0, [pc, #84]	@ (8001e70 <aes_cipher+0x70>)
 8001e1a:	f008 fd00 	bl	800a81e <memset>
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
 8001e1e:	4b15      	ldr	r3, [pc, #84]	@ (8001e74 <aes_cipher+0x74>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	701a      	strb	r2, [r3, #0]
 8001e24:	4a12      	ldr	r2, [pc, #72]	@ (8001e70 <aes_cipher+0x70>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	7013      	strb	r3, [r2, #0]
    AESaux[5] = dndir?1:0;
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf14      	ite	ne
 8001e30:	2301      	movne	r3, #1
 8001e32:	2300      	moveq	r3, #0
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4b10      	ldr	r3, [pc, #64]	@ (8001e78 <aes_cipher+0x78>)
 8001e38:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <aes_cipher+0x7c>)
 8001e3c:	68b9      	ldr	r1, [r7, #8]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fe77 	bl	8001b32 <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8001e44:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <aes_cipher+0x80>)
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fe72 	bl	8001b32 <os_wlsbf4>
    os_copyMem(AESkey,key,16);
 8001e4e:	2210      	movs	r2, #16
 8001e50:	68f9      	ldr	r1, [r7, #12]
 8001e52:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <aes_cipher+0x84>)
 8001e54:	f008 fd10 	bl	800a878 <memcpy>
    os_aes(AES_CTR, payload, len);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	69b9      	ldr	r1, [r7, #24]
 8001e60:	2004      	movs	r0, #4
 8001e62:	f7fe fcc9 	bl	80007f8 <os_aes>
 8001e66:	e000      	b.n	8001e6a <aes_cipher+0x6a>
        return;
 8001e68:	bf00      	nop
}
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	200000d4 	.word	0x200000d4
 8001e74:	200000e3 	.word	0x200000e3
 8001e78:	200000d9 	.word	0x200000d9
 8001e7c:	200000da 	.word	0x200000da
 8001e80:	200000de 	.word	0x200000de
 8001e84:	200000e4 	.word	0x200000e4

08001e88 <aes_sessKeys>:


static void aes_sessKeys (u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey, xref2u1_t artkey) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	4603      	mov	r3, r0
 8001e96:	81fb      	strh	r3, [r7, #14]
    os_clearMem(nwkkey, 16);
 8001e98:	2210      	movs	r2, #16
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f008 fcbe 	bl	800a81e <memset>
    nwkkey[0] = 0x01;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	701a      	strb	r2, [r3, #0]
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	2206      	movs	r2, #6
 8001eae:	68b9      	ldr	r1, [r7, #8]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f008 fce1 	bl	800a878 <memcpy>
    os_wlsbf2(nwkkey+1+LEN_ARTNONCE+LEN_NETID, devnonce);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	3307      	adds	r3, #7
 8001eba:	89fa      	ldrh	r2, [r7, #14]
 8001ebc:	4611      	mov	r1, r2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fe20 	bl	8001b04 <os_wlsbf2>
    os_copyMem(artkey, nwkkey, 16);
 8001ec4:	2210      	movs	r2, #16
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	6838      	ldr	r0, [r7, #0]
 8001eca:	f008 fcd5 	bl	800a878 <memcpy>
    artkey[0] = 0x02;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	701a      	strb	r2, [r3, #0]

    os_getDevKey(AESkey);
 8001ed4:	4809      	ldr	r0, [pc, #36]	@ (8001efc <aes_sessKeys+0x74>)
 8001ed6:	f002 fd7d 	bl	80049d4 <os_getDevKey>
    os_aes(AES_ENC, nwkkey, 16);
 8001eda:	2210      	movs	r2, #16
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f7fe fc8a 	bl	80007f8 <os_aes>
    os_getDevKey(AESkey);
 8001ee4:	4805      	ldr	r0, [pc, #20]	@ (8001efc <aes_sessKeys+0x74>)
 8001ee6:	f002 fd75 	bl	80049d4 <os_getDevKey>
    os_aes(AES_ENC, artkey, 16);
 8001eea:	2210      	movs	r2, #16
 8001eec:	6839      	ldr	r1, [r7, #0]
 8001eee:	2000      	movs	r0, #0
 8001ef0:	f7fe fc82 	bl	80007f8 <os_aes>
}
 8001ef4:	bf00      	nop
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	200000e4 	.word	0x200000e4

08001f00 <getSensitivity>:
    { 141-135,  141-132, 141-129 },  // SF10
    { 141-138,  141-135, 141-132 },  // SF11
    { 141-141,  141-138, 141-135 }   // SF12
};

int getSensitivity (rps_t rps) {
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	80fb      	strh	r3, [r7, #6]
    return -141 + SENSITIVITY[getSf(rps)][getBw(rps)];
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff fca3 	bl	8001858 <getSf>
 8001f12:	4603      	mov	r3, r0
 8001f14:	461c      	mov	r4, r3
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fcad 	bl	8001878 <getBw>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	4619      	mov	r1, r3
 8001f22:	4a06      	ldr	r2, [pc, #24]	@ (8001f3c <getSensitivity+0x3c>)
 8001f24:	4623      	mov	r3, r4
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4423      	add	r3, r4
 8001f2a:	4413      	add	r3, r2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	3b8d      	subs	r3, #141	@ 0x8d
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd90      	pop	{r4, r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	0800bc8c 	.word	0x0800bc8c

08001f40 <calcAirTime>:

ostime_t calcAirTime (rps_t rps, u1_t plen) {
 8001f40:	b590      	push	{r4, r7, lr}
 8001f42:	b087      	sub	sp, #28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	460a      	mov	r2, r1
 8001f4a:	80fb      	strh	r3, [r7, #6]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	717b      	strb	r3, [r7, #5]
    u1_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
 8001f50:	88fb      	ldrh	r3, [r7, #6]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fc90 	bl	8001878 <getBw>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	72fb      	strb	r3, [r7, #11]
    u1_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
 8001f5c:	88fb      	ldrh	r3, [r7, #6]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fc7a 	bl	8001858 <getSf>
 8001f64:	4603      	mov	r3, r0
 8001f66:	72bb      	strb	r3, [r7, #10]
    if( sf == FSK ) {
 8001f68:	7abb      	ldrb	r3, [r7, #10]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10c      	bne.n	8001f88 <calcAirTime+0x48>
        return (plen+/*preamble*/5+/*syncword*/3+/*len*/1+/*crc*/2) * /*bits/byte*/8
 8001f6e:	797b      	ldrb	r3, [r7, #5]
 8001f70:	330b      	adds	r3, #11
            * (s4_t)OSTICKS_PER_SEC / /*kbit/s*/50000;
 8001f72:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8001f76:	fb02 f303 	mul.w	r3, r2, r3
 8001f7a:	4a3c      	ldr	r2, [pc, #240]	@ (800206c <calcAirTime+0x12c>)
 8001f7c:	fb82 1203 	smull	r1, r2, r2, r3
 8001f80:	1312      	asrs	r2, r2, #12
 8001f82:	17db      	asrs	r3, r3, #31
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	e06d      	b.n	8002064 <calcAirTime+0x124>
    }
    u1_t sfx = 4*(sf+(7-SF7));
 8001f88:	7abb      	ldrb	r3, [r7, #10]
 8001f8a:	3306      	adds	r3, #6
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	75fb      	strb	r3, [r7, #23]
    u1_t q = sfx - (sf >= SF11 ? 8 : 0);
 8001f92:	7abb      	ldrb	r3, [r7, #10]
 8001f94:	2b04      	cmp	r3, #4
 8001f96:	d901      	bls.n	8001f9c <calcAirTime+0x5c>
 8001f98:	2308      	movs	r3, #8
 8001f9a:	e000      	b.n	8001f9e <calcAirTime+0x5e>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	7dfa      	ldrb	r2, [r7, #23]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	727b      	strb	r3, [r7, #9]
    int tmp = 8*plen - sfx + 28 + (getNocrc(rps)?0:16) - (getIh(rps)?20:0);
 8001fa4:	797b      	ldrb	r3, [r7, #5]
 8001fa6:	00da      	lsls	r2, r3, #3
 8001fa8:	7dfb      	ldrb	r3, [r7, #23]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	f103 041c 	add.w	r4, r3, #28
 8001fb0:	88fb      	ldrh	r3, [r7, #6]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fc9d 	bl	80018f2 <getNocrc>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <calcAirTime+0x82>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	e000      	b.n	8001fc4 <calcAirTime+0x84>
 8001fc2:	2310      	movs	r3, #16
 8001fc4:	441c      	add	r4, r3
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff fcb9 	bl	8001940 <getIh>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <calcAirTime+0x98>
 8001fd4:	2314      	movs	r3, #20
 8001fd6:	e000      	b.n	8001fda <calcAirTime+0x9a>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	1ae3      	subs	r3, r4, r3
 8001fdc:	613b      	str	r3, [r7, #16]
    if( tmp > 0 ) {
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	dd15      	ble.n	8002010 <calcAirTime+0xd0>
        tmp = (tmp + q - 1) / q;
 8001fe4:	7a7a      	ldrb	r2, [r7, #9]
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	4413      	add	r3, r2
 8001fea:	1e5a      	subs	r2, r3, #1
 8001fec:	7a7b      	ldrb	r3, [r7, #9]
 8001fee:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ff2:	613b      	str	r3, [r7, #16]
        tmp *= getCr(rps)+5;
 8001ff4:	88fb      	ldrh	r3, [r7, #6]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff fc50 	bl	800189c <getCr>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	1d5a      	adds	r2, r3, #5
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	fb02 f303 	mul.w	r3, r2, r3
 8002006:	613b      	str	r3, [r7, #16]
        tmp += 8;
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	3308      	adds	r3, #8
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	e001      	b.n	8002014 <calcAirTime+0xd4>
    } else {
        tmp = 8;
 8002010:	2308      	movs	r3, #8
 8002012:	613b      	str	r3, [r7, #16]
    }
    tmp = (tmp<<2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	3331      	adds	r3, #49	@ 0x31
 800201a:	613b      	str	r3, [r7, #16]
    //
    // osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
 800201c:	7aba      	ldrb	r2, [r7, #10]
 800201e:	7afb      	ldrb	r3, [r7, #11]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	3301      	adds	r3, #1
 8002026:	75fb      	strb	r3, [r7, #23]
    int div = 15625;
 8002028:	f643 5309 	movw	r3, #15625	@ 0x3d09
 800202c:	60fb      	str	r3, [r7, #12]
    if( sfx > 4 ) {
 800202e:	7dfb      	ldrb	r3, [r7, #23]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d907      	bls.n	8002044 <calcAirTime+0x104>
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	3b04      	subs	r3, #4
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	fa42 f303 	asr.w	r3, r2, r3
 800203e:	60fb      	str	r3, [r7, #12]
        sfx = 4;
 8002040:	2304      	movs	r3, #4
 8002042:	75fb      	strb	r3, [r7, #23]
    }
    // Need 32bit arithmetic for this last step
    return (((ostime_t)tmp << sfx) * OSTICKS_PER_SEC + div/2) / div;
 8002044:	7dfb      	ldrb	r3, [r7, #23]
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002050:	fb03 f202 	mul.w	r2, r3, r2
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	0fd9      	lsrs	r1, r3, #31
 8002058:	440b      	add	r3, r1
 800205a:	105b      	asrs	r3, r3, #1
 800205c:	441a      	add	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	371c      	adds	r7, #28
 8002068:	46bd      	mov	sp, r7
 800206a:	bd90      	pop	{r4, r7, pc}
 800206c:	14f8b589 	.word	0x14f8b589

08002070 <calcRxWindow>:
    us2osticksRound(128<<0)   // ------    DR_SF7CR
#endif
};


static ostime_t calcRxWindow (u1_t secs, dr_t dr) {
 8002070:	b480      	push	{r7}
 8002072:	b087      	sub	sp, #28
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	460a      	mov	r2, r1
 800207a:	71fb      	strb	r3, [r7, #7]
 800207c:	4613      	mov	r3, r2
 800207e:	71bb      	strb	r3, [r7, #6]
    ostime_t rxoff, err;
    if( secs==0 ) {
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d108      	bne.n	8002098 <calcRxWindow+0x28>
        // aka 128 secs (next becaon)
        rxoff = LMIC.drift;
 8002086:	4b22      	ldr	r3, [pc, #136]	@ (8002110 <calcRxWindow+0xa0>)
 8002088:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 800208c:	617b      	str	r3, [r7, #20]
        err = LMIC.lastDriftDiff;
 800208e:	4b20      	ldr	r3, [pc, #128]	@ (8002110 <calcRxWindow+0xa0>)
 8002090:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	e011      	b.n	80020bc <calcRxWindow+0x4c>
    } else {
        // scheduled RX window within secs into current beacon period
        rxoff = (LMIC.drift * (ostime_t)secs) >> BCN_INTV_exp;
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <calcRxWindow+0xa0>)
 800209a:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 800209e:	461a      	mov	r2, r3
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	fb02 f303 	mul.w	r3, r2, r3
 80020a6:	11db      	asrs	r3, r3, #7
 80020a8:	617b      	str	r3, [r7, #20]
        err = (LMIC.lastDriftDiff * (ostime_t)secs) >> BCN_INTV_exp;
 80020aa:	4b19      	ldr	r3, [pc, #100]	@ (8002110 <calcRxWindow+0xa0>)
 80020ac:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80020b0:	461a      	mov	r2, r3
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	fb02 f303 	mul.w	r3, r2, r3
 80020b8:	11db      	asrs	r3, r3, #7
 80020ba:	613b      	str	r3, [r7, #16]
    }
    u1_t rxsyms = MINRX_SYMS;
 80020bc:	2305      	movs	r3, #5
 80020be:	73fb      	strb	r3, [r7, #15]
    err += (ostime_t)LMIC.maxDriftDiff * LMIC.missedBcns;
 80020c0:	4b13      	ldr	r3, [pc, #76]	@ (8002110 <calcRxWindow+0xa0>)
 80020c2:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 80020c6:	461a      	mov	r2, r3
 80020c8:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <calcRxWindow+0xa0>)
 80020ca:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4413      	add	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
    LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
 80020d8:	79bb      	ldrb	r3, [r7, #6]
 80020da:	4a0e      	ldr	r2, [pc, #56]	@ (8002114 <calcRxWindow+0xa4>)
 80020dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	3305      	adds	r3, #5
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <calcRxWindow+0xa0>)
 80020ee:	741a      	strb	r2, [r3, #16]

    return (rxsyms-PAMBL_SYMS) * dr2hsym(dr) + rxoff;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	3b08      	subs	r3, #8
 80020f4:	79ba      	ldrb	r2, [r7, #6]
 80020f6:	4907      	ldr	r1, [pc, #28]	@ (8002114 <calcRxWindow+0xa4>)
 80020f8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80020fc:	fb03 f202 	mul.w	r2, r3, r2
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	4413      	add	r3, r2
}
 8002104:	4618      	mov	r0, r3
 8002106:	371c      	adds	r7, #28
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	2000019c 	.word	0x2000019c
 8002114:	0800bcb0 	.word	0x0800bcb0

08002118 <calcBcnRxWindowFromMillis>:


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (u1_t ms, bit_t ini) {
 8002118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800211c:	b087      	sub	sp, #28
 800211e:	af00      	add	r7, sp, #0
 8002120:	4606      	mov	r6, r0
 8002122:	4608      	mov	r0, r1
 8002124:	4631      	mov	r1, r6
 8002126:	73f9      	strb	r1, [r7, #15]
 8002128:	4601      	mov	r1, r0
 800212a:	73b9      	strb	r1, [r7, #14]
    if( ini ) {
 800212c:	7bb9      	ldrb	r1, [r7, #14]
 800212e:	2900      	cmp	r1, #0
 8002130:	d014      	beq.n	800215c <calcBcnRxWindowFromMillis+0x44>
        LMIC.drift = 0;
 8002132:	493b      	ldr	r1, [pc, #236]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 8002134:	2000      	movs	r0, #0
 8002136:	f8a1 00b4 	strh.w	r0, [r1, #180]	@ 0xb4
        LMIC.maxDriftDiff = 0;
 800213a:	4939      	ldr	r1, [pc, #228]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 800213c:	2000      	movs	r0, #0
 800213e:	f8a1 00b8 	strh.w	r0, [r1, #184]	@ 0xb8
        LMIC.missedBcns = 0;
 8002142:	4937      	ldr	r1, [pc, #220]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 8002144:	2000      	movs	r0, #0
 8002146:	f881 0131 	strb.w	r0, [r1, #305]	@ 0x131
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
 800214a:	4935      	ldr	r1, [pc, #212]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 800214c:	f891 1196 	ldrb.w	r1, [r1, #406]	@ 0x196
 8002150:	f041 010c 	orr.w	r1, r1, #12
 8002154:	b2c8      	uxtb	r0, r1
 8002156:	4932      	ldr	r1, [pc, #200]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 8002158:	f881 0196 	strb.w	r0, [r1, #406]	@ 0x196
    }
    ostime_t hsym = dr2hsym(DR_BCN);
 800215c:	2142      	movs	r1, #66	@ 0x42
 800215e:	6179      	str	r1, [r7, #20]
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
 8002160:	7bf9      	ldrb	r1, [r7, #15]
 8002162:	2000      	movs	r0, #0
 8002164:	460c      	mov	r4, r1
 8002166:	4605      	mov	r5, r0
 8002168:	4620      	mov	r0, r4
 800216a:	4629      	mov	r1, r5
 800216c:	f04f 0a00 	mov.w	sl, #0
 8002170:	f04f 0b00 	mov.w	fp, #0
 8002174:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002178:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 800217c:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002180:	4650      	mov	r0, sl
 8002182:	4659      	mov	r1, fp
 8002184:	1b02      	subs	r2, r0, r4
 8002186:	eb61 0305 	sbc.w	r3, r1, r5
 800218a:	f04f 0000 	mov.w	r0, #0
 800218e:	f04f 0100 	mov.w	r1, #0
 8002192:	0099      	lsls	r1, r3, #2
 8002194:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002198:	0090      	lsls	r0, r2, #2
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	eb12 0804 	adds.w	r8, r2, r4
 80021a2:	eb43 0905 	adc.w	r9, r3, r5
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	ea4f 2309 	mov.w	r3, r9, lsl #8
 80021b2:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 80021b6:	ea4f 2208 	mov.w	r2, r8, lsl #8
 80021ba:	4690      	mov	r8, r2
 80021bc:	4699      	mov	r9, r3
 80021be:	4642      	mov	r2, r8
 80021c0:	464b      	mov	r3, r9
 80021c2:	f240 31e7 	movw	r1, #999	@ 0x3e7
 80021c6:	1851      	adds	r1, r2, r1
 80021c8:	6039      	str	r1, [r7, #0]
 80021ca:	f143 0300 	adc.w	r3, r3, #0
 80021ce:	607b      	str	r3, [r7, #4]
 80021d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80021d4:	f04f 0300 	mov.w	r3, #0
 80021d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80021dc:	f7fd fff6 	bl	80001cc <__aeabi_ldivmod>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	3305      	adds	r3, #5
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 80021f2:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
 80021f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 80021f8:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 80021fc:	f503 127a 	add.w	r2, r3, #4096000	@ 0x3e8000
 8002200:	4b07      	ldr	r3, [pc, #28]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 8002202:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8002206:	3b08      	subs	r3, #8
 8002208:	6979      	ldr	r1, [r7, #20]
 800220a:	fb01 f303 	mul.w	r3, r1, r3
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	4a03      	ldr	r2, [pc, #12]	@ (8002220 <calcBcnRxWindowFromMillis+0x108>)
 8002212:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
}
 8002216:	bf00      	nop
 8002218:	371c      	adds	r7, #28
 800221a:	46bd      	mov	sp, r7
 800221c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002220:	2000019c 	.word	0x2000019c

08002224 <rxschedInit>:


// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit (xref2rxsched_t rxsched) {
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
    os_clearMem(AESkey,16);
 800222c:	2210      	movs	r2, #16
 800222e:	2100      	movs	r1, #0
 8002230:	482e      	ldr	r0, [pc, #184]	@ (80022ec <rxschedInit+0xc8>)
 8002232:	f008 faf4 	bl	800a81e <memset>
    os_clearMem(LMIC.frame+8,8);
 8002236:	4b2e      	ldr	r3, [pc, #184]	@ (80022f0 <rxschedInit+0xcc>)
 8002238:	2208      	movs	r2, #8
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f008 faee 	bl	800a81e <memset>
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
 8002242:	4b2c      	ldr	r3, [pc, #176]	@ (80022f4 <rxschedInit+0xd0>)
 8002244:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002248:	4619      	mov	r1, r3
 800224a:	482b      	ldr	r0, [pc, #172]	@ (80022f8 <rxschedInit+0xd4>)
 800224c:	f7ff fc71 	bl	8001b32 <os_wlsbf4>
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
 8002250:	4a2a      	ldr	r2, [pc, #168]	@ (80022fc <rxschedInit+0xd8>)
 8002252:	4b28      	ldr	r3, [pc, #160]	@ (80022f4 <rxschedInit+0xd0>)
 8002254:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002258:	4619      	mov	r1, r3
 800225a:	4610      	mov	r0, r2
 800225c:	f7ff fc69 	bl	8001b32 <os_wlsbf4>
    os_aes(AES_ENC,LMIC.frame,16);
 8002260:	2210      	movs	r2, #16
 8002262:	4925      	ldr	r1, [pc, #148]	@ (80022f8 <rxschedInit+0xd4>)
 8002264:	2000      	movs	r0, #0
 8002266:	f7fe fac7 	bl	80007f8 <os_aes>
    u1_t intvExp = rxsched->intvExp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	785b      	ldrb	r3, [r3, #1]
 800226e:	73fb      	strb	r3, [r7, #15]
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
 8002270:	4821      	ldr	r0, [pc, #132]	@ (80022f8 <rxschedInit+0xd4>)
 8002272:	f7ff fbf8 	bl	8001a66 <os_rlsbf2>
 8002276:	4603      	mov	r3, r0
 8002278:	4619      	mov	r1, r3
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	f1c3 0307 	rsb	r3, r3, #7
 8002280:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002284:	fa42 f303 	asr.w	r3, r2, r3
 8002288:	400b      	ands	r3, r1
 800228a:	60bb      	str	r3, [r7, #8]
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 800228c:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <rxschedInit+0xd0>)
 800228e:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
                       BCN_RESERVE_osticks +
 8002292:	4619      	mov	r1, r3
                       ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	4613      	mov	r3, r2
 8002298:	011b      	lsls	r3, r3, #4
 800229a:	1a9b      	subs	r3, r3, r2
 800229c:	019b      	lsls	r3, r3, #6
                       BCN_RESERVE_osticks +
 800229e:	440b      	add	r3, r1
 80022a0:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80022a4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80022a8:	461a      	mov	r2, r3
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	605a      	str	r2, [r3, #4]
    rxsched->slot   = 0;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	709a      	strb	r2, [r3, #2]
    rxsched->rxtime = rxsched->rxbase - calcRxWindow(/*secs BCN_RESERVE*/2+(1<<intvExp),rxsched->dr);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685c      	ldr	r4, [r3, #4]
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
 80022ba:	2201      	movs	r2, #1
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	3302      	adds	r3, #2
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	4619      	mov	r1, r3
 80022cc:	4610      	mov	r0, r2
 80022ce:	f7ff fecf 	bl	8002070 <calcRxWindow>
 80022d2:	4603      	mov	r3, r0
 80022d4:	1ae2      	subs	r2, r4, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 80022da:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <rxschedInit+0xd0>)
 80022dc:	7c1a      	ldrb	r2, [r3, #16]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	70da      	strb	r2, [r3, #3]
}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd90      	pop	{r4, r7, pc}
 80022ea:	bf00      	nop
 80022ec:	200000e4 	.word	0x200000e4
 80022f0:	200002ec 	.word	0x200002ec
 80022f4:	2000019c 	.word	0x2000019c
 80022f8:	200002e4 	.word	0x200002e4
 80022fc:	200002e8 	.word	0x200002e8

08002300 <rxschedNext>:


static bit_t rxschedNext (xref2rxsched_t rxsched, ostime_t cando) {
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  again:
    if( rxsched->rxtime - cando >= 0 )
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	db01      	blt.n	800231a <rxschedNext+0x1a>
        return 1;
 8002316:	2301      	movs	r3, #1
 8002318:	e03a      	b.n	8002390 <rxschedNext+0x90>
    u1_t slot;
    if( (slot=rxsched->slot) >= 128 )
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	789b      	ldrb	r3, [r3, #2]
 800231e:	73fb      	strb	r3, [r7, #15]
 8002320:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002324:	2b00      	cmp	r3, #0
 8002326:	da01      	bge.n	800232c <rxschedNext+0x2c>
        return 0;
 8002328:	2300      	movs	r3, #0
 800232a:	e031      	b.n	8002390 <rxschedNext+0x90>
    u1_t intv = 1<<rxsched->intvExp;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	785b      	ldrb	r3, [r3, #1]
 8002330:	461a      	mov	r2, r3
 8002332:	2301      	movs	r3, #1
 8002334:	4093      	lsls	r3, r2
 8002336:	73bb      	strb	r3, [r7, #14]
    if( (rxsched->slot = (slot += (intv))) >= 128 )
 8002338:	7bfa      	ldrb	r2, [r7, #15]
 800233a:	7bbb      	ldrb	r3, [r7, #14]
 800233c:	4413      	add	r3, r2
 800233e:	73fb      	strb	r3, [r7, #15]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	7bfa      	ldrb	r2, [r7, #15]
 8002344:	709a      	strb	r2, [r3, #2]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	789b      	ldrb	r3, [r3, #2]
 800234a:	b25b      	sxtb	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	da01      	bge.n	8002354 <rxschedNext+0x54>
        return 0;
 8002350:	2300      	movs	r3, #0
 8002352:	e01d      	b.n	8002390 <rxschedNext+0x90>
    rxsched->rxtime = rxsched->rxbase
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6859      	ldr	r1, [r3, #4]
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
 8002358:	7bfa      	ldrb	r2, [r7, #15]
 800235a:	4613      	mov	r3, r2
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	1a9b      	subs	r3, r3, r2
 8002360:	049b      	lsls	r3, r3, #18
 8002362:	11db      	asrs	r3, r3, #7
 8002364:	18cc      	adds	r4, r1, r3
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
 8002366:	7bfa      	ldrb	r2, [r7, #15]
 8002368:	7bbb      	ldrb	r3, [r7, #14]
 800236a:	4413      	add	r3, r2
 800236c:	b2db      	uxtb	r3, r3
 800236e:	3302      	adds	r3, #2
 8002370:	b2da      	uxtb	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f7ff fe79 	bl	8002070 <calcRxWindow>
 800237e:	4603      	mov	r3, r0
 8002380:	1ae2      	subs	r2, r4, r3
    rxsched->rxtime = rxsched->rxbase
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 8002386:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <rxschedNext+0x98>)
 8002388:	7c1a      	ldrb	r2, [r3, #16]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	70da      	strb	r2, [r3, #3]
    goto again;
 800238e:	e7bc      	b.n	800230a <rxschedNext+0xa>
}
 8002390:	4618      	mov	r0, r3
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	bd90      	pop	{r4, r7, pc}
 8002398:	2000019c 	.word	0x2000019c

0800239c <rndDelay>:


static ostime_t rndDelay (u1_t secSpan) {
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
    u2_t r = os_getRndU2();
 80023a6:	f003 fa93 	bl	80058d0 <radio_rand1>
 80023aa:	4603      	mov	r3, r0
 80023ac:	021b      	lsls	r3, r3, #8
 80023ae:	b21c      	sxth	r4, r3
 80023b0:	f003 fa8e 	bl	80058d0 <radio_rand1>
 80023b4:	4603      	mov	r3, r0
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	4323      	orrs	r3, r4
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	817b      	strh	r3, [r7, #10]
    ostime_t delay = r;
 80023be:	897b      	ldrh	r3, [r7, #10]
 80023c0:	60fb      	str	r3, [r7, #12]
    if( delay > OSTICKS_PER_SEC )
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80023c8:	dd0b      	ble.n	80023e2 <rndDelay+0x46>
        delay = r % (u2_t)OSTICKS_PER_SEC;
 80023ca:	897b      	ldrh	r3, [r7, #10]
 80023cc:	4a11      	ldr	r2, [pc, #68]	@ (8002414 <rndDelay+0x78>)
 80023ce:	fba2 1203 	umull	r1, r2, r2, r3
 80023d2:	0ad2      	lsrs	r2, r2, #11
 80023d4:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 80023d8:	fb01 f202 	mul.w	r2, r1, r2
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	b29b      	uxth	r3, r3
 80023e0:	60fb      	str	r3, [r7, #12]
    if( secSpan > 0 )
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d010      	beq.n	800240a <rndDelay+0x6e>
        delay += ((u1_t)r % secSpan) * OSTICKS_PER_SEC;
 80023e8:	897b      	ldrh	r3, [r7, #10]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	79fa      	ldrb	r2, [r7, #7]
 80023ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80023f2:	fb01 f202 	mul.w	r2, r1, r2
 80023f6:	1a9b      	subs	r3, r3, r2
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	461a      	mov	r2, r3
 80023fc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8002400:	fb02 f303 	mul.w	r3, r2, r3
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4413      	add	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]
    return delay;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	bd90      	pop	{r4, r7, pc}
 8002414:	10624dd3 	.word	0x10624dd3

08002418 <txDelay>:


static void txDelay (ostime_t reftime, u1_t secSpan) {
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	460b      	mov	r3, r1
 8002422:	70fb      	strb	r3, [r7, #3]
    reftime += rndDelay(secSpan);
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ffb8 	bl	800239c <rndDelay>
 800242c:	4602      	mov	r2, r0
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4413      	add	r3, r2
 8002432:	607b      	str	r3, [r7, #4]
    if( LMIC.globalDutyRate == 0  ||  (reftime - LMIC.globalDutyAvail) > 0 ) {
 8002434:	4b0e      	ldr	r3, [pc, #56]	@ (8002470 <txDelay+0x58>)
 8002436:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d006      	beq.n	800244c <txDelay+0x34>
 800243e:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <txDelay+0x58>)
 8002440:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	dd0c      	ble.n	8002466 <txDelay+0x4e>
        LMIC.globalDutyAvail = reftime;
 800244c:	4a08      	ldr	r2, [pc, #32]	@ (8002470 <txDelay+0x58>)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
        LMIC.opmode |= OP_RNDTX;
 8002454:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <txDelay+0x58>)
 8002456:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800245a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800245e:	b29a      	uxth	r2, r3
 8002460:	4b03      	ldr	r3, [pc, #12]	@ (8002470 <txDelay+0x58>)
 8002462:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	2000019c 	.word	0x2000019c

08002474 <setDrJoin>:


static void setDrJoin (u1_t reason, u1_t dr) {
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	460a      	mov	r2, r1
 800247e:	71fb      	strb	r3, [r7, #7]
 8002480:	4613      	mov	r3, r2
 8002482:	71bb      	strb	r3, [r7, #6]
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
 8002484:	4a04      	ldr	r2, [pc, #16]	@ (8002498 <setDrJoin+0x24>)
 8002486:	79bb      	ldrb	r3, [r7, #6]
 8002488:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
    DO_DEVDB(LMIC.datarate,datarate);
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	2000019c 	.word	0x2000019c

0800249c <setDrTxpow>:


static void setDrTxpow (u1_t reason, u1_t dr, s1_t pow) {
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
 80024a6:	460b      	mov	r3, r1
 80024a8:	71bb      	strb	r3, [r7, #6]
 80024aa:	4613      	mov	r3, r2
 80024ac:	717b      	strb	r3, [r7, #5]
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = pow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    
    if( pow != KEEP_TXPOW )
 80024ae:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80024b2:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80024b6:	d003      	beq.n	80024c0 <setDrTxpow+0x24>
        LMIC.adrTxPow = pow;
 80024b8:	4a0e      	ldr	r2, [pc, #56]	@ (80024f4 <setDrTxpow+0x58>)
 80024ba:	797b      	ldrb	r3, [r7, #5]
 80024bc:	f882 30af 	strb.w	r3, [r2, #175]	@ 0xaf
    if( LMIC.datarate != dr ) {
 80024c0:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <setDrTxpow+0x58>)
 80024c2:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80024c6:	79ba      	ldrb	r2, [r7, #6]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d00c      	beq.n	80024e6 <setDrTxpow+0x4a>
        LMIC.datarate = dr;
 80024cc:	4a09      	ldr	r2, [pc, #36]	@ (80024f4 <setDrTxpow+0x58>)
 80024ce:	79bb      	ldrb	r3, [r7, #6]
 80024d0:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
        DO_DEVDB(LMIC.datarate,datarate);
        LMIC.opmode |= OP_NEXTCHNL;
 80024d4:	4b07      	ldr	r3, [pc, #28]	@ (80024f4 <setDrTxpow+0x58>)
 80024d6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80024da:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024de:	b29a      	uxth	r2, r3
 80024e0:	4b04      	ldr	r3, [pc, #16]	@ (80024f4 <setDrTxpow+0x58>)
 80024e2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	2000019c 	.word	0x2000019c

080024f8 <initDefaultChannels>:
    // Default operational frequencies
    EU868_F1|BAND_CENTI, EU868_F2|BAND_CENTI, EU868_F3|BAND_CENTI,
    EU868_F4|BAND_MILLI, EU868_F5|BAND_MILLI, EU868_F6|BAND_DECI
};

static void initDefaultChannels (bit_t join) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
    os_clearMem(&LMIC.channelFreq, sizeof(LMIC.channelFreq));
 8002502:	2240      	movs	r2, #64	@ 0x40
 8002504:	2100      	movs	r1, #0
 8002506:	483a      	ldr	r0, [pc, #232]	@ (80025f0 <initDefaultChannels+0xf8>)
 8002508:	f008 f989 	bl	800a81e <memset>
    os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
 800250c:	2220      	movs	r2, #32
 800250e:	2100      	movs	r1, #0
 8002510:	4838      	ldr	r0, [pc, #224]	@ (80025f4 <initDefaultChannels+0xfc>)
 8002512:	f008 f984 	bl	800a81e <memset>
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));
 8002516:	2220      	movs	r2, #32
 8002518:	2100      	movs	r1, #0
 800251a:	4837      	ldr	r0, [pc, #220]	@ (80025f8 <initDefaultChannels+0x100>)
 800251c:	f008 f97f 	bl	800a81e <memset>

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
 8002520:	4b36      	ldr	r3, [pc, #216]	@ (80025fc <initDefaultChannels+0x104>)
 8002522:	223f      	movs	r2, #63	@ 0x3f
 8002524:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <initDefaultChannels+0x3a>
 800252e:	2300      	movs	r3, #0
 8002530:	e000      	b.n	8002534 <initDefaultChannels+0x3c>
 8002532:	2306      	movs	r3, #6
 8002534:	73fb      	strb	r3, [r7, #15]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 8002536:	2300      	movs	r3, #0
 8002538:	73bb      	strb	r3, [r7, #14]
 800253a:	e014      	b.n	8002566 <initDefaultChannels+0x6e>
        LMIC.channelFreq[fu]  = iniChannelFreq[su];
 800253c:	7bfa      	ldrb	r2, [r7, #15]
 800253e:	7bbb      	ldrb	r3, [r7, #14]
 8002540:	492f      	ldr	r1, [pc, #188]	@ (8002600 <initDefaultChannels+0x108>)
 8002542:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002546:	492d      	ldr	r1, [pc, #180]	@ (80025fc <initDefaultChannels+0x104>)
 8002548:	3310      	adds	r3, #16
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12,DR_SF7);
 800254e:	7bbb      	ldrb	r3, [r7, #14]
 8002550:	4a2a      	ldr	r2, [pc, #168]	@ (80025fc <initDefaultChannels+0x104>)
 8002552:	3340      	adds	r3, #64	@ 0x40
 8002554:	213f      	movs	r1, #63	@ 0x3f
 8002556:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 800255a:	7bbb      	ldrb	r3, [r7, #14]
 800255c:	3301      	adds	r3, #1
 800255e:	73bb      	strb	r3, [r7, #14]
 8002560:	7bfb      	ldrb	r3, [r7, #15]
 8002562:	3301      	adds	r3, #1
 8002564:	73fb      	strb	r3, [r7, #15]
 8002566:	7bbb      	ldrb	r3, [r7, #14]
 8002568:	2b05      	cmp	r3, #5
 800256a:	d9e7      	bls.n	800253c <initDefaultChannels+0x44>
//    if( !join ) {
//        LMIC.channelDrMap[5] = DR_RANGE_MAP(DR_SF12,DR_SF7);
//        LMIC.channelDrMap[1] = DR_RANGE_MAP(DR_SF12,DR_FSK);
//    }

    LMIC.bands[BAND_MILLI].txcap    = 1000;  // 0.1%
 800256c:	4b23      	ldr	r3, [pc, #140]	@ (80025fc <initDefaultChannels+0x104>)
 800256e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002572:	841a      	strh	r2, [r3, #32]
    LMIC.bands[BAND_MILLI].txpow    = 14;
 8002574:	4b21      	ldr	r3, [pc, #132]	@ (80025fc <initDefaultChannels+0x104>)
 8002576:	220e      	movs	r2, #14
 8002578:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    LMIC.bands[BAND_MILLI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 800257c:	f003 f9a8 	bl	80058d0 <radio_rand1>
 8002580:	4603      	mov	r3, r0
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	b2da      	uxtb	r2, r3
 8002588:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <initDefaultChannels+0x104>)
 800258a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    LMIC.bands[BAND_CENTI].txcap    = 100;   // 1%
 800258e:	4b1b      	ldr	r3, [pc, #108]	@ (80025fc <initDefaultChannels+0x104>)
 8002590:	2264      	movs	r2, #100	@ 0x64
 8002592:	851a      	strh	r2, [r3, #40]	@ 0x28
    LMIC.bands[BAND_CENTI].txpow    = 14;
 8002594:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <initDefaultChannels+0x104>)
 8002596:	220e      	movs	r2, #14
 8002598:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 800259c:	f003 f998 	bl	80058d0 <radio_rand1>
 80025a0:	4603      	mov	r3, r0
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <initDefaultChannels+0x104>)
 80025aa:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
 80025ae:	4b13      	ldr	r3, [pc, #76]	@ (80025fc <initDefaultChannels+0x104>)
 80025b0:	220a      	movs	r2, #10
 80025b2:	861a      	strh	r2, [r3, #48]	@ 0x30
    LMIC.bands[BAND_DECI ].txpow    = 27;
 80025b4:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <initDefaultChannels+0x104>)
 80025b6:	221b      	movs	r2, #27
 80025b8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80025bc:	f003 f988 	bl	80058d0 <radio_rand1>
 80025c0:	4603      	mov	r3, r0
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <initDefaultChannels+0x104>)
 80025ca:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
 80025ce:	f002 fc55 	bl	8004e7c <os_getTime>
 80025d2:	4603      	mov	r3, r0
 80025d4:	4a09      	ldr	r2, [pc, #36]	@ (80025fc <initDefaultChannels+0x104>)
 80025d6:	6353      	str	r3, [r2, #52]	@ 0x34
 80025d8:	4b08      	ldr	r3, [pc, #32]	@ (80025fc <initDefaultChannels+0x104>)
 80025da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    LMIC.bands[BAND_CENTI].avail =
 80025dc:	4a07      	ldr	r2, [pc, #28]	@ (80025fc <initDefaultChannels+0x104>)
 80025de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80025e0:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <initDefaultChannels+0x104>)
 80025e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    LMIC.bands[BAND_MILLI].avail = 
 80025e4:	4a05      	ldr	r2, [pc, #20]	@ (80025fc <initDefaultChannels+0x104>)
 80025e6:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80025e8:	bf00      	nop
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	200001dc 	.word	0x200001dc
 80025f4:	2000021c 	.word	0x2000021c
 80025f8:	200001bc 	.word	0x200001bc
 80025fc:	2000019c 	.word	0x2000019c
 8002600:	0800bcd0 	.word	0x0800bcd0

08002604 <LMIC_setupChannel>:
    b->avail = os_getTime();
    b->lastchnl = os_getRndU1() % MAX_CHANNELS;
    return 1;
}

bit_t LMIC_setupChannel (u1_t chidx, u4_t freq, u2_t drmap, s1_t band) {
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6039      	str	r1, [r7, #0]
 800260c:	4611      	mov	r1, r2
 800260e:	461a      	mov	r2, r3
 8002610:	4603      	mov	r3, r0
 8002612:	71fb      	strb	r3, [r7, #7]
 8002614:	460b      	mov	r3, r1
 8002616:	80bb      	strh	r3, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	71bb      	strb	r3, [r7, #6]
    if( chidx >= MAX_CHANNELS )
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	2b0f      	cmp	r3, #15
 8002620:	d901      	bls.n	8002626 <LMIC_setupChannel+0x22>
        return 0;
 8002622:	2300      	movs	r3, #0
 8002624:	e054      	b.n	80026d0 <LMIC_setupChannel+0xcc>
    if( band == -1 ) {
 8002626:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800262a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800262e:	d121      	bne.n	8002674 <LMIC_setupChannel+0x70>
        if( freq >= 869400000 && freq <= 869650000 )
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	4a2a      	ldr	r2, [pc, #168]	@ (80026dc <LMIC_setupChannel+0xd8>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d908      	bls.n	800264a <LMIC_setupChannel+0x46>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	4a29      	ldr	r2, [pc, #164]	@ (80026e0 <LMIC_setupChannel+0xdc>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d804      	bhi.n	800264a <LMIC_setupChannel+0x46>
            freq |= BAND_DECI;   // 10% 27dBm
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f043 0302 	orr.w	r3, r3, #2
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	e021      	b.n	800268e <LMIC_setupChannel+0x8a>
        else if( (freq >= 868000000 && freq <= 868600000) ||
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	4a25      	ldr	r2, [pc, #148]	@ (80026e4 <LMIC_setupChannel+0xe0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d903      	bls.n	800265a <LMIC_setupChannel+0x56>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	4a24      	ldr	r2, [pc, #144]	@ (80026e8 <LMIC_setupChannel+0xe4>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d907      	bls.n	800266a <LMIC_setupChannel+0x66>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	4a23      	ldr	r2, [pc, #140]	@ (80026ec <LMIC_setupChannel+0xe8>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d315      	bcc.n	800268e <LMIC_setupChannel+0x8a>
                 (freq >= 869700000 && freq <= 870000000)  )
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	4a22      	ldr	r2, [pc, #136]	@ (80026f0 <LMIC_setupChannel+0xec>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d811      	bhi.n	800268e <LMIC_setupChannel+0x8a>
            freq |= BAND_CENTI;  // 1% 14dBm 
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	603b      	str	r3, [r7, #0]
 8002672:	e00c      	b.n	800268e <LMIC_setupChannel+0x8a>
        else 
            freq |= BAND_MILLI;  // 0.1% 14dBm
    } else {
        if( band > BAND_AUX ) return 0;
 8002674:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002678:	2b03      	cmp	r3, #3
 800267a:	dd01      	ble.n	8002680 <LMIC_setupChannel+0x7c>
 800267c:	2300      	movs	r3, #0
 800267e:	e027      	b.n	80026d0 <LMIC_setupChannel+0xcc>
        freq = (freq&~3) | band;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	f023 0203 	bic.w	r2, r3, #3
 8002686:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800268a:	4313      	orrs	r3, r2
 800268c:	603b      	str	r3, [r7, #0]
    }
    LMIC.channelFreq [chidx] = freq;
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	4918      	ldr	r1, [pc, #96]	@ (80026f4 <LMIC_setupChannel+0xf0>)
 8002692:	3310      	adds	r3, #16
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
 800269a:	88bb      	ldrh	r3, [r7, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <LMIC_setupChannel+0xa0>
 80026a0:	88ba      	ldrh	r2, [r7, #4]
 80026a2:	e000      	b.n	80026a6 <LMIC_setupChannel+0xa2>
 80026a4:	223f      	movs	r2, #63	@ 0x3f
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	4912      	ldr	r1, [pc, #72]	@ (80026f4 <LMIC_setupChannel+0xf0>)
 80026aa:	3340      	adds	r3, #64	@ 0x40
 80026ac:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    LMIC.channelMap |= 1<<chidx;  // enabled right away
 80026b0:	4b10      	ldr	r3, [pc, #64]	@ (80026f4 <LMIC_setupChannel+0xf0>)
 80026b2:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	2101      	movs	r1, #1
 80026bc:	fa01 f303 	lsl.w	r3, r1, r3
 80026c0:	b21b      	sxth	r3, r3
 80026c2:	4313      	orrs	r3, r2
 80026c4:	b21b      	sxth	r3, r3
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	4b0a      	ldr	r3, [pc, #40]	@ (80026f4 <LMIC_setupChannel+0xf0>)
 80026ca:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    return 1;
 80026ce:	2301      	movs	r3, #1
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	33d1fdbf 	.word	0x33d1fdbf
 80026e0:	33d5ce50 	.word	0x33d5ce50
 80026e4:	33bca0ff 	.word	0x33bca0ff
 80026e8:	33c5c8c0 	.word	0x33c5c8c0
 80026ec:	33d691a0 	.word	0x33d691a0
 80026f0:	33db2580 	.word	0x33db2580
 80026f4:	2000019c 	.word	0x2000019c

080026f8 <convFreq>:
    LMIC.channelFreq[channel] = 0;
    LMIC.channelDrMap[channel] = 0;
    LMIC.channelMap &= ~(1<<channel);
}

static u4_t convFreq (xref2u1_t ptr) {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
    u4_t freq = (os_rlsbf4(ptr-1) >> 8) * 100;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3b01      	subs	r3, #1
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff f9c3 	bl	8001a90 <os_rlsbf4>
 800270a:	4603      	mov	r3, r0
 800270c:	0a1b      	lsrs	r3, r3, #8
 800270e:	2264      	movs	r2, #100	@ 0x64
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	60fb      	str	r3, [r7, #12]
    if( freq < EU868_FREQ_MIN || freq > EU868_FREQ_MAX )
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4a06      	ldr	r2, [pc, #24]	@ (8002734 <convFreq+0x3c>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d303      	bcc.n	8002726 <convFreq+0x2e>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	4a05      	ldr	r2, [pc, #20]	@ (8002738 <convFreq+0x40>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d901      	bls.n	800272a <convFreq+0x32>
        freq = 0;
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
    return freq;
 800272a:	68fb      	ldr	r3, [r7, #12]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	337055c0 	.word	0x337055c0
 8002738:	33db2580 	.word	0x33db2580

0800273c <mapChannels>:

static u1_t mapChannels (u1_t chpage, u2_t chmap) {
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	460a      	mov	r2, r1
 8002746:	71fb      	strb	r3, [r7, #7]
 8002748:	4613      	mov	r3, r2
 800274a:	80bb      	strh	r3, [r7, #4]
    // Bad page, disable all channel, enable non-existent
    if( chpage != 0 || chmap==0 || (chmap & ~LMIC.channelMap) != 0 )
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10a      	bne.n	8002768 <mapChannels+0x2c>
 8002752:	88bb      	ldrh	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <mapChannels+0x2c>
 8002758:	88ba      	ldrh	r2, [r7, #4]
 800275a:	4b1c      	ldr	r3, [pc, #112]	@ (80027cc <mapChannels+0x90>)
 800275c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8002760:	43db      	mvns	r3, r3
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <mapChannels+0x30>
        return 0;  // illegal input
 8002768:	2300      	movs	r3, #0
 800276a:	e028      	b.n	80027be <mapChannels+0x82>
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	e01d      	b.n	80027ae <mapChannels+0x72>
        if( (chmap & (1<<chnl)) != 0 && LMIC.channelFreq[chnl] == 0 )
 8002772:	88ba      	ldrh	r2, [r7, #4]
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	fa42 f303 	asr.w	r3, r2, r3
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d012      	beq.n	80027a8 <mapChannels+0x6c>
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	4a11      	ldr	r2, [pc, #68]	@ (80027cc <mapChannels+0x90>)
 8002786:	3310      	adds	r3, #16
 8002788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d10b      	bne.n	80027a8 <mapChannels+0x6c>
            chmap &= ~(1<<chnl); // ignore - channel is not defined
 8002790:	7bfb      	ldrb	r3, [r7, #15]
 8002792:	2201      	movs	r2, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	b21b      	sxth	r3, r3
 800279a:	43db      	mvns	r3, r3
 800279c:	b21a      	sxth	r2, r3
 800279e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80027a2:	4013      	ands	r3, r2
 80027a4:	b21b      	sxth	r3, r3
 80027a6:	80bb      	strh	r3, [r7, #4]
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	3301      	adds	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d9de      	bls.n	8002772 <mapChannels+0x36>
    }
    LMIC.channelMap = chmap;
 80027b4:	4a05      	ldr	r2, [pc, #20]	@ (80027cc <mapChannels+0x90>)
 80027b6:	88bb      	ldrh	r3, [r7, #4]
 80027b8:	f8a2 30a0 	strh.w	r3, [r2, #160]	@ 0xa0
    return 1;
 80027bc:	2301      	movs	r3, #1
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	2000019c 	.word	0x2000019c

080027d0 <updateTx>:


static void updateTx (ostime_t txbeg) {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
    u4_t freq = LMIC.channelFreq[LMIC.txChnl];
 80027d8:	4b21      	ldr	r3, [pc, #132]	@ (8002860 <updateTx+0x90>)
 80027da:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80027de:	4a20      	ldr	r2, [pc, #128]	@ (8002860 <updateTx+0x90>)
 80027e0:	3310      	adds	r3, #16
 80027e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e6:	617b      	str	r3, [r7, #20]
    // Update global/band specific duty cycle stats
    ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
 80027e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002860 <updateTx+0x90>)
 80027ea:	89db      	ldrh	r3, [r3, #14]
 80027ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002860 <updateTx+0x90>)
 80027ee:	f892 2147 	ldrb.w	r2, [r2, #327]	@ 0x147
 80027f2:	4611      	mov	r1, r2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fba3 	bl	8001f40 <calcAirTime>
 80027fa:	6138      	str	r0, [r7, #16]
    // Update channel/global duty cycle stats
    xref2band_t band = &LMIC.bands[freq & 0x3];
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f003 0303 	and.w	r3, r3, #3
 8002802:	3304      	adds	r3, #4
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4a16      	ldr	r2, [pc, #88]	@ (8002860 <updateTx+0x90>)
 8002808:	4413      	add	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]
    LMIC.freq  = freq & ~(u4_t)3;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f023 0303 	bic.w	r3, r3, #3
 8002812:	4a13      	ldr	r2, [pc, #76]	@ (8002860 <updateTx+0x90>)
 8002814:	6093      	str	r3, [r2, #8]
    LMIC.txpow = band->txpow;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800281c:	4b10      	ldr	r3, [pc, #64]	@ (8002860 <updateTx+0x90>)
 800281e:	749a      	strb	r2, [r3, #18]
    band->avail = txbeg + airtime * band->txcap;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	fb03 f202 	mul.w	r2, r3, r2
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	441a      	add	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	605a      	str	r2, [r3, #4]
    if( LMIC.globalDutyRate != 0 )
 8002834:	4b0a      	ldr	r3, [pc, #40]	@ (8002860 <updateTx+0x90>)
 8002836:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00b      	beq.n	8002856 <updateTx+0x86>
        LMIC.globalDutyAvail = txbeg + (airtime<<LMIC.globalDutyRate);
 800283e:	4b08      	ldr	r3, [pc, #32]	@ (8002860 <updateTx+0x90>)
 8002840:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8002844:	461a      	mov	r2, r3
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	fa03 f202 	lsl.w	r2, r3, r2
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4413      	add	r3, r2
 8002850:	4a03      	ldr	r2, [pc, #12]	@ (8002860 <updateTx+0x90>)
 8002852:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
}
 8002856:	bf00      	nop
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	2000019c 	.word	0x2000019c

08002864 <nextTx>:

static ostime_t nextTx (ostime_t now) {
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
    u1_t bmap=0xF;
 800286c:	230f      	movs	r3, #15
 800286e:	75fb      	strb	r3, [r7, #23]
    do {
        ostime_t mintime = now + /*10h*/36000*OSTICKS_PER_SEC;
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	4b48      	ldr	r3, [pc, #288]	@ (8002994 <nextTx+0x130>)
 8002874:	4413      	add	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        u1_t band=0;
 8002878:	2300      	movs	r3, #0
 800287a:	73fb      	strb	r3, [r7, #15]
        for( u1_t bi=0; bi<4; bi++ ) {
 800287c:	2300      	movs	r3, #0
 800287e:	73bb      	strb	r3, [r7, #14]
 8002880:	e01d      	b.n	80028be <nextTx+0x5a>
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
 8002882:	7dfa      	ldrb	r2, [r7, #23]
 8002884:	7bbb      	ldrb	r3, [r7, #14]
 8002886:	fa42 f303 	asr.w	r3, r2, r3
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d012      	beq.n	80028b8 <nextTx+0x54>
 8002892:	7bbb      	ldrb	r3, [r7, #14]
 8002894:	4a40      	ldr	r2, [pc, #256]	@ (8002998 <nextTx+0x134>)
 8002896:	3304      	adds	r3, #4
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4413      	add	r3, r2
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	dd08      	ble.n	80028b8 <nextTx+0x54>
                mintime = LMIC.bands[band = bi].avail;
 80028a6:	7bbb      	ldrb	r3, [r7, #14]
 80028a8:	73fb      	strb	r3, [r7, #15]
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	4a3a      	ldr	r2, [pc, #232]	@ (8002998 <nextTx+0x134>)
 80028ae:	3304      	adds	r3, #4
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4413      	add	r3, r2
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	613b      	str	r3, [r7, #16]
        for( u1_t bi=0; bi<4; bi++ ) {
 80028b8:	7bbb      	ldrb	r3, [r7, #14]
 80028ba:	3301      	adds	r3, #1
 80028bc:	73bb      	strb	r3, [r7, #14]
 80028be:	7bbb      	ldrb	r3, [r7, #14]
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d9de      	bls.n	8002882 <nextTx+0x1e>
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	4a34      	ldr	r2, [pc, #208]	@ (8002998 <nextTx+0x134>)
 80028c8:	3304      	adds	r3, #4
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	4413      	add	r3, r2
 80028ce:	78db      	ldrb	r3, [r3, #3]
 80028d0:	737b      	strb	r3, [r7, #13]
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 80028d2:	2300      	movs	r3, #0
 80028d4:	733b      	strb	r3, [r7, #12]
 80028d6:	e042      	b.n	800295e <nextTx+0xfa>
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
 80028d8:	7b7b      	ldrb	r3, [r7, #13]
 80028da:	3301      	adds	r3, #1
 80028dc:	737b      	strb	r3, [r7, #13]
 80028de:	7b7b      	ldrb	r3, [r7, #13]
 80028e0:	2b0f      	cmp	r3, #15
 80028e2:	d902      	bls.n	80028ea <nextTx+0x86>
                chnl -=  MAX_CHANNELS;
 80028e4:	7b7b      	ldrb	r3, [r7, #13]
 80028e6:	3b10      	subs	r3, #16
 80028e8:	737b      	strb	r3, [r7, #13]
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 80028ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002998 <nextTx+0x134>)
 80028ec:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80028f0:	461a      	mov	r2, r3
 80028f2:	7b7b      	ldrb	r3, [r7, #13]
 80028f4:	fa42 f303 	asr.w	r3, r2, r3
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d02b      	beq.n	8002958 <nextTx+0xf4>
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 8002900:	7b7b      	ldrb	r3, [r7, #13]
 8002902:	4a25      	ldr	r2, [pc, #148]	@ (8002998 <nextTx+0x134>)
 8002904:	3340      	adds	r3, #64	@ 0x40
 8002906:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800290a:	461a      	mov	r2, r3
 800290c:	4b22      	ldr	r3, [pc, #136]	@ (8002998 <nextTx+0x134>)
 800290e:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	fa42 f303 	asr.w	r3, r2, r3
 800291a:	f003 0301 	and.w	r3, r3, #1
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 800291e:	2b00      	cmp	r3, #0
 8002920:	d01a      	beq.n	8002958 <nextTx+0xf4>
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
 8002922:	7bfa      	ldrb	r2, [r7, #15]
 8002924:	7b7b      	ldrb	r3, [r7, #13]
 8002926:	491c      	ldr	r1, [pc, #112]	@ (8002998 <nextTx+0x134>)
 8002928:	3310      	adds	r3, #16
 800292a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800292e:	f003 0303 	and.w	r3, r3, #3
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 8002932:	429a      	cmp	r2, r3
 8002934:	d110      	bne.n	8002958 <nextTx+0xf4>
                LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
 8002936:	7bfa      	ldrb	r2, [r7, #15]
 8002938:	4917      	ldr	r1, [pc, #92]	@ (8002998 <nextTx+0x134>)
 800293a:	1d13      	adds	r3, r2, #4
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	440b      	add	r3, r1
 8002940:	7b79      	ldrb	r1, [r7, #13]
 8002942:	70d9      	strb	r1, [r3, #3]
 8002944:	4914      	ldr	r1, [pc, #80]	@ (8002998 <nextTx+0x134>)
 8002946:	1d13      	adds	r3, r2, #4
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	440b      	add	r3, r1
 800294c:	78da      	ldrb	r2, [r3, #3]
 800294e:	4b12      	ldr	r3, [pc, #72]	@ (8002998 <nextTx+0x134>)
 8002950:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
                return mintime;
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	e016      	b.n	8002986 <nextTx+0x122>
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 8002958:	7b3b      	ldrb	r3, [r7, #12]
 800295a:	3301      	adds	r3, #1
 800295c:	733b      	strb	r3, [r7, #12]
 800295e:	7b3b      	ldrb	r3, [r7, #12]
 8002960:	2b0f      	cmp	r3, #15
 8002962:	d9b9      	bls.n	80028d8 <nextTx+0x74>
            }
        }
        if( (bmap &= ~(1<<band)) == 0 ) {
 8002964:	7bfb      	ldrb	r3, [r7, #15]
 8002966:	2201      	movs	r2, #1
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	b25b      	sxtb	r3, r3
 800296e:	43db      	mvns	r3, r3
 8002970:	b25a      	sxtb	r2, r3
 8002972:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002976:	4013      	ands	r3, r2
 8002978:	b25b      	sxtb	r3, r3
 800297a:	75fb      	strb	r3, [r7, #23]
 800297c:	7dfb      	ldrb	r3, [r7, #23]
 800297e:	2b00      	cmp	r3, #0
 8002980:	f47f af76 	bne.w	8002870 <nextTx+0xc>
            // No feasible channel  found!
            return mintime;
 8002984:	693b      	ldr	r3, [r7, #16]
        }
    } while(1);
}
 8002986:	4618      	mov	r0, r3
 8002988:	371c      	adds	r7, #28
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	44aa2000 	.word	0x44aa2000
 8002998:	2000019c 	.word	0x2000019c

0800299c <setBcnRxParams>:


static void setBcnRxParams (void) {
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
    LMIC.dataLen = 0;
 80029a0:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <setBcnRxParams+0x48>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.freq = LMIC.channelFreq[LMIC.bcnChnl] & ~(u4_t)3;
 80029a8:	4b0e      	ldr	r3, [pc, #56]	@ (80029e4 <setBcnRxParams+0x48>)
 80029aa:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 80029ae:	4a0d      	ldr	r2, [pc, #52]	@ (80029e4 <setBcnRxParams+0x48>)
 80029b0:	3310      	adds	r3, #16
 80029b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b6:	f023 0303 	bic.w	r3, r3, #3
 80029ba:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <setBcnRxParams+0x48>)
 80029bc:	6093      	str	r3, [r2, #8]
    LMIC.rps  = setIh(setNocrc(dndr2rps((dr_t)DR_BCN),1),LEN_BCN);
 80029be:	2003      	movs	r0, #3
 80029c0:	f7fe fff6 	bl	80019b0 <dndr2rps>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2101      	movs	r1, #1
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7fe ffa2 	bl	8001912 <setNocrc>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2111      	movs	r1, #17
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe ffc3 	bl	800195e <setIh>
 80029d8:	4603      	mov	r3, r0
 80029da:	461a      	mov	r2, r3
 80029dc:	4b01      	ldr	r3, [pc, #4]	@ (80029e4 <setBcnRxParams+0x48>)
 80029de:	81da      	strh	r2, [r3, #14]
}
 80029e0:	bf00      	nop
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	2000019c 	.word	0x2000019c

080029e8 <initJoinLoop>:

#define setRx1Params() /*LMIC.freq/rps remain unchanged*/

static void initJoinLoop (void) {
 80029e8:	b598      	push	{r3, r4, r7, lr}
 80029ea:	af00      	add	r7, sp, #0
#if CFG_TxContinuousMode
  LMIC.txChnl = 0;
#else
    LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
 80029ec:	f002 ff70 	bl	80058d0 <radio_rand1>
 80029f0:	4603      	mov	r3, r0
 80029f2:	461a      	mov	r2, r3
 80029f4:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <initJoinLoop+0x64>)
 80029f6:	fba3 1302 	umull	r1, r3, r3, r2
 80029fa:	0899      	lsrs	r1, r3, #2
 80029fc:	460b      	mov	r3, r1
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	440b      	add	r3, r1
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	4b11      	ldr	r3, [pc, #68]	@ (8002a50 <initJoinLoop+0x68>)
 8002a0a:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
#endif
    LMIC.adrTxPow = 14;
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <initJoinLoop+0x68>)
 8002a10:	220e      	movs	r2, #14
 8002a12:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
    setDrJoin(DRCHG_SET, DR_SF12);
 8002a16:	2100      	movs	r1, #0
 8002a18:	2000      	movs	r0, #0
 8002a1a:	f7ff fd2b 	bl	8002474 <setDrJoin>
    initDefaultChannels(1);
 8002a1e:	2001      	movs	r0, #1
 8002a20:	f7ff fd6a 	bl	80024f8 <initDefaultChannels>
    ASSERT((LMIC.opmode & OP_NEXTCHNL)==0);
 8002a24:	4b0a      	ldr	r3, [pc, #40]	@ (8002a50 <initJoinLoop+0x68>)
 8002a26:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <initJoinLoop+0x4e>
 8002a32:	f7fe ff09 	bl	8001848 <hal_failed>
    LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
 8002a36:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <initJoinLoop+0x68>)
 8002a38:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002a3a:	2008      	movs	r0, #8
 8002a3c:	f7ff fcae 	bl	800239c <rndDelay>
 8002a40:	4603      	mov	r3, r0
 8002a42:	4423      	add	r3, r4
 8002a44:	4a02      	ldr	r2, [pc, #8]	@ (8002a50 <initJoinLoop+0x68>)
 8002a46:	6013      	str	r3, [r2, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	bd98      	pop	{r3, r4, r7, pc}
 8002a4c:	aaaaaaab 	.word	0xaaaaaaab
 8002a50:	2000019c 	.word	0x2000019c

08002a54 <nextJoinState>:


static ostime_t nextJoinState (void) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
    u1_t failed = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	71fb      	strb	r3, [r7, #7]

    // Try 869.x and then 864.x with same DR
    // If both fail try next lower datarate
    if( ++LMIC.txChnl == NUM_DEFAULT_CHANNELS )
 8002a5e:	4b30      	ldr	r3, [pc, #192]	@ (8002b20 <nextJoinState+0xcc>)
 8002a60:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8002a64:	3301      	adds	r3, #1
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	4b2d      	ldr	r3, [pc, #180]	@ (8002b20 <nextJoinState+0xcc>)
 8002a6a:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
 8002a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8002b20 <nextJoinState+0xcc>)
 8002a70:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8002a74:	2b06      	cmp	r3, #6
 8002a76:	d103      	bne.n	8002a80 <nextJoinState+0x2c>
        LMIC.txChnl = 0;
 8002a78:	4b29      	ldr	r3, [pc, #164]	@ (8002b20 <nextJoinState+0xcc>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
    if( (++LMIC.txCnt & 1) == 0 ) {
 8002a80:	4b27      	ldr	r3, [pc, #156]	@ (8002b20 <nextJoinState+0xcc>)
 8002a82:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8002a86:	3301      	adds	r3, #1
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	4b25      	ldr	r3, [pc, #148]	@ (8002b20 <nextJoinState+0xcc>)
 8002a8c:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8002a90:	4b23      	ldr	r3, [pc, #140]	@ (8002b20 <nextJoinState+0xcc>)
 8002a92:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d112      	bne.n	8002ac4 <nextJoinState+0x70>
        // Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
        if( LMIC.datarate == DR_SF12 )
 8002a9e:	4b20      	ldr	r3, [pc, #128]	@ (8002b20 <nextJoinState+0xcc>)
 8002aa0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d102      	bne.n	8002aae <nextJoinState+0x5a>
            failed = 1; // we have tried all DR - signal EV_JOIN_FAILED
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	71fb      	strb	r3, [r7, #7]
 8002aac:	e00a      	b.n	8002ac4 <nextJoinState+0x70>
        else
            setDrJoin(DRCHG_NOJACC, decDR((dr_t)LMIC.datarate));
 8002aae:	4b1c      	ldr	r3, [pc, #112]	@ (8002b20 <nextJoinState+0xcc>)
 8002ab0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fe ff8f 	bl	80019d8 <decDR>
 8002aba:	4603      	mov	r3, r0
 8002abc:	4619      	mov	r1, r3
 8002abe:	2001      	movs	r0, #1
 8002ac0:	f7ff fcd8 	bl	8002474 <setDrJoin>
    }
    // Clear NEXTCHNL because join state engine controls channel hopping
    LMIC.opmode &= ~OP_NEXTCHNL;
 8002ac4:	4b16      	ldr	r3, [pc, #88]	@ (8002b20 <nextJoinState+0xcc>)
 8002ac6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002aca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	4b13      	ldr	r3, [pc, #76]	@ (8002b20 <nextJoinState+0xcc>)
 8002ad2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    // Move txend to randomize synchronized concurrent joins.
    // Duty cycle is based on txend.
    ostime_t time = os_getTime();
 8002ad6:	f002 f9d1 	bl	8004e7c <os_getTime>
 8002ada:	6038      	str	r0, [r7, #0]
    if( time - LMIC.bands[BAND_MILLI].avail < 0 )
 8002adc:	4b10      	ldr	r3, [pc, #64]	@ (8002b20 <nextJoinState+0xcc>)
 8002ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	da02      	bge.n	8002aee <nextJoinState+0x9a>
        time = LMIC.bands[BAND_MILLI].avail;
 8002ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b20 <nextJoinState+0xcc>)
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aec:	603b      	str	r3, [r7, #0]
        (isTESTMODE()
         // Avoid collision with JOIN ACCEPT @ SF12 being sent by GW (but we missed it)
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF12:255, SF11:127, .., SF7:8secs
         : DNW2_SAFETY_ZONE+rndDelay(255>>LMIC.datarate));
 8002aee:	4b0c      	ldr	r3, [pc, #48]	@ (8002b20 <nextJoinState+0xcc>)
 8002af0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002af4:	461a      	mov	r2, r3
 8002af6:	23ff      	movs	r3, #255	@ 0xff
 8002af8:	4113      	asrs	r3, r2
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff fc4d 	bl	800239c <rndDelay>
 8002b02:	4603      	mov	r3, r0
 8002b04:	f503 33bb 	add.w	r3, r3, #95744	@ 0x17600
 8002b08:	f503 7380 	add.w	r3, r3, #256	@ 0x100
    LMIC.txend = time +
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	4413      	add	r3, r2
 8002b10:	4a03      	ldr	r2, [pc, #12]	@ (8002b20 <nextJoinState+0xcc>)
 8002b12:	6013      	str	r3, [r2, #0]
    // 1 - triggers EV_JOIN_FAILED event
    return failed;
 8002b14:	79fb      	ldrb	r3, [r7, #7]
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	2000019c 	.word	0x2000019c

08002b24 <runEngineUpdate>:
#else
#error Unsupported frequency band!
#endif


static void runEngineUpdate (xref2osjob_t osjob) {
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
    engineUpdate();
 8002b2c:	f001 fcb6 	bl	800449c <engineUpdate>
}
 8002b30:	bf00      	nop
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <reportEvent>:


static void reportEvent (ev_t ev) {
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = ev));
    ON_LMIC_EVENT(ev);
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f001 ffd9 	bl	8004afc <onEvent>
    engineUpdate();
 8002b4a:	f001 fca7 	bl	800449c <engineUpdate>
}
 8002b4e:	bf00      	nop
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <runReset>:


static void runReset (xref2osjob_t osjob) {
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
    // Disable session
    LMIC_reset();
 8002b5e:	f001 fe67 	bl	8004830 <LMIC_reset>
    LMIC_startJoining();
 8002b62:	f001 fa0f 	bl	8003f84 <LMIC_startJoining>
    reportEvent(EV_RESET);
 8002b66:	200c      	movs	r0, #12
 8002b68:	f7ff ffe6 	bl	8002b38 <reportEvent>
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <stateJustJoined>:

static void stateJustJoined (void) {
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
    LMIC.seqnoDn     = LMIC.seqnoUp = 0;
 8002b78:	4b2f      	ldr	r3, [pc, #188]	@ (8002c38 <stateJustJoined+0xc4>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 8002b80:	4b2d      	ldr	r3, [pc, #180]	@ (8002c38 <stateJustJoined+0xc4>)
 8002b82:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8002b86:	4a2c      	ldr	r2, [pc, #176]	@ (8002c38 <stateJustJoined+0xc4>)
 8002b88:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    LMIC.rejoinCnt   = 0;
 8002b8c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c38 <stateJustJoined+0xc4>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
    LMIC.dnConf      = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
 8002b94:	4b28      	ldr	r3, [pc, #160]	@ (8002c38 <stateJustJoined+0xc4>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 8002b9c:	4b26      	ldr	r3, [pc, #152]	@ (8002c38 <stateJustJoined+0xc4>)
 8002b9e:	f893 2126 	ldrb.w	r2, [r3, #294]	@ 0x126
 8002ba2:	4b25      	ldr	r3, [pc, #148]	@ (8002c38 <stateJustJoined+0xc4>)
 8002ba4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 8002ba8:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <stateJustJoined+0xc4>)
 8002baa:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8002bae:	4b22      	ldr	r3, [pc, #136]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bb0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 8002bb4:	4b20      	ldr	r3, [pc, #128]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bb6:	f893 2122 	ldrb.w	r2, [r3, #290]	@ 0x122
 8002bba:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bbc:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    LMIC.moreData    = LMIC.dn2Ans = LMIC.snchAns = LMIC.dutyCapAns = 0;
 8002bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bca:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 8002bce:	4b1a      	ldr	r3, [pc, #104]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bd0:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
 8002bd4:	4b18      	ldr	r3, [pc, #96]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bd6:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8002bda:	4b17      	ldr	r3, [pc, #92]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bdc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8002be0:	4b15      	ldr	r3, [pc, #84]	@ (8002c38 <stateJustJoined+0xc4>)
 8002be2:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8002be6:	4b14      	ldr	r3, [pc, #80]	@ (8002c38 <stateJustJoined+0xc4>)
 8002be8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    LMIC.pingSetAns  = 0;
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    LMIC.upRepeat    = 0;
 8002bf4:	4b10      	ldr	r3, [pc, #64]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
    LMIC.adrAckReq   = LINK_CHECK_INIT;
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c38 <stateJustJoined+0xc4>)
 8002bfe:	22f4      	movs	r2, #244	@ 0xf4
 8002c00:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    LMIC.dn2Dr       = DR_DNW2;
 8002c04:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <stateJustJoined+0xc4>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq     = FREQ_DNW2;
 8002c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c38 <stateJustJoined+0xc4>)
 8002c0e:	4a0b      	ldr	r2, [pc, #44]	@ (8002c3c <stateJustJoined+0xc8>)
 8002c10:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.bcnChnl     = CHNL_BCN;
 8002c14:	4b08      	ldr	r3, [pc, #32]	@ (8002c38 <stateJustJoined+0xc4>)
 8002c16:	2205      	movs	r2, #5
 8002c18:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    LMIC.ping.freq   = FREQ_PING;
 8002c1c:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <stateJustJoined+0xc4>)
 8002c1e:	4a07      	ldr	r2, [pc, #28]	@ (8002c3c <stateJustJoined+0xc8>)
 8002c20:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr     = DR_PING;
 8002c24:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <stateJustJoined+0xc4>)
 8002c26:	2203      	movs	r2, #3
 8002c28:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
}
 8002c2c:	bf00      	nop
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	2000019c 	.word	0x2000019c
 8002c3c:	33d3e608 	.word	0x33d3e608

08002c40 <decodeBeacon>:
// ================================================================================
// Decoding frames


// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
 8002c40:	b590      	push	{r4, r7, lr}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
 8002c46:	4b46      	ldr	r3, [pc, #280]	@ (8002d60 <decodeBeacon+0x120>)
 8002c48:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8002c4c:	2b11      	cmp	r3, #17
 8002c4e:	d001      	beq.n	8002c54 <decodeBeacon+0x14>
 8002c50:	f7fe fdfa 	bl	8001848 <hal_failed>
    xref2u1_t d = LMIC.frame;
 8002c54:	4b43      	ldr	r3, [pc, #268]	@ (8002d64 <decodeBeacon+0x124>)
 8002c56:	607b      	str	r3, [r7, #4]
    if(
#if defined CFG_eu868
        d[OFF_BCN_CRC1] != (u1_t)os_crc16(d,OFF_BCN_CRC1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3307      	adds	r3, #7
 8002c5c:	781c      	ldrb	r4, [r3, #0]
 8002c5e:	2107      	movs	r1, #7
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f7fe ffb0 	bl	8001bc6 <os_crc16>
 8002c66:	4603      	mov	r3, r0
 8002c68:	b2db      	uxtb	r3, r3
    if(
 8002c6a:	429c      	cmp	r4, r3
 8002c6c:	d001      	beq.n	8002c72 <decodeBeacon+0x32>
#elif CFG_us915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
        )
        return 0;   // first (common) part fails CRC check
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e071      	b.n	8002d56 <decodeBeacon+0x116>
    // First set of fields is ok
    u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7fe ff0c 	bl	8001a90 <os_rlsbf4>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c7e:	603b      	str	r3, [r7, #0]
    if( bcnnetid != LMIC.netid )
 8002c80:	4b37      	ldr	r3, [pc, #220]	@ (8002d60 <decodeBeacon+0x120>)
 8002c82:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d002      	beq.n	8002c92 <decodeBeacon+0x52>
        return -1;  // not the beacon we're looking for
 8002c8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c90:	e061      	b.n	8002d56 <decodeBeacon+0x116>

    LMIC.bcninfo.flags &= ~(BCN_PARTIAL|BCN_FULL);
 8002c92:	4b33      	ldr	r3, [pc, #204]	@ (8002d60 <decodeBeacon+0x120>)
 8002c94:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002c98:	f023 0303 	bic.w	r3, r3, #3
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4b30      	ldr	r3, [pc, #192]	@ (8002d60 <decodeBeacon+0x120>)
 8002ca0:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    // Match - update bcninfo structure
    LMIC.bcninfo.snr    = LMIC.snr;
 8002ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d60 <decodeBeacon+0x120>)
 8002ca6:	f993 200d 	ldrsb.w	r2, [r3, #13]
 8002caa:	4b2d      	ldr	r3, [pc, #180]	@ (8002d60 <decodeBeacon+0x120>)
 8002cac:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    LMIC.bcninfo.rssi   = LMIC.rssi;
 8002cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d60 <decodeBeacon+0x120>)
 8002cb2:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8002cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8002d60 <decodeBeacon+0x120>)
 8002cb8:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
    LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
 8002cbc:	4b28      	ldr	r3, [pc, #160]	@ (8002d60 <decodeBeacon+0x120>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f5a3 5390 	sub.w	r3, r3, #4608	@ 0x1200
 8002cc4:	3b0c      	subs	r3, #12
 8002cc6:	4a26      	ldr	r2, [pc, #152]	@ (8002d60 <decodeBeacon+0x120>)
 8002cc8:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3303      	adds	r3, #3
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fe fedd 	bl	8001a90 <os_rlsbf4>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	4a21      	ldr	r2, [pc, #132]	@ (8002d60 <decodeBeacon+0x120>)
 8002cda:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
    LMIC.bcninfo.flags |= BCN_PARTIAL;
 8002cde:	4b20      	ldr	r3, [pc, #128]	@ (8002d60 <decodeBeacon+0x120>)
 8002ce0:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <decodeBeacon+0x120>)
 8002cec:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	330f      	adds	r3, #15
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7fe feb6 	bl	8001a66 <os_rlsbf2>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	461c      	mov	r4, r3
 8002cfe:	210f      	movs	r1, #15
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f7fe ff60 	bl	8001bc6 <os_crc16>
 8002d06:	4603      	mov	r3, r0
 8002d08:	429c      	cmp	r4, r3
 8002d0a:	d001      	beq.n	8002d10 <decodeBeacon+0xd0>
        return 1;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e022      	b.n	8002d56 <decodeBeacon+0x116>
    // Second set of fields is ok
    LMIC.bcninfo.lat    = (s4_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3308      	adds	r3, #8
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fe febb 	bl	8001a90 <os_rlsbf4>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	121b      	asrs	r3, r3, #8
 8002d1e:	4a10      	ldr	r2, [pc, #64]	@ (8002d60 <decodeBeacon+0x120>)
 8002d20:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
    LMIC.bcninfo.lon    = (s4_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	330b      	adds	r3, #11
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fe feb1 	bl	8001a90 <os_rlsbf4>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	121b      	asrs	r3, r3, #8
 8002d32:	4a0b      	ldr	r2, [pc, #44]	@ (8002d60 <decodeBeacon+0x120>)
 8002d34:	f8c2 31a4 	str.w	r3, [r2, #420]	@ 0x1a4
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	7a1a      	ldrb	r2, [r3, #8]
 8002d3c:	4b08      	ldr	r3, [pc, #32]	@ (8002d60 <decodeBeacon+0x120>)
 8002d3e:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
    LMIC.bcninfo.flags |= BCN_FULL;
 8002d42:	4b07      	ldr	r3, [pc, #28]	@ (8002d60 <decodeBeacon+0x120>)
 8002d44:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8002d48:	f043 0302 	orr.w	r3, r3, #2
 8002d4c:	b2da      	uxtb	r2, r3
 8002d4e:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <decodeBeacon+0x120>)
 8002d50:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    return 2;
 8002d54:	2302      	movs	r3, #2
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd90      	pop	{r4, r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	2000019c 	.word	0x2000019c
 8002d64:	200002e4 	.word	0x200002e4

08002d68 <decodeFrame>:


static bit_t decodeFrame (void) {
 8002d68:	b590      	push	{r4, r7, lr}
 8002d6a:	b09b      	sub	sp, #108	@ 0x6c
 8002d6c:	af02      	add	r7, sp, #8
    xref2u1_t d = LMIC.frame;
 8002d6e:	4b98      	ldr	r3, [pc, #608]	@ (8002fd0 <decodeFrame+0x268>)
 8002d70:	64bb      	str	r3, [r7, #72]	@ 0x48
    u1_t hdr    = d[0];
 8002d72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    u1_t ftype  = hdr & HDR_FTYPE;
 8002d7a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002d7e:	f023 031f 	bic.w	r3, r3, #31
 8002d82:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    int  dlen   = LMIC.dataLen;
 8002d86:	4b93      	ldr	r3, [pc, #588]	@ (8002fd4 <decodeFrame+0x26c>)
 8002d88:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8002d8c:	643b      	str	r3, [r7, #64]	@ 0x40
    if( dlen < OFF_DAT_OPTS+4 ||
 8002d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d90:	2b0b      	cmp	r3, #11
 8002d92:	dd0d      	ble.n	8002db0 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 8002d94:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002d98:	f003 0303 	and.w	r3, r3, #3
    if( dlen < OFF_DAT_OPTS+4 ||
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d107      	bne.n	8002db0 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 8002da0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002da4:	2b60      	cmp	r3, #96	@ 0x60
 8002da6:	d014      	beq.n	8002dd2 <decodeFrame+0x6a>
        (ftype != HDR_FTYPE_DADN  &&  ftype != HDR_FTYPE_DCDN) ) {
 8002da8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002dac:	2ba0      	cmp	r3, #160	@ 0xa0
 8002dae:	d010      	beq.n	8002dd2 <decodeFrame+0x6a>
        // Basic sanity checks failed
        EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
                            e_.info2  = hdr + (dlen<<8)));
      norx:
 8002db0:	bf00      	nop
 8002db2:	e008      	b.n	8002dc6 <decodeFrame+0x5e>
    if( addr != LMIC.devaddr ) {
        EV(specCond, WARN, (e_.reason = EV::specCond_t::ALIEN_ADDRESS,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = addr,
                            e_.info2  = LMIC.devaddr));
        goto norx;
 8002db4:	bf00      	nop
 8002db6:	e006      	b.n	8002dc6 <decodeFrame+0x5e>
    }
    if( poff > pend ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
 8002db8:	bf00      	nop
 8002dba:	e004      	b.n	8002dc6 <decodeFrame+0x5e>
        EV(spe3Cond, ERR, (e_.reason = EV::spe3Cond_t::CORRUPTED_MIC,
                           e_.eui1   = MAIN::CDEV->getEui(),
                           e_.info1  = Base::lsbf4(&d[pend]),
                           e_.info2  = seqno,
                           e_.info3  = LMIC.devaddr));
        goto norx;
 8002dbc:	bf00      	nop
 8002dbe:	e002      	b.n	8002dc6 <decodeFrame+0x5e>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_ROLL_OVER,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8002dc0:	bf00      	nop
 8002dc2:	e000      	b.n	8002dc6 <decodeFrame+0x5e>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_OBSOLETE,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8002dc4:	bf00      	nop
        LMIC.dataLen = 0;
 8002dc6:	4b83      	ldr	r3, [pc, #524]	@ (8002fd4 <decodeFrame+0x26c>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        return 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	e2f6      	b.n	80033c0 <decodeFrame+0x658>
    int  fct   = d[OFF_DAT_FCT];
 8002dd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dd4:	3305      	adds	r3, #5
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    u4_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
 8002dda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ddc:	3301      	adds	r3, #1
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fe56 	bl	8001a90 <os_rlsbf4>
 8002de4:	63b8      	str	r0, [r7, #56]	@ 0x38
    u4_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
 8002de6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002de8:	3306      	adds	r3, #6
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe fe3b 	bl	8001a66 <os_rlsbf2>
 8002df0:	4603      	mov	r3, r0
 8002df2:	637b      	str	r3, [r7, #52]	@ 0x34
    int  olen  = fct & FCT_OPTLEN;
 8002df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	633b      	str	r3, [r7, #48]	@ 0x30
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
 8002dfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dfe:	115b      	asrs	r3, r3, #5
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int  poff  = OFF_DAT_OPTS+olen;
 8002e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e08:	3308      	adds	r3, #8
 8002e0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int  pend  = dlen-4;  // MIC
 8002e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e0e:	3b04      	subs	r3, #4
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
    if( addr != LMIC.devaddr ) {
 8002e12:	4b70      	ldr	r3, [pc, #448]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e14:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002e18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d1ca      	bne.n	8002db4 <decodeFrame+0x4c>
    if( poff > pend ) {
 8002e1e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e22:	429a      	cmp	r2, r3
 8002e24:	dcc8      	bgt.n	8002db8 <decodeFrame+0x50>
    int port = -1;
 8002e26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e2a:	65bb      	str	r3, [r7, #88]	@ 0x58
    int replayConf = 0;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	657b      	str	r3, [r7, #84]	@ 0x54
    if( pend > poff )
 8002e30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e34:	429a      	cmp	r2, r3
 8002e36:	dd07      	ble.n	8002e48 <decodeFrame+0xe0>
        port = d[poff++];
 8002e38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002e3e:	461a      	mov	r2, r3
 8002e40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e42:	4413      	add	r3, r2
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	65bb      	str	r3, [r7, #88]	@ 0x58
    seqno = LMIC.seqnoDn + (u2_t)(seqno - LMIC.seqnoDn);
 8002e48:	4b62      	ldr	r3, [pc, #392]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e4a:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002e4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e50:	b291      	uxth	r1, r2
 8002e52:	4a60      	ldr	r2, [pc, #384]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e54:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 8002e58:	b292      	uxth	r2, r2
 8002e5a:	1a8a      	subs	r2, r1, r2
 8002e5c:	b292      	uxth	r2, r2
 8002e5e:	4413      	add	r3, r2
 8002e60:	637b      	str	r3, [r7, #52]	@ 0x34
    if( !aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend) ) {
 8002e62:	4b5c      	ldr	r3, [pc, #368]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e64:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8002e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e6a:	9301      	str	r3, [sp, #4]
 8002e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	2301      	movs	r3, #1
 8002e72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e74:	4858      	ldr	r0, [pc, #352]	@ (8002fd8 <decodeFrame+0x270>)
 8002e76:	f7fe ff19 	bl	8001cac <aes_verifyMic>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d09d      	beq.n	8002dbc <decodeFrame+0x54>
    if( seqno < LMIC.seqnoDn ) {
 8002e80:	4b54      	ldr	r3, [pc, #336]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e82:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002e86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d219      	bcs.n	8002ec0 <decodeFrame+0x158>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
 8002e8c:	4b51      	ldr	r3, [pc, #324]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e8e:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002e92:	461a      	mov	r2, r3
 8002e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e96:	429a      	cmp	r2, r3
 8002e98:	db92      	blt.n	8002dc0 <decodeFrame+0x58>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
 8002e9a:	4b4e      	ldr	r3, [pc, #312]	@ (8002fd4 <decodeFrame+0x26c>)
 8002e9c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d18d      	bne.n	8002dc4 <decodeFrame+0x5c>
 8002ea8:	4b4a      	ldr	r3, [pc, #296]	@ (8002fd4 <decodeFrame+0x26c>)
 8002eaa:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d088      	beq.n	8002dc4 <decodeFrame+0x5c>
 8002eb2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002eb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002eb8:	d184      	bne.n	8002dc4 <decodeFrame+0x5c>
        }
        // Replay of previous sequence number allowed only if
        // previous frame and repeated both requested confirmation
        replayConf = 1;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ebe:	e00e      	b.n	8002ede <decodeFrame+0x176>
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
        }
        LMIC.seqnoDn = seqno+1;  // next number to be expected
 8002ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	4a43      	ldr	r2, [pc, #268]	@ (8002fd4 <decodeFrame+0x26c>)
 8002ec6:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
 8002eca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002ece:	2ba0      	cmp	r3, #160	@ 0xa0
 8002ed0:	d101      	bne.n	8002ed6 <decodeFrame+0x16e>
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	e000      	b.n	8002ed8 <decodeFrame+0x170>
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	4b3e      	ldr	r3, [pc, #248]	@ (8002fd4 <decodeFrame+0x26c>)
 8002eda:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    }

    if( LMIC.dnConf || (fct & FCT_MORE) )
 8002ede:	4b3d      	ldr	r3, [pc, #244]	@ (8002fd4 <decodeFrame+0x26c>)
 8002ee0:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d104      	bne.n	8002ef2 <decodeFrame+0x18a>
 8002ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d008      	beq.n	8002f04 <decodeFrame+0x19c>
        LMIC.opmode |= OP_POLL;
 8002ef2:	4b38      	ldr	r3, [pc, #224]	@ (8002fd4 <decodeFrame+0x26c>)
 8002ef4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002ef8:	f043 0310 	orr.w	r3, r3, #16
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	4b35      	ldr	r3, [pc, #212]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f00:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

    // We heard from network
    LMIC.adrChanged = LMIC.rejoinCnt = 0;
 8002f04:	4b33      	ldr	r3, [pc, #204]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8002f0c:	4b31      	ldr	r3, [pc, #196]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f0e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8002f12:	4b30      	ldr	r3, [pc, #192]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f14:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8002f18:	4b2e      	ldr	r3, [pc, #184]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f1a:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8002f1e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002f22:	d003      	beq.n	8002f2c <decodeFrame+0x1c4>
        LMIC.adrAckReq = LINK_CHECK_INIT;
 8002f24:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f26:	22f4      	movs	r2, #244	@ 0xf4
 8002f28:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

    // Process OPTS
    int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
 8002f2c:	4b29      	ldr	r3, [pc, #164]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f2e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002f32:	f1a3 0440 	sub.w	r4, r3, #64	@ 0x40
 8002f36:	4b27      	ldr	r3, [pc, #156]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f38:	89db      	ldrh	r3, [r3, #14]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe ffe0 	bl	8001f00 <getSensitivity>
 8002f40:	4603      	mov	r3, r0
 8002f42:	1ae3      	subs	r3, r4, r3
 8002f44:	627b      	str	r3, [r7, #36]	@ 0x24
    LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	db05      	blt.n	8002f58 <decodeFrame+0x1f0>
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4e:	2bfe      	cmp	r3, #254	@ 0xfe
 8002f50:	bfa8      	it	ge
 8002f52:	23fe      	movge	r3, #254	@ 0xfe
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	e000      	b.n	8002f5a <decodeFrame+0x1f2>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd4 <decodeFrame+0x26c>)
 8002f5c:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124

    xref2u1_t opts = &d[OFF_DAT_OPTS];
 8002f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f62:	3308      	adds	r3, #8
 8002f64:	623b      	str	r3, [r7, #32]
    int oidx = 0;
 8002f66:	2300      	movs	r3, #0
 8002f68:	653b      	str	r3, [r7, #80]	@ 0x50
    while( oidx < olen ) {
 8002f6a:	e1b5      	b.n	80032d8 <decodeFrame+0x570>
        switch( opts[oidx] ) {
 8002f6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f6e:	6a3a      	ldr	r2, [r7, #32]
 8002f70:	4413      	add	r3, r2
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	3b02      	subs	r3, #2
 8002f76:	2b10      	cmp	r3, #16
 8002f78:	f200 81ba 	bhi.w	80032f0 <decodeFrame+0x588>
 8002f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f84 <decodeFrame+0x21c>)
 8002f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f82:	bf00      	nop
 8002f84:	08002fc9 	.word	0x08002fc9
 8002f88:	08002fdd 	.word	0x08002fdd
 8002f8c:	0800313b 	.word	0x0800313b
 8002f90:	080030b7 	.word	0x080030b7
 8002f94:	080030a7 	.word	0x080030a7
 8002f98:	08003189 	.word	0x08003189
 8002f9c:	080032f1 	.word	0x080032f1
 8002fa0:	080032f1 	.word	0x080032f1
 8002fa4:	080032f1 	.word	0x080032f1
 8002fa8:	080032f1 	.word	0x080032f1
 8002fac:	080032f1 	.word	0x080032f1
 8002fb0:	080032f1 	.word	0x080032f1
 8002fb4:	080032f1 	.word	0x080032f1
 8002fb8:	080032f1 	.word	0x080032f1
 8002fbc:	080032f1 	.word	0x080032f1
 8002fc0:	08003215 	.word	0x08003215
 8002fc4:	08003257 	.word	0x08003257
        case MCMD_LCHK_ANS: {
            //int gwmargin = opts[oidx+1];
            //int ngws = opts[oidx+2];
            oidx += 3;
 8002fc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fca:	3303      	adds	r3, #3
 8002fcc:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8002fce:	e183      	b.n	80032d8 <decodeFrame+0x570>
 8002fd0:	200002e4 	.word	0x200002e4
 8002fd4:	2000019c 	.word	0x2000019c
 8002fd8:	20000290 	.word	0x20000290
        }
        case MCMD_LADR_REQ: {
            u1_t p1     = opts[oidx+1];            // txpow + DR
 8002fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fde:	3301      	adds	r3, #1
 8002fe0:	6a3a      	ldr	r2, [r7, #32]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	72bb      	strb	r3, [r7, #10]
            u2_t chmap  = os_rlsbf2(&opts[oidx+2]);// list of enabled channels
 8002fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fea:	3302      	adds	r3, #2
 8002fec:	6a3a      	ldr	r2, [r7, #32]
 8002fee:	4413      	add	r3, r2
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fe fd38 	bl	8001a66 <os_rlsbf2>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	813b      	strh	r3, [r7, #8]
            u1_t chpage = opts[oidx+4] & MCMD_LADR_CHPAGE_MASK;     // channel page
 8002ffa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	6a3a      	ldr	r2, [r7, #32]
 8003000:	4413      	add	r3, r2
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	f023 030f 	bic.w	r3, r3, #15
 8003008:	71fb      	strb	r3, [r7, #7]
            u1_t uprpt  = opts[oidx+4] & MCMD_LADR_REPEAT_MASK;     // up repeat count
 800300a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800300c:	3304      	adds	r3, #4
 800300e:	6a3a      	ldr	r2, [r7, #32]
 8003010:	4413      	add	r3, r2
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	f003 030f 	and.w	r3, r3, #15
 8003018:	71bb      	strb	r3, [r7, #6]
            oidx += 5;
 800301a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800301c:	3305      	adds	r3, #5
 800301e:	653b      	str	r3, [r7, #80]	@ 0x50

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
 8003020:	4bb0      	ldr	r3, [pc, #704]	@ (80032e4 <decodeFrame+0x57c>)
 8003022:	2287      	movs	r2, #135	@ 0x87
 8003024:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
 8003028:	893a      	ldrh	r2, [r7, #8]
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	4611      	mov	r1, r2
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff fb84 	bl	800273c <mapChannels>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d108      	bne.n	800304c <decodeFrame+0x2e4>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
 800303a:	4baa      	ldr	r3, [pc, #680]	@ (80032e4 <decodeFrame+0x57c>)
 800303c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003040:	f023 0301 	bic.w	r3, r3, #1
 8003044:	b2da      	uxtb	r2, r3
 8003046:	4ba7      	ldr	r3, [pc, #668]	@ (80032e4 <decodeFrame+0x57c>)
 8003048:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            dr_t dr = (dr_t)(p1>>MCMD_LADR_DR_SHIFT);
 800304c:	7abb      	ldrb	r3, [r7, #10]
 800304e:	091b      	lsrs	r3, r3, #4
 8003050:	717b      	strb	r3, [r7, #5]
            if( !validDR(dr) ) {
 8003052:	797b      	ldrb	r3, [r7, #5]
 8003054:	4618      	mov	r0, r3
 8003056:	f7fe fcd7 	bl	8001a08 <validDR>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d108      	bne.n	8003072 <decodeFrame+0x30a>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
 8003060:	4ba0      	ldr	r3, [pc, #640]	@ (80032e4 <decodeFrame+0x57c>)
 8003062:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003066:	f023 0302 	bic.w	r3, r3, #2
 800306a:	b2da      	uxtb	r2, r3
 800306c:	4b9d      	ldr	r3, [pc, #628]	@ (80032e4 <decodeFrame+0x57c>)
 800306e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                                   e_.eui    = MAIN::CDEV->getEui(),
                                   e_.info   = Base::lsbf4(&d[pend]),
                                   e_.info2  = Base::msbf4(&opts[oidx-4])));
            }
            if( (LMIC.ladrAns & 0x7F) == (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK) ) {
 8003072:	4b9c      	ldr	r3, [pc, #624]	@ (80032e4 <decodeFrame+0x57c>)
 8003074:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003078:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800307c:	2b07      	cmp	r3, #7
 800307e:	d10d      	bne.n	800309c <decodeFrame+0x334>
                // Nothing went wrong - use settings
                LMIC.upRepeat = uprpt;
 8003080:	4a98      	ldr	r2, [pc, #608]	@ (80032e4 <decodeFrame+0x57c>)
 8003082:	79bb      	ldrb	r3, [r7, #6]
 8003084:	f882 30ae 	strb.w	r3, [r2, #174]	@ 0xae
                setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
 8003088:	7abb      	ldrb	r3, [r7, #10]
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	4a96      	ldr	r2, [pc, #600]	@ (80032e8 <decodeFrame+0x580>)
 8003090:	56d2      	ldrsb	r2, [r2, r3]
 8003092:	797b      	ldrb	r3, [r7, #5]
 8003094:	4619      	mov	r1, r3
 8003096:	2004      	movs	r0, #4
 8003098:	f7ff fa00 	bl	800249c <setDrTxpow>
            }
            LMIC.adrChanged = 1;  // Trigger an ACK to NWK
 800309c:	4b91      	ldr	r3, [pc, #580]	@ (80032e4 <decodeFrame+0x57c>)
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
            continue;
 80030a4:	e118      	b.n	80032d8 <decodeFrame+0x570>
        }
        case MCMD_DEVS_REQ: {
            LMIC.devsAns = 1;
 80030a6:	4b8f      	ldr	r3, [pc, #572]	@ (80032e4 <decodeFrame+0x57c>)
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
            oidx += 1;
 80030ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030b0:	3301      	adds	r3, #1
 80030b2:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 80030b4:	e110      	b.n	80032d8 <decodeFrame+0x570>
        }
        case MCMD_DN2P_SET: {
            dr_t dr = (dr_t)(opts[oidx+1] & 0x0F);
 80030b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030b8:	3301      	adds	r3, #1
 80030ba:	6a3a      	ldr	r2, [r7, #32]
 80030bc:	4413      	add	r3, r2
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	f003 030f 	and.w	r3, r3, #15
 80030c4:	74bb      	strb	r3, [r7, #18]
            u4_t freq = convFreq(&opts[oidx+2]);
 80030c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030c8:	3302      	adds	r3, #2
 80030ca:	6a3a      	ldr	r2, [r7, #32]
 80030cc:	4413      	add	r3, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fb12 	bl	80026f8 <convFreq>
 80030d4:	60f8      	str	r0, [r7, #12]
            oidx += 5;
 80030d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030d8:	3305      	adds	r3, #5
 80030da:	653b      	str	r3, [r7, #80]	@ 0x50
            LMIC.dn2Ans = 0x80;   // answer pending
 80030dc:	4b81      	ldr	r3, [pc, #516]	@ (80032e4 <decodeFrame+0x57c>)
 80030de:	2280      	movs	r2, #128	@ 0x80
 80030e0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( validDR(dr) )
 80030e4:	7cbb      	ldrb	r3, [r7, #18]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fe fc8e 	bl	8001a08 <validDR>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d008      	beq.n	8003104 <decodeFrame+0x39c>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
 80030f2:	4b7c      	ldr	r3, [pc, #496]	@ (80032e4 <decodeFrame+0x57c>)
 80030f4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80030f8:	f043 0302 	orr.w	r3, r3, #2
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4b79      	ldr	r3, [pc, #484]	@ (80032e4 <decodeFrame+0x57c>)
 8003100:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( freq != 0 )
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d008      	beq.n	800311c <decodeFrame+0x3b4>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
 800310a:	4b76      	ldr	r3, [pc, #472]	@ (80032e4 <decodeFrame+0x57c>)
 800310c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	b2da      	uxtb	r2, r3
 8003116:	4b73      	ldr	r3, [pc, #460]	@ (80032e4 <decodeFrame+0x57c>)
 8003118:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( LMIC.dn2Ans == (0x80|MCMD_DN2P_ANS_DRACK|MCMD_DN2P_ANS_CHACK) ) {
 800311c:	4b71      	ldr	r3, [pc, #452]	@ (80032e4 <decodeFrame+0x57c>)
 800311e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003122:	2b83      	cmp	r3, #131	@ 0x83
 8003124:	f040 80d7 	bne.w	80032d6 <decodeFrame+0x56e>
                LMIC.dn2Dr = dr;
 8003128:	4a6e      	ldr	r2, [pc, #440]	@ (80032e4 <decodeFrame+0x57c>)
 800312a:	7cbb      	ldrb	r3, [r7, #18]
 800312c:	f882 312b 	strb.w	r3, [r2, #299]	@ 0x12b
                LMIC.dn2Freq = freq;
 8003130:	4a6c      	ldr	r2, [pc, #432]	@ (80032e4 <decodeFrame+0x57c>)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
                DO_DEVDB(LMIC.dn2Dr,dn2Dr);
                DO_DEVDB(LMIC.dn2Freq,dn2Freq);
            }
            continue;
 8003138:	e0cd      	b.n	80032d6 <decodeFrame+0x56e>
        }
        case MCMD_DCAP_REQ: {
            u1_t cap = opts[oidx+1];
 800313a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800313c:	3301      	adds	r3, #1
 800313e:	6a3a      	ldr	r2, [r7, #32]
 8003140:	4413      	add	r3, r2
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	72fb      	strb	r3, [r7, #11]
            oidx += 2;
 8003146:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003148:	3302      	adds	r3, #2
 800314a:	653b      	str	r3, [r7, #80]	@ 0x50
            // A value cap=0xFF means device is OFF unless enabled again manually.
            if( cap==0xFF )
 800314c:	7afb      	ldrb	r3, [r7, #11]
 800314e:	2bff      	cmp	r3, #255	@ 0xff
 8003150:	d108      	bne.n	8003164 <decodeFrame+0x3fc>
                LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
 8003152:	4b64      	ldr	r3, [pc, #400]	@ (80032e4 <decodeFrame+0x57c>)
 8003154:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003158:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800315c:	b29a      	uxth	r2, r3
 800315e:	4b61      	ldr	r3, [pc, #388]	@ (80032e4 <decodeFrame+0x57c>)
 8003160:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            LMIC.globalDutyRate  = cap & 0xF;
 8003164:	7afb      	ldrb	r3, [r7, #11]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	b2da      	uxtb	r2, r3
 800316c:	4b5d      	ldr	r3, [pc, #372]	@ (80032e4 <decodeFrame+0x57c>)
 800316e:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
            LMIC.globalDutyAvail = os_getTime();
 8003172:	f001 fe83 	bl	8004e7c <os_getTime>
 8003176:	4603      	mov	r3, r0
 8003178:	4a5a      	ldr	r2, [pc, #360]	@ (80032e4 <decodeFrame+0x57c>)
 800317a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
            DO_DEVDB(cap,dutyCap);
            LMIC.dutyCapAns = 1;
 800317e:	4b59      	ldr	r3, [pc, #356]	@ (80032e4 <decodeFrame+0x57c>)
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            continue;
 8003186:	e0a7      	b.n	80032d8 <decodeFrame+0x570>
        }
        case MCMD_SNCH_REQ: {
            u1_t chidx = opts[oidx+1];  // channel
 8003188:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800318a:	3301      	adds	r3, #1
 800318c:	6a3a      	ldr	r2, [r7, #32]
 800318e:	4413      	add	r3, r2
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	76fb      	strb	r3, [r7, #27]
            u4_t freq  = convFreq(&opts[oidx+2]); // freq
 8003194:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003196:	3302      	adds	r3, #2
 8003198:	6a3a      	ldr	r2, [r7, #32]
 800319a:	4413      	add	r3, r2
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff faab 	bl	80026f8 <convFreq>
 80031a2:	6178      	str	r0, [r7, #20]
            u1_t drs   = opts[oidx+5];  // datarate span
 80031a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031a6:	3305      	adds	r3, #5
 80031a8:	6a3a      	ldr	r2, [r7, #32]
 80031aa:	4413      	add	r3, r2
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	74fb      	strb	r3, [r7, #19]
            LMIC.snchAns = 0x80;
 80031b0:	4b4c      	ldr	r3, [pc, #304]	@ (80032e4 <decodeFrame+0x57c>)
 80031b2:	2280      	movs	r2, #128	@ 0x80
 80031b4:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            if( freq != 0 && LMIC_setupChannel(chidx, freq, DR_RANGE_MAP(drs&0xF,drs>>4), -1) )
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d026      	beq.n	800320c <decodeFrame+0x4a4>
 80031be:	7cfb      	ldrb	r3, [r7, #19]
 80031c0:	f003 030f 	and.w	r3, r3, #15
 80031c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	b21a      	sxth	r2, r3
 80031ce:	7cfb      	ldrb	r3, [r7, #19]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	f1c3 030f 	rsb	r3, r3, #15
 80031d8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80031dc:	fa41 f303 	asr.w	r3, r1, r3
 80031e0:	b21b      	sxth	r3, r3
 80031e2:	4013      	ands	r3, r2
 80031e4:	b21b      	sxth	r3, r3
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	7ef8      	ldrb	r0, [r7, #27]
 80031ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031ee:	6979      	ldr	r1, [r7, #20]
 80031f0:	f7ff fa08 	bl	8002604 <LMIC_setupChannel>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d008      	beq.n	800320c <decodeFrame+0x4a4>
                LMIC.snchAns |= MCMD_SNCH_ANS_DRACK|MCMD_SNCH_ANS_FQACK;
 80031fa:	4b3a      	ldr	r3, [pc, #232]	@ (80032e4 <decodeFrame+0x57c>)
 80031fc:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003200:	f043 0303 	orr.w	r3, r3, #3
 8003204:	b2da      	uxtb	r2, r3
 8003206:	4b37      	ldr	r3, [pc, #220]	@ (80032e4 <decodeFrame+0x57c>)
 8003208:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            oidx += 6;
 800320c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800320e:	3306      	adds	r3, #6
 8003210:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8003212:	e061      	b.n	80032d8 <decodeFrame+0x570>
        }
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
 8003214:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003216:	3301      	adds	r3, #1
 8003218:	6a3a      	ldr	r2, [r7, #32]
 800321a:	4413      	add	r3, r2
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fa6b 	bl	80026f8 <convFreq>
 8003222:	61f8      	str	r0, [r7, #28]
            oidx += 4;
 8003224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003226:	3304      	adds	r3, #4
 8003228:	653b      	str	r3, [r7, #80]	@ 0x50
            u1_t flags = 0x80;
 800322a:	2380      	movs	r3, #128	@ 0x80
 800322c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            if( freq != 0 ) {
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d009      	beq.n	800324a <decodeFrame+0x4e2>
                flags |= MCMD_PING_ANS_FQACK;
 8003236:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800323a:	f043 0301 	orr.w	r3, r3, #1
 800323e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                LMIC.ping.freq = freq;
 8003242:	4a28      	ldr	r2, [pc, #160]	@ (80032e4 <decodeFrame+0x57c>)
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
                DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
                DO_DEVDB(LMIC.ping.freq, pingFreq);
                DO_DEVDB(LMIC.ping.dr, pingDr);
            }
            LMIC.pingSetAns = flags;
 800324a:	4a26      	ldr	r2, [pc, #152]	@ (80032e4 <decodeFrame+0x57c>)
 800324c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003250:	f882 3133 	strb.w	r3, [r2, #307]	@ 0x133
            continue;
 8003254:	e040      	b.n	80032d8 <decodeFrame+0x570>
        }
        case MCMD_BCNI_ANS: {
            // Ignore if tracking already enabled
            if( (LMIC.opmode & OP_TRACK) == 0 ) {
 8003256:	4b23      	ldr	r3, [pc, #140]	@ (80032e4 <decodeFrame+0x57c>)
 8003258:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d134      	bne.n	80032ce <decodeFrame+0x566>
                LMIC.bcnChnl = opts[oidx+3];
 8003264:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003266:	3303      	adds	r3, #3
 8003268:	6a3a      	ldr	r2, [r7, #32]
 800326a:	4413      	add	r3, r2
 800326c:	781a      	ldrb	r2, [r3, #0]
 800326e:	4b1d      	ldr	r3, [pc, #116]	@ (80032e4 <decodeFrame+0x57c>)
 8003270:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
 8003274:	4b1b      	ldr	r3, [pc, #108]	@ (80032e4 <decodeFrame+0x57c>)
 8003276:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800327a:	f043 0302 	orr.w	r3, r3, #2
 800327e:	b29a      	uxth	r2, r3
 8003280:	4b18      	ldr	r3, [pc, #96]	@ (80032e4 <decodeFrame+0x57c>)
 8003282:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
 8003286:	4b17      	ldr	r3, [pc, #92]	@ (80032e4 <decodeFrame+0x57c>)
 8003288:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <decodeFrame+0x52c>
 8003290:	f7fe fada 	bl	8001848 <hal_failed>
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8003294:	4b13      	ldr	r3, [pc, #76]	@ (80032e4 <decodeFrame+0x57c>)
 8003296:	685c      	ldr	r4, [r3, #4]
                                       + ms2osticks(os_rlsbf2(&opts[oidx+1]) * MCMD_BCNI_TUNIT)
 8003298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800329a:	3301      	adds	r3, #1
 800329c:	6a3a      	ldr	r2, [r7, #32]
 800329e:	4413      	add	r3, r2
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fe fbe0 	bl	8001a66 <os_rlsbf2>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461a      	mov	r2, r3
 80032aa:	4613      	mov	r3, r2
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	1a9b      	subs	r3, r3, r2
 80032b0:	019b      	lsls	r3, r3, #6
 80032b2:	18e2      	adds	r2, r4, r3
                                       + ms2osticksCeil(MCMD_BCNI_TUNIT/2)
                                       - BCN_INTV_osticks);
 80032b4:	4b0d      	ldr	r3, [pc, #52]	@ (80032ec <decodeFrame+0x584>)
 80032b6:	4413      	add	r3, r2
                LMIC.bcninfo.txtime = (LMIC.rxtime
 80032b8:	4a0a      	ldr	r2, [pc, #40]	@ (80032e4 <decodeFrame+0x57c>)
 80032ba:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
                LMIC.bcninfo.flags = 0;  // txtime above cannot be used as reference (BCN_PARTIAL|BCN_FULL cleared)
 80032be:	4b09      	ldr	r3, [pc, #36]	@ (80032e4 <decodeFrame+0x57c>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
                calcBcnRxWindowFromMillis(MCMD_BCNI_TUNIT,1);  // error of +/-N ms 
 80032c6:	2101      	movs	r1, #1
 80032c8:	201e      	movs	r0, #30
 80032ca:	f7fe ff25 	bl	8002118 <calcBcnRxWindowFromMillis>
                                     e_.info    = (LMIC.missedBcns |
                                                   (osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
                                                               - LMIC.bcnRxtime) << 8)),
                                     e_.time    = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
            }
            oidx += 4;
 80032ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032d0:	3304      	adds	r3, #4
 80032d2:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 80032d4:	e000      	b.n	80032d8 <decodeFrame+0x570>
            continue;
 80032d6:	bf00      	nop
    while( oidx < olen ) {
 80032d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80032da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032dc:	429a      	cmp	r2, r3
 80032de:	f6ff ae45 	blt.w	8002f6c <decodeFrame+0x204>
 80032e2:	e006      	b.n	80032f2 <decodeFrame+0x58a>
 80032e4:	2000019c 	.word	0x2000019c
 80032e8:	0800bc7c 	.word	0x0800bc7c
 80032ec:	ffc181e0 	.word	0xffc181e0
        }
        EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = Base::lsbf4(&d[pend]),
                           e_.info2  = Base::msbf4(&opts[oidx])));
        break;
 80032f0:	bf00      	nop
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (oidx) + (olen<<8)));
    }

    if( !replayConf ) {
 80032f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d11d      	bne.n	8003334 <decodeFrame+0x5cc>
        // Handle payload only if not a replay
        // Decrypt payload - if any
        if( port >= 0  &&  pend-poff > 0 )
 80032f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	db1a      	blt.n	8003334 <decodeFrame+0x5cc>
 80032fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003300:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	dd15      	ble.n	8003334 <decodeFrame+0x5cc>
            aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr, seqno, /*dn*/1, d+poff, pend-poff);
 8003308:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800330a:	2b00      	cmp	r3, #0
 800330c:	dc01      	bgt.n	8003312 <decodeFrame+0x5aa>
 800330e:	482e      	ldr	r0, [pc, #184]	@ (80033c8 <decodeFrame+0x660>)
 8003310:	e000      	b.n	8003314 <decodeFrame+0x5ac>
 8003312:	482e      	ldr	r0, [pc, #184]	@ (80033cc <decodeFrame+0x664>)
 8003314:	4b2e      	ldr	r3, [pc, #184]	@ (80033d0 <decodeFrame+0x668>)
 8003316:	f8d3 4114 	ldr.w	r4, [r3, #276]	@ 0x114
 800331a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800331c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800331e:	4413      	add	r3, r2
 8003320:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003322:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003324:	1a8a      	subs	r2, r1, r2
 8003326:	9201      	str	r2, [sp, #4]
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	2301      	movs	r3, #1
 800332c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800332e:	4621      	mov	r1, r4
 8003330:	f7fe fd66 	bl	8001e00 <aes_cipher>
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = Base::lsbf4(&d[pend]),
                            e_.info2  = seqno));
    }

    if( // NWK acks but we don't have a frame pending
 8003334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003336:	2b00      	cmp	r3, #0
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = seqno,
                           e_.info2  = ackup));
    }

    if( LMIC.txCnt != 0 ) // we requested an ACK
 8003338:	4b25      	ldr	r3, [pc, #148]	@ (80033d0 <decodeFrame+0x668>)
 800333a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800333e:	2b00      	cmp	r3, #0
 8003340:	d010      	beq.n	8003364 <decodeFrame+0x5fc>
        LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
 8003342:	4b23      	ldr	r3, [pc, #140]	@ (80033d0 <decodeFrame+0x668>)
 8003344:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003348:	b25b      	sxtb	r3, r3
 800334a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800334c:	2a00      	cmp	r2, #0
 800334e:	d002      	beq.n	8003356 <decodeFrame+0x5ee>
 8003350:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003354:	e000      	b.n	8003358 <decodeFrame+0x5f0>
 8003356:	2240      	movs	r2, #64	@ 0x40
 8003358:	4313      	orrs	r3, r2
 800335a:	b25b      	sxtb	r3, r3
 800335c:	b2da      	uxtb	r2, r3
 800335e:	4b1c      	ldr	r3, [pc, #112]	@ (80033d0 <decodeFrame+0x668>)
 8003360:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

    if( port < 0 ) {
 8003364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003366:	2b00      	cmp	r3, #0
 8003368:	da12      	bge.n	8003390 <decodeFrame+0x628>
        LMIC.txrxFlags |= TXRX_NOPORT;
 800336a:	4b19      	ldr	r3, [pc, #100]	@ (80033d0 <decodeFrame+0x668>)
 800336c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003370:	f043 0320 	orr.w	r3, r3, #32
 8003374:	b2da      	uxtb	r2, r3
 8003376:	4b16      	ldr	r3, [pc, #88]	@ (80033d0 <decodeFrame+0x668>)
 8003378:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 800337c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800337e:	b2da      	uxtb	r2, r3
 8003380:	4b13      	ldr	r3, [pc, #76]	@ (80033d0 <decodeFrame+0x668>)
 8003382:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = 0;
 8003386:	4b12      	ldr	r3, [pc, #72]	@ (80033d0 <decodeFrame+0x668>)
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 800338e:	e016      	b.n	80033be <decodeFrame+0x656>
    } else {
        LMIC.txrxFlags |= TXRX_PORT;
 8003390:	4b0f      	ldr	r3, [pc, #60]	@ (80033d0 <decodeFrame+0x668>)
 8003392:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003396:	f043 0310 	orr.w	r3, r3, #16
 800339a:	b2da      	uxtb	r2, r3
 800339c:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <decodeFrame+0x668>)
 800339e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 80033a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <decodeFrame+0x668>)
 80033a8:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = pend-poff;
 80033ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ae:	b2da      	uxtb	r2, r3
 80033b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <decodeFrame+0x668>)
 80033ba:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    }
    return 1;
 80033be:	2301      	movs	r3, #1
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3764      	adds	r7, #100	@ 0x64
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd90      	pop	{r4, r7, pc}
 80033c8:	20000290 	.word	0x20000290
 80033cc:	200002a0 	.word	0x200002a0
 80033d0:	2000019c 	.word	0x2000019c

080033d4 <setupRx2>:

// ================================================================================
// TX/RX transaction support


static void setupRx2 (void) {
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
    LMIC.txrxFlags = TXRX_DNW2;
 80033d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003410 <setupRx2+0x3c>)
 80033da:	2202      	movs	r2, #2
 80033dc:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    LMIC.rps = dndr2rps(LMIC.dn2Dr);
 80033e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003410 <setupRx2+0x3c>)
 80033e2:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7fe fae2 	bl	80019b0 <dndr2rps>
 80033ec:	4603      	mov	r3, r0
 80033ee:	461a      	mov	r2, r3
 80033f0:	4b07      	ldr	r3, [pc, #28]	@ (8003410 <setupRx2+0x3c>)
 80033f2:	81da      	strh	r2, [r3, #14]
    LMIC.freq = LMIC.dn2Freq;
 80033f4:	4b06      	ldr	r3, [pc, #24]	@ (8003410 <setupRx2+0x3c>)
 80033f6:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80033fa:	4a05      	ldr	r2, [pc, #20]	@ (8003410 <setupRx2+0x3c>)
 80033fc:	6093      	str	r3, [r2, #8]
    LMIC.dataLen = 0;
 80033fe:	4b04      	ldr	r3, [pc, #16]	@ (8003410 <setupRx2+0x3c>)
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    os_radio(RADIO_RX);
 8003406:	2002      	movs	r0, #2
 8003408:	f002 fb5e 	bl	8005ac8 <os_radio>
}
 800340c:	bf00      	nop
 800340e:	bd80      	pop	{r7, pc}
 8003410:	2000019c 	.word	0x2000019c

08003414 <schedRx2>:


static void schedRx2 (ostime_t delay, osjobcb_t func) {
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
    // Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
 800341e:	4b0e      	ldr	r3, [pc, #56]	@ (8003458 <schedRx2+0x44>)
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	18d1      	adds	r1, r2, r3
 8003426:	4b0c      	ldr	r3, [pc, #48]	@ (8003458 <schedRx2+0x44>)
 8003428:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 800342c:	461a      	mov	r2, r3
 800342e:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <schedRx2+0x48>)
 8003430:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003434:	4613      	mov	r3, r2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4413      	add	r3, r2
 800343a:	440b      	add	r3, r1
 800343c:	4a06      	ldr	r2, [pc, #24]	@ (8003458 <schedRx2+0x44>)
 800343e:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8003440:	4b05      	ldr	r3, [pc, #20]	@ (8003458 <schedRx2+0x44>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	3b40      	subs	r3, #64	@ 0x40
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	4619      	mov	r1, r3
 800344a:	4805      	ldr	r0, [pc, #20]	@ (8003460 <schedRx2+0x4c>)
 800344c:	f001 fd80 	bl	8004f50 <os_setTimedCallback>
}
 8003450:	bf00      	nop
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	2000019c 	.word	0x2000019c
 800345c:	0800bcb0 	.word	0x0800bcb0
 8003460:	200001b0 	.word	0x200001b0

08003464 <setupRx1>:

static void setupRx1 (osjobcb_t func) {
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
    LMIC.txrxFlags = TXRX_DNW1;
 800346c:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <setupRx1+0x40>)
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    // Turn LMIC.rps from TX over to RX
    LMIC.rps = setNocrc(LMIC.rps,1);
 8003474:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <setupRx1+0x40>)
 8003476:	89db      	ldrh	r3, [r3, #14]
 8003478:	2101      	movs	r1, #1
 800347a:	4618      	mov	r0, r3
 800347c:	f7fe fa49 	bl	8001912 <setNocrc>
 8003480:	4603      	mov	r3, r0
 8003482:	461a      	mov	r2, r3
 8003484:	4b07      	ldr	r3, [pc, #28]	@ (80034a4 <setupRx1+0x40>)
 8003486:	81da      	strh	r2, [r3, #14]
    LMIC.dataLen = 0;
 8003488:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <setupRx1+0x40>)
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.osjob.func = func;
 8003490:	4a04      	ldr	r2, [pc, #16]	@ (80034a4 <setupRx1+0x40>)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	61d3      	str	r3, [r2, #28]
    os_radio(RADIO_RX);
 8003496:	2002      	movs	r0, #2
 8003498:	f002 fb16 	bl	8005ac8 <os_radio>
}
 800349c:	bf00      	nop
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	2000019c 	.word	0x2000019c

080034a8 <txDone>:


// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone (ostime_t delay, osjobcb_t func) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE|OP_PINGINI)) == (OP_TRACK|OP_PINGABLE) ) {
 80034b2:	4b22      	ldr	r3, [pc, #136]	@ (800353c <txDone+0x94>)
 80034b4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80034b8:	461a      	mov	r2, r3
 80034ba:	f240 6302 	movw	r3, #1538	@ 0x602
 80034be:	4013      	ands	r3, r2
 80034c0:	f240 4202 	movw	r2, #1026	@ 0x402
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d10b      	bne.n	80034e0 <txDone+0x38>
        rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
 80034c8:	481d      	ldr	r0, [pc, #116]	@ (8003540 <txDone+0x98>)
 80034ca:	f7fe feab 	bl	8002224 <rxschedInit>
        LMIC.opmode |= OP_PINGINI;
 80034ce:	4b1b      	ldr	r3, [pc, #108]	@ (800353c <txDone+0x94>)
 80034d0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80034d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034d8:	b29a      	uxth	r2, r3
 80034da:	4b18      	ldr	r3, [pc, #96]	@ (800353c <txDone+0x94>)
 80034dc:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setRx1Params();
    // LMIC.rxsyms carries the TX datarate (can be != LMIC.datarate [confirm retries etc.])
    // Setup receive - LMIC.rxtime is preloaded with 1.5 symbols offset to tune
    // into the middle of the 8 symbols preamble.
#if defined(CFG_eu868)
    if( /* TX datarate */LMIC.rxsyms == DR_FSK ) {
 80034e0:	4b16      	ldr	r3, [pc, #88]	@ (800353c <txDone+0x94>)
 80034e2:	7c1b      	ldrb	r3, [r3, #16]
 80034e4:	2b07      	cmp	r3, #7
 80034e6:	d10a      	bne.n	80034fe <txDone+0x56>
        LMIC.rxtime = LMIC.txend + delay - PRERX_FSK*us2osticksRound(160);
 80034e8:	4b14      	ldr	r3, [pc, #80]	@ (800353c <txDone+0x94>)
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4413      	add	r3, r2
 80034f0:	3b05      	subs	r3, #5
 80034f2:	4a12      	ldr	r2, [pc, #72]	@ (800353c <txDone+0x94>)
 80034f4:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = RXLEN_FSK;
 80034f6:	4b11      	ldr	r3, [pc, #68]	@ (800353c <txDone+0x94>)
 80034f8:	2208      	movs	r2, #8
 80034fa:	741a      	strb	r2, [r3, #16]
 80034fc:	e012      	b.n	8003524 <txDone+0x7c>
    }
    else
#endif
    {
        LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dndr);
 80034fe:	4b0f      	ldr	r3, [pc, #60]	@ (800353c <txDone+0x94>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	18d1      	adds	r1, r2, r3
 8003506:	4b0d      	ldr	r3, [pc, #52]	@ (800353c <txDone+0x94>)
 8003508:	7c5b      	ldrb	r3, [r3, #17]
 800350a:	461a      	mov	r2, r3
 800350c:	4b0d      	ldr	r3, [pc, #52]	@ (8003544 <txDone+0x9c>)
 800350e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	4413      	add	r3, r2
 8003518:	440b      	add	r3, r1
 800351a:	4a08      	ldr	r2, [pc, #32]	@ (800353c <txDone+0x94>)
 800351c:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = MINRX_SYMS;
 800351e:	4b07      	ldr	r3, [pc, #28]	@ (800353c <txDone+0x94>)
 8003520:	2205      	movs	r2, #5
 8003522:	741a      	strb	r2, [r3, #16]
    }
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <txDone+0x94>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	3b40      	subs	r3, #64	@ 0x40
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	4619      	mov	r1, r3
 800352e:	4806      	ldr	r0, [pc, #24]	@ (8003548 <txDone+0xa0>)
 8003530:	f001 fd0e 	bl	8004f50 <os_setTimedCallback>
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	2000019c 	.word	0x2000019c
 8003540:	200002d0 	.word	0x200002d0
 8003544:	0800bcb0 	.word	0x0800bcb0
 8003548:	200001b0 	.word	0x200001b0

0800354c <onJoinFailed>:


// ======================================== Join frames


static void onJoinFailed (xref2osjob_t osjob) {
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
    // Notify app - must call LMIC_reset() to stop joining
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
 8003554:	2008      	movs	r0, #8
 8003556:	f7ff faef 	bl	8002b38 <reportEvent>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
	...

08003564 <processJoinAccept>:


static bit_t processJoinAccept (void) {
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
    ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
 800356a:	4b99      	ldr	r3, [pc, #612]	@ (80037d0 <processJoinAccept+0x26c>)
 800356c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003570:	2b01      	cmp	r3, #1
 8003572:	d106      	bne.n	8003582 <processJoinAccept+0x1e>
 8003574:	4b96      	ldr	r3, [pc, #600]	@ (80037d0 <processJoinAccept+0x26c>)
 8003576:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <processJoinAccept+0x1e>
 800357e:	f7fe f963 	bl	8001848 <hal_failed>
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 8003582:	4b93      	ldr	r3, [pc, #588]	@ (80037d0 <processJoinAccept+0x26c>)
 8003584:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <processJoinAccept+0x30>
 8003590:	f7fe f95a 	bl	8001848 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 8003594:	4b8e      	ldr	r3, [pc, #568]	@ (80037d0 <processJoinAccept+0x26c>)
 8003596:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800359a:	2b00      	cmp	r3, #0
 800359c:	d14c      	bne.n	8003638 <processJoinAccept+0xd4>
      nojoinframe:
 800359e:	bf00      	nop
 80035a0:	e000      	b.n	80035a4 <processJoinAccept+0x40>
                           e_.info   = dlen < 4 ? 0 : mic,
                           e_.info2  = hdr + (dlen<<8)));
      badframe:
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto nojoinframe;
 80035a2:	bf00      	nop
        if( (LMIC.opmode & OP_JOINING) == 0 ) {
 80035a4:	4b8a      	ldr	r3, [pc, #552]	@ (80037d0 <processJoinAccept+0x26c>)
 80035a6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d123      	bne.n	80035fa <processJoinAccept+0x96>
            ASSERT((LMIC.opmode & OP_REJOIN) != 0);
 80035b2:	4b87      	ldr	r3, [pc, #540]	@ (80037d0 <processJoinAccept+0x26c>)
 80035b4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <processJoinAccept+0x60>
 80035c0:	f7fe f942 	bl	8001848 <hal_failed>
            LMIC.opmode &= ~(OP_REJOIN|OP_TXRXPEND);
 80035c4:	4b82      	ldr	r3, [pc, #520]	@ (80037d0 <processJoinAccept+0x26c>)
 80035c6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80035ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	4b7f      	ldr	r3, [pc, #508]	@ (80037d0 <processJoinAccept+0x26c>)
 80035d2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            if( LMIC.rejoinCnt < 10 )
 80035d6:	4b7e      	ldr	r3, [pc, #504]	@ (80037d0 <processJoinAccept+0x26c>)
 80035d8:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 80035dc:	2b09      	cmp	r3, #9
 80035de:	d807      	bhi.n	80035f0 <processJoinAccept+0x8c>
                LMIC.rejoinCnt++;
 80035e0:	4b7b      	ldr	r3, [pc, #492]	@ (80037d0 <processJoinAccept+0x26c>)
 80035e2:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 80035e6:	3301      	adds	r3, #1
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	4b79      	ldr	r3, [pc, #484]	@ (80037d0 <processJoinAccept+0x26c>)
 80035ec:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
            reportEvent(EV_REJOIN_FAILED);
 80035f0:	2009      	movs	r0, #9
 80035f2:	f7ff faa1 	bl	8002b38 <reportEvent>
            return 1;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e0e6      	b.n	80037c8 <processJoinAccept+0x264>
        LMIC.opmode &= ~OP_TXRXPEND;
 80035fa:	4b75      	ldr	r3, [pc, #468]	@ (80037d0 <processJoinAccept+0x26c>)
 80035fc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003604:	b29a      	uxth	r2, r3
 8003606:	4b72      	ldr	r3, [pc, #456]	@ (80037d0 <processJoinAccept+0x26c>)
 8003608:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        ostime_t delay = nextJoinState();
 800360c:	f7ff fa22 	bl	8002a54 <nextJoinState>
 8003610:	6078      	str	r0, [r7, #4]
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 8003612:	f001 fc33 	bl	8004e7c <os_getTime>
 8003616:	4602      	mov	r2, r0
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	18d1      	adds	r1, r2, r3
                            (delay&1) != 0
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f003 0301 	and.w	r3, r3, #1
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <processJoinAccept+0xc6>
 8003626:	4b6b      	ldr	r3, [pc, #428]	@ (80037d4 <processJoinAccept+0x270>)
 8003628:	e000      	b.n	800362c <processJoinAccept+0xc8>
 800362a:	4b6b      	ldr	r3, [pc, #428]	@ (80037d8 <processJoinAccept+0x274>)
 800362c:	461a      	mov	r2, r3
 800362e:	486b      	ldr	r0, [pc, #428]	@ (80037dc <processJoinAccept+0x278>)
 8003630:	f001 fc8e 	bl	8004f50 <os_setTimedCallback>
        return 1;
 8003634:	2301      	movs	r3, #1
 8003636:	e0c7      	b.n	80037c8 <processJoinAccept+0x264>
    u1_t hdr  = LMIC.frame[0];
 8003638:	4b65      	ldr	r3, [pc, #404]	@ (80037d0 <processJoinAccept+0x26c>)
 800363a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 800363e:	757b      	strb	r3, [r7, #21]
    u1_t dlen = LMIC.dataLen;
 8003640:	4b63      	ldr	r3, [pc, #396]	@ (80037d0 <processJoinAccept+0x26c>)
 8003642:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003646:	75fb      	strb	r3, [r7, #23]
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
 8003648:	7dfb      	ldrb	r3, [r7, #23]
 800364a:	3b04      	subs	r3, #4
 800364c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003650:	4a5f      	ldr	r2, [pc, #380]	@ (80037d0 <processJoinAccept+0x26c>)
 8003652:	4413      	add	r3, r2
 8003654:	4618      	mov	r0, r3
 8003656:	f7fe fa1b 	bl	8001a90 <os_rlsbf4>
 800365a:	6138      	str	r0, [r7, #16]
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
 800365c:	7dfb      	ldrb	r3, [r7, #23]
 800365e:	2b11      	cmp	r3, #17
 8003660:	d002      	beq.n	8003668 <processJoinAccept+0x104>
 8003662:	7dfb      	ldrb	r3, [r7, #23]
 8003664:	2b21      	cmp	r3, #33	@ 0x21
 8003666:	d104      	bne.n	8003672 <processJoinAccept+0x10e>
        || (hdr & (HDR_FTYPE|HDR_MAJOR)) != (HDR_FTYPE_JACC|HDR_MAJOR_V1) ) {
 8003668:	7d7b      	ldrb	r3, [r7, #21]
 800366a:	f003 03e3 	and.w	r3, r3, #227	@ 0xe3
 800366e:	2b20      	cmp	r3, #32
 8003670:	d00b      	beq.n	800368a <processJoinAccept+0x126>
      badframe:
 8003672:	bf00      	nop
 8003674:	e000      	b.n	8003678 <processJoinAccept+0x114>
    }
    aes_encrypt(LMIC.frame+1, dlen-1);
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
                           e_.info   = mic));
        goto badframe;
 8003676:	bf00      	nop
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 8003678:	4b55      	ldr	r3, [pc, #340]	@ (80037d0 <processJoinAccept+0x26c>)
 800367a:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	2b00      	cmp	r3, #0
 8003684:	d08d      	beq.n	80035a2 <processJoinAccept+0x3e>
            return 0;
 8003686:	2300      	movs	r3, #0
 8003688:	e09e      	b.n	80037c8 <processJoinAccept+0x264>
    aes_encrypt(LMIC.frame+1, dlen-1);
 800368a:	4a55      	ldr	r2, [pc, #340]	@ (80037e0 <processJoinAccept+0x27c>)
 800368c:	7dfb      	ldrb	r3, [r7, #23]
 800368e:	3b01      	subs	r3, #1
 8003690:	4619      	mov	r1, r3
 8003692:	4610      	mov	r0, r2
 8003694:	f7fe fb9e 	bl	8001dd4 <aes_encrypt>
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
 8003698:	7dfb      	ldrb	r3, [r7, #23]
 800369a:	3b04      	subs	r3, #4
 800369c:	4619      	mov	r1, r3
 800369e:	4851      	ldr	r0, [pc, #324]	@ (80037e4 <processJoinAccept+0x280>)
 80036a0:	f7fe fb76 	bl	8001d90 <aes_verifyMic0>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0e5      	beq.n	8003676 <processJoinAccept+0x112>
    }

    u4_t addr = os_rlsbf4(LMIC.frame+OFF_JA_DEVADDR);
 80036aa:	4b4f      	ldr	r3, [pc, #316]	@ (80037e8 <processJoinAccept+0x284>)
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fe f9ef 	bl	8001a90 <os_rlsbf4>
 80036b2:	60f8      	str	r0, [r7, #12]
    LMIC.devaddr = addr;
 80036b4:	4a46      	ldr	r2, [pc, #280]	@ (80037d0 <processJoinAccept+0x26c>)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
 80036bc:	484b      	ldr	r0, [pc, #300]	@ (80037ec <processJoinAccept+0x288>)
 80036be:	f7fe f9e7 	bl	8001a90 <os_rlsbf4>
 80036c2:	4603      	mov	r3, r0
 80036c4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80036c8:	4a41      	ldr	r2, [pc, #260]	@ (80037d0 <processJoinAccept+0x26c>)
 80036ca:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

#if defined(CFG_eu868)
    initDefaultChannels(0);
 80036ce:	2000      	movs	r0, #0
 80036d0:	f7fe ff12 	bl	80024f8 <initDefaultChannels>
#endif
    if( dlen > LEN_JA ) {
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
 80036d6:	2b11      	cmp	r3, #17
 80036d8:	d920      	bls.n	800371c <processJoinAccept+0x1b8>
#if defined(CFG_us915)
        goto badframe;
#endif
        dlen = OFF_CFLIST;
 80036da:	230d      	movs	r3, #13
 80036dc:	75fb      	strb	r3, [r7, #23]
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 80036de:	2303      	movs	r3, #3
 80036e0:	75bb      	strb	r3, [r7, #22]
 80036e2:	e018      	b.n	8003716 <processJoinAccept+0x1b2>
            u4_t freq = convFreq(&LMIC.frame[dlen]);
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80036ea:	4a39      	ldr	r2, [pc, #228]	@ (80037d0 <processJoinAccept+0x26c>)
 80036ec:	4413      	add	r3, r2
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff f802 	bl	80026f8 <convFreq>
 80036f4:	60b8      	str	r0, [r7, #8]
            if( freq )
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d006      	beq.n	800370a <processJoinAccept+0x1a6>
                LMIC_setupChannel(chidx, freq, 0, -1);
 80036fc:	7db8      	ldrb	r0, [r7, #22]
 80036fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003702:	2200      	movs	r2, #0
 8003704:	68b9      	ldr	r1, [r7, #8]
 8003706:	f7fe ff7d 	bl	8002604 <LMIC_setupChannel>
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 800370a:	7dbb      	ldrb	r3, [r7, #22]
 800370c:	3301      	adds	r3, #1
 800370e:	75bb      	strb	r3, [r7, #22]
 8003710:	7dfb      	ldrb	r3, [r7, #23]
 8003712:	3303      	adds	r3, #3
 8003714:	75fb      	strb	r3, [r7, #23]
 8003716:	7dbb      	ldrb	r3, [r7, #22]
 8003718:	2b07      	cmp	r3, #7
 800371a:	d9e3      	bls.n	80036e4 <processJoinAccept+0x180>
        }
    }

    // already incremented when JOIN REQ got sent off
    aes_sessKeys(LMIC.devNonce-1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey, LMIC.artKey);
 800371c:	4b2c      	ldr	r3, [pc, #176]	@ (80037d0 <processJoinAccept+0x26c>)
 800371e:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8003722:	3b01      	subs	r3, #1
 8003724:	b298      	uxth	r0, r3
 8003726:	4b32      	ldr	r3, [pc, #200]	@ (80037f0 <processJoinAccept+0x28c>)
 8003728:	4a32      	ldr	r2, [pc, #200]	@ (80037f4 <processJoinAccept+0x290>)
 800372a:	492d      	ldr	r1, [pc, #180]	@ (80037e0 <processJoinAccept+0x27c>)
 800372c:	f7fe fbac 	bl	8001e88 <aes_sessKeys>
                        e_.mic     = mic,
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));
    
    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
 8003730:	4b27      	ldr	r3, [pc, #156]	@ (80037d0 <processJoinAccept+0x26c>)
 8003732:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003736:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <processJoinAccept+0x1de>
 800373e:	f7fe f883 	bl	8001848 <hal_failed>
    if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 8003742:	4b23      	ldr	r3, [pc, #140]	@ (80037d0 <processJoinAccept+0x26c>)
 8003744:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003748:	f003 0320 	and.w	r3, r3, #32
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00e      	beq.n	800376e <processJoinAccept+0x20a>
        // Lower DR every try below current UP DR
        LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
 8003750:	4b1f      	ldr	r3, [pc, #124]	@ (80037d0 <processJoinAccept+0x26c>)
 8003752:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8003756:	4a1e      	ldr	r2, [pc, #120]	@ (80037d0 <processJoinAccept+0x26c>)
 8003758:	f892 20b2 	ldrb.w	r2, [r2, #178]	@ 0xb2
 800375c:	4611      	mov	r1, r2
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe f968 	bl	8001a34 <lowerDR>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	4b19      	ldr	r3, [pc, #100]	@ (80037d0 <processJoinAccept+0x26c>)
 800376a:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    }
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI) | OP_NEXTCHNL;
 800376e:	4b18      	ldr	r3, [pc, #96]	@ (80037d0 <processJoinAccept+0x26c>)
 8003770:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003774:	f423 7329 	bic.w	r3, r3, #676	@ 0x2a4
 8003778:	f023 0302 	bic.w	r3, r3, #2
 800377c:	b29a      	uxth	r2, r3
 800377e:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <processJoinAccept+0x26c>)
 8003780:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.txCnt = 0;
 8003784:	4b12      	ldr	r3, [pc, #72]	@ (80037d0 <processJoinAccept+0x26c>)
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    stateJustJoined();
 800378c:	f7ff f9f2 	bl	8002b74 <stateJustJoined>
    LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
 8003790:	4b0f      	ldr	r3, [pc, #60]	@ (80037d0 <processJoinAccept+0x26c>)
 8003792:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	b2da      	uxtb	r2, r3
 800379c:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <processJoinAccept+0x26c>)
 800379e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
 80037a2:	4b0b      	ldr	r3, [pc, #44]	@ (80037d0 <processJoinAccept+0x26c>)
 80037a4:	f893 2154 	ldrb.w	r2, [r3, #340]	@ 0x154
 80037a8:	4b09      	ldr	r3, [pc, #36]	@ (80037d0 <processJoinAccept+0x26c>)
 80037aa:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    if (LMIC.rxDelay == 0) LMIC.rxDelay = 1;   
 80037ae:	4b08      	ldr	r3, [pc, #32]	@ (80037d0 <processJoinAccept+0x26c>)
 80037b0:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d103      	bne.n	80037c0 <processJoinAccept+0x25c>
 80037b8:	4b05      	ldr	r3, [pc, #20]	@ (80037d0 <processJoinAccept+0x26c>)
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    reportEvent(EV_JOINED);
 80037c0:	2006      	movs	r0, #6
 80037c2:	f7ff f9b9 	bl	8002b38 <reportEvent>
    return 1;
 80037c6:	2301      	movs	r3, #1
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	2000019c 	.word	0x2000019c
 80037d4:	0800354d 	.word	0x0800354d
 80037d8:	08002b25 	.word	0x08002b25
 80037dc:	200001b0 	.word	0x200001b0
 80037e0:	200002e5 	.word	0x200002e5
 80037e4:	200002e4 	.word	0x200002e4
 80037e8:	200002eb 	.word	0x200002eb
 80037ec:	200002e8 	.word	0x200002e8
 80037f0:	200002a0 	.word	0x200002a0
 80037f4:	20000290 	.word	0x20000290

080037f8 <processRx2Jacc>:


static void processRx2Jacc (xref2osjob_t osjob) {
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 )
 8003800:	4b07      	ldr	r3, [pc, #28]	@ (8003820 <processRx2Jacc+0x28>)
 8003802:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003806:	2b00      	cmp	r3, #0
 8003808:	d103      	bne.n	8003812 <processRx2Jacc+0x1a>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 800380a:	4b05      	ldr	r3, [pc, #20]	@ (8003820 <processRx2Jacc+0x28>)
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    processJoinAccept();
 8003812:	f7ff fea7 	bl	8003564 <processJoinAccept>
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	2000019c 	.word	0x2000019c

08003824 <setupRx2Jacc>:


static void setupRx2Jacc (xref2osjob_t osjob) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
 800382c:	4b04      	ldr	r3, [pc, #16]	@ (8003840 <setupRx2Jacc+0x1c>)
 800382e:	4a05      	ldr	r2, [pc, #20]	@ (8003844 <setupRx2Jacc+0x20>)
 8003830:	61da      	str	r2, [r3, #28]
    setupRx2();
 8003832:	f7ff fdcf 	bl	80033d4 <setupRx2>
}
 8003836:	bf00      	nop
 8003838:	3708      	adds	r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	2000019c 	.word	0x2000019c
 8003844:	080037f9 	.word	0x080037f9

08003848 <processRx1Jacc>:


static void processRx1Jacc (xref2osjob_t osjob) {
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processJoinAccept() )
 8003850:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <processRx1Jacc+0x2c>)
 8003852:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003856:	2b00      	cmp	r3, #0
 8003858:	d004      	beq.n	8003864 <processRx1Jacc+0x1c>
 800385a:	f7ff fe83 	bl	8003564 <processJoinAccept>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d103      	bne.n	800386c <processRx1Jacc+0x24>
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
 8003864:	4904      	ldr	r1, [pc, #16]	@ (8003878 <processRx1Jacc+0x30>)
 8003866:	4805      	ldr	r0, [pc, #20]	@ (800387c <processRx1Jacc+0x34>)
 8003868:	f7ff fdd4 	bl	8003414 <schedRx2>
}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	2000019c 	.word	0x2000019c
 8003878:	08003825 	.word	0x08003825
 800387c:	0002ee00 	.word	0x0002ee00

08003880 <setupRx1Jacc>:


static void setupRx1Jacc (xref2osjob_t osjob) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1Jacc));
 8003888:	4803      	ldr	r0, [pc, #12]	@ (8003898 <setupRx1Jacc+0x18>)
 800388a:	f7ff fdeb 	bl	8003464 <setupRx1>
}
 800388e:	bf00      	nop
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	08003849 	.word	0x08003849

0800389c <jreqDone>:


static void jreqDone (xref2osjob_t osjob) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
    txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
 80038a4:	4903      	ldr	r1, [pc, #12]	@ (80038b4 <jreqDone+0x18>)
 80038a6:	4804      	ldr	r0, [pc, #16]	@ (80038b8 <jreqDone+0x1c>)
 80038a8:	f7ff fdfe 	bl	80034a8 <txDone>
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	08003881 	.word	0x08003881
 80038b8:	00027100 	.word	0x00027100

080038bc <processRx2DnDataDelay>:
// ======================================== Data frames

// Fwd decl.
static bit_t processDnData(void);

static void processRx2DnDataDelay (xref2osjob_t osjob) {
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
    processDnData();
 80038c4:	f000 fbc6 	bl	8004054 <processDnData>
}
 80038c8:	bf00      	nop
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <processRx2DnData>:

static void processRx2DnData (xref2osjob_t osjob) {
 80038d0:	b590      	push	{r4, r7, lr}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 ) {
 80038d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003918 <processRx2DnData+0x48>)
 80038da:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d115      	bne.n	800390e <processRx2DnData+0x3e>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 80038e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003918 <processRx2DnData+0x48>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
 80038ea:	f001 fac7 	bl	8004e7c <os_getTime>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f503 34bb 	add.w	r4, r3, #95744	@ 0x17600
 80038f4:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 80038f8:	2002      	movs	r0, #2
 80038fa:	f7fe fd4f 	bl	800239c <rndDelay>
 80038fe:	4603      	mov	r3, r0
        os_setTimedCallback(&LMIC.osjob,
 8003900:	4423      	add	r3, r4
 8003902:	4a06      	ldr	r2, [pc, #24]	@ (800391c <processRx2DnData+0x4c>)
 8003904:	4619      	mov	r1, r3
 8003906:	4806      	ldr	r0, [pc, #24]	@ (8003920 <processRx2DnData+0x50>)
 8003908:	f001 fb22 	bl	8004f50 <os_setTimedCallback>
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
 800390c:	e001      	b.n	8003912 <processRx2DnData+0x42>
    }
    processDnData();
 800390e:	f000 fba1 	bl	8004054 <processDnData>
}
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	bd90      	pop	{r4, r7, pc}
 8003918:	2000019c 	.word	0x2000019c
 800391c:	080038bd 	.word	0x080038bd
 8003920:	200001b0 	.word	0x200001b0

08003924 <setupRx2DnData>:


static void setupRx2DnData (xref2osjob_t osjob) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
 800392c:	4b04      	ldr	r3, [pc, #16]	@ (8003940 <setupRx2DnData+0x1c>)
 800392e:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <setupRx2DnData+0x20>)
 8003930:	61da      	str	r2, [r3, #28]
    setupRx2();
 8003932:	f7ff fd4f 	bl	80033d4 <setupRx2>
}
 8003936:	bf00      	nop
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	2000019c 	.word	0x2000019c
 8003944:	080038d1 	.word	0x080038d1

08003948 <processRx1DnData>:


static void processRx1DnData (xref2osjob_t osjob) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processDnData() )
 8003950:	4b0d      	ldr	r3, [pc, #52]	@ (8003988 <processRx1DnData+0x40>)
 8003952:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003956:	2b00      	cmp	r3, #0
 8003958:	d004      	beq.n	8003964 <processRx1DnData+0x1c>
 800395a:	f000 fb7b 	bl	8004054 <processDnData>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10c      	bne.n	800397e <processRx1DnData+0x36>
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
 8003964:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <processRx1DnData+0x40>)
 8003966:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800396a:	3301      	adds	r3, #1
 800396c:	461a      	mov	r2, r3
 800396e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003972:	fb02 f303 	mul.w	r3, r2, r3
 8003976:	4905      	ldr	r1, [pc, #20]	@ (800398c <processRx1DnData+0x44>)
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff fd4b 	bl	8003414 <schedRx2>
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	2000019c 	.word	0x2000019c
 800398c:	08003925 	.word	0x08003925

08003990 <setupRx1DnData>:


static void setupRx1DnData (xref2osjob_t osjob) {
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1DnData));
 8003998:	4803      	ldr	r0, [pc, #12]	@ (80039a8 <setupRx1DnData+0x18>)
 800399a:	f7ff fd63 	bl	8003464 <setupRx1>
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	08003949 	.word	0x08003949

080039ac <updataDone>:


static void updataDone (xref2osjob_t osjob) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
    txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
 80039b4:	4b07      	ldr	r3, [pc, #28]	@ (80039d4 <updataDone+0x28>)
 80039b6:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 80039ba:	461a      	mov	r2, r3
 80039bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80039c0:	fb02 f303 	mul.w	r3, r2, r3
 80039c4:	4904      	ldr	r1, [pc, #16]	@ (80039d8 <updataDone+0x2c>)
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff fd6e 	bl	80034a8 <txDone>
}
 80039cc:	bf00      	nop
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	2000019c 	.word	0x2000019c
 80039d8:	08003991 	.word	0x08003991

080039dc <buildDataFrame>:

// ======================================== 


static void buildDataFrame (void) {
 80039dc:	b590      	push	{r4, r7, lr}
 80039de:	b087      	sub	sp, #28
 80039e0:	af02      	add	r7, sp, #8
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
 80039e2:	4ba3      	ldr	r3, [pc, #652]	@ (8003c70 <buildDataFrame+0x294>)
 80039e4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80039e8:	f003 0318 	and.w	r3, r3, #24
 80039ec:	2b10      	cmp	r3, #16
 80039ee:	bf14      	ite	ne
 80039f0:	2301      	movne	r3, #1
 80039f2:	2300      	moveq	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	73fb      	strb	r3, [r7, #15]
    u1_t dlen = txdata ? LMIC.pendTxLen : 0;
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d003      	beq.n	8003a06 <buildDataFrame+0x2a>
 80039fe:	4b9c      	ldr	r3, [pc, #624]	@ (8003c70 <buildDataFrame+0x294>)
 8003a00:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8003a04:	e000      	b.n	8003a08 <buildDataFrame+0x2c>
 8003a06:	2300      	movs	r3, #0
 8003a08:	71bb      	strb	r3, [r7, #6]

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
 8003a0a:	2308      	movs	r3, #8
 8003a0c:	60bb      	str	r3, [r7, #8]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE)) == (OP_TRACK|OP_PINGABLE) ) {
 8003a0e:	4b98      	ldr	r3, [pc, #608]	@ (8003c70 <buildDataFrame+0x294>)
 8003a10:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003a14:	461a      	mov	r2, r3
 8003a16:	f240 4302 	movw	r3, #1026	@ 0x402
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	f240 4202 	movw	r2, #1026	@ 0x402
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d11c      	bne.n	8003a5e <buildDataFrame+0x82>
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
 8003a24:	4a92      	ldr	r2, [pc, #584]	@ (8003c70 <buildDataFrame+0x294>)
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	4413      	add	r3, r2
 8003a2a:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003a2e:	2210      	movs	r2, #16
 8003a30:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
 8003a32:	4b8f      	ldr	r3, [pc, #572]	@ (8003c70 <buildDataFrame+0x294>)
 8003a34:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8003a38:	b25a      	sxtb	r2, r3
 8003a3a:	4b8d      	ldr	r3, [pc, #564]	@ (8003c70 <buildDataFrame+0x294>)
 8003a3c:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8003a40:	011b      	lsls	r3, r3, #4
 8003a42:	b25b      	sxtb	r3, r3
 8003a44:	4313      	orrs	r3, r2
 8003a46:	b25a      	sxtb	r2, r3
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	b2d1      	uxtb	r1, r2
 8003a4e:	4a88      	ldr	r2, [pc, #544]	@ (8003c70 <buildDataFrame+0x294>)
 8003a50:	4413      	add	r3, r2
 8003a52:	460a      	mov	r2, r1
 8003a54:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	3302      	adds	r3, #2
 8003a5c:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.dutyCapAns ) {
 8003a5e:	4b84      	ldr	r3, [pc, #528]	@ (8003c70 <buildDataFrame+0x294>)
 8003a60:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00d      	beq.n	8003a84 <buildDataFrame+0xa8>
        LMIC.frame[end] = MCMD_DCAP_ANS;
 8003a68:	4a81      	ldr	r2, [pc, #516]	@ (8003c70 <buildDataFrame+0x294>)
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003a72:	2204      	movs	r2, #4
 8003a74:	701a      	strb	r2, [r3, #0]
        end += 1;
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	60bb      	str	r3, [r7, #8]
        LMIC.dutyCapAns = 0;
 8003a7c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c70 <buildDataFrame+0x294>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    }
    if( LMIC.dn2Ans ) {
 8003a84:	4b7a      	ldr	r3, [pc, #488]	@ (8003c70 <buildDataFrame+0x294>)
 8003a86:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d01a      	beq.n	8003ac4 <buildDataFrame+0xe8>
        LMIC.frame[end+0] = MCMD_DN2P_ANS;
 8003a8e:	4a78      	ldr	r2, [pc, #480]	@ (8003c70 <buildDataFrame+0x294>)
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003a98:	2205      	movs	r2, #5
 8003a9a:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
 8003a9c:	4b74      	ldr	r3, [pc, #464]	@ (8003c70 <buildDataFrame+0x294>)
 8003a9e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	f002 0203 	and.w	r2, r2, #3
 8003aaa:	b2d1      	uxtb	r1, r2
 8003aac:	4a70      	ldr	r2, [pc, #448]	@ (8003c70 <buildDataFrame+0x294>)
 8003aae:	4413      	add	r3, r2
 8003ab0:	460a      	mov	r2, r1
 8003ab2:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	3302      	adds	r3, #2
 8003aba:	60bb      	str	r3, [r7, #8]
        LMIC.dn2Ans = 0;
 8003abc:	4b6c      	ldr	r3, [pc, #432]	@ (8003c70 <buildDataFrame+0x294>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    if( LMIC.devsAns ) {  // answer to device status
 8003ac4:	4b6a      	ldr	r3, [pc, #424]	@ (8003c70 <buildDataFrame+0x294>)
 8003ac6:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d021      	beq.n	8003b12 <buildDataFrame+0x136>
        LMIC.frame[end+0] = MCMD_DEVS_ANS;
 8003ace:	4a68      	ldr	r2, [pc, #416]	@ (8003c70 <buildDataFrame+0x294>)
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003ad8:	2206      	movs	r2, #6
 8003ada:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = os_getBattLevel();
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	1c5c      	adds	r4, r3, #1
 8003ae0:	f7fe f869 	bl	8001bb6 <os_getBattLevel>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	4b61      	ldr	r3, [pc, #388]	@ (8003c70 <buildDataFrame+0x294>)
 8003aea:	4423      	add	r3, r4
 8003aec:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        LMIC.frame[end+2] = LMIC.margin;
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	3302      	adds	r3, #2
 8003af4:	4a5e      	ldr	r2, [pc, #376]	@ (8003c70 <buildDataFrame+0x294>)
 8003af6:	f892 1124 	ldrb.w	r1, [r2, #292]	@ 0x124
 8003afa:	4a5d      	ldr	r2, [pc, #372]	@ (8003c70 <buildDataFrame+0x294>)
 8003afc:	4413      	add	r3, r2
 8003afe:	460a      	mov	r2, r1
 8003b00:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 3;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	3303      	adds	r3, #3
 8003b08:	60bb      	str	r3, [r7, #8]
        LMIC.devsAns = 0;
 8003b0a:	4b59      	ldr	r3, [pc, #356]	@ (8003c70 <buildDataFrame+0x294>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    }
    if( LMIC.ladrAns ) {  // answer to ADR change
 8003b12:	4b57      	ldr	r3, [pc, #348]	@ (8003c70 <buildDataFrame+0x294>)
 8003b14:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d01a      	beq.n	8003b52 <buildDataFrame+0x176>
        LMIC.frame[end+0] = MCMD_LADR_ANS;
 8003b1c:	4a54      	ldr	r2, [pc, #336]	@ (8003c70 <buildDataFrame+0x294>)
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	4413      	add	r3, r2
 8003b22:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003b26:	2203      	movs	r2, #3
 8003b28:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
 8003b2a:	4b51      	ldr	r3, [pc, #324]	@ (8003c70 <buildDataFrame+0x294>)
 8003b2c:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	3301      	adds	r3, #1
 8003b34:	f002 0207 	and.w	r2, r2, #7
 8003b38:	b2d1      	uxtb	r1, r2
 8003b3a:	4a4d      	ldr	r2, [pc, #308]	@ (8003c70 <buildDataFrame+0x294>)
 8003b3c:	4413      	add	r3, r2
 8003b3e:	460a      	mov	r2, r1
 8003b40:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	3302      	adds	r3, #2
 8003b48:	60bb      	str	r3, [r7, #8]
        LMIC.ladrAns = 0;
 8003b4a:	4b49      	ldr	r3, [pc, #292]	@ (8003c70 <buildDataFrame+0x294>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    }
    if( LMIC.bcninfoTries > 0 ) {
 8003b52:	4b47      	ldr	r3, [pc, #284]	@ (8003c70 <buildDataFrame+0x294>)
 8003b54:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d009      	beq.n	8003b70 <buildDataFrame+0x194>
        LMIC.frame[end] = MCMD_BCNI_REQ;
 8003b5c:	4a44      	ldr	r2, [pc, #272]	@ (8003c70 <buildDataFrame+0x294>)
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003b66:	2212      	movs	r2, #18
 8003b68:	701a      	strb	r2, [r3, #0]
        end += 1;
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.adrChanged ) {
 8003b70:	4b3f      	ldr	r3, [pc, #252]	@ (8003c70 <buildDataFrame+0x294>)
 8003b72:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00c      	beq.n	8003b94 <buildDataFrame+0x1b8>
        if( LMIC.adrAckReq < 0 )
 8003b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c70 <buildDataFrame+0x294>)
 8003b7c:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	da03      	bge.n	8003b8c <buildDataFrame+0x1b0>
            LMIC.adrAckReq = 0;
 8003b84:	4b3a      	ldr	r3, [pc, #232]	@ (8003c70 <buildDataFrame+0x294>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.adrChanged = 0;
 8003b8c:	4b38      	ldr	r3, [pc, #224]	@ (8003c70 <buildDataFrame+0x294>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    }
    if( LMIC.pingSetAns != 0 ) {
 8003b94:	4b36      	ldr	r3, [pc, #216]	@ (8003c70 <buildDataFrame+0x294>)
 8003b96:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d01a      	beq.n	8003bd4 <buildDataFrame+0x1f8>
        LMIC.frame[end+0] = MCMD_PING_ANS;
 8003b9e:	4a34      	ldr	r2, [pc, #208]	@ (8003c70 <buildDataFrame+0x294>)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003ba8:	2211      	movs	r2, #17
 8003baa:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
 8003bac:	4b30      	ldr	r3, [pc, #192]	@ (8003c70 <buildDataFrame+0x294>)
 8003bae:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	f002 0201 	and.w	r2, r2, #1
 8003bba:	b2d1      	uxtb	r1, r2
 8003bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8003c70 <buildDataFrame+0x294>)
 8003bbe:	4413      	add	r3, r2
 8003bc0:	460a      	mov	r2, r1
 8003bc2:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	3302      	adds	r3, #2
 8003bca:	60bb      	str	r3, [r7, #8]
        LMIC.pingSetAns = 0;
 8003bcc:	4b28      	ldr	r3, [pc, #160]	@ (8003c70 <buildDataFrame+0x294>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    }
    if( LMIC.snchAns ) {
 8003bd4:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <buildDataFrame+0x294>)
 8003bd6:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d01a      	beq.n	8003c14 <buildDataFrame+0x238>
        LMIC.frame[end+0] = MCMD_SNCH_ANS;
 8003bde:	4a24      	ldr	r2, [pc, #144]	@ (8003c70 <buildDataFrame+0x294>)
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003be8:	2207      	movs	r2, #7
 8003bea:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
 8003bec:	4b20      	ldr	r3, [pc, #128]	@ (8003c70 <buildDataFrame+0x294>)
 8003bee:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	f002 0203 	and.w	r2, r2, #3
 8003bfa:	b2d1      	uxtb	r1, r2
 8003bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8003c70 <buildDataFrame+0x294>)
 8003bfe:	4413      	add	r3, r2
 8003c00:	460a      	mov	r2, r1
 8003c02:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	3302      	adds	r3, #2
 8003c0a:	60bb      	str	r3, [r7, #8]
        LMIC.snchAns = 0;
 8003c0c:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <buildDataFrame+0x294>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    }
    ASSERT(end <= OFF_DAT_OPTS+16);
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b18      	cmp	r3, #24
 8003c18:	dd01      	ble.n	8003c1e <buildDataFrame+0x242>
 8003c1a:	f7fd fe15 	bl	8001848 <hal_failed>

    u1_t flen = end + (txdata ? 5+dlen : 4);
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <buildDataFrame+0x250>
 8003c24:	79bb      	ldrb	r3, [r7, #6]
 8003c26:	3305      	adds	r3, #5
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	e000      	b.n	8003c2e <buildDataFrame+0x252>
 8003c2c:	2304      	movs	r3, #4
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	b2d2      	uxtb	r2, r2
 8003c32:	4413      	add	r3, r2
 8003c34:	71fb      	strb	r3, [r7, #7]
    if( flen > MAX_LEN_FRAME ) {
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	2b40      	cmp	r3, #64	@ 0x40
 8003c3a:	d905      	bls.n	8003c48 <buildDataFrame+0x26c>
        // Options and payload too big - delay payload
        txdata = 0;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	73fb      	strb	r3, [r7, #15]
        flen = end+4;
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	3304      	adds	r3, #4
 8003c46:	71fb      	strb	r3, [r7, #7]
    }
    LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
 8003c48:	4b09      	ldr	r3, [pc, #36]	@ (8003c70 <buildDataFrame+0x294>)
 8003c4a:	2240      	movs	r2, #64	@ 0x40
 8003c4c:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8003c50:	4b07      	ldr	r3, [pc, #28]	@ (8003c70 <buildDataFrame+0x294>)
 8003c52:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 8003c56:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <buildDataFrame+0x294>)
 8003c58:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
                              | (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	b25b      	sxtb	r3, r3
 8003c62:	4a03      	ldr	r2, [pc, #12]	@ (8003c70 <buildDataFrame+0x294>)
 8003c64:	f992 2121 	ldrsb.w	r2, [r2, #289]	@ 0x121
 8003c68:	2a00      	cmp	r2, #0
 8003c6a:	db03      	blt.n	8003c74 <buildDataFrame+0x298>
 8003c6c:	2240      	movs	r2, #64	@ 0x40
 8003c6e:	e002      	b.n	8003c76 <buildDataFrame+0x29a>
 8003c70:	2000019c 	.word	0x2000019c
 8003c74:	2200      	movs	r2, #0
 8003c76:	4313      	orrs	r3, r2
 8003c78:	b25a      	sxtb	r2, r3
                              | (end-OFF_DAT_OPTS));
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	3b08      	subs	r3, #8
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	b25b      	sxtb	r3, r3
 8003c84:	4313      	orrs	r3, r2
 8003c86:	b25b      	sxtb	r3, r3
 8003c88:	b2da      	uxtb	r2, r3
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8003c8a:	4b40      	ldr	r3, [pc, #256]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003c8c:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
    os_wlsbf4(LMIC.frame+OFF_DAT_ADDR,  LMIC.devaddr);
 8003c90:	4a3f      	ldr	r2, [pc, #252]	@ (8003d90 <buildDataFrame+0x3b4>)
 8003c92:	4b3e      	ldr	r3, [pc, #248]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003c94:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4610      	mov	r0, r2
 8003c9c:	f7fd ff49 	bl	8001b32 <os_wlsbf4>

    if( LMIC.txCnt == 0 ) {
 8003ca0:	4b3a      	ldr	r3, [pc, #232]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003ca2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d106      	bne.n	8003cb8 <buildDataFrame+0x2dc>
        LMIC.seqnoUp += 1;
 8003caa:	4b38      	ldr	r3, [pc, #224]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cac:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	4a36      	ldr	r2, [pc, #216]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cb4:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
                           e_.info   = LMIC.seqnoUp-1,
                           e_.info2  = ((LMIC.txCnt+1) |
                                        (DRADJUST[LMIC.txCnt+1] << 8) |
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);
 8003cb8:	4a36      	ldr	r2, [pc, #216]	@ (8003d94 <buildDataFrame+0x3b8>)
 8003cba:	4b34      	ldr	r3, [pc, #208]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cbc:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4610      	mov	r0, r2
 8003cca:	f7fd ff1b 	bl	8001b04 <os_wlsbf2>

    // Clear pending DN confirmation
    LMIC.dnConf = 0;
 8003cce:	4b2f      	ldr	r3, [pc, #188]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120

    if( txdata ) {
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d03e      	beq.n	8003d5a <buildDataFrame+0x37e>
        if( LMIC.pendTxConf ) {
 8003cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cde:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00c      	beq.n	8003d00 <buildDataFrame+0x324>
            // Confirmed only makes sense if we have a payload (or at least a port)
            LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
 8003ce6:	4b29      	ldr	r3, [pc, #164]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003ce8:	2280      	movs	r2, #128	@ 0x80
 8003cea:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if( LMIC.txCnt == 0 ) LMIC.txCnt = 1;
 8003cee:	4b27      	ldr	r3, [pc, #156]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cf0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d103      	bne.n	8003d00 <buildDataFrame+0x324>
 8003cf8:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
        }
        LMIC.frame[end] = LMIC.pendTxPort;
 8003d00:	4b22      	ldr	r3, [pc, #136]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d02:	f893 10ba 	ldrb.w	r1, [r3, #186]	@ 0xba
 8003d06:	4a21      	ldr	r2, [pc, #132]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003d10:	460a      	mov	r2, r1
 8003d12:	701a      	strb	r2, [r3, #0]
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	3301      	adds	r3, #1
 8003d18:	4a1f      	ldr	r2, [pc, #124]	@ (8003d98 <buildDataFrame+0x3bc>)
 8003d1a:	4413      	add	r3, r2
 8003d1c:	79ba      	ldrb	r2, [r7, #6]
 8003d1e:	491f      	ldr	r1, [pc, #124]	@ (8003d9c <buildDataFrame+0x3c0>)
 8003d20:	4618      	mov	r0, r3
 8003d22:	f006 fda9 	bl	800a878 <memcpy>
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003d26:	4b19      	ldr	r3, [pc, #100]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d28:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <buildDataFrame+0x358>
 8003d30:	481b      	ldr	r0, [pc, #108]	@ (8003da0 <buildDataFrame+0x3c4>)
 8003d32:	e000      	b.n	8003d36 <buildDataFrame+0x35a>
 8003d34:	481b      	ldr	r0, [pc, #108]	@ (8003da4 <buildDataFrame+0x3c8>)
 8003d36:	4b15      	ldr	r3, [pc, #84]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d38:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
                   LMIC.devaddr, LMIC.seqnoUp-1,
 8003d3c:	4b13      	ldr	r3, [pc, #76]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d3e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003d42:	1e5c      	subs	r4, r3, #1
                   /*up*/0, LMIC.frame+end+1, dlen);
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	3301      	adds	r3, #1
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8003d48:	4a13      	ldr	r2, [pc, #76]	@ (8003d98 <buildDataFrame+0x3bc>)
 8003d4a:	4413      	add	r3, r2
 8003d4c:	79ba      	ldrb	r2, [r7, #6]
 8003d4e:	9201      	str	r2, [sp, #4]
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	2300      	movs	r3, #0
 8003d54:	4622      	mov	r2, r4
 8003d56:	f7fe f853 	bl	8001e00 <aes_cipher>
    }
    aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp-1, /*up*/0, LMIC.frame, flen-4);
 8003d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d5c:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8003d60:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d62:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003d66:	1e5a      	subs	r2, r3, #1
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	3b04      	subs	r3, #4
 8003d6c:	9301      	str	r3, [sp, #4]
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <buildDataFrame+0x3bc>)
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	2300      	movs	r3, #0
 8003d74:	480a      	ldr	r0, [pc, #40]	@ (8003da0 <buildDataFrame+0x3c4>)
 8003d76:	f7fd ffc5 	bl	8001d04 <aes_appendMic>
                       e_.fct     = LMIC.frame[LORA::OFF_DAT_FCT],
                       e_.port    = LMIC.pendTxPort,
                       e_.plen    = txdata ? dlen : 0,
                       e_.opts.length = end-LORA::OFF_DAT_OPTS,
                       memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
    LMIC.dataLen = flen;
 8003d7a:	4a04      	ldr	r2, [pc, #16]	@ (8003d8c <buildDataFrame+0x3b0>)
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	f882 3147 	strb.w	r3, [r2, #327]	@ 0x147
}
 8003d82:	bf00      	nop
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd90      	pop	{r4, r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	2000019c 	.word	0x2000019c
 8003d90:	200002e5 	.word	0x200002e5
 8003d94:	200002ea 	.word	0x200002ea
 8003d98:	200002e4 	.word	0x200002e4
 8003d9c:	20000259 	.word	0x20000259
 8003da0:	20000290 	.word	0x20000290
 8003da4:	200002a0 	.word	0x200002a0

08003da8 <onBcnRx>:


// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx (xref2osjob_t job) {
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
    // If we arrive via job timer make sure to put radio to rest.
    os_radio(RADIO_RST);
 8003db0:	2000      	movs	r0, #0
 8003db2:	f001 fe89 	bl	8005ac8 <os_radio>
    os_clearCallback(&LMIC.osjob);
 8003db6:	4823      	ldr	r0, [pc, #140]	@ (8003e44 <onBcnRx+0x9c>)
 8003db8:	f001 f886 	bl	8004ec8 <os_clearCallback>
    if( LMIC.dataLen == 0 ) {
 8003dbc:	4b22      	ldr	r3, [pc, #136]	@ (8003e48 <onBcnRx+0xa0>)
 8003dbe:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10c      	bne.n	8003de0 <onBcnRx+0x38>
        // Nothing received - timeout
        LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
 8003dc6:	4b20      	ldr	r3, [pc, #128]	@ (8003e48 <onBcnRx+0xa0>)
 8003dc8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003dcc:	f023 0303 	bic.w	r3, r3, #3
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e48 <onBcnRx+0xa0>)
 8003dd4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        reportEvent(EV_SCAN_TIMEOUT);
 8003dd8:	2001      	movs	r0, #1
 8003dda:	f7fe fead 	bl	8002b38 <reportEvent>
        return;
 8003dde:	e02d      	b.n	8003e3c <onBcnRx+0x94>
    }
    if( decodeBeacon() <= 0 ) {
 8003de0:	f7fe ff2e 	bl	8002c40 <decodeBeacon>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	dc0f      	bgt.n	8003e0a <onBcnRx+0x62>
        // Something is wrong with the beacon - continue scan
        LMIC.dataLen = 0;
 8003dea:	4b17      	ldr	r3, [pc, #92]	@ (8003e48 <onBcnRx+0xa0>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        os_radio(RADIO_RXON);
 8003df2:	2003      	movs	r0, #3
 8003df4:	f001 fe68 	bl	8005ac8 <os_radio>
        os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime, FUNC_ADDR(onBcnRx));
 8003df8:	4b13      	ldr	r3, [pc, #76]	@ (8003e48 <onBcnRx+0xa0>)
 8003dfa:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003dfe:	4a13      	ldr	r2, [pc, #76]	@ (8003e4c <onBcnRx+0xa4>)
 8003e00:	4619      	mov	r1, r3
 8003e02:	4810      	ldr	r0, [pc, #64]	@ (8003e44 <onBcnRx+0x9c>)
 8003e04:	f001 f8a4 	bl	8004f50 <os_setTimedCallback>
        return;
 8003e08:	e018      	b.n	8003e3c <onBcnRx+0x94>
    }
    // Found our 1st beacon
    // We don't have a previous beacon to calc some drift - assume
    // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
    calcBcnRxWindowFromMillis(13,1);
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	200d      	movs	r0, #13
 8003e0e:	f7fe f983 	bl	8002118 <calcBcnRxWindowFromMillis>
    LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
 8003e12:	4b0d      	ldr	r3, [pc, #52]	@ (8003e48 <onBcnRx+0xa0>)
 8003e14:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e18:	f023 0301 	bic.w	r3, r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e48 <onBcnRx+0xa0>)
 8003e20:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.opmode |=  OP_TRACK;         // auto enable tracking
 8003e24:	4b08      	ldr	r3, [pc, #32]	@ (8003e48 <onBcnRx+0xa0>)
 8003e26:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e2a:	f043 0302 	orr.w	r3, r3, #2
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	4b05      	ldr	r3, [pc, #20]	@ (8003e48 <onBcnRx+0xa0>)
 8003e32:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
 8003e36:	2002      	movs	r0, #2
 8003e38:	f7fe fe7e 	bl	8002b38 <reportEvent>
}
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	200001b0 	.word	0x200001b0
 8003e48:	2000019c 	.word	0x2000019c
 8003e4c:	08003da9 	.word	0x08003da9

08003e50 <startScan>:
// Enable receiver to listen to incoming beacons
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan (void) {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
    ASSERT(LMIC.devaddr!=0 && (LMIC.opmode & OP_JOINING)==0);
 8003e54:	4b27      	ldr	r3, [pc, #156]	@ (8003ef4 <startScan+0xa4>)
 8003e56:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d006      	beq.n	8003e6c <startScan+0x1c>
 8003e5e:	4b25      	ldr	r3, [pc, #148]	@ (8003ef4 <startScan+0xa4>)
 8003e60:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <startScan+0x20>
 8003e6c:	f7fd fcec 	bl	8001848 <hal_failed>
    if( (LMIC.opmode & OP_SHUTDOWN) != 0 )
 8003e70:	4b20      	ldr	r3, [pc, #128]	@ (8003ef4 <startScan+0xa4>)
 8003e72:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d137      	bne.n	8003eee <startScan+0x9e>
        return;
    // Cancel onging TX/RX transaction
    LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
 8003e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef4 <startScan+0xa4>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 8003e86:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <startScan+0xa4>)
 8003e88:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
 8003e8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ef4 <startScan+0xa4>)
 8003e8e:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
 8003e92:	4b18      	ldr	r3, [pc, #96]	@ (8003ef4 <startScan+0xa4>)
 8003e94:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 8003e98:	4b16      	ldr	r3, [pc, #88]	@ (8003ef4 <startScan+0xa4>)
 8003e9a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <startScan+0xa4>)
 8003ea0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	4b10      	ldr	r3, [pc, #64]	@ (8003ef4 <startScan+0xa4>)
 8003eb2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setBcnRxParams();
 8003eb6:	f7fe fd71 	bl	800299c <setBcnRxParams>
    LMIC.rxtime = LMIC.bcninfo.txtime = os_getTime() + sec2osticks(BCN_INTV_sec+1);
 8003eba:	f000 ffdf 	bl	8004e7c <os_getTime>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	f503 137b 	add.w	r3, r3, #4112384	@ 0x3ec000
 8003ec4:	f503 5374 	add.w	r3, r3, #15616	@ 0x3d00
 8003ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef4 <startScan+0xa4>)
 8003eca:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8003ece:	4b09      	ldr	r3, [pc, #36]	@ (8003ef4 <startScan+0xa4>)
 8003ed0:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8003ed4:	4a07      	ldr	r2, [pc, #28]	@ (8003ef4 <startScan+0xa4>)
 8003ed6:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
 8003ed8:	4b06      	ldr	r3, [pc, #24]	@ (8003ef4 <startScan+0xa4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4a06      	ldr	r2, [pc, #24]	@ (8003ef8 <startScan+0xa8>)
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4806      	ldr	r0, [pc, #24]	@ (8003efc <startScan+0xac>)
 8003ee2:	f001 f835 	bl	8004f50 <os_setTimedCallback>
    os_radio(RADIO_RXON);
 8003ee6:	2003      	movs	r0, #3
 8003ee8:	f001 fdee 	bl	8005ac8 <os_radio>
 8003eec:	e000      	b.n	8003ef0 <startScan+0xa0>
        return;
 8003eee:	bf00      	nop
}
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	2000019c 	.word	0x2000019c
 8003ef8:	08003da9 	.word	0x08003da9
 8003efc:	200001b0 	.word	0x200001b0

08003f00 <buildJoinRequest>:
//
// Join stuff
//
// ================================================================================

static void buildJoinRequest (u1_t ftype) {
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	71fb      	strb	r3, [r7, #7]
    // Do not use pendTxData since we might have a pending
    // user level frame in there. Use RX holding area instead.
    xref2u1_t d = LMIC.frame;
 8003f0a:	4b16      	ldr	r3, [pc, #88]	@ (8003f64 <buildJoinRequest+0x64>)
 8003f0c:	60fb      	str	r3, [r7, #12]
    d[OFF_JR_HDR] = ftype;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	79fa      	ldrb	r2, [r7, #7]
 8003f12:	701a      	strb	r2, [r3, #0]
    os_getArtEui(d + OFF_JR_ARTEUI);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	3301      	adds	r3, #1
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f000 fd33 	bl	8004984 <os_getArtEui>
    os_getDevEui(d + OFF_JR_DEVEUI);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	3309      	adds	r3, #9
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fd42 	bl	80049ac <os_getDevEui>
    os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	3311      	adds	r3, #17
 8003f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8003f68 <buildJoinRequest+0x68>)
 8003f2e:	f8b2 20f2 	ldrh.w	r2, [r2, #242]	@ 0xf2
 8003f32:	4611      	mov	r1, r2
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7fd fde5 	bl	8001b04 <os_wlsbf2>
    aes_appendMic0(d, OFF_JR_MIC);
 8003f3a:	2113      	movs	r1, #19
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f7fd ff09 	bl	8001d54 <aes_appendMic0>
                      e_.oldaddr = LMIC.devaddr,
                      e_.mic     = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
                      e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                    ? EV::joininfo_t::REJOIN_REQUEST
                                    : EV::joininfo_t::REQUEST)));
    LMIC.dataLen = LEN_JR;
 8003f42:	4b09      	ldr	r3, [pc, #36]	@ (8003f68 <buildJoinRequest+0x68>)
 8003f44:	2217      	movs	r2, #23
 8003f46:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.devNonce++;
 8003f4a:	4b07      	ldr	r3, [pc, #28]	@ (8003f68 <buildJoinRequest+0x68>)
 8003f4c:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8003f50:	3301      	adds	r3, #1
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <buildJoinRequest+0x68>)
 8003f56:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    DO_DEVDB(LMIC.devNonce,devNonce);
}
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	200002e4 	.word	0x200002e4
 8003f68:	2000019c 	.word	0x2000019c

08003f6c <startJoining>:

static void startJoining (xref2osjob_t osjob) {
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
    reportEvent(EV_JOINING);
 8003f74:	2005      	movs	r0, #5
 8003f76:	f7fe fddf 	bl	8002b38 <reportEvent>
}
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <LMIC_startJoining>:

// Start join procedure if not already joined.
bit_t LMIC_startJoining (void) {
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
    if( LMIC.devaddr == 0 ) {
 8003f88:	4b20      	ldr	r3, [pc, #128]	@ (800400c <LMIC_startJoining+0x88>)
 8003f8a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d138      	bne.n	8004004 <LMIC_startJoining+0x80>
        // There should be no TX/RX going on
        ASSERT((LMIC.opmode & (OP_POLL|OP_TXRXPEND)) == 0);
 8003f92:	4b1e      	ldr	r3, [pc, #120]	@ (800400c <LMIC_startJoining+0x88>)
 8003f94:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f98:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <LMIC_startJoining+0x20>
 8003fa0:	f7fd fc52 	bl	8001848 <hal_failed>
        // Lift any previous duty limitation
        LMIC.globalDutyRate = 0;
 8003fa4:	4b19      	ldr	r3, [pc, #100]	@ (800400c <LMIC_startJoining+0x88>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
 8003fac:	4b17      	ldr	r3, [pc, #92]	@ (800400c <LMIC_startJoining+0x88>)
 8003fae:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003fb2:	f423 53c1 	bic.w	r3, r3, #6176	@ 0x1820
 8003fb6:	f023 0301 	bic.w	r3, r3, #1
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	4b13      	ldr	r3, [pc, #76]	@ (800400c <LMIC_startJoining+0x88>)
 8003fbe:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
 8003fc2:	4b12      	ldr	r3, [pc, #72]	@ (800400c <LMIC_startJoining+0x88>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
 8003fca:	4b10      	ldr	r3, [pc, #64]	@ (800400c <LMIC_startJoining+0x88>)
 8003fcc:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 8003fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800400c <LMIC_startJoining+0x88>)
 8003fd2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8003fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800400c <LMIC_startJoining+0x88>)
 8003fd8:	f893 2144 	ldrb.w	r2, [r3, #324]	@ 0x144
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800400c <LMIC_startJoining+0x88>)
 8003fde:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
        initJoinLoop();
 8003fe2:	f7fe fd01 	bl	80029e8 <initJoinLoop>
        LMIC.opmode |= OP_JOINING;
 8003fe6:	4b09      	ldr	r3, [pc, #36]	@ (800400c <LMIC_startJoining+0x88>)
 8003fe8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003fec:	f043 0304 	orr.w	r3, r3, #4
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	4b06      	ldr	r3, [pc, #24]	@ (800400c <LMIC_startJoining+0x88>)
 8003ff4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
        os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
 8003ff8:	4905      	ldr	r1, [pc, #20]	@ (8004010 <LMIC_startJoining+0x8c>)
 8003ffa:	4806      	ldr	r0, [pc, #24]	@ (8004014 <LMIC_startJoining+0x90>)
 8003ffc:	f000 ff82 	bl	8004f04 <os_setCallback>
        return 1;
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <LMIC_startJoining+0x82>
    }
    return 0; // already joined
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	2000019c 	.word	0x2000019c
 8004010:	08003f6d 	.word	0x08003f6d
 8004014:	200001b0 	.word	0x200001b0

08004018 <processPingRx>:
//
//
//
// ================================================================================

static void processPingRx (xref2osjob_t osjob) {
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen != 0 ) {
 8004020:	4b0b      	ldr	r3, [pc, #44]	@ (8004050 <processPingRx+0x38>)
 8004022:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00c      	beq.n	8004044 <processPingRx+0x2c>
        LMIC.txrxFlags = TXRX_PING;
 800402a:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <processPingRx+0x38>)
 800402c:	2204      	movs	r2, #4
 800402e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( decodeFrame() ) {
 8004032:	f7fe fe99 	bl	8002d68 <decodeFrame>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <processPingRx+0x2c>
            reportEvent(EV_RXCOMPLETE);
 800403c:	200d      	movs	r0, #13
 800403e:	f7fe fd7b 	bl	8002b38 <reportEvent>
            return;
 8004042:	e001      	b.n	8004048 <processPingRx+0x30>
        }
    }
    // Pick next ping slot
    engineUpdate();
 8004044:	f000 fa2a 	bl	800449c <engineUpdate>
}
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	2000019c 	.word	0x2000019c

08004054 <processDnData>:


static bit_t processDnData (void) {
 8004054:	b580      	push	{r7, lr}
 8004056:	af00      	add	r7, sp, #0
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 8004058:	4b76      	ldr	r3, [pc, #472]	@ (8004234 <processDnData+0x1e0>)
 800405a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800405e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <processDnData+0x16>
 8004066:	f7fd fbef 	bl	8001848 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 800406a:	4b72      	ldr	r3, [pc, #456]	@ (8004234 <processDnData+0x1e0>)
 800406c:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004070:	2b00      	cmp	r3, #0
 8004072:	f040 80ce 	bne.w	8004212 <processDnData+0x1be>
      norx:
 8004076:	bf00      	nop
 8004078:	e000      	b.n	800407c <processDnData+0x28>
        return 1;
    }
    if( !decodeFrame() ) {
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto norx;
 800407a:	bf00      	nop
        if( LMIC.txCnt != 0 ) {
 800407c:	4b6d      	ldr	r3, [pc, #436]	@ (8004234 <processDnData+0x1e0>)
 800407e:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8004082:	2b00      	cmp	r3, #0
 8004084:	d038      	beq.n	80040f8 <processDnData+0xa4>
            if( LMIC.txCnt < TXCONF_ATTEMPTS ) {
 8004086:	4b6b      	ldr	r3, [pc, #428]	@ (8004234 <processDnData+0x1e0>)
 8004088:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800408c:	2b07      	cmp	r3, #7
 800408e:	d82e      	bhi.n	80040ee <processDnData+0x9a>
                LMIC.txCnt += 1;
 8004090:	4b68      	ldr	r3, [pc, #416]	@ (8004234 <processDnData+0x1e0>)
 8004092:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8004096:	3301      	adds	r3, #1
 8004098:	b2da      	uxtb	r2, r3
 800409a:	4b66      	ldr	r3, [pc, #408]	@ (8004234 <processDnData+0x1e0>)
 800409c:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
                setDrTxpow(DRCHG_NOACK, lowerDR(LMIC.datarate, DRADJUST[LMIC.txCnt]), KEEP_TXPOW);
 80040a0:	4b64      	ldr	r3, [pc, #400]	@ (8004234 <processDnData+0x1e0>)
 80040a2:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80040a6:	4a63      	ldr	r2, [pc, #396]	@ (8004234 <processDnData+0x1e0>)
 80040a8:	f892 2144 	ldrb.w	r2, [r2, #324]	@ 0x144
 80040ac:	4611      	mov	r1, r2
 80040ae:	4a62      	ldr	r2, [pc, #392]	@ (8004238 <processDnData+0x1e4>)
 80040b0:	5c52      	ldrb	r2, [r2, r1]
 80040b2:	4611      	mov	r1, r2
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fd fcbd 	bl	8001a34 <lowerDR>
 80040ba:	4603      	mov	r3, r0
 80040bc:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80040c0:	4619      	mov	r1, r3
 80040c2:	2002      	movs	r0, #2
 80040c4:	f7fe f9ea 	bl	800249c <setDrTxpow>
                txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
 80040c8:	4b5a      	ldr	r3, [pc, #360]	@ (8004234 <processDnData+0x1e0>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2103      	movs	r1, #3
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fe f9a2 	bl	8002418 <txDelay>
                LMIC.opmode &= ~OP_TXRXPEND;
 80040d4:	4b57      	ldr	r3, [pc, #348]	@ (8004234 <processDnData+0x1e0>)
 80040d6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80040da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040de:	b29a      	uxth	r2, r3
 80040e0:	4b54      	ldr	r3, [pc, #336]	@ (8004234 <processDnData+0x1e0>)
 80040e2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                engineUpdate();
 80040e6:	f000 f9d9 	bl	800449c <engineUpdate>
                return 1;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e09f      	b.n	800422e <processDnData+0x1da>
            LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
 80040ee:	4b51      	ldr	r3, [pc, #324]	@ (8004234 <processDnData+0x1e0>)
 80040f0:	2260      	movs	r2, #96	@ 0x60
 80040f2:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
 80040f6:	e003      	b.n	8004100 <processDnData+0xac>
            LMIC.txrxFlags = TXRX_NOPORT;
 80040f8:	4b4e      	ldr	r3, [pc, #312]	@ (8004234 <processDnData+0x1e0>)
 80040fa:	2220      	movs	r2, #32
 80040fc:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8004100:	4b4c      	ldr	r3, [pc, #304]	@ (8004234 <processDnData+0x1e0>)
 8004102:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8004106:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800410a:	d009      	beq.n	8004120 <processDnData+0xcc>
            LMIC.adrAckReq += 1;
 800410c:	4b49      	ldr	r3, [pc, #292]	@ (8004234 <processDnData+0x1e0>)
 800410e:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8004112:	b2db      	uxtb	r3, r3
 8004114:	3301      	adds	r3, #1
 8004116:	b2db      	uxtb	r3, r3
 8004118:	b25a      	sxtb	r2, r3
 800411a:	4b46      	ldr	r3, [pc, #280]	@ (8004234 <processDnData+0x1e0>)
 800411c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.dataBeg = LMIC.dataLen = 0;
 8004120:	4b44      	ldr	r3, [pc, #272]	@ (8004234 <processDnData+0x1e0>)
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8004128:	4b42      	ldr	r3, [pc, #264]	@ (8004234 <processDnData+0x1e0>)
 800412a:	f893 2147 	ldrb.w	r2, [r3, #327]	@ 0x147
 800412e:	4b41      	ldr	r3, [pc, #260]	@ (8004234 <processDnData+0x1e0>)
 8004130:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
 8004134:	e000      	b.n	8004138 <processDnData+0xe4>
    }
    goto txcomplete;
 8004136:	bf00      	nop
        LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND);
 8004138:	4b3e      	ldr	r3, [pc, #248]	@ (8004234 <processDnData+0x1e0>)
 800413a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800413e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004142:	b29a      	uxth	r2, r3
 8004144:	4b3b      	ldr	r3, [pc, #236]	@ (8004234 <processDnData+0x1e0>)
 8004146:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( (LMIC.txrxFlags & (TXRX_DNW1|TXRX_DNW2|TXRX_PING)) != 0  &&  (LMIC.opmode & OP_LINKDEAD) != 0 ) {
 800414a:	4b3a      	ldr	r3, [pc, #232]	@ (8004234 <processDnData+0x1e0>)
 800414c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	2b00      	cmp	r3, #0
 8004156:	d012      	beq.n	800417e <processDnData+0x12a>
 8004158:	4b36      	ldr	r3, [pc, #216]	@ (8004234 <processDnData+0x1e0>)
 800415a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800415e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00b      	beq.n	800417e <processDnData+0x12a>
            LMIC.opmode &= ~OP_LINKDEAD;
 8004166:	4b33      	ldr	r3, [pc, #204]	@ (8004234 <processDnData+0x1e0>)
 8004168:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800416c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004170:	b29a      	uxth	r2, r3
 8004172:	4b30      	ldr	r3, [pc, #192]	@ (8004234 <processDnData+0x1e0>)
 8004174:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_ALIVE);
 8004178:	200f      	movs	r0, #15
 800417a:	f7fe fcdd 	bl	8002b38 <reportEvent>
        reportEvent(EV_TXCOMPLETE);
 800417e:	200a      	movs	r0, #10
 8004180:	f7fe fcda 	bl	8002b38 <reportEvent>
        if( LMIC.adrAckReq > LINK_CHECK_DEAD ) {
 8004184:	4b2b      	ldr	r3, [pc, #172]	@ (8004234 <processDnData+0x1e0>)
 8004186:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 800418a:	2b18      	cmp	r3, #24
 800418c:	dd1c      	ble.n	80041c8 <processDnData+0x174>
            setDrTxpow(DRCHG_NOADRACK, decDR((dr_t)LMIC.datarate), KEEP_TXPOW);
 800418e:	4b29      	ldr	r3, [pc, #164]	@ (8004234 <processDnData+0x1e0>)
 8004190:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8004194:	4618      	mov	r0, r3
 8004196:	f7fd fc1f 	bl	80019d8 <decDR>
 800419a:	4603      	mov	r3, r0
 800419c:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80041a0:	4619      	mov	r1, r3
 80041a2:	2003      	movs	r0, #3
 80041a4:	f7fe f97a 	bl	800249c <setDrTxpow>
            LMIC.adrAckReq = LINK_CHECK_CONT;
 80041a8:	4b22      	ldr	r3, [pc, #136]	@ (8004234 <processDnData+0x1e0>)
 80041aa:	220c      	movs	r2, #12
 80041ac:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
            LMIC.opmode |= OP_REJOIN|OP_LINKDEAD;
 80041b0:	4b20      	ldr	r3, [pc, #128]	@ (8004234 <processDnData+0x1e0>)
 80041b2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80041b6:	f443 5381 	orr.w	r3, r3, #4128	@ 0x1020
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004234 <processDnData+0x1e0>)
 80041be:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_DEAD);
 80041c2:	200e      	movs	r0, #14
 80041c4:	f7fe fcb8 	bl	8002b38 <reportEvent>
        if( LMIC.bcninfoTries > 0 ) {
 80041c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004234 <processDnData+0x1e0>)
 80041ca:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d01d      	beq.n	800420e <processDnData+0x1ba>
            if( (LMIC.opmode & OP_TRACK) != 0 ) {
 80041d2:	4b18      	ldr	r3, [pc, #96]	@ (8004234 <processDnData+0x1e0>)
 80041d4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d007      	beq.n	80041f0 <processDnData+0x19c>
                reportEvent(EV_BEACON_FOUND);
 80041e0:	2002      	movs	r0, #2
 80041e2:	f7fe fca9 	bl	8002b38 <reportEvent>
                LMIC.bcninfoTries = 0;
 80041e6:	4b13      	ldr	r3, [pc, #76]	@ (8004234 <processDnData+0x1e0>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 80041ee:	e00e      	b.n	800420e <processDnData+0x1ba>
            else if( --LMIC.bcninfoTries == 0 ) {
 80041f0:	4b10      	ldr	r3, [pc, #64]	@ (8004234 <processDnData+0x1e0>)
 80041f2:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80041f6:	3b01      	subs	r3, #1
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004234 <processDnData+0x1e0>)
 80041fc:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8004200:	4b0c      	ldr	r3, [pc, #48]	@ (8004234 <processDnData+0x1e0>)
 8004202:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <processDnData+0x1ba>
                startScan();   // NWK did not answer - try scan
 800420a:	f7ff fe21 	bl	8003e50 <startScan>
        return 1;
 800420e:	2301      	movs	r3, #1
 8004210:	e00d      	b.n	800422e <processDnData+0x1da>
    if( !decodeFrame() ) {
 8004212:	f7fe fda9 	bl	8002d68 <decodeFrame>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d18c      	bne.n	8004136 <processDnData+0xe2>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 800421c:	4b05      	ldr	r3, [pc, #20]	@ (8004234 <processDnData+0x1e0>)
 800421e:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	f43f af27 	beq.w	800407a <processDnData+0x26>
            return 0;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	2000019c 	.word	0x2000019c
 8004238:	0800bca4 	.word	0x0800bca4

0800423c <processBeacon>:


static void processBeacon (xref2osjob_t osjob) {
 800423c:	b590      	push	{r4, r7, lr}
 800423e:	b087      	sub	sp, #28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
 8004244:	4b81      	ldr	r3, [pc, #516]	@ (800444c <processBeacon+0x210>)
 8004246:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800424a:	60fb      	str	r3, [r7, #12]
    u1_t flags = LMIC.bcninfo.flags;
 800424c:	4b7f      	ldr	r3, [pc, #508]	@ (800444c <processBeacon+0x210>)
 800424e:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004252:	72fb      	strb	r3, [r7, #11]
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8004254:	4b7d      	ldr	r3, [pc, #500]	@ (800444c <processBeacon+0x210>)
 8004256:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 8087 	beq.w	800436e <processBeacon+0x132>
 8004260:	f7fe fcee 	bl	8002c40 <decodeBeacon>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	f340 8081 	ble.w	800436e <processBeacon+0x132>
        ev = EV_BEACON_TRACKED;
 800426c:	2304      	movs	r3, #4
 800426e:	75fb      	strb	r3, [r7, #23]
        if( (flags & (BCN_PARTIAL|BCN_FULL)) == 0 ) {
 8004270:	7afb      	ldrb	r3, [r7, #11]
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d104      	bne.n	8004284 <processBeacon+0x48>
            // We don't have a previous beacon to calc some drift - assume
            // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
            calcBcnRxWindowFromMillis(13,0);
 800427a:	2100      	movs	r1, #0
 800427c:	200d      	movs	r0, #13
 800427e:	f7fd ff4b 	bl	8002118 <calcBcnRxWindowFromMillis>
            goto rev;
 8004282:	e0d2      	b.n	800442a <processBeacon+0x1ee>
        }
        // We have a previous BEACON to calculate some drift
        s2_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	b29a      	uxth	r2, r3
 8004288:	4b70      	ldr	r3, [pc, #448]	@ (800444c <processBeacon+0x210>)
 800428a:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800428e:	b29b      	uxth	r3, r3
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	b29b      	uxth	r3, r3
 8004294:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8004298:	b29b      	uxth	r3, r3
 800429a:	82bb      	strh	r3, [r7, #20]
        if( LMIC.missedBcns > 0 ) {
 800429c:	4b6b      	ldr	r3, [pc, #428]	@ (800444c <processBeacon+0x210>)
 800429e:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d013      	beq.n	80042ce <processBeacon+0x92>
            drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns+1);
 80042a6:	4b69      	ldr	r3, [pc, #420]	@ (800444c <processBeacon+0x210>)
 80042a8:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80042b2:	4966      	ldr	r1, [pc, #408]	@ (800444c <processBeacon+0x210>)
 80042b4:	f9b1 10b4 	ldrsh.w	r1, [r1, #180]	@ 0xb4
 80042b8:	1a59      	subs	r1, r3, r1
 80042ba:	4b64      	ldr	r3, [pc, #400]	@ (800444c <processBeacon+0x210>)
 80042bc:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80042c0:	3301      	adds	r3, #1
 80042c2:	fb91 f3f3 	sdiv	r3, r1, r3
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	4413      	add	r3, r2
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	82bb      	strh	r3, [r7, #20]
        }
        if( (LMIC.bcninfo.flags & BCN_NODRIFT) == 0 ) {
 80042ce:	4b5f      	ldr	r3, [pc, #380]	@ (800444c <processBeacon+0x210>)
 80042d0:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d127      	bne.n	800432c <processBeacon+0xf0>
            s2_t diff = LMIC.drift - drift;
 80042dc:	4b5b      	ldr	r3, [pc, #364]	@ (800444c <processBeacon+0x210>)
 80042de:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	8abb      	ldrh	r3, [r7, #20]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	827b      	strh	r3, [r7, #18]
            if( diff < 0 ) diff = -diff;
 80042ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	da03      	bge.n	80042fc <processBeacon+0xc0>
 80042f4:	8a7b      	ldrh	r3, [r7, #18]
 80042f6:	425b      	negs	r3, r3
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	827b      	strh	r3, [r7, #18]
            LMIC.lastDriftDiff = diff;
 80042fc:	4a53      	ldr	r2, [pc, #332]	@ (800444c <processBeacon+0x210>)
 80042fe:	8a7b      	ldrh	r3, [r7, #18]
 8004300:	f8a2 30b6 	strh.w	r3, [r2, #182]	@ 0xb6
            if( LMIC.maxDriftDiff < diff )
 8004304:	4b51      	ldr	r3, [pc, #324]	@ (800444c <processBeacon+0x210>)
 8004306:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 800430a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800430e:	429a      	cmp	r2, r3
 8004310:	dd03      	ble.n	800431a <processBeacon+0xde>
                LMIC.maxDriftDiff = diff;
 8004312:	4a4e      	ldr	r2, [pc, #312]	@ (800444c <processBeacon+0x210>)
 8004314:	8a7b      	ldrh	r3, [r7, #18]
 8004316:	f8a2 30b8 	strh.w	r3, [r2, #184]	@ 0xb8
            LMIC.bcninfo.flags &= ~BCN_NODDIFF;
 800431a:	4b4c      	ldr	r3, [pc, #304]	@ (800444c <processBeacon+0x210>)
 800431c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004320:	f023 0308 	bic.w	r3, r3, #8
 8004324:	b2da      	uxtb	r2, r3
 8004326:	4b49      	ldr	r3, [pc, #292]	@ (800444c <processBeacon+0x210>)
 8004328:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        }
        LMIC.drift = drift;
 800432c:	4a47      	ldr	r2, [pc, #284]	@ (800444c <processBeacon+0x210>)
 800432e:	8abb      	ldrh	r3, [r7, #20]
 8004330:	f8a2 30b4 	strh.w	r3, [r2, #180]	@ 0xb4
        LMIC.missedBcns = LMIC.rejoinCnt = 0;
 8004334:	4b45      	ldr	r3, [pc, #276]	@ (800444c <processBeacon+0x210>)
 8004336:	2200      	movs	r2, #0
 8004338:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 800433c:	4b43      	ldr	r3, [pc, #268]	@ (800444c <processBeacon+0x210>)
 800433e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8004342:	4b42      	ldr	r3, [pc, #264]	@ (800444c <processBeacon+0x210>)
 8004344:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        LMIC.bcninfo.flags &= ~BCN_NODRIFT;
 8004348:	4b40      	ldr	r3, [pc, #256]	@ (800444c <processBeacon+0x210>)
 800434a:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800434e:	f023 0304 	bic.w	r3, r3, #4
 8004352:	b2da      	uxtb	r2, r3
 8004354:	4b3d      	ldr	r3, [pc, #244]	@ (800444c <processBeacon+0x210>)
 8004356:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
 800435a:	4b3c      	ldr	r3, [pc, #240]	@ (800444c <processBeacon+0x210>)
 800435c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004360:	f003 0303 	and.w	r3, r3, #3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d14c      	bne.n	8004402 <processBeacon+0x1c6>
 8004368:	f7fd fa6e 	bl	8001848 <hal_failed>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 800436c:	e049      	b.n	8004402 <processBeacon+0x1c6>
    } else {
        ev = EV_BEACON_MISSED;
 800436e:	2303      	movs	r3, #3
 8004370:	75fb      	strb	r3, [r7, #23]
        LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
 8004372:	4b36      	ldr	r3, [pc, #216]	@ (800444c <processBeacon+0x210>)
 8004374:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8004378:	4b34      	ldr	r3, [pc, #208]	@ (800444c <processBeacon+0x210>)
 800437a:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 800437e:	f5c3 137a 	rsb	r3, r3, #4096000	@ 0x3e8000
 8004382:	4413      	add	r3, r2
 8004384:	4a31      	ldr	r2, [pc, #196]	@ (800444c <processBeacon+0x210>)
 8004386:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
        LMIC.bcninfo.time   += BCN_INTV_sec;
 800438a:	4b30      	ldr	r3, [pc, #192]	@ (800444c <processBeacon+0x210>)
 800438c:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8004390:	3380      	adds	r3, #128	@ 0x80
 8004392:	4a2e      	ldr	r2, [pc, #184]	@ (800444c <processBeacon+0x210>)
 8004394:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
        LMIC.missedBcns++;
 8004398:	4b2c      	ldr	r3, [pc, #176]	@ (800444c <processBeacon+0x210>)
 800439a:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800439e:	3301      	adds	r3, #1
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	4b2a      	ldr	r3, [pc, #168]	@ (800444c <processBeacon+0x210>)
 80043a4:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        // Delay any possible TX after surmised beacon - it's there although we missed it
        txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
 80043a8:	4b28      	ldr	r3, [pc, #160]	@ (800444c <processBeacon+0x210>)
 80043aa:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 80043ae:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80043b2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043b6:	2104      	movs	r1, #4
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fe f82d 	bl	8002418 <txDelay>
        if( LMIC.missedBcns > MAX_MISSED_BCNS )
 80043be:	4b23      	ldr	r3, [pc, #140]	@ (800444c <processBeacon+0x210>)
 80043c0:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80043c4:	2b14      	cmp	r3, #20
 80043c6:	d908      	bls.n	80043da <processBeacon+0x19e>
            LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
 80043c8:	4b20      	ldr	r3, [pc, #128]	@ (800444c <processBeacon+0x210>)
 80043ca:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80043ce:	f043 0320 	orr.w	r3, r3, #32
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	4b1d      	ldr	r3, [pc, #116]	@ (800444c <processBeacon+0x210>)
 80043d6:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( LMIC.bcnRxsyms > MAX_RXSYMS ) {
 80043da:	4b1c      	ldr	r3, [pc, #112]	@ (800444c <processBeacon+0x210>)
 80043dc:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 80043e0:	2b64      	cmp	r3, #100	@ 0x64
 80043e2:	d90f      	bls.n	8004404 <processBeacon+0x1c8>
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
 80043e4:	4b19      	ldr	r3, [pc, #100]	@ (800444c <processBeacon+0x210>)
 80043e6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80043ea:	f423 63c4 	bic.w	r3, r3, #1568	@ 0x620
 80043ee:	f023 0302 	bic.w	r3, r3, #2
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	4b15      	ldr	r3, [pc, #84]	@ (800444c <processBeacon+0x210>)
 80043f6:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LOST_TSYNC);
 80043fa:	200b      	movs	r0, #11
 80043fc:	f7fe fb9c 	bl	8002b38 <reportEvent>
            return;
 8004400:	e021      	b.n	8004446 <processBeacon+0x20a>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8004402:	bf00      	nop
        }
    }
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - calcRxWindow(0,DR_BCN);
 8004404:	4b11      	ldr	r3, [pc, #68]	@ (800444c <processBeacon+0x210>)
 8004406:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800440a:	f503 147a 	add.w	r4, r3, #4096000	@ 0x3e8000
 800440e:	2103      	movs	r1, #3
 8004410:	2000      	movs	r0, #0
 8004412:	f7fd fe2d 	bl	8002070 <calcRxWindow>
 8004416:	4603      	mov	r3, r0
 8004418:	1ae3      	subs	r3, r4, r3
 800441a:	4a0c      	ldr	r2, [pc, #48]	@ (800444c <processBeacon+0x210>)
 800441c:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
    LMIC.bcnRxsyms = LMIC.rxsyms;    
 8004420:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <processBeacon+0x210>)
 8004422:	7c1a      	ldrb	r2, [r3, #16]
 8004424:	4b09      	ldr	r3, [pc, #36]	@ (800444c <processBeacon+0x210>)
 8004426:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
  rev:
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
    if( (LMIC.opmode & OP_PINGINI) != 0 )
 800442a:	4b08      	ldr	r3, [pc, #32]	@ (800444c <processBeacon+0x210>)
 800442c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004430:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <processBeacon+0x202>
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
 8004438:	4805      	ldr	r0, [pc, #20]	@ (8004450 <processBeacon+0x214>)
 800443a:	f7fd fef3 	bl	8002224 <rxschedInit>
    reportEvent(ev);
 800443e:	7dfb      	ldrb	r3, [r7, #23]
 8004440:	4618      	mov	r0, r3
 8004442:	f7fe fb79 	bl	8002b38 <reportEvent>
}
 8004446:	371c      	adds	r7, #28
 8004448:	46bd      	mov	sp, r7
 800444a:	bd90      	pop	{r4, r7, pc}
 800444c:	2000019c 	.word	0x2000019c
 8004450:	200002d0 	.word	0x200002d0

08004454 <startRxBcn>:


static void startRxBcn (xref2osjob_t osjob) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processBeacon);
 800445c:	4b04      	ldr	r3, [pc, #16]	@ (8004470 <startRxBcn+0x1c>)
 800445e:	4a05      	ldr	r2, [pc, #20]	@ (8004474 <startRxBcn+0x20>)
 8004460:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 8004462:	2002      	movs	r0, #2
 8004464:	f001 fb30 	bl	8005ac8 <os_radio>
}
 8004468:	bf00      	nop
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	2000019c 	.word	0x2000019c
 8004474:	0800423d 	.word	0x0800423d

08004478 <startRxPing>:


static void startRxPing (xref2osjob_t osjob) {
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processPingRx);
 8004480:	4b04      	ldr	r3, [pc, #16]	@ (8004494 <startRxPing+0x1c>)
 8004482:	4a05      	ldr	r2, [pc, #20]	@ (8004498 <startRxPing+0x20>)
 8004484:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 8004486:	2002      	movs	r0, #2
 8004488:	f001 fb1e 	bl	8005ac8 <os_radio>
}
 800448c:	bf00      	nop
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	2000019c 	.word	0x2000019c
 8004498:	08004019 	.word	0x08004019

0800449c <engineUpdate>:


// Decide what to do next for the MAC layer of a device
static void engineUpdate (void) {
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 ) 
 80044a2:	4b90      	ldr	r3, [pc, #576]	@ (80046e4 <engineUpdate+0x248>)
 80044a4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80044a8:	f003 03c1 	and.w	r3, r3, #193	@ 0xc1
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f040 81ab 	bne.w	8004808 <engineUpdate+0x36c>
        return;

    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
 80044b2:	4b8c      	ldr	r3, [pc, #560]	@ (80046e4 <engineUpdate+0x248>)
 80044b4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d109      	bne.n	80044d0 <engineUpdate+0x34>
 80044bc:	4b89      	ldr	r3, [pc, #548]	@ (80046e4 <engineUpdate+0x248>)
 80044be:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80044c2:	f003 0304 	and.w	r3, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d102      	bne.n	80044d0 <engineUpdate+0x34>
        LMIC_startJoining();
 80044ca:	f7ff fd5b 	bl	8003f84 <LMIC_startJoining>
        return;
 80044ce:	e19e      	b.n	800480e <engineUpdate+0x372>
    }

    ostime_t now    = os_getTime();
 80044d0:	f000 fcd4 	bl	8004e7c <os_getTime>
 80044d4:	60b8      	str	r0, [r7, #8]
    ostime_t rxtime = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	617b      	str	r3, [r7, #20]
    ostime_t txbeg  = 0;
 80044da:	2300      	movs	r3, #0
 80044dc:	613b      	str	r3, [r7, #16]

    if( (LMIC.opmode & OP_TRACK) != 0 ) {
 80044de:	4b81      	ldr	r3, [pc, #516]	@ (80046e4 <engineUpdate+0x248>)
 80044e0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00f      	beq.n	800450c <engineUpdate+0x70>
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80044f2:	4b7c      	ldr	r3, [pc, #496]	@ (80046e4 <engineUpdate+0x248>)
 80044f4:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	dd01      	ble.n	8004502 <engineUpdate+0x66>
 80044fe:	f7fd f9a3 	bl	8001848 <hal_failed>
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
 8004502:	4b78      	ldr	r3, [pc, #480]	@ (80046e4 <engineUpdate+0x248>)
 8004504:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004508:	3b40      	subs	r3, #64	@ 0x40
 800450a:	617b      	str	r3, [r7, #20]
    }

    if( (LMIC.opmode & (OP_JOINING|OP_REJOIN|OP_TXDATA|OP_POLL)) != 0 ) {
 800450c:	4b75      	ldr	r3, [pc, #468]	@ (80046e4 <engineUpdate+0x248>)
 800450e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004512:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 80f2 	beq.w	8004700 <engineUpdate+0x264>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bit_t jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
 800451c:	4b71      	ldr	r3, [pc, #452]	@ (80046e4 <engineUpdate+0x248>)
 800451e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004522:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 8004526:	2b00      	cmp	r3, #0
 8004528:	bf14      	ite	ne
 800452a:	2301      	movne	r3, #1
 800452c:	2300      	moveq	r3, #0
 800452e:	b2db      	uxtb	r3, r3
 8004530:	71fb      	strb	r3, [r7, #7]
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
 8004532:	4b6c      	ldr	r3, [pc, #432]	@ (80046e4 <engineUpdate+0x248>)
 8004534:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004538:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800453c:	2b00      	cmp	r3, #0
 800453e:	d012      	beq.n	8004566 <engineUpdate+0xca>
            txbeg = LMIC.txend = nextTx(now);
 8004540:	68b8      	ldr	r0, [r7, #8]
 8004542:	f7fe f98f 	bl	8002864 <nextTx>
 8004546:	4603      	mov	r3, r0
 8004548:	4a66      	ldr	r2, [pc, #408]	@ (80046e4 <engineUpdate+0x248>)
 800454a:	6013      	str	r3, [r2, #0]
 800454c:	4b65      	ldr	r3, [pc, #404]	@ (80046e4 <engineUpdate+0x248>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	613b      	str	r3, [r7, #16]
            LMIC.opmode &= ~OP_NEXTCHNL;
 8004552:	4b64      	ldr	r3, [pc, #400]	@ (80046e4 <engineUpdate+0x248>)
 8004554:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004558:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800455c:	b29a      	uxth	r2, r3
 800455e:	4b61      	ldr	r3, [pc, #388]	@ (80046e4 <engineUpdate+0x248>)
 8004560:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
 8004564:	e002      	b.n	800456c <engineUpdate+0xd0>
        } else {
            txbeg = LMIC.txend;
 8004566:	4b5f      	ldr	r3, [pc, #380]	@ (80046e4 <engineUpdate+0x248>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	613b      	str	r3, [r7, #16]
        }
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (txbeg - LMIC.globalDutyAvail) < 0 )
 800456c:	4b5d      	ldr	r3, [pc, #372]	@ (80046e4 <engineUpdate+0x248>)
 800456e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d106      	bne.n	8004584 <engineUpdate+0xe8>
 8004576:	4b5b      	ldr	r3, [pc, #364]	@ (80046e4 <engineUpdate+0x248>)
 8004578:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800457c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <engineUpdate+0xfe>
 8004584:	4b57      	ldr	r3, [pc, #348]	@ (80046e4 <engineUpdate+0x248>)
 8004586:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	da03      	bge.n	800459a <engineUpdate+0xfe>
            txbeg = LMIC.globalDutyAvail;
 8004592:	4b54      	ldr	r3, [pc, #336]	@ (80046e4 <engineUpdate+0x248>)
 8004594:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004598:	613b      	str	r3, [r7, #16]
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 800459a:	4b52      	ldr	r3, [pc, #328]	@ (80046e4 <engineUpdate+0x248>)
 800459c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d017      	beq.n	80045d8 <engineUpdate+0x13c>
            txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime > 0 ) {
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <engineUpdate+0x116>
 80045ae:	4a4e      	ldr	r2, [pc, #312]	@ (80046e8 <engineUpdate+0x24c>)
 80045b0:	e000      	b.n	80045b4 <engineUpdate+0x118>
 80045b2:	4a4e      	ldr	r2, [pc, #312]	@ (80046ec <engineUpdate+0x250>)
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	441a      	add	r2, r3
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	1ad3      	subs	r3, r2, r3
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 80045bc:	2b00      	cmp	r3, #0
 80045be:	dd0b      	ble.n	80045d8 <engineUpdate+0x13c>
            // Not enough time to complete TX-RX before beacon - postpone after beacon.
            // In order to avoid clustering of postponed TX right after beacon randomize start!
            txDelay(rxtime + BCN_RESERVE_osticks, 16);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80045c6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80045ca:	2110      	movs	r1, #16
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7fd ff23 	bl	8002418 <txDelay>
            txbeg = 0;
 80045d2:	2300      	movs	r3, #0
 80045d4:	613b      	str	r3, [r7, #16]
            goto checkrx;
 80045d6:	e09b      	b.n	8004710 <engineUpdate+0x274>
        }
        // Earliest possible time vs overhead to setup radio
        if( txbeg - (now + TX_RAMPUP) < 0 ) {
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	3340      	adds	r3, #64	@ 0x40
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	da70      	bge.n	80046c6 <engineUpdate+0x22a>
            // We could send right now!
        txbeg = now;
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	613b      	str	r3, [r7, #16]
            dr_t txdr = (dr_t)LMIC.datarate;
 80045e8:	4b3e      	ldr	r3, [pc, #248]	@ (80046e4 <engineUpdate+0x248>)
 80045ea:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80045ee:	73fb      	strb	r3, [r7, #15]
            if( jacc ) {
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d01d      	beq.n	8004632 <engineUpdate+0x196>
                u1_t ftype;
                if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 80045f6:	4b3b      	ldr	r3, [pc, #236]	@ (80046e4 <engineUpdate+0x248>)
 80045f8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80045fc:	f003 0320 	and.w	r3, r3, #32
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00c      	beq.n	800461e <engineUpdate+0x182>
                    txdr = lowerDR(txdr, LMIC.rejoinCnt);
 8004604:	4b37      	ldr	r3, [pc, #220]	@ (80046e4 <engineUpdate+0x248>)
 8004606:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	4611      	mov	r1, r2
 800460e:	4618      	mov	r0, r3
 8004610:	f7fd fa10 	bl	8001a34 <lowerDR>
 8004614:	4603      	mov	r3, r0
 8004616:	73fb      	strb	r3, [r7, #15]
                    ftype = HDR_FTYPE_REJOIN;
 8004618:	23c0      	movs	r3, #192	@ 0xc0
 800461a:	73bb      	strb	r3, [r7, #14]
 800461c:	e001      	b.n	8004622 <engineUpdate+0x186>
                } else {
                    ftype = HDR_FTYPE_JREQ;
 800461e:	2300      	movs	r3, #0
 8004620:	73bb      	strb	r3, [r7, #14]
                }
                buildJoinRequest(ftype);
 8004622:	7bbb      	ldrb	r3, [r7, #14]
 8004624:	4618      	mov	r0, r3
 8004626:	f7ff fc6b 	bl	8003f00 <buildJoinRequest>
                LMIC.osjob.func = FUNC_ADDR(jreqDone);
 800462a:	4b2e      	ldr	r3, [pc, #184]	@ (80046e4 <engineUpdate+0x248>)
 800462c:	4a30      	ldr	r2, [pc, #192]	@ (80046f0 <engineUpdate+0x254>)
 800462e:	61da      	str	r2, [r3, #28]
 8004630:	e01d      	b.n	800466e <engineUpdate+0x1d2>
            } else {
                if( LMIC.seqnoDn >= 0xFFFFFF80 ) {
 8004632:	4b2c      	ldr	r3, [pc, #176]	@ (80046e4 <engineUpdate+0x248>)
 8004634:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8004638:	f113 0f81 	cmn.w	r3, #129	@ 0x81
 800463c:	d907      	bls.n	800464e <engineUpdate+0x1b2>
                                        e_.eui    = MAIN::CDEV->getEui(),
                                        e_.info   = LMIC.seqnoDn, 
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
 800463e:	bf00      	nop
 8004640:	e000      	b.n	8004644 <engineUpdate+0x1a8>
                    EV(specCond, ERR, (e_.reason = EV::specCond_t::UPSEQNO_ROLL_OVER,
                                       e_.eui    = MAIN::CDEV->getEui(),
                                       e_.info2  = LMIC.seqnoUp));
                    // Do not run RESET event callback from here!
                    // App code might do some stuff after send unaware of RESET.
                    goto reset;
 8004642:	bf00      	nop
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 8004644:	492b      	ldr	r1, [pc, #172]	@ (80046f4 <engineUpdate+0x258>)
 8004646:	482c      	ldr	r0, [pc, #176]	@ (80046f8 <engineUpdate+0x25c>)
 8004648:	f000 fc5c 	bl	8004f04 <os_setCallback>
                    return;
 800464c:	e0df      	b.n	800480e <engineUpdate+0x372>
                if( (LMIC.txCnt==0 && LMIC.seqnoUp == 0xFFFFFFFF) ) {
 800464e:	4b25      	ldr	r3, [pc, #148]	@ (80046e4 <engineUpdate+0x248>)
 8004650:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8004654:	2b00      	cmp	r3, #0
 8004656:	d105      	bne.n	8004664 <engineUpdate+0x1c8>
 8004658:	4b22      	ldr	r3, [pc, #136]	@ (80046e4 <engineUpdate+0x248>)
 800465a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800465e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004662:	d0ee      	beq.n	8004642 <engineUpdate+0x1a6>
                }
                buildDataFrame();
 8004664:	f7ff f9ba 	bl	80039dc <buildDataFrame>
                LMIC.osjob.func = FUNC_ADDR(updataDone);
 8004668:	4b1e      	ldr	r3, [pc, #120]	@ (80046e4 <engineUpdate+0x248>)
 800466a:	4a24      	ldr	r2, [pc, #144]	@ (80046fc <engineUpdate+0x260>)
 800466c:	61da      	str	r2, [r3, #28]
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	4618      	mov	r0, r3
 8004672:	f7fd f98b 	bl	800198c <updr2rps>
 8004676:	4603      	mov	r3, r0
 8004678:	461a      	mov	r2, r3
 800467a:	4b1a      	ldr	r3, [pc, #104]	@ (80046e4 <engineUpdate+0x248>)
 800467c:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8004680:	4619      	mov	r1, r3
 8004682:	4610      	mov	r0, r2
 8004684:	f7fd f91c 	bl	80018c0 <setCr>
 8004688:	4603      	mov	r3, r0
 800468a:	461a      	mov	r2, r3
 800468c:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <engineUpdate+0x248>)
 800468e:	81da      	strh	r2, [r3, #14]
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
 8004690:	4a14      	ldr	r2, [pc, #80]	@ (80046e4 <engineUpdate+0x248>)
 8004692:	7bfb      	ldrb	r3, [r7, #15]
 8004694:	7453      	strb	r3, [r2, #17]
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
 8004696:	4b13      	ldr	r3, [pc, #76]	@ (80046e4 <engineUpdate+0x248>)
 8004698:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800469c:	b21b      	sxth	r3, r3
 800469e:	f423 6319 	bic.w	r3, r3, #2448	@ 0x990
 80046a2:	b21b      	sxth	r3, r3
 80046a4:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 80046a8:	b21b      	sxth	r3, r3
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <engineUpdate+0x248>)
 80046ae:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            updateTx(txbeg);
 80046b2:	6938      	ldr	r0, [r7, #16]
 80046b4:	f7fe f88c 	bl	80027d0 <updateTx>
            reportEvent(EV_TXSTART);
 80046b8:	2011      	movs	r0, #17
 80046ba:	f7fe fa3d 	bl	8002b38 <reportEvent>
            os_radio(RADIO_TX);
 80046be:	2001      	movs	r0, #1
 80046c0:	f001 fa02 	bl	8005ac8 <os_radio>
            return;
 80046c4:	e0a3      	b.n	800480e <engineUpdate+0x372>
        }
        // Cannot yet TX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 80046c6:	4b07      	ldr	r3, [pc, #28]	@ (80046e4 <engineUpdate+0x248>)
 80046c8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046cc:	f003 0302 	and.w	r3, r3, #2
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 808c 	beq.w	80047ee <engineUpdate+0x352>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
        // Consider RX tasks
        if( txbeg == 0 ) // zero indicates no TX pending
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d119      	bne.n	8004710 <engineUpdate+0x274>
            txbeg += 1;  // TX delayed by one tick (insignificant amount of time)
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	3301      	adds	r3, #1
 80046e0:	613b      	str	r3, [r7, #16]
 80046e2:	e015      	b.n	8004710 <engineUpdate+0x274>
 80046e4:	2000019c 	.word	0x2000019c
 80046e8:	00046500 	.word	0x00046500
 80046ec:	0002ee00 	.word	0x0002ee00
 80046f0:	0800389d 	.word	0x0800389d
 80046f4:	08002b57 	.word	0x08002b57
 80046f8:	200001b0 	.word	0x200001b0
 80046fc:	080039ad 	.word	0x080039ad
    } else {
        // No TX pending - no scheduled RX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8004700:	4b44      	ldr	r3, [pc, #272]	@ (8004814 <engineUpdate+0x378>)
 8004702:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004706:	f003 0302 	and.w	r3, r3, #2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d07e      	beq.n	800480c <engineUpdate+0x370>
            return;
    }

    // Are we pingable?
  checkrx:
 800470e:	bf00      	nop
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
 8004710:	4b40      	ldr	r3, [pc, #256]	@ (8004814 <engineUpdate+0x378>)
 8004712:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004716:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800471a:	2b00      	cmp	r3, #0
 800471c:	d041      	beq.n	80047a2 <engineUpdate+0x306>
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	3340      	adds	r3, #64	@ 0x40
 8004722:	4619      	mov	r1, r3
 8004724:	483c      	ldr	r0, [pc, #240]	@ (8004818 <engineUpdate+0x37c>)
 8004726:	f7fd fdeb 	bl	8002300 <rxschedNext>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d038      	beq.n	80047a2 <engineUpdate+0x306>
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d006      	beq.n	8004744 <engineUpdate+0x2a8>
 8004736:	4b37      	ldr	r3, [pc, #220]	@ (8004814 <engineUpdate+0x378>)
 8004738:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800473c:	693a      	ldr	r2, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	db56      	blt.n	80047f2 <engineUpdate+0x356>
                goto txdelay;
            LMIC.rxsyms  = LMIC.ping.rxsyms;
 8004744:	4b33      	ldr	r3, [pc, #204]	@ (8004814 <engineUpdate+0x378>)
 8004746:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 800474a:	4b32      	ldr	r3, [pc, #200]	@ (8004814 <engineUpdate+0x378>)
 800474c:	741a      	strb	r2, [r3, #16]
            LMIC.rxtime  = LMIC.ping.rxtime;
 800474e:	4b31      	ldr	r3, [pc, #196]	@ (8004814 <engineUpdate+0x378>)
 8004750:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8004754:	4a2f      	ldr	r2, [pc, #188]	@ (8004814 <engineUpdate+0x378>)
 8004756:	6053      	str	r3, [r2, #4]
            LMIC.freq    = LMIC.ping.freq;
 8004758:	4b2e      	ldr	r3, [pc, #184]	@ (8004814 <engineUpdate+0x378>)
 800475a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800475e:	4a2d      	ldr	r2, [pc, #180]	@ (8004814 <engineUpdate+0x378>)
 8004760:	6093      	str	r3, [r2, #8]
            LMIC.rps     = dndr2rps(LMIC.ping.dr);
 8004762:	4b2c      	ldr	r3, [pc, #176]	@ (8004814 <engineUpdate+0x378>)
 8004764:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8004768:	4618      	mov	r0, r3
 800476a:	f7fd f921 	bl	80019b0 <dndr2rps>
 800476e:	4603      	mov	r3, r0
 8004770:	461a      	mov	r2, r3
 8004772:	4b28      	ldr	r3, [pc, #160]	@ (8004814 <engineUpdate+0x378>)
 8004774:	81da      	strh	r2, [r3, #14]
            LMIC.dataLen = 0;
 8004776:	4b27      	ldr	r3, [pc, #156]	@ (8004814 <engineUpdate+0x378>)
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0 );
 800477e:	4b25      	ldr	r3, [pc, #148]	@ (8004814 <engineUpdate+0x378>)
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 800478a:	da01      	bge.n	8004790 <engineUpdate+0x2f4>
 800478c:	f7fd f85c 	bl	8001848 <hal_failed>
            os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, FUNC_ADDR(startRxPing));
 8004790:	4b20      	ldr	r3, [pc, #128]	@ (8004814 <engineUpdate+0x378>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	3b40      	subs	r3, #64	@ 0x40
 8004796:	4a21      	ldr	r2, [pc, #132]	@ (800481c <engineUpdate+0x380>)
 8004798:	4619      	mov	r1, r3
 800479a:	4821      	ldr	r0, [pc, #132]	@ (8004820 <engineUpdate+0x384>)
 800479c:	f000 fbd8 	bl	8004f50 <os_setTimedCallback>
            return;
 80047a0:	e035      	b.n	800480e <engineUpdate+0x372>
        }
        // no - just wait for the beacon
    }

    if( txbeg != 0  &&  (txbeg - rxtime) < 0 )
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d004      	beq.n	80047b2 <engineUpdate+0x316>
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	db21      	blt.n	80047f6 <engineUpdate+0x35a>
        goto txdelay;

    setBcnRxParams();
 80047b2:	f7fe f8f3 	bl	800299c <setBcnRxParams>
    LMIC.rxsyms = LMIC.bcnRxsyms;
 80047b6:	4b17      	ldr	r3, [pc, #92]	@ (8004814 <engineUpdate+0x378>)
 80047b8:	f893 2189 	ldrb.w	r2, [r3, #393]	@ 0x189
 80047bc:	4b15      	ldr	r3, [pc, #84]	@ (8004814 <engineUpdate+0x378>)
 80047be:	741a      	strb	r2, [r3, #16]
    LMIC.rxtime = LMIC.bcnRxtime;
 80047c0:	4b14      	ldr	r3, [pc, #80]	@ (8004814 <engineUpdate+0x378>)
 80047c2:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 80047c6:	4a13      	ldr	r2, [pc, #76]	@ (8004814 <engineUpdate+0x378>)
 80047c8:	6053      	str	r3, [r2, #4]
    if( now - rxtime >= 0 ) {
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	db06      	blt.n	80047e2 <engineUpdate+0x346>
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
 80047d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004814 <engineUpdate+0x378>)
 80047d6:	4a13      	ldr	r2, [pc, #76]	@ (8004824 <engineUpdate+0x388>)
 80047d8:	61da      	str	r2, [r3, #28]
        os_radio(RADIO_RX);
 80047da:	2002      	movs	r0, #2
 80047dc:	f001 f974 	bl	8005ac8 <os_radio>
        return;
 80047e0:	e015      	b.n	800480e <engineUpdate+0x372>
    }
    os_setTimedCallback(&LMIC.osjob, rxtime, FUNC_ADDR(startRxBcn));
 80047e2:	4a11      	ldr	r2, [pc, #68]	@ (8004828 <engineUpdate+0x38c>)
 80047e4:	6979      	ldr	r1, [r7, #20]
 80047e6:	480e      	ldr	r0, [pc, #56]	@ (8004820 <engineUpdate+0x384>)
 80047e8:	f000 fbb2 	bl	8004f50 <os_setTimedCallback>
    return;
 80047ec:	e00f      	b.n	800480e <engineUpdate+0x372>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
 80047ee:	bf00      	nop
 80047f0:	e002      	b.n	80047f8 <engineUpdate+0x35c>
                goto txdelay;
 80047f2:	bf00      	nop
 80047f4:	e000      	b.n	80047f8 <engineUpdate+0x35c>
        goto txdelay;
 80047f6:	bf00      	nop
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	3b40      	subs	r3, #64	@ 0x40
 80047fc:	4a0b      	ldr	r2, [pc, #44]	@ (800482c <engineUpdate+0x390>)
 80047fe:	4619      	mov	r1, r3
 8004800:	4807      	ldr	r0, [pc, #28]	@ (8004820 <engineUpdate+0x384>)
 8004802:	f000 fba5 	bl	8004f50 <os_setTimedCallback>
 8004806:	e002      	b.n	800480e <engineUpdate+0x372>
        return;
 8004808:	bf00      	nop
 800480a:	e000      	b.n	800480e <engineUpdate+0x372>
            return;
 800480c:	bf00      	nop
}
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	2000019c 	.word	0x2000019c
 8004818:	200002d0 	.word	0x200002d0
 800481c:	08004479 	.word	0x08004479
 8004820:	200001b0 	.word	0x200001b0
 8004824:	0800423d 	.word	0x0800423d
 8004828:	08004455 	.word	0x08004455
 800482c:	08002b25 	.word	0x08002b25

08004830 <LMIC_reset>:
    os_radio(RADIO_RST);
    LMIC.opmode |= OP_SHUTDOWN;
}


void LMIC_reset (void) {
 8004830:	b598      	push	{r3, r4, r7, lr}
 8004832:	af00      	add	r7, sp, #0
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = EV_RESET));
    os_radio(RADIO_RST);
 8004834:	2000      	movs	r0, #0
 8004836:	f001 f947 	bl	8005ac8 <os_radio>
    os_clearCallback(&LMIC.osjob);
 800483a:	4821      	ldr	r0, [pc, #132]	@ (80048c0 <LMIC_reset+0x90>)
 800483c:	f000 fb44 	bl	8004ec8 <os_clearCallback>

    os_clearMem((xref2u1_t)&LMIC,SIZEOFEXPR(LMIC));
 8004840:	f44f 72d6 	mov.w	r2, #428	@ 0x1ac
 8004844:	2100      	movs	r1, #0
 8004846:	481f      	ldr	r0, [pc, #124]	@ (80048c4 <LMIC_reset+0x94>)
 8004848:	f005 ffe9 	bl	800a81e <memset>
    LMIC.devaddr      =  0;
 800484c:	4b1d      	ldr	r3, [pc, #116]	@ (80048c4 <LMIC_reset+0x94>)
 800484e:	2200      	movs	r2, #0
 8004850:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    LMIC.devNonce     =  os_getRndU2();
 8004854:	f001 f83c 	bl	80058d0 <radio_rand1>
 8004858:	4603      	mov	r3, r0
 800485a:	021b      	lsls	r3, r3, #8
 800485c:	b21c      	sxth	r4, r3
 800485e:	f001 f837 	bl	80058d0 <radio_rand1>
 8004862:	4603      	mov	r3, r0
 8004864:	b21b      	sxth	r3, r3
 8004866:	4323      	orrs	r3, r4
 8004868:	b21b      	sxth	r3, r3
 800486a:	b29a      	uxth	r2, r3
 800486c:	4b15      	ldr	r3, [pc, #84]	@ (80048c4 <LMIC_reset+0x94>)
 800486e:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    LMIC.opmode       =  OP_NONE;
 8004872:	4b14      	ldr	r3, [pc, #80]	@ (80048c4 <LMIC_reset+0x94>)
 8004874:	2200      	movs	r2, #0
 8004876:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.errcr        =  CR_4_5;
 800487a:	4b12      	ldr	r3, [pc, #72]	@ (80048c4 <LMIC_reset+0x94>)
 800487c:	2200      	movs	r2, #0
 800487e:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    LMIC.adrEnabled   =  FCT_ADREN;
 8004882:	4b10      	ldr	r3, [pc, #64]	@ (80048c4 <LMIC_reset+0x94>)
 8004884:	2280      	movs	r2, #128	@ 0x80
 8004886:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    LMIC.dn2Dr        =  DR_DNW2;   // we need this for 2nd DN window of join accept
 800488a:	4b0e      	ldr	r3, [pc, #56]	@ (80048c4 <LMIC_reset+0x94>)
 800488c:	2200      	movs	r2, #0
 800488e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq      =  FREQ_DNW2; // ditto
 8004892:	4b0c      	ldr	r3, [pc, #48]	@ (80048c4 <LMIC_reset+0x94>)
 8004894:	4a0c      	ldr	r2, [pc, #48]	@ (80048c8 <LMIC_reset+0x98>)
 8004896:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.rxDelay      =  DELAY_DNW1;
 800489a:	4b0a      	ldr	r3, [pc, #40]	@ (80048c4 <LMIC_reset+0x94>)
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    LMIC.ping.freq    =  FREQ_PING; // defaults for ping
 80048a2:	4b08      	ldr	r3, [pc, #32]	@ (80048c4 <LMIC_reset+0x94>)
 80048a4:	4a08      	ldr	r2, [pc, #32]	@ (80048c8 <LMIC_reset+0x98>)
 80048a6:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr      =  DR_PING;   // ditto
 80048aa:	4b06      	ldr	r3, [pc, #24]	@ (80048c4 <LMIC_reset+0x94>)
 80048ac:	2203      	movs	r2, #3
 80048ae:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    LMIC.ping.intvExp =  0xFF;
 80048b2:	4b04      	ldr	r3, [pc, #16]	@ (80048c4 <LMIC_reset+0x94>)
 80048b4:	22ff      	movs	r2, #255	@ 0xff
 80048b6:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    DO_DEVDB(LMIC.dn2Dr,        dn2Dr);
    DO_DEVDB(LMIC.dn2Freq,      dn2Freq);
    DO_DEVDB(LMIC.ping.freq,    pingFreq);
    DO_DEVDB(LMIC.ping.dr,      pingDr);
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}
 80048ba:	bf00      	nop
 80048bc:	bd98      	pop	{r3, r4, r7, pc}
 80048be:	bf00      	nop
 80048c0:	200001b0 	.word	0x200001b0
 80048c4:	2000019c 	.word	0x2000019c
 80048c8:	33d3e608 	.word	0x33d3e608

080048cc <LMIC_init>:


void LMIC_init (void) {
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
    LMIC.opmode = OP_SHUTDOWN;
 80048d0:	4b04      	ldr	r3, [pc, #16]	@ (80048e4 <LMIC_init+0x18>)
 80048d2:	2240      	movs	r2, #64	@ 0x40
 80048d4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
}
 80048d8:	bf00      	nop
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	2000019c 	.word	0x2000019c

080048e8 <LMIC_setTxData>:
    os_radio(RADIO_RST);
    engineUpdate();
}


void LMIC_setTxData (void) {
 80048e8:	b580      	push	{r7, lr}
 80048ea:	af00      	add	r7, sp, #0
    LMIC.opmode |= OP_TXDATA;
 80048ec:	4b0b      	ldr	r3, [pc, #44]	@ (800491c <LMIC_setTxData+0x34>)
 80048ee:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80048f2:	f043 0308 	orr.w	r3, r3, #8
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	4b08      	ldr	r3, [pc, #32]	@ (800491c <LMIC_setTxData+0x34>)
 80048fa:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    if( (LMIC.opmode & OP_JOINING) == 0 )
 80048fe:	4b07      	ldr	r3, [pc, #28]	@ (800491c <LMIC_setTxData+0x34>)
 8004900:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d103      	bne.n	8004914 <LMIC_setTxData+0x2c>
        LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
 800490c:	4b03      	ldr	r3, [pc, #12]	@ (800491c <LMIC_setTxData+0x34>)
 800490e:	2200      	movs	r2, #0
 8004910:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    engineUpdate();
 8004914:	f7ff fdc2 	bl	800449c <engineUpdate>
}
 8004918:	bf00      	nop
 800491a:	bd80      	pop	{r7, pc}
 800491c:	2000019c 	.word	0x2000019c

08004920 <LMIC_setTxData2>:


//
int LMIC_setTxData2 (u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed) {
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6039      	str	r1, [r7, #0]
 8004928:	4611      	mov	r1, r2
 800492a:	461a      	mov	r2, r3
 800492c:	4603      	mov	r3, r0
 800492e:	71fb      	strb	r3, [r7, #7]
 8004930:	460b      	mov	r3, r1
 8004932:	71bb      	strb	r3, [r7, #6]
 8004934:	4613      	mov	r3, r2
 8004936:	717b      	strb	r3, [r7, #5]
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
 8004938:	79bb      	ldrb	r3, [r7, #6]
 800493a:	2b34      	cmp	r3, #52	@ 0x34
 800493c:	d902      	bls.n	8004944 <LMIC_setTxData2+0x24>
        return -2;
 800493e:	f06f 0301 	mvn.w	r3, #1
 8004942:	e017      	b.n	8004974 <LMIC_setTxData2+0x54>
    if( data != (xref2u1_t)0 )
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <LMIC_setTxData2+0x36>
        os_copyMem(LMIC.pendTxData, data, dlen);
 800494a:	79bb      	ldrb	r3, [r7, #6]
 800494c:	461a      	mov	r2, r3
 800494e:	6839      	ldr	r1, [r7, #0]
 8004950:	480a      	ldr	r0, [pc, #40]	@ (800497c <LMIC_setTxData2+0x5c>)
 8004952:	f005 ff91 	bl	800a878 <memcpy>
    LMIC.pendTxConf = confirmed;
 8004956:	4a0a      	ldr	r2, [pc, #40]	@ (8004980 <LMIC_setTxData2+0x60>)
 8004958:	797b      	ldrb	r3, [r7, #5]
 800495a:	f882 30bb 	strb.w	r3, [r2, #187]	@ 0xbb
    LMIC.pendTxPort = port;
 800495e:	4a08      	ldr	r2, [pc, #32]	@ (8004980 <LMIC_setTxData2+0x60>)
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	f882 30ba 	strb.w	r3, [r2, #186]	@ 0xba
    LMIC.pendTxLen  = dlen;
 8004966:	4a06      	ldr	r2, [pc, #24]	@ (8004980 <LMIC_setTxData2+0x60>)
 8004968:	79bb      	ldrb	r3, [r7, #6]
 800496a:	f882 30bc 	strb.w	r3, [r2, #188]	@ 0xbc
    LMIC_setTxData();
 800496e:	f7ff ffbb 	bl	80048e8 <LMIC_setTxData>
    return 0;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	20000259 	.word	0x20000259
 8004980:	2000019c 	.word	0x2000019c

08004984 <os_getArtEui>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// provide application router ID (8 bytes, LSBF)
void os_getArtEui(u1_t *buf)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
	memcpy(buf, APPEUI, 8);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4906      	ldr	r1, [pc, #24]	@ (80049a8 <os_getArtEui+0x24>)
 8004990:	461a      	mov	r2, r3
 8004992:	460b      	mov	r3, r1
 8004994:	cb03      	ldmia	r3!, {r0, r1}
 8004996:	6010      	str	r0, [r2, #0]
 8004998:	6051      	str	r1, [r2, #4]
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	0800bd00 	.word	0x0800bd00

080049ac <os_getDevEui>:

// provide device ID (8 bytes, LSBF)
void os_getDevEui(u1_t *buf)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVEUI, 8);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4906      	ldr	r1, [pc, #24]	@ (80049d0 <os_getDevEui+0x24>)
 80049b8:	461a      	mov	r2, r3
 80049ba:	460b      	mov	r3, r1
 80049bc:	cb03      	ldmia	r3!, {r0, r1}
 80049be:	6010      	str	r0, [r2, #0]
 80049c0:	6051      	str	r1, [r2, #4]
}
 80049c2:	bf00      	nop
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	0800bd08 	.word	0x0800bd08

080049d4 <os_getDevKey>:

// provide device key (16 bytes)
void os_getDevKey(u1_t *buf)
{
 80049d4:	b4b0      	push	{r4, r5, r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVKEY, 16);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a06      	ldr	r2, [pc, #24]	@ (80049f8 <os_getDevKey+0x24>)
 80049e0:	461c      	mov	r4, r3
 80049e2:	4615      	mov	r5, r2
 80049e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049e6:	6020      	str	r0, [r4, #0]
 80049e8:	6061      	str	r1, [r4, #4]
 80049ea:	60a2      	str	r2, [r4, #8]
 80049ec:	60e3      	str	r3, [r4, #12]
}
 80049ee:	bf00      	nop
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bcb0      	pop	{r4, r5, r7}
 80049f6:	4770      	bx	lr
 80049f8:	0800bd10 	.word	0x0800bd10

080049fc <initsensor>:

void initsensor()
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0
	// Here you init your sensors
}
 8004a00:	bf00      	nop
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <initfunc>:

void initfunc(osjob_t *j)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
	// initialize sensor hardware
	initsensor();
 8004a12:	f7ff fff3 	bl	80049fc <initsensor>
	// reset MAC state
	LMIC_reset();
 8004a16:	f7ff ff0b 	bl	8004830 <LMIC_reset>
	// start joining
	LMIC_startJoining();
 8004a1a:	f7ff fab3 	bl	8003f84 <LMIC_startJoining>
	// init done - onEvent() callback will be invoked...
}
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <readsensor>:

u2_t readsensor()
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
	u2_t value = temp; /// read from everything ...make your own sensor
 8004a2e:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <readsensor+0x1c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	80fb      	strh	r3, [r7, #6]
	return value;
 8004a34:	88fb      	ldrh	r3, [r7, #6]
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	2000034c 	.word	0x2000034c

08004a48 <reportfunc>:

static osjob_t reportjob;
// report sensor value every minute
static void reportfunc(osjob_t *j)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
	// read sensor
	u2_t val = readsensor();
 8004a50:	f7ff ffea 	bl	8004a28 <readsensor>
 8004a54:	4603      	mov	r3, r0
 8004a56:	81fb      	strh	r3, [r7, #14]
	debug_val("val = ", val);
 8004a58:	89fb      	ldrh	r3, [r7, #14]
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	4810      	ldr	r0, [pc, #64]	@ (8004aa0 <reportfunc+0x58>)
 8004a5e:	f7fc fc36 	bl	80012ce <debug_val>
	// prepare and schedule data for transmission
	LMIC.frame[0] = val << 8;
 8004a62:	4b10      	ldr	r3, [pc, #64]	@ (8004aa4 <reportfunc+0x5c>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
	LMIC.frame[1] = val;
 8004a6a:	89fb      	ldrh	r3, [r7, #14]
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa4 <reportfunc+0x5c>)
 8004a70:	f883 2149 	strb.w	r2, [r3, #329]	@ 0x149
	// La fonction LMIC_setTxData2 envoie
	LMIC_setTxData2(1, LMIC.frame, 2, 0);
 8004a74:	2300      	movs	r3, #0
 8004a76:	2202      	movs	r2, #2
 8004a78:	490b      	ldr	r1, [pc, #44]	@ (8004aa8 <reportfunc+0x60>)
 8004a7a:	2001      	movs	r0, #1
 8004a7c:	f7ff ff50 	bl	8004920 <LMIC_setTxData2>
	// la trame Lora : LMIC.frame
	// (port 1, 2 bytes, unconfirmed)
	// reschedule job in 15 seconds
	os_setTimedCallback(j, os_getTime() + sec2osticks(15), reportfunc);
 8004a80:	f000 f9fc 	bl	8004e7c <os_getTime>
 8004a84:	4603      	mov	r3, r0
 8004a86:	f503 23ea 	add.w	r3, r3, #479232	@ 0x75000
 8004a8a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8004a8e:	4a07      	ldr	r2, [pc, #28]	@ (8004aac <reportfunc+0x64>)
 8004a90:	4619      	mov	r1, r3
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 fa5c 	bl	8004f50 <os_setTimedCallback>
}
 8004a98:	bf00      	nop
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	0800a9cc 	.word	0x0800a9cc
 8004aa4:	2000019c 	.word	0x2000019c
 8004aa8:	200002e4 	.word	0x200002e4
 8004aac:	08004a49 	.word	0x08004a49

08004ab0 <blinkfunc>:
}

static osjob_t blinkjob;
static u1_t ledstate = 0;
static void blinkfunc(osjob_t *j)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
	// toggle LED
	ledstate = !ledstate;
 8004ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8004af4 <blinkfunc+0x44>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8004af4 <blinkfunc+0x44>)
 8004aca:	701a      	strb	r2, [r3, #0]
	debug_led(ledstate);
 8004acc:	4b09      	ldr	r3, [pc, #36]	@ (8004af4 <blinkfunc+0x44>)
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7fc fb5f 	bl	8001194 <debug_led>
	// reschedule blink job
	os_setTimedCallback(j, os_getTime() + ms2osticks(100), blinkfunc);
 8004ad6:	f000 f9d1 	bl	8004e7c <os_getTime>
 8004ada:	4603      	mov	r3, r0
 8004adc:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8004ae0:	4a05      	ldr	r2, [pc, #20]	@ (8004af8 <blinkfunc+0x48>)
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 fa33 	bl	8004f50 <os_setTimedCallback>
}
 8004aea:	bf00      	nop
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	20000368 	.word	0x20000368
 8004af8:	08004ab1 	.word	0x08004ab1

08004afc <onEvent>:

//////////////////////////////////////////////////
// LMIC EVENT CALLBACK
//////////////////////////////////////////////////
void onEvent(ev_t ev)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	4603      	mov	r3, r0
 8004b04:	71fb      	strb	r3, [r7, #7]
	debug_event(ev);
 8004b06:	79fb      	ldrb	r3, [r7, #7]
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fc fc83 	bl	8001414 <debug_event>
	switch (ev) {
 8004b0e:	79fb      	ldrb	r3, [r7, #7]
 8004b10:	3b01      	subs	r3, #1
 8004b12:	2b0e      	cmp	r3, #14
 8004b14:	f200 8093 	bhi.w	8004c3e <onEvent+0x142>
 8004b18:	a201      	add	r2, pc, #4	@ (adr r2, 8004b20 <onEvent+0x24>)
 8004b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1e:	bf00      	nop
 8004b20:	08004b87 	.word	0x08004b87
 8004b24:	08004b8f 	.word	0x08004b8f
 8004b28:	08004b97 	.word	0x08004b97
 8004b2c:	08004b9f 	.word	0x08004b9f
 8004b30:	08004b5d 	.word	0x08004b5d
 8004b34:	08004b6b 	.word	0x08004b6b
 8004b38:	08004ba7 	.word	0x08004ba7
 8004b3c:	08004b7f 	.word	0x08004b7f
 8004b40:	08004baf 	.word	0x08004baf
 8004b44:	08004bb7 	.word	0x08004bb7
 8004b48:	08004c17 	.word	0x08004c17
 8004b4c:	08004c1f 	.word	0x08004c1f
 8004b50:	08004c27 	.word	0x08004c27
 8004b54:	08004c2f 	.word	0x08004c2f
 8004b58:	08004c37 	.word	0x08004c37
	// network joined, session established
	case EV_JOINING:
		debug_str("try joining\r\n");
 8004b5c:	483c      	ldr	r0, [pc, #240]	@ (8004c50 <onEvent+0x154>)
 8004b5e:	f7fc fba1 	bl	80012a4 <debug_str>
		blinkfunc(&blinkjob);
 8004b62:	483c      	ldr	r0, [pc, #240]	@ (8004c54 <onEvent+0x158>)
 8004b64:	f7ff ffa4 	bl	8004ab0 <blinkfunc>
		break;
 8004b68:	e06e      	b.n	8004c48 <onEvent+0x14c>
	case EV_JOINED:
		// kick-off periodic sensor job
		os_clearCallback(&blinkjob);
 8004b6a:	483a      	ldr	r0, [pc, #232]	@ (8004c54 <onEvent+0x158>)
 8004b6c:	f000 f9ac 	bl	8004ec8 <os_clearCallback>
		debug_led(1);
 8004b70:	2001      	movs	r0, #1
 8004b72:	f7fc fb0f 	bl	8001194 <debug_led>
		reportfunc(&reportjob);
 8004b76:	4838      	ldr	r0, [pc, #224]	@ (8004c58 <onEvent+0x15c>)
 8004b78:	f7ff ff66 	bl	8004a48 <reportfunc>
		break;
 8004b7c:	e064      	b.n	8004c48 <onEvent+0x14c>
	case EV_JOIN_FAILED:
		debug_str("join failed\r\n");
 8004b7e:	4837      	ldr	r0, [pc, #220]	@ (8004c5c <onEvent+0x160>)
 8004b80:	f7fc fb90 	bl	80012a4 <debug_str>
		break;
 8004b84:	e060      	b.n	8004c48 <onEvent+0x14c>
	case EV_SCAN_TIMEOUT:
		debug_str("EV_SCAN_TIMEOUT\r\n");
 8004b86:	4836      	ldr	r0, [pc, #216]	@ (8004c60 <onEvent+0x164>)
 8004b88:	f7fc fb8c 	bl	80012a4 <debug_str>
		break;
 8004b8c:	e05c      	b.n	8004c48 <onEvent+0x14c>
	case EV_BEACON_FOUND:
		debug_str("EV_BEACON_FOUND\r\n");
 8004b8e:	4835      	ldr	r0, [pc, #212]	@ (8004c64 <onEvent+0x168>)
 8004b90:	f7fc fb88 	bl	80012a4 <debug_str>
		break;
 8004b94:	e058      	b.n	8004c48 <onEvent+0x14c>
	case EV_BEACON_MISSED:
		debug_str("EV_BEACON_MISSED\r\n");
 8004b96:	4834      	ldr	r0, [pc, #208]	@ (8004c68 <onEvent+0x16c>)
 8004b98:	f7fc fb84 	bl	80012a4 <debug_str>
		break;
 8004b9c:	e054      	b.n	8004c48 <onEvent+0x14c>
	case EV_BEACON_TRACKED:
		debug_str("EV_BEACON_TRACKED\r\n");
 8004b9e:	4833      	ldr	r0, [pc, #204]	@ (8004c6c <onEvent+0x170>)
 8004ba0:	f7fc fb80 	bl	80012a4 <debug_str>
		break;
 8004ba4:	e050      	b.n	8004c48 <onEvent+0x14c>
	case EV_RFU1:
		debug_str("EV_RFU1\r\n");
 8004ba6:	4832      	ldr	r0, [pc, #200]	@ (8004c70 <onEvent+0x174>)
 8004ba8:	f7fc fb7c 	bl	80012a4 <debug_str>
		break;
 8004bac:	e04c      	b.n	8004c48 <onEvent+0x14c>
	case EV_REJOIN_FAILED:
		debug_str("EV_REJOIN_FAILED\r\n");
 8004bae:	4831      	ldr	r0, [pc, #196]	@ (8004c74 <onEvent+0x178>)
 8004bb0:	f7fc fb78 	bl	80012a4 <debug_str>
		break;
 8004bb4:	e048      	b.n	8004c48 <onEvent+0x14c>
	case EV_TXCOMPLETE:
		debug_str("EV_TXCOMPLETE (includes waiting for RX windows)\r\n");
 8004bb6:	4830      	ldr	r0, [pc, #192]	@ (8004c78 <onEvent+0x17c>)
 8004bb8:	f7fc fb74 	bl	80012a4 <debug_str>
		if (LMIC.txrxFlags & TXRX_ACK)
 8004bbc:	4b2f      	ldr	r3, [pc, #188]	@ (8004c7c <onEvent+0x180>)
 8004bbe:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8004bc2:	b25b      	sxtb	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	da02      	bge.n	8004bce <onEvent+0xd2>
			debug_str("Received ack\r\n");
 8004bc8:	482d      	ldr	r0, [pc, #180]	@ (8004c80 <onEvent+0x184>)
 8004bca:	f7fc fb6b 	bl	80012a4 <debug_str>
		if (LMIC.dataLen) {
 8004bce:	4b2b      	ldr	r3, [pc, #172]	@ (8004c7c <onEvent+0x180>)
 8004bd0:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d036      	beq.n	8004c46 <onEvent+0x14a>
			debug_valdec("Received bytes of payload\r\n:", LMIC.dataLen);
 8004bd8:	4b28      	ldr	r3, [pc, #160]	@ (8004c7c <onEvent+0x180>)
 8004bda:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004bde:	4619      	mov	r1, r3
 8004be0:	4828      	ldr	r0, [pc, #160]	@ (8004c84 <onEvent+0x188>)
 8004be2:	f7fc fb89 	bl	80012f8 <debug_valdec>
			debug_val("Data = :", LMIC.frame[LMIC.dataBeg]);
 8004be6:	4b25      	ldr	r3, [pc, #148]	@ (8004c7c <onEvent+0x180>)
 8004be8:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
 8004bec:	461a      	mov	r2, r3
 8004bee:	4b23      	ldr	r3, [pc, #140]	@ (8004c7c <onEvent+0x180>)
 8004bf0:	4413      	add	r3, r2
 8004bf2:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	4823      	ldr	r0, [pc, #140]	@ (8004c88 <onEvent+0x18c>)
 8004bfa:	f7fc fb68 	bl	80012ce <debug_val>
			debug_led(LMIC.frame[LMIC.dataBeg]);
 8004bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8004c7c <onEvent+0x180>)
 8004c00:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
 8004c04:	461a      	mov	r2, r3
 8004c06:	4b1d      	ldr	r3, [pc, #116]	@ (8004c7c <onEvent+0x180>)
 8004c08:	4413      	add	r3, r2
 8004c0a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fc fac0 	bl	8001194 <debug_led>
		}
		break;
 8004c14:	e017      	b.n	8004c46 <onEvent+0x14a>
	case EV_LOST_TSYNC:
		debug_str("EV_LOST_TSYNC\r\n");
 8004c16:	481d      	ldr	r0, [pc, #116]	@ (8004c8c <onEvent+0x190>)
 8004c18:	f7fc fb44 	bl	80012a4 <debug_str>
		break;
 8004c1c:	e014      	b.n	8004c48 <onEvent+0x14c>
	case EV_RESET:
		debug_str("EV_RESET\r\n");
 8004c1e:	481c      	ldr	r0, [pc, #112]	@ (8004c90 <onEvent+0x194>)
 8004c20:	f7fc fb40 	bl	80012a4 <debug_str>
		break;
 8004c24:	e010      	b.n	8004c48 <onEvent+0x14c>
	case EV_RXCOMPLETE:
		// data received in ping slot
		debug_str("EV_RXCOMPLETE\r\n");
 8004c26:	481b      	ldr	r0, [pc, #108]	@ (8004c94 <onEvent+0x198>)
 8004c28:	f7fc fb3c 	bl	80012a4 <debug_str>
		break;
 8004c2c:	e00c      	b.n	8004c48 <onEvent+0x14c>
	case EV_LINK_DEAD:
		debug_str("EV_LINK_DEAD\r\n");
 8004c2e:	481a      	ldr	r0, [pc, #104]	@ (8004c98 <onEvent+0x19c>)
 8004c30:	f7fc fb38 	bl	80012a4 <debug_str>
		break;
 8004c34:	e008      	b.n	8004c48 <onEvent+0x14c>
	case EV_LINK_ALIVE:
		debug_str("EV_LINK_ALIVE\r\n");
 8004c36:	4819      	ldr	r0, [pc, #100]	@ (8004c9c <onEvent+0x1a0>)
 8004c38:	f7fc fb34 	bl	80012a4 <debug_str>
		break;
 8004c3c:	e004      	b.n	8004c48 <onEvent+0x14c>
	default:
		debug_str("Unknown event\r\n");
 8004c3e:	4818      	ldr	r0, [pc, #96]	@ (8004ca0 <onEvent+0x1a4>)
 8004c40:	f7fc fb30 	bl	80012a4 <debug_str>
		break;
 8004c44:	e000      	b.n	8004c48 <onEvent+0x14c>
		break;
 8004c46:	bf00      	nop
	}
}
 8004c48:	bf00      	nop
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	0800a9ec 	.word	0x0800a9ec
 8004c54:	2000035c 	.word	0x2000035c
 8004c58:	20000350 	.word	0x20000350
 8004c5c:	0800a9fc 	.word	0x0800a9fc
 8004c60:	0800aa0c 	.word	0x0800aa0c
 8004c64:	0800aa20 	.word	0x0800aa20
 8004c68:	0800aa34 	.word	0x0800aa34
 8004c6c:	0800aa48 	.word	0x0800aa48
 8004c70:	0800aa5c 	.word	0x0800aa5c
 8004c74:	0800aa68 	.word	0x0800aa68
 8004c78:	0800aa7c 	.word	0x0800aa7c
 8004c7c:	2000019c 	.word	0x2000019c
 8004c80:	0800aab0 	.word	0x0800aab0
 8004c84:	0800aac0 	.word	0x0800aac0
 8004c88:	0800aae0 	.word	0x0800aae0
 8004c8c:	0800aaec 	.word	0x0800aaec
 8004c90:	0800aafc 	.word	0x0800aafc
 8004c94:	0800ab08 	.word	0x0800ab08
 8004c98:	0800ab18 	.word	0x0800ab18
 8004c9c:	0800ab28 	.word	0x0800ab28
 8004ca0:	0800ab38 	.word	0x0800ab38

08004ca4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004caa:	f001 f9ac 	bl	8006006 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004cae:	f000 f839 	bl	8004d24 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8004cb2:	f7fc fbcd 	bl	8001450 <MX_GPIO_Init>
	MX_SPI3_Init();
 8004cb6:	f000 ff33 	bl	8005b20 <MX_SPI3_Init>
	MX_TIM7_Init();
 8004cba:	f001 f879 	bl	8005db0 <MX_TIM7_Init>
	MX_USART1_UART_Init();
 8004cbe:	f001 f8f1 	bl	8005ea4 <MX_USART1_UART_Init>
	MX_ADC1_Init();
 8004cc2:	f7fb fc4b 	bl	800055c <MX_ADC1_Init>
	MX_TIM6_Init();
 8004cc6:	f001 f83b 	bl	8005d40 <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8004cca:	217f      	movs	r1, #127	@ 0x7f
 8004ccc:	4810      	ldr	r0, [pc, #64]	@ (8004d10 <main+0x6c>)
 8004cce:	f002 fccf 	bl	8007670 <HAL_ADCEx_Calibration_Start>
	HAL_TIM_Base_Start_IT(&htim6);
 8004cd2:	4810      	ldr	r0, [pc, #64]	@ (8004d14 <main+0x70>)
 8004cd4:	f004 fe0c 	bl	80098f0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);   // <----------- change to your setup
 8004cd8:	480f      	ldr	r0, [pc, #60]	@ (8004d18 <main+0x74>)
 8004cda:	f004 fe09 	bl	80098f0 <HAL_TIM_Base_Start_IT>
	__HAL_SPI_ENABLE(&hspi3);        // <----------- change to your setup
 8004cde:	4b0f      	ldr	r3, [pc, #60]	@ (8004d1c <main+0x78>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <main+0x78>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cec:	601a      	str	r2, [r3, #0]
	osjob_t initjob;
	// initialize runtime env
	os_init();
 8004cee:	f000 f8b3 	bl	8004e58 <os_init>
	// initialize debug library
	debug_init();
 8004cf2:	f7fc fa45 	bl	8001180 <debug_init>
	// setup initial job
	os_setCallback(&initjob, initfunc);
 8004cf6:	1d3b      	adds	r3, r7, #4
 8004cf8:	4909      	ldr	r1, [pc, #36]	@ (8004d20 <main+0x7c>)
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 f902 	bl	8004f04 <os_setCallback>
	// execute scheduled jobs and events
	os_runloop();
 8004d00:	f000 f95c 	bl	8004fbc <os_runloop>
	// (not reached)
	return 0;
 8004d04:	2300      	movs	r3, #0
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
	}
	/* USER CODE END 3 */
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	20000070 	.word	0x20000070
 8004d14:	200003e8 	.word	0x200003e8
 8004d18:	20000434 	.word	0x20000434
 8004d1c:	20000384 	.word	0x20000384
 8004d20:	08004a0b 	.word	0x08004a0b

08004d24 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b096      	sub	sp, #88	@ 0x58
 8004d28:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004d2a:	f107 0314 	add.w	r3, r7, #20
 8004d2e:	2244      	movs	r2, #68	@ 0x44
 8004d30:	2100      	movs	r1, #0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f005 fd73 	bl	800a81e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004d38:	463b      	mov	r3, r7
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	605a      	str	r2, [r3, #4]
 8004d40:	609a      	str	r2, [r3, #8]
 8004d42:	60da      	str	r2, [r3, #12]
 8004d44:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d46:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004d4a:	f002 ffdd 	bl	8007d08 <HAL_PWREx_ControlVoltageScaling>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d001      	beq.n	8004d58 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8004d54:	f000 f87a 	bl	8004e4c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004d58:	2302      	movs	r3, #2
 8004d5a:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004d5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d60:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004d62:	2310      	movs	r3, #16
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d66:	2302      	movs	r3, #2
 8004d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8004d72:	230a      	movs	r3, #10
 8004d74:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004d76:	2307      	movs	r3, #7
 8004d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004d7e:	2302      	movs	r3, #2
 8004d80:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004d82:	f107 0314 	add.w	r3, r7, #20
 8004d86:	4618      	mov	r0, r3
 8004d88:	f003 f814 	bl	8007db4 <HAL_RCC_OscConfig>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <SystemClock_Config+0x72>
		Error_Handler();
 8004d92:	f000 f85b 	bl	8004e4c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004d96:	230f      	movs	r3, #15
 8004d98:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004da2:	2300      	movs	r3, #0
 8004da4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004da6:	2300      	movs	r3, #0
 8004da8:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004daa:	463b      	mov	r3, r7
 8004dac:	2104      	movs	r1, #4
 8004dae:	4618      	mov	r0, r3
 8004db0:	f003 fc14 	bl	80085dc <HAL_RCC_ClockConfig>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <SystemClock_Config+0x9a>
		Error_Handler();
 8004dba:	f000 f847 	bl	8004e4c <Error_Handler>
	}
}
 8004dbe:	bf00      	nop
 8004dc0:	3758      	adds	r7, #88	@ 0x58
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a09      	ldr	r2, [pc, #36]	@ (8004df8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d102      	bne.n	8004dde <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_ADC_Start_IT(&hadc1);
 8004dd8:	4808      	ldr	r0, [pc, #32]	@ (8004dfc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004dda:	f001 fccb 	bl	8006774 <HAL_ADC_Start_IT>
	}
	if (htim->Instance == htim7.Instance) {
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d101      	bne.n	8004dee <HAL_TIM_PeriodElapsedCallback+0x26>
		hal_ticksplusplus();
 8004dea:	f7fc fc71 	bl	80016d0 <hal_ticksplusplus>
	}
}
 8004dee:	bf00      	nop
 8004df0:	3708      	adds	r7, #8
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	200003e8 	.word	0x200003e8
 8004dfc:	20000070 	.word	0x20000070
 8004e00:	20000434 	.word	0x20000434

08004e04 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e40 <HAL_ADC_ConvCpltCallback+0x3c>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d110      	bne.n	8004e36 <HAL_ADC_ConvCpltCallback+0x32>
		n_temp = HAL_ADC_GetValue(&hadc1);
 8004e14:	480a      	ldr	r0, [pc, #40]	@ (8004e40 <HAL_ADC_ConvCpltCallback+0x3c>)
 8004e16:	f001 fd61 	bl	80068dc <HAL_ADC_GetValue>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	4a09      	ldr	r2, [pc, #36]	@ (8004e44 <HAL_ADC_ConvCpltCallback+0x40>)
 8004e1e:	6013      	str	r3, [r2, #0]
		temp = 188686 - 147 * n_temp;
 8004e20:	4b08      	ldr	r3, [pc, #32]	@ (8004e44 <HAL_ADC_ConvCpltCallback+0x40>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2293      	movs	r2, #147	@ 0x93
 8004e26:	fb02 f303 	mul.w	r3, r2, r3
 8004e2a:	f5c3 3338 	rsb	r3, r3, #188416	@ 0x2e000
 8004e2e:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8004e32:	4a05      	ldr	r2, [pc, #20]	@ (8004e48 <HAL_ADC_ConvCpltCallback+0x44>)
 8004e34:	6013      	str	r3, [r2, #0]
	}
}
 8004e36:	bf00      	nop
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20000070 	.word	0x20000070
 8004e44:	20000348 	.word	0x20000348
 8004e48:	2000034c 	.word	0x2000034c

08004e4c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004e50:	b672      	cpsid	i
}
 8004e52:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <Error_Handler+0x8>

08004e58 <os_init>:
static struct {
    osjob_t* scheduledjobs;
    osjob_t* runnablejobs;
} OS;

void os_init () {
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
    memset(&OS, 0x00, sizeof(OS));
 8004e5c:	2208      	movs	r2, #8
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4805      	ldr	r0, [pc, #20]	@ (8004e78 <os_init+0x20>)
 8004e62:	f005 fcdc 	bl	800a81e <memset>
    hal_init();
 8004e66:	f7fc fcd9 	bl	800181c <hal_init>
    radio_init();
 8004e6a:	f000 fcbd 	bl	80057e8 <radio_init>
    LMIC_init();
 8004e6e:	f7ff fd2d 	bl	80048cc <LMIC_init>
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	2000036c 	.word	0x2000036c

08004e7c <os_getTime>:

ostime_t os_getTime () {
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
    return hal_ticks();
 8004e80:	f7fc fbf6 	bl	8001670 <hal_ticks>
 8004e84:	4603      	mov	r3, r0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <unlinkjob>:

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
 8004e92:	6039      	str	r1, [r7, #0]
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8004e94:	e00d      	b.n	8004eb2 <unlinkjob+0x28>
        if(*pnext == job) { // unlink
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d105      	bne.n	8004eac <unlinkjob+0x22>
            *pnext = job->next;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	601a      	str	r2, [r3, #0]
            return 1;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e007      	b.n	8004ebc <unlinkjob+0x32>
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	607b      	str	r3, [r7, #4]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1ed      	bne.n	8004e96 <unlinkjob+0xc>
        }
    }
    return 0;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <os_clearCallback>:

// clear scheduled job
void os_clearCallback (osjob_t* job) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
    hal_disableIRQs();
 8004ed0:	f7fc fc78 	bl	80017c4 <hal_disableIRQs>
    unlinkjob(&OS.scheduledjobs, job) || unlinkjob(&OS.runnablejobs, job);
 8004ed4:	6879      	ldr	r1, [r7, #4]
 8004ed6:	4809      	ldr	r0, [pc, #36]	@ (8004efc <os_clearCallback+0x34>)
 8004ed8:	f7ff ffd7 	bl	8004e8a <unlinkjob>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d105      	bne.n	8004eee <os_clearCallback+0x26>
 8004ee2:	6879      	ldr	r1, [r7, #4]
 8004ee4:	4806      	ldr	r0, [pc, #24]	@ (8004f00 <os_clearCallback+0x38>)
 8004ee6:	f7ff ffd0 	bl	8004e8a <unlinkjob>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
    hal_enableIRQs();
 8004eee:	f7fc fc79 	bl	80017e4 <hal_enableIRQs>
}
 8004ef2:	bf00      	nop
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	2000036c 	.word	0x2000036c
 8004f00:	20000370 	.word	0x20000370

08004f04 <os_setCallback>:

// schedule immediately runnable job
void os_setCallback (osjob_t* job, osjobcb_t cb) {
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
    osjob_t** pnext;
    hal_disableIRQs();
 8004f0e:	f7fc fc59 	bl	80017c4 <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.runnablejobs, job);
 8004f12:	6879      	ldr	r1, [r7, #4]
 8004f14:	480d      	ldr	r0, [pc, #52]	@ (8004f4c <os_setCallback+0x48>)
 8004f16:	f7ff ffb8 	bl	8004e8a <unlinkjob>
    // fill-in job
    job->func = cb;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
 8004f26:	4b09      	ldr	r3, [pc, #36]	@ (8004f4c <os_setCallback+0x48>)
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	e002      	b.n	8004f32 <os_setCallback+0x2e>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f8      	bne.n	8004f2c <os_setCallback+0x28>
    *pnext = job;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 8004f40:	f7fc fc50 	bl	80017e4 <hal_enableIRQs>
}
 8004f44:	bf00      	nop
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	20000370 	.word	0x20000370

08004f50 <os_setTimedCallback>:

// schedule timed job
void os_setTimedCallback (osjob_t* job, ostime_t time, osjobcb_t cb) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
    osjob_t** pnext;
    hal_disableIRQs();
 8004f5c:	f7fc fc32 	bl	80017c4 <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.scheduledjobs, job);
 8004f60:	68f9      	ldr	r1, [r7, #12]
 8004f62:	4815      	ldr	r0, [pc, #84]	@ (8004fb8 <os_setTimedCallback+0x68>)
 8004f64:	f7ff ff91 	bl	8004e8a <unlinkjob>
    // fill-in job
    job->deadline = time;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	605a      	str	r2, [r3, #4]
    job->func = cb;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	601a      	str	r2, [r3, #0]
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 8004f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb8 <os_setTimedCallback+0x68>)
 8004f7c:	617b      	str	r3, [r7, #20]
 8004f7e:	e00e      	b.n	8004f9e <os_setTimedCallback+0x4e>
        if((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	dd04      	ble.n	8004f98 <os_setTimedCallback+0x48>
            // enqueue before next element and stop
            job->next = *pnext;
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	601a      	str	r2, [r3, #0]
            break;
 8004f96:	e006      	b.n	8004fa6 <os_setTimedCallback+0x56>
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	617b      	str	r3, [r7, #20]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1ec      	bne.n	8004f80 <os_setTimedCallback+0x30>
        }
    }
    *pnext = job;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 8004fac:	f7fc fc1a 	bl	80017e4 <hal_enableIRQs>
}
 8004fb0:	bf00      	nop
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	2000036c 	.word	0x2000036c

08004fbc <os_runloop>:

// execute jobs from timer and from run queue
void os_runloop () {
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
    while(1) {
        osjob_t* j = NULL;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	607b      	str	r3, [r7, #4]
        hal_disableIRQs();
 8004fc6:	f7fc fbfd 	bl	80017c4 <hal_disableIRQs>
        // check for runnable jobs
        if(OS.runnablejobs) {
 8004fca:	4b16      	ldr	r3, [pc, #88]	@ (8005024 <os_runloop+0x68>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d007      	beq.n	8004fe2 <os_runloop+0x26>
            j = OS.runnablejobs;
 8004fd2:	4b14      	ldr	r3, [pc, #80]	@ (8005024 <os_runloop+0x68>)
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	607b      	str	r3, [r7, #4]
            OS.runnablejobs = j->next;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a11      	ldr	r2, [pc, #68]	@ (8005024 <os_runloop+0x68>)
 8004fde:	6053      	str	r3, [r2, #4]
 8004fe0:	e016      	b.n	8005010 <os_runloop+0x54>
        } else if(OS.scheduledjobs && hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
 8004fe2:	4b10      	ldr	r3, [pc, #64]	@ (8005024 <os_runloop+0x68>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d010      	beq.n	800500c <os_runloop+0x50>
 8004fea:	4b0e      	ldr	r3, [pc, #56]	@ (8005024 <os_runloop+0x68>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7fc fba9 	bl	8001748 <hal_checkTimer>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d007      	beq.n	800500c <os_runloop+0x50>
            j = OS.scheduledjobs;
 8004ffc:	4b09      	ldr	r3, [pc, #36]	@ (8005024 <os_runloop+0x68>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	607b      	str	r3, [r7, #4]
            OS.scheduledjobs = j->next;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a07      	ldr	r2, [pc, #28]	@ (8005024 <os_runloop+0x68>)
 8005008:	6013      	str	r3, [r2, #0]
 800500a:	e001      	b.n	8005010 <os_runloop+0x54>
        } else { // nothing pending
            hal_sleep(); // wake by irq (timer already restarted)
 800500c:	f7fc fbfe 	bl	800180c <hal_sleep>
        }
        hal_enableIRQs();
 8005010:	f7fc fbe8 	bl	80017e4 <hal_enableIRQs>
        if(j) { // run job callback
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0d3      	beq.n	8004fc2 <os_runloop+0x6>
            j->func(j);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	4798      	blx	r3
    while(1) {
 8005022:	e7ce      	b.n	8004fc2 <os_runloop+0x6>
 8005024:	2000036c 	.word	0x2000036c

08005028 <writeReg>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif


static void writeReg (u1_t addr, u1_t data ) {
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	460a      	mov	r2, r1
 8005032:	71fb      	strb	r3, [r7, #7]
 8005034:	4613      	mov	r3, r2
 8005036:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8005038:	2000      	movs	r0, #0
 800503a:	f7fc fa91 	bl	8001560 <hal_pin_nss>
    hal_spi(addr | 0x80);
 800503e:	79fb      	ldrb	r3, [r7, #7]
 8005040:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005044:	b2db      	uxtb	r3, r3
 8005046:	4618      	mov	r0, r3
 8005048:	f7fc faec 	bl	8001624 <hal_spi>
    hal_spi(data);
 800504c:	79bb      	ldrb	r3, [r7, #6]
 800504e:	4618      	mov	r0, r3
 8005050:	f7fc fae8 	bl	8001624 <hal_spi>
    hal_pin_nss(1);
 8005054:	2001      	movs	r0, #1
 8005056:	f7fc fa83 	bl	8001560 <hal_pin_nss>
}
 800505a:	bf00      	nop
 800505c:	3708      	adds	r7, #8
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <readReg>:

static u1_t readReg (u1_t addr) {
 8005062:	b580      	push	{r7, lr}
 8005064:	b084      	sub	sp, #16
 8005066:	af00      	add	r7, sp, #0
 8005068:	4603      	mov	r3, r0
 800506a:	71fb      	strb	r3, [r7, #7]
    hal_pin_nss(0);
 800506c:	2000      	movs	r0, #0
 800506e:	f7fc fa77 	bl	8001560 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 8005072:	79fb      	ldrb	r3, [r7, #7]
 8005074:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005078:	b2db      	uxtb	r3, r3
 800507a:	4618      	mov	r0, r3
 800507c:	f7fc fad2 	bl	8001624 <hal_spi>
    u1_t val = hal_spi(0x00);
 8005080:	2000      	movs	r0, #0
 8005082:	f7fc facf 	bl	8001624 <hal_spi>
 8005086:	4603      	mov	r3, r0
 8005088:	73fb      	strb	r3, [r7, #15]
    hal_pin_nss(1);
 800508a:	2001      	movs	r0, #1
 800508c:	f7fc fa68 	bl	8001560 <hal_pin_nss>
    return val;
 8005090:	7bfb      	ldrb	r3, [r7, #15]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <writeBuf>:

static void writeBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 800509a:	b580      	push	{r7, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
 80050a0:	4603      	mov	r3, r0
 80050a2:	6039      	str	r1, [r7, #0]
 80050a4:	71fb      	strb	r3, [r7, #7]
 80050a6:	4613      	mov	r3, r2
 80050a8:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 80050aa:	2000      	movs	r0, #0
 80050ac:	f7fc fa58 	bl	8001560 <hal_pin_nss>
    hal_spi(addr | 0x80);
 80050b0:	79fb      	ldrb	r3, [r7, #7]
 80050b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	4618      	mov	r0, r3
 80050ba:	f7fc fab3 	bl	8001624 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 80050be:	2300      	movs	r3, #0
 80050c0:	73fb      	strb	r3, [r7, #15]
 80050c2:	e009      	b.n	80050d8 <writeBuf+0x3e>
        hal_spi(buf[i]);
 80050c4:	7bfb      	ldrb	r3, [r7, #15]
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	4413      	add	r3, r2
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7fc faa9 	bl	8001624 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
 80050d4:	3301      	adds	r3, #1
 80050d6:	73fb      	strb	r3, [r7, #15]
 80050d8:	7bfa      	ldrb	r2, [r7, #15]
 80050da:	79bb      	ldrb	r3, [r7, #6]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d3f1      	bcc.n	80050c4 <writeBuf+0x2a>
    }
    hal_pin_nss(1);
 80050e0:	2001      	movs	r0, #1
 80050e2:	f7fc fa3d 	bl	8001560 <hal_pin_nss>
}
 80050e6:	bf00      	nop
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <readBuf>:

static void readBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 80050ee:	b590      	push	{r4, r7, lr}
 80050f0:	b085      	sub	sp, #20
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	4603      	mov	r3, r0
 80050f6:	6039      	str	r1, [r7, #0]
 80050f8:	71fb      	strb	r3, [r7, #7]
 80050fa:	4613      	mov	r3, r2
 80050fc:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 80050fe:	2000      	movs	r0, #0
 8005100:	f7fc fa2e 	bl	8001560 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800510a:	b2db      	uxtb	r3, r3
 800510c:	4618      	mov	r0, r3
 800510e:	f7fc fa89 	bl	8001624 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 8005112:	2300      	movs	r3, #0
 8005114:	73fb      	strb	r3, [r7, #15]
 8005116:	e00a      	b.n	800512e <readBuf+0x40>
        buf[i] = hal_spi(0x00);
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	18d4      	adds	r4, r2, r3
 800511e:	2000      	movs	r0, #0
 8005120:	f7fc fa80 	bl	8001624 <hal_spi>
 8005124:	4603      	mov	r3, r0
 8005126:	7023      	strb	r3, [r4, #0]
    for (u1_t i=0; i<len; i++) {
 8005128:	7bfb      	ldrb	r3, [r7, #15]
 800512a:	3301      	adds	r3, #1
 800512c:	73fb      	strb	r3, [r7, #15]
 800512e:	7bfa      	ldrb	r2, [r7, #15]
 8005130:	79bb      	ldrb	r3, [r7, #6]
 8005132:	429a      	cmp	r2, r3
 8005134:	d3f0      	bcc.n	8005118 <readBuf+0x2a>
    }
    hal_pin_nss(1);
 8005136:	2001      	movs	r0, #1
 8005138:	f7fc fa12 	bl	8001560 <hal_pin_nss>
}
 800513c:	bf00      	nop
 800513e:	3714      	adds	r7, #20
 8005140:	46bd      	mov	sp, r7
 8005142:	bd90      	pop	{r4, r7, pc}

08005144 <opmode>:

static void opmode (u1_t mode) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	4603      	mov	r3, r0
 800514c:	71fb      	strb	r3, [r7, #7]
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
 800514e:	2001      	movs	r0, #1
 8005150:	f7ff ff87 	bl	8005062 <readReg>
 8005154:	4603      	mov	r3, r0
 8005156:	b25b      	sxtb	r3, r3
 8005158:	f023 0307 	bic.w	r3, r3, #7
 800515c:	b25a      	sxtb	r2, r3
 800515e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005162:	4313      	orrs	r3, r2
 8005164:	b25b      	sxtb	r3, r3
 8005166:	b2db      	uxtb	r3, r3
 8005168:	4619      	mov	r1, r3
 800516a:	2001      	movs	r0, #1
 800516c:	f7ff ff5c 	bl	8005028 <writeReg>
}
 8005170:	bf00      	nop
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <opmodeLora>:

static void opmodeLora() {
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
    u1_t u = OPMODE_LORA;
 800517e:	2380      	movs	r3, #128	@ 0x80
 8005180:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 8005182:	79fb      	ldrb	r3, [r7, #7]
 8005184:	f043 0308 	orr.w	r3, r3, #8
 8005188:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 800518a:	79fb      	ldrb	r3, [r7, #7]
 800518c:	4619      	mov	r1, r3
 800518e:	2001      	movs	r0, #1
 8005190:	f7ff ff4a 	bl	8005028 <writeReg>
}
 8005194:	bf00      	nop
 8005196:	3708      	adds	r7, #8
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <opmodeFSK>:

static void opmodeFSK() {
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
    u1_t u = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 80051a6:	79fb      	ldrb	r3, [r7, #7]
 80051a8:	f043 0308 	orr.w	r3, r3, #8
 80051ac:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 80051ae:	79fb      	ldrb	r3, [r7, #7]
 80051b0:	4619      	mov	r1, r3
 80051b2:	2001      	movs	r0, #1
 80051b4:	f7ff ff38 	bl	8005028 <writeReg>
}
 80051b8:	bf00      	nop
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <configLoraModem>:

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
    sf_t sf = getSf(LMIC.rps);
 80051c6:	4b54      	ldr	r3, [pc, #336]	@ (8005318 <configLoraModem+0x158>)
 80051c8:	89db      	ldrh	r3, [r3, #14]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fc fb44 	bl	8001858 <getSf>
 80051d0:	4603      	mov	r3, r0
 80051d2:	713b      	strb	r3, [r7, #4]

#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	71fb      	strb	r3, [r7, #7]
 80051d8:	2300      	movs	r3, #0
 80051da:	71bb      	strb	r3, [r7, #6]
 80051dc:	2300      	movs	r3, #0
 80051de:	717b      	strb	r3, [r7, #5]

        switch (getBw(LMIC.rps)) {
 80051e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005318 <configLoraModem+0x158>)
 80051e2:	89db      	ldrh	r3, [r3, #14]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7fc fb47 	bl	8001878 <getBw>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d010      	beq.n	8005212 <configLoraModem+0x52>
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	dc13      	bgt.n	800521c <configLoraModem+0x5c>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <configLoraModem+0x3e>
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d005      	beq.n	8005208 <configLoraModem+0x48>
 80051fc:	e00e      	b.n	800521c <configLoraModem+0x5c>
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
 80051fe:	79fb      	ldrb	r3, [r7, #7]
 8005200:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8005204:	71fb      	strb	r3, [r7, #7]
 8005206:	e00b      	b.n	8005220 <configLoraModem+0x60>
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
 8005208:	79fb      	ldrb	r3, [r7, #7]
 800520a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800520e:	71fb      	strb	r3, [r7, #7]
 8005210:	e006      	b.n	8005220 <configLoraModem+0x60>
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
 8005212:	79fb      	ldrb	r3, [r7, #7]
 8005214:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8005218:	71fb      	strb	r3, [r7, #7]
 800521a:	e001      	b.n	8005220 <configLoraModem+0x60>
        default:
            ASSERT(0);
 800521c:	f7fc fb14 	bl	8001848 <hal_failed>
        }
        switch( getCr(LMIC.rps) ) {
 8005220:	4b3d      	ldr	r3, [pc, #244]	@ (8005318 <configLoraModem+0x158>)
 8005222:	89db      	ldrh	r3, [r3, #14]
 8005224:	4618      	mov	r0, r3
 8005226:	f7fc fb39 	bl	800189c <getCr>
 800522a:	4603      	mov	r3, r0
 800522c:	2b03      	cmp	r3, #3
 800522e:	d81f      	bhi.n	8005270 <configLoraModem+0xb0>
 8005230:	a201      	add	r2, pc, #4	@ (adr r2, 8005238 <configLoraModem+0x78>)
 8005232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005236:	bf00      	nop
 8005238:	08005249 	.word	0x08005249
 800523c:	08005253 	.word	0x08005253
 8005240:	0800525d 	.word	0x0800525d
 8005244:	08005267 	.word	0x08005267
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
 8005248:	79fb      	ldrb	r3, [r7, #7]
 800524a:	f043 0302 	orr.w	r3, r3, #2
 800524e:	71fb      	strb	r3, [r7, #7]
 8005250:	e010      	b.n	8005274 <configLoraModem+0xb4>
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
 8005252:	79fb      	ldrb	r3, [r7, #7]
 8005254:	f043 0304 	orr.w	r3, r3, #4
 8005258:	71fb      	strb	r3, [r7, #7]
 800525a:	e00b      	b.n	8005274 <configLoraModem+0xb4>
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
 800525c:	79fb      	ldrb	r3, [r7, #7]
 800525e:	f043 0306 	orr.w	r3, r3, #6
 8005262:	71fb      	strb	r3, [r7, #7]
 8005264:	e006      	b.n	8005274 <configLoraModem+0xb4>
        case CR_4_8: mc1 |= SX1276_MC1_CR_4_8; break;
 8005266:	79fb      	ldrb	r3, [r7, #7]
 8005268:	f043 0308 	orr.w	r3, r3, #8
 800526c:	71fb      	strb	r3, [r7, #7]
 800526e:	e001      	b.n	8005274 <configLoraModem+0xb4>
        default:
            ASSERT(0);
 8005270:	f7fc faea 	bl	8001848 <hal_failed>
        }

        if (getIh(LMIC.rps)) {
 8005274:	4b28      	ldr	r3, [pc, #160]	@ (8005318 <configLoraModem+0x158>)
 8005276:	89db      	ldrh	r3, [r3, #14]
 8005278:	4618      	mov	r0, r3
 800527a:	f7fc fb61 	bl	8001940 <getIh>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00e      	beq.n	80052a2 <configLoraModem+0xe2>
            mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
 8005284:	79fb      	ldrb	r3, [r7, #7]
 8005286:	f043 0301 	orr.w	r3, r3, #1
 800528a:	71fb      	strb	r3, [r7, #7]
            writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
 800528c:	4b22      	ldr	r3, [pc, #136]	@ (8005318 <configLoraModem+0x158>)
 800528e:	89db      	ldrh	r3, [r3, #14]
 8005290:	4618      	mov	r0, r3
 8005292:	f7fc fb55 	bl	8001940 <getIh>
 8005296:	4603      	mov	r3, r0
 8005298:	b2db      	uxtb	r3, r3
 800529a:	4619      	mov	r1, r3
 800529c:	2022      	movs	r0, #34	@ 0x22
 800529e:	f7ff fec3 	bl	8005028 <writeReg>
        }
        // set ModemConfig1
        writeReg(LORARegModemConfig1, mc1);
 80052a2:	79fb      	ldrb	r3, [r7, #7]
 80052a4:	4619      	mov	r1, r3
 80052a6:	201d      	movs	r0, #29
 80052a8:	f7ff febe 	bl	8005028 <writeReg>

        mc2 = (SX1272_MC2_SF7 + ((sf-1)<<4));
 80052ac:	793b      	ldrb	r3, [r7, #4]
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	011b      	lsls	r3, r3, #4
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	3370      	adds	r3, #112	@ 0x70
 80052b8:	71bb      	strb	r3, [r7, #6]
        if (getNocrc(LMIC.rps) == 0) {
 80052ba:	4b17      	ldr	r3, [pc, #92]	@ (8005318 <configLoraModem+0x158>)
 80052bc:	89db      	ldrh	r3, [r3, #14]
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fc fb17 	bl	80018f2 <getNocrc>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d103      	bne.n	80052d2 <configLoraModem+0x112>
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
 80052ca:	79bb      	ldrb	r3, [r7, #6]
 80052cc:	f043 0304 	orr.w	r3, r3, #4
 80052d0:	71bb      	strb	r3, [r7, #6]
        }
        writeReg(LORARegModemConfig2, mc2);
 80052d2:	79bb      	ldrb	r3, [r7, #6]
 80052d4:	4619      	mov	r1, r3
 80052d6:	201e      	movs	r0, #30
 80052d8:	f7ff fea6 	bl	8005028 <writeReg>
        
        mc3 = SX1276_MC3_AGCAUTO;
 80052dc:	2304      	movs	r3, #4
 80052de:	717b      	strb	r3, [r7, #5]
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
 80052e0:	793b      	ldrb	r3, [r7, #4]
 80052e2:	2b05      	cmp	r3, #5
 80052e4:	d002      	beq.n	80052ec <configLoraModem+0x12c>
 80052e6:	793b      	ldrb	r3, [r7, #4]
 80052e8:	2b06      	cmp	r3, #6
 80052ea:	d10b      	bne.n	8005304 <configLoraModem+0x144>
 80052ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005318 <configLoraModem+0x158>)
 80052ee:	89db      	ldrh	r3, [r3, #14]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7fc fac1 	bl	8001878 <getBw>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d103      	bne.n	8005304 <configLoraModem+0x144>
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
 80052fc:	797b      	ldrb	r3, [r7, #5]
 80052fe:	f043 0308 	orr.w	r3, r3, #8
 8005302:	717b      	strb	r3, [r7, #5]
        }
        writeReg(LORARegModemConfig3, mc3);
 8005304:	797b      	ldrb	r3, [r7, #5]
 8005306:	4619      	mov	r1, r3
 8005308:	2026      	movs	r0, #38	@ 0x26
 800530a:	f7ff fe8d 	bl	8005028 <writeReg>
#endif

#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 800530e:	bf00      	nop
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	2000019c 	.word	0x2000019c

0800531c <configChannel>:

static void configChannel () {
 800531c:	b5b0      	push	{r4, r5, r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    u8_t frf = ((u8_t)LMIC.freq << 19) / 32000000;
 8005322:	4c1b      	ldr	r4, [pc, #108]	@ (8005390 <configChannel+0x74>)
 8005324:	68a4      	ldr	r4, [r4, #8]
 8005326:	2500      	movs	r5, #0
 8005328:	4622      	mov	r2, r4
 800532a:	462b      	mov	r3, r5
 800532c:	0b51      	lsrs	r1, r2, #13
 800532e:	04d0      	lsls	r0, r2, #19
 8005330:	4a18      	ldr	r2, [pc, #96]	@ (8005394 <configChannel+0x78>)
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	f7fa ff99 	bl	800026c <__aeabi_uldivmod>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	e9c7 2300 	strd	r2, r3, [r7]
    writeReg(RegFrfMsb, (u1_t)(frf>>16));
 8005342:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	0c02      	lsrs	r2, r0, #16
 8005350:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005354:	0c0b      	lsrs	r3, r1, #16
 8005356:	b2d3      	uxtb	r3, r2
 8005358:	4619      	mov	r1, r3
 800535a:	2006      	movs	r0, #6
 800535c:	f7ff fe64 	bl	8005028 <writeReg>
    writeReg(RegFrfMid, (u1_t)(frf>> 8));
 8005360:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005364:	f04f 0200 	mov.w	r2, #0
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	0a02      	lsrs	r2, r0, #8
 800536e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005372:	0a0b      	lsrs	r3, r1, #8
 8005374:	b2d3      	uxtb	r3, r2
 8005376:	4619      	mov	r1, r3
 8005378:	2007      	movs	r0, #7
 800537a:	f7ff fe55 	bl	8005028 <writeReg>
    writeReg(RegFrfLsb, (u1_t)(frf>> 0));
 800537e:	783b      	ldrb	r3, [r7, #0]
 8005380:	4619      	mov	r1, r3
 8005382:	2008      	movs	r0, #8
 8005384:	f7ff fe50 	bl	8005028 <writeReg>
}
 8005388:	bf00      	nop
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bdb0      	pop	{r4, r5, r7, pc}
 8005390:	2000019c 	.word	0x2000019c
 8005394:	01e84800 	.word	0x01e84800

08005398 <configPower>:



static void configPower () {
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
#ifdef CFG_sx1276_radio
    // no boost used for now
    s1_t pw = (s1_t)LMIC.txpow;
 800539e:	4b15      	ldr	r3, [pc, #84]	@ (80053f4 <configPower+0x5c>)
 80053a0:	7c9b      	ldrb	r3, [r3, #18]
 80053a2:	71fb      	strb	r3, [r7, #7]
    if(pw >= 17) {
 80053a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	dd02      	ble.n	80053b2 <configPower+0x1a>
        pw = 15;
 80053ac:	230f      	movs	r3, #15
 80053ae:	71fb      	strb	r3, [r7, #7]
 80053b0:	e005      	b.n	80053be <configPower+0x26>
    } else if(pw < 2) {
 80053b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	dc01      	bgt.n	80053be <configPower+0x26>
        pw = 2;
 80053ba:	2302      	movs	r3, #2
 80053bc:	71fb      	strb	r3, [r7, #7]
    }
    // check board type for BOOST pin
    writeReg(RegPaConfig, (u1_t)(0x80|(pw&0xf)));
 80053be:	79fb      	ldrb	r3, [r7, #7]
 80053c0:	f003 030f 	and.w	r3, r3, #15
 80053c4:	b25b      	sxtb	r3, r3
 80053c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80053ca:	b25b      	sxtb	r3, r3
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	4619      	mov	r1, r3
 80053d0:	2009      	movs	r0, #9
 80053d2:	f7ff fe29 	bl	8005028 <writeReg>
    writeReg(RegPaDac, readReg(RegPaDac)|0x4);
 80053d6:	205a      	movs	r0, #90	@ 0x5a
 80053d8:	f7ff fe43 	bl	8005062 <readReg>
 80053dc:	4603      	mov	r3, r0
 80053de:	f043 0304 	orr.w	r3, r3, #4
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	4619      	mov	r1, r3
 80053e6:	205a      	movs	r0, #90	@ 0x5a
 80053e8:	f7ff fe1e 	bl	8005028 <writeReg>
    }
    writeReg(RegPaConfig, (u1_t)(0x80|(pw-2)));
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 80053ec:	bf00      	nop
 80053ee:	3708      	adds	r7, #8
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	2000019c 	.word	0x2000019c

080053f8 <txfsk>:

static void txfsk () {
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
    // select FSK modem (from sleep mode)
    writeReg(RegOpMode, 0x10); // FSK, BT=0.5
 80053fc:	2110      	movs	r1, #16
 80053fe:	2001      	movs	r0, #1
 8005400:	f7ff fe12 	bl	8005028 <writeReg>
    ASSERT(readReg(RegOpMode) == 0x10);
 8005404:	2001      	movs	r0, #1
 8005406:	f7ff fe2c 	bl	8005062 <readReg>
 800540a:	4603      	mov	r3, r0
 800540c:	2b10      	cmp	r3, #16
 800540e:	d001      	beq.n	8005414 <txfsk+0x1c>
 8005410:	f7fc fa1a 	bl	8001848 <hal_failed>
    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 8005414:	2001      	movs	r0, #1
 8005416:	f7ff fe95 	bl	8005144 <opmode>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 800541a:	2102      	movs	r1, #2
 800541c:	2002      	movs	r0, #2
 800541e:	f7ff fe03 	bl	8005028 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8005422:	2180      	movs	r1, #128	@ 0x80
 8005424:	2003      	movs	r0, #3
 8005426:	f7ff fdff 	bl	8005028 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 800542a:	2101      	movs	r1, #1
 800542c:	2004      	movs	r0, #4
 800542e:	f7ff fdfb 	bl	8005028 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 8005432:	2199      	movs	r1, #153	@ 0x99
 8005434:	2005      	movs	r0, #5
 8005436:	f7ff fdf7 	bl	8005028 <writeReg>
    // frame and packet handler settings
    writeReg(FSKRegPreambleMsb, 0x00);
 800543a:	2100      	movs	r1, #0
 800543c:	2025      	movs	r0, #37	@ 0x25
 800543e:	f7ff fdf3 	bl	8005028 <writeReg>
    writeReg(FSKRegPreambleLsb, 0x05);
 8005442:	2105      	movs	r1, #5
 8005444:	2026      	movs	r0, #38	@ 0x26
 8005446:	f7ff fdef 	bl	8005028 <writeReg>
    writeReg(FSKRegSyncConfig, 0x12);
 800544a:	2112      	movs	r1, #18
 800544c:	2027      	movs	r0, #39	@ 0x27
 800544e:	f7ff fdeb 	bl	8005028 <writeReg>
    writeReg(FSKRegPacketConfig1, 0xD0);
 8005452:	21d0      	movs	r1, #208	@ 0xd0
 8005454:	2030      	movs	r0, #48	@ 0x30
 8005456:	f7ff fde7 	bl	8005028 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40);
 800545a:	2140      	movs	r1, #64	@ 0x40
 800545c:	2031      	movs	r0, #49	@ 0x31
 800545e:	f7ff fde3 	bl	8005028 <writeReg>
    writeReg(FSKRegSyncValue1, 0xC1);
 8005462:	21c1      	movs	r1, #193	@ 0xc1
 8005464:	2028      	movs	r0, #40	@ 0x28
 8005466:	f7ff fddf 	bl	8005028 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 800546a:	2194      	movs	r1, #148	@ 0x94
 800546c:	2029      	movs	r0, #41	@ 0x29
 800546e:	f7ff fddb 	bl	8005028 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 8005472:	21c1      	movs	r1, #193	@ 0xc1
 8005474:	202a      	movs	r0, #42	@ 0x2a
 8005476:	f7ff fdd7 	bl	8005028 <writeReg>
    // configure frequency
    configChannel();
 800547a:	f7ff ff4f 	bl	800531c <configChannel>
    // configure output power
    configPower();
 800547e:	f7ff ff8b 	bl	8005398 <configPower>

    // set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TXNOP);
 8005482:	2134      	movs	r1, #52	@ 0x34
 8005484:	2040      	movs	r0, #64	@ 0x40
 8005486:	f7ff fdcf 	bl	8005028 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(FSKRegPayloadLength, LMIC.dataLen+1); // (insert length byte into payload))
 800548a:	4b10      	ldr	r3, [pc, #64]	@ (80054cc <txfsk+0xd4>)
 800548c:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005490:	3301      	adds	r3, #1
 8005492:	b2db      	uxtb	r3, r3
 8005494:	4619      	mov	r1, r3
 8005496:	2032      	movs	r0, #50	@ 0x32
 8005498:	f7ff fdc6 	bl	8005028 <writeReg>

    // download length byte and buffer to the radio FIFO
    writeReg(RegFifo, LMIC.dataLen);
 800549c:	4b0b      	ldr	r3, [pc, #44]	@ (80054cc <txfsk+0xd4>)
 800549e:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80054a2:	4619      	mov	r1, r3
 80054a4:	2000      	movs	r0, #0
 80054a6:	f7ff fdbf 	bl	8005028 <writeReg>
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 80054aa:	4b08      	ldr	r3, [pc, #32]	@ (80054cc <txfsk+0xd4>)
 80054ac:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80054b0:	461a      	mov	r2, r3
 80054b2:	4907      	ldr	r1, [pc, #28]	@ (80054d0 <txfsk+0xd8>)
 80054b4:	2000      	movs	r0, #0
 80054b6:	f7ff fdf0 	bl	800509a <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 80054ba:	2001      	movs	r0, #1
 80054bc:	f7fc f845 	bl	800154a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 80054c0:	2003      	movs	r0, #3
 80054c2:	f7ff fe3f 	bl	8005144 <opmode>
}
 80054c6:	bf00      	nop
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	2000019c 	.word	0x2000019c
 80054d0:	200002e4 	.word	0x200002e4

080054d4 <txlora>:

static void txlora () {
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
    // select LoRa modem (from sleep mode)
    //writeReg(RegOpMode, OPMODE_LORA);
    opmodeLora();
 80054d8:	f7ff fe4e 	bl	8005178 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 80054dc:	2001      	movs	r0, #1
 80054de:	f7ff fdc0 	bl	8005062 <readReg>
 80054e2:	4603      	mov	r3, r0
 80054e4:	b25b      	sxtb	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	db01      	blt.n	80054ee <txlora+0x1a>
 80054ea:	f7fc f9ad 	bl	8001848 <hal_failed>

    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 80054ee:	2001      	movs	r0, #1
 80054f0:	f7ff fe28 	bl	8005144 <opmode>
    // configure LoRa modem (cfg1, cfg2)
    configLoraModem();
 80054f4:	f7ff fe64 	bl	80051c0 <configLoraModem>
    // configure frequency
    configChannel();
 80054f8:	f7ff ff10 	bl	800531c <configChannel>
    // configure output power
    writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
 80054fc:	200a      	movs	r0, #10
 80054fe:	f7ff fdb0 	bl	8005062 <readReg>
 8005502:	4603      	mov	r3, r0
 8005504:	b25b      	sxtb	r3, r3
 8005506:	f023 030f 	bic.w	r3, r3, #15
 800550a:	b25b      	sxtb	r3, r3
 800550c:	f043 0308 	orr.w	r3, r3, #8
 8005510:	b25b      	sxtb	r3, r3
 8005512:	b2db      	uxtb	r3, r3
 8005514:	4619      	mov	r1, r3
 8005516:	200a      	movs	r0, #10
 8005518:	f7ff fd86 	bl	8005028 <writeReg>
    configPower();
 800551c:	f7ff ff3c 	bl	8005398 <configPower>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 8005520:	2134      	movs	r1, #52	@ 0x34
 8005522:	2039      	movs	r0, #57	@ 0x39
 8005524:	f7ff fd80 	bl	8005028 <writeReg>
    
    // set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 8005528:	21f0      	movs	r1, #240	@ 0xf0
 800552a:	2040      	movs	r0, #64	@ 0x40
 800552c:	f7ff fd7c 	bl	8005028 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 8005530:	21ff      	movs	r1, #255	@ 0xff
 8005532:	2012      	movs	r0, #18
 8005534:	f7ff fd78 	bl	8005028 <writeReg>
    // mask all IRQs but TxDone
    writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
 8005538:	21f7      	movs	r1, #247	@ 0xf7
 800553a:	2011      	movs	r0, #17
 800553c:	f7ff fd74 	bl	8005028 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(LORARegFifoTxBaseAddr, 0x00);
 8005540:	2100      	movs	r1, #0
 8005542:	200e      	movs	r0, #14
 8005544:	f7ff fd70 	bl	8005028 <writeReg>
    writeReg(LORARegFifoAddrPtr, 0x00);
 8005548:	2100      	movs	r1, #0
 800554a:	200d      	movs	r0, #13
 800554c:	f7ff fd6c 	bl	8005028 <writeReg>
    writeReg(LORARegPayloadLength, LMIC.dataLen);
 8005550:	4b0b      	ldr	r3, [pc, #44]	@ (8005580 <txlora+0xac>)
 8005552:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005556:	4619      	mov	r1, r3
 8005558:	2022      	movs	r0, #34	@ 0x22
 800555a:	f7ff fd65 	bl	8005028 <writeReg>
       
    // download buffer to the radio FIFO
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800555e:	4b08      	ldr	r3, [pc, #32]	@ (8005580 <txlora+0xac>)
 8005560:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005564:	461a      	mov	r2, r3
 8005566:	4907      	ldr	r1, [pc, #28]	@ (8005584 <txlora+0xb0>)
 8005568:	2000      	movs	r0, #0
 800556a:	f7ff fd96 	bl	800509a <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 800556e:	2001      	movs	r0, #1
 8005570:	f7fb ffeb 	bl	800154a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 8005574:	2003      	movs	r0, #3
 8005576:	f7ff fde5 	bl	8005144 <opmode>
}
 800557a:	bf00      	nop
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	2000019c 	.word	0x2000019c
 8005584:	200002e4 	.word	0x200002e4

08005588 <starttx>:

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx () {
 8005588:	b580      	push	{r7, lr}
 800558a:	af00      	add	r7, sp, #0
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 800558c:	2001      	movs	r0, #1
 800558e:	f7ff fd68 	bl	8005062 <readReg>
 8005592:	4603      	mov	r3, r0
 8005594:	f003 0307 	and.w	r3, r3, #7
 8005598:	2b00      	cmp	r3, #0
 800559a:	d001      	beq.n	80055a0 <starttx+0x18>
 800559c:	f7fc f954 	bl	8001848 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 80055a0:	4b07      	ldr	r3, [pc, #28]	@ (80055c0 <starttx+0x38>)
 80055a2:	89db      	ldrh	r3, [r3, #14]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7fc f957 	bl	8001858 <getSf>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d102      	bne.n	80055b6 <starttx+0x2e>
        txfsk();
 80055b0:	f7ff ff22 	bl	80053f8 <txfsk>
    } else { // LoRa modem
        txlora();
    }
    // the radio will go back to STANDBY mode as soon as the TX is finished
    // the corresponding IRQ will inform us about completion.
}
 80055b4:	e001      	b.n	80055ba <starttx+0x32>
        txlora();
 80055b6:	f7ff ff8d 	bl	80054d4 <txlora>
}
 80055ba:	bf00      	nop
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	2000019c 	.word	0x2000019c

080055c4 <rxlora>:
    [RXMODE_SCAN]   = IRQ_LORA_RXDONE_MASK,
    [RXMODE_RSSI]   = 0x00,
};

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (u1_t rxmode) {
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	4603      	mov	r3, r0
 80055cc:	71fb      	strb	r3, [r7, #7]
    // select LoRa modem (from sleep mode)
    opmodeLora();
 80055ce:	f7ff fdd3 	bl	8005178 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 80055d2:	2001      	movs	r0, #1
 80055d4:	f7ff fd45 	bl	8005062 <readReg>
 80055d8:	4603      	mov	r3, r0
 80055da:	b25b      	sxtb	r3, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	db01      	blt.n	80055e4 <rxlora+0x20>
 80055e0:	f7fc f932 	bl	8001848 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 80055e4:	2001      	movs	r0, #1
 80055e6:	f7ff fdad 	bl	8005144 <opmode>
    // don't use MAC settings at startup
    if(rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d108      	bne.n	8005602 <rxlora+0x3e>
        writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
 80055f0:	210a      	movs	r1, #10
 80055f2:	201d      	movs	r0, #29
 80055f4:	f7ff fd18 	bl	8005028 <writeReg>
        writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
 80055f8:	2170      	movs	r1, #112	@ 0x70
 80055fa:	201e      	movs	r0, #30
 80055fc:	f7ff fd14 	bl	8005028 <writeReg>
 8005600:	e003      	b.n	800560a <rxlora+0x46>
    } else { // single or continuous rx mode
        // configure LoRa modem (cfg1, cfg2)
        configLoraModem();
 8005602:	f7ff fddd 	bl	80051c0 <configLoraModem>
        // configure frequency
        configChannel();
 8005606:	f7ff fe89 	bl	800531c <configChannel>
    }
    // set LNA gain
    writeReg(RegLna, LNA_RX_GAIN); 
 800560a:	2121      	movs	r1, #33	@ 0x21
 800560c:	200c      	movs	r0, #12
 800560e:	f7ff fd0b 	bl	8005028 <writeReg>
    // set max payload size
    writeReg(LORARegPayloadMaxLength, 64);
 8005612:	2140      	movs	r1, #64	@ 0x40
 8005614:	2023      	movs	r0, #35	@ 0x23
 8005616:	f7ff fd07 	bl	8005028 <writeReg>
    // use inverted I/Q signal (prevent mote-to-mote communication)

    // XXX: use flag to switch on/off inversion
    if (LMIC.noRXIQinversion) {
 800561a:	4b26      	ldr	r3, [pc, #152]	@ (80056b4 <rxlora+0xf0>)
 800561c:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00b      	beq.n	800563c <rxlora+0x78>
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1<<6));
 8005624:	2033      	movs	r0, #51	@ 0x33
 8005626:	f7ff fd1c 	bl	8005062 <readReg>
 800562a:	4603      	mov	r3, r0
 800562c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005630:	b2db      	uxtb	r3, r3
 8005632:	4619      	mov	r1, r3
 8005634:	2033      	movs	r0, #51	@ 0x33
 8005636:	f7ff fcf7 	bl	8005028 <writeReg>
 800563a:	e00a      	b.n	8005652 <rxlora+0x8e>
    } else {
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ)|(1<<6));
 800563c:	2033      	movs	r0, #51	@ 0x33
 800563e:	f7ff fd10 	bl	8005062 <readReg>
 8005642:	4603      	mov	r3, r0
 8005644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005648:	b2db      	uxtb	r3, r3
 800564a:	4619      	mov	r1, r3
 800564c:	2033      	movs	r0, #51	@ 0x33
 800564e:	f7ff fceb 	bl	8005028 <writeReg>
    }

    // set symbol timeout (for single rx)
    writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
 8005652:	4b18      	ldr	r3, [pc, #96]	@ (80056b4 <rxlora+0xf0>)
 8005654:	7c1b      	ldrb	r3, [r3, #16]
 8005656:	4619      	mov	r1, r3
 8005658:	201f      	movs	r0, #31
 800565a:	f7ff fce5 	bl	8005028 <writeReg>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 800565e:	2134      	movs	r1, #52	@ 0x34
 8005660:	2039      	movs	r0, #57	@ 0x39
 8005662:	f7ff fce1 	bl	8005028 <writeReg>
    
    // configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT|MAP_DIO2_LORA_NOP);
 8005666:	21c0      	movs	r1, #192	@ 0xc0
 8005668:	2040      	movs	r0, #64	@ 0x40
 800566a:	f7ff fcdd 	bl	8005028 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 800566e:	21ff      	movs	r1, #255	@ 0xff
 8005670:	2012      	movs	r0, #18
 8005672:	f7ff fcd9 	bl	8005028 <writeReg>
    // enable required radio IRQs
    writeReg(LORARegIrqFlagsMask, ~rxlorairqmask[rxmode]);
 8005676:	79fb      	ldrb	r3, [r7, #7]
 8005678:	4a0f      	ldr	r2, [pc, #60]	@ (80056b8 <rxlora+0xf4>)
 800567a:	5cd3      	ldrb	r3, [r2, r3]
 800567c:	43db      	mvns	r3, r3
 800567e:	b2db      	uxtb	r3, r3
 8005680:	4619      	mov	r1, r3
 8005682:	2011      	movs	r0, #17
 8005684:	f7ff fcd0 	bl	8005028 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 8005688:	2000      	movs	r0, #0
 800568a:	f7fb ff5e 	bl	800154a <hal_pin_rxtx>

    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
 800568e:	79fb      	ldrb	r3, [r7, #7]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d108      	bne.n	80056a6 <rxlora+0xe2>
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 8005694:	4b07      	ldr	r3, [pc, #28]	@ (80056b4 <rxlora+0xf0>)
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	4618      	mov	r0, r3
 800569a:	f7fc f844 	bl	8001726 <hal_waitUntil>
        opmode(OPMODE_RX_SINGLE);
 800569e:	2006      	movs	r0, #6
 80056a0:	f7ff fd50 	bl	8005144 <opmode>
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX); 
    }
}
 80056a4:	e002      	b.n	80056ac <rxlora+0xe8>
        opmode(OPMODE_RX); 
 80056a6:	2005      	movs	r0, #5
 80056a8:	f7ff fd4c 	bl	8005144 <opmode>
}
 80056ac:	bf00      	nop
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	2000019c 	.word	0x2000019c
 80056b8:	0800bd20 	.word	0x0800bd20

080056bc <rxfsk>:

static void rxfsk (u1_t rxmode) {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	4603      	mov	r3, r0
 80056c4:	71fb      	strb	r3, [r7, #7]
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
 80056c6:	79fb      	ldrb	r3, [r7, #7]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <rxfsk+0x14>
 80056cc:	f7fc f8bc 	bl	8001848 <hal_failed>
    // select FSK modem (from sleep mode)
    //writeReg(RegOpMode, 0x00); // (not LoRa)
    opmodeFSK();
 80056d0:	f7ff fd64 	bl	800519c <opmodeFSK>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
 80056d4:	2001      	movs	r0, #1
 80056d6:	f7ff fcc4 	bl	8005062 <readReg>
 80056da:	4603      	mov	r3, r0
 80056dc:	b25b      	sxtb	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	da01      	bge.n	80056e6 <rxfsk+0x2a>
 80056e2:	f7fc f8b1 	bl	8001848 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 80056e6:	2001      	movs	r0, #1
 80056e8:	f7ff fd2c 	bl	8005144 <opmode>
    // configure frequency
    configChannel();
 80056ec:	f7ff fe16 	bl	800531c <configChannel>
    // set LNA gain
    //writeReg(RegLna, 0x20|0x03); // max gain, boost enable
    writeReg(RegLna, LNA_RX_GAIN);
 80056f0:	2121      	movs	r1, #33	@ 0x21
 80056f2:	200c      	movs	r0, #12
 80056f4:	f7ff fc98 	bl	8005028 <writeReg>
    // configure receiver
    writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
 80056f8:	211e      	movs	r1, #30
 80056fa:	200d      	movs	r0, #13
 80056fc:	f7ff fc94 	bl	8005028 <writeReg>
    // set receiver bandwidth
    writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
 8005700:	210b      	movs	r1, #11
 8005702:	2012      	movs	r0, #18
 8005704:	f7ff fc90 	bl	8005028 <writeReg>
    // set AFC bandwidth
    writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
 8005708:	2112      	movs	r1, #18
 800570a:	2013      	movs	r0, #19
 800570c:	f7ff fc8c 	bl	8005028 <writeReg>
    // set preamble detection
    writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
 8005710:	21aa      	movs	r1, #170	@ 0xaa
 8005712:	201f      	movs	r0, #31
 8005714:	f7ff fc88 	bl	8005028 <writeReg>
    // set sync config
    writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
 8005718:	2112      	movs	r1, #18
 800571a:	2027      	movs	r0, #39	@ 0x27
 800571c:	f7ff fc84 	bl	8005028 <writeReg>
    // set packet config
    writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
 8005720:	21d8      	movs	r1, #216	@ 0xd8
 8005722:	2030      	movs	r0, #48	@ 0x30
 8005724:	f7ff fc80 	bl	8005028 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40); // packet mode
 8005728:	2140      	movs	r1, #64	@ 0x40
 800572a:	2031      	movs	r0, #49	@ 0x31
 800572c:	f7ff fc7c 	bl	8005028 <writeReg>
    // set sync value
    writeReg(FSKRegSyncValue1, 0xC1);
 8005730:	21c1      	movs	r1, #193	@ 0xc1
 8005732:	2028      	movs	r0, #40	@ 0x28
 8005734:	f7ff fc78 	bl	8005028 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 8005738:	2194      	movs	r1, #148	@ 0x94
 800573a:	2029      	movs	r0, #41	@ 0x29
 800573c:	f7ff fc74 	bl	8005028 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 8005740:	21c1      	movs	r1, #193	@ 0xc1
 8005742:	202a      	movs	r0, #42	@ 0x2a
 8005744:	f7ff fc70 	bl	8005028 <writeReg>
    // set preamble timeout
    writeReg(FSKRegRxTimeout2, 0xFF);//(LMIC.rxsyms+1)/2);
 8005748:	21ff      	movs	r1, #255	@ 0xff
 800574a:	2021      	movs	r0, #33	@ 0x21
 800574c:	f7ff fc6c 	bl	8005028 <writeReg>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8005750:	2102      	movs	r1, #2
 8005752:	2002      	movs	r0, #2
 8005754:	f7ff fc68 	bl	8005028 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8005758:	2180      	movs	r1, #128	@ 0x80
 800575a:	2003      	movs	r0, #3
 800575c:	f7ff fc64 	bl	8005028 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8005760:	2101      	movs	r1, #1
 8005762:	2004      	movs	r0, #4
 8005764:	f7ff fc60 	bl	8005028 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 8005768:	2199      	movs	r1, #153	@ 0x99
 800576a:	2005      	movs	r0, #5
 800576c:	f7ff fc5c 	bl	8005028 <writeReg>
    
    // configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TIMEOUT);
 8005770:	2138      	movs	r1, #56	@ 0x38
 8005772:	2040      	movs	r0, #64	@ 0x40
 8005774:	f7ff fc58 	bl	8005028 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 8005778:	2000      	movs	r0, #0
 800577a:	f7fb fee6 	bl	800154a <hal_pin_rxtx>
    
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 800577e:	4b06      	ldr	r3, [pc, #24]	@ (8005798 <rxfsk+0xdc>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	4618      	mov	r0, r3
 8005784:	f7fb ffcf 	bl	8001726 <hal_waitUntil>
    opmode(OPMODE_RX); // no single rx mode available in FSK
 8005788:	2005      	movs	r0, #5
 800578a:	f7ff fcdb 	bl	8005144 <opmode>
}
 800578e:	bf00      	nop
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	2000019c 	.word	0x2000019c

0800579c <startrx>:

static void startrx (u1_t rxmode) {
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	4603      	mov	r3, r0
 80057a4:	71fb      	strb	r3, [r7, #7]
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 80057a6:	2001      	movs	r0, #1
 80057a8:	f7ff fc5b 	bl	8005062 <readReg>
 80057ac:	4603      	mov	r3, r0
 80057ae:	f003 0307 	and.w	r3, r3, #7
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <startrx+0x1e>
 80057b6:	f7fc f847 	bl	8001848 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 80057ba:	4b0a      	ldr	r3, [pc, #40]	@ (80057e4 <startrx+0x48>)
 80057bc:	89db      	ldrh	r3, [r3, #14]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fc f84a 	bl	8001858 <getSf>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d104      	bne.n	80057d4 <startrx+0x38>
        rxfsk(rxmode);
 80057ca:	79fb      	ldrb	r3, [r7, #7]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff ff75 	bl	80056bc <rxfsk>
    } else { // LoRa modem
        rxlora(rxmode);
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
 80057d2:	e003      	b.n	80057dc <startrx+0x40>
        rxlora(rxmode);
 80057d4:	79fb      	ldrb	r3, [r7, #7]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff fef4 	bl	80055c4 <rxlora>
}
 80057dc:	bf00      	nop
 80057de:	3708      	adds	r7, #8
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	2000019c 	.word	0x2000019c

080057e8 <radio_init>:

// get random seed from wideband noise rssi
void radio_init () {
 80057e8:	b590      	push	{r4, r7, lr}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 80057ee:	f7fb ffe9 	bl	80017c4 <hal_disableIRQs>

    // manually reset radio
#ifdef CFG_sx1276_radio
    hal_pin_rst(0); // drive RST pin low
 80057f2:	2000      	movs	r0, #0
 80057f4:	f7fb fec5 	bl	8001582 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
    hal_waitUntil(os_getTime()+ms2osticks(1)); // wait >100us
 80057f8:	f7ff fb40 	bl	8004e7c <os_getTime>
 80057fc:	4603      	mov	r3, r0
 80057fe:	3320      	adds	r3, #32
 8005800:	4618      	mov	r0, r3
 8005802:	f7fb ff90 	bl	8001726 <hal_waitUntil>
    hal_pin_rst(2); // configure RST pin floating!
 8005806:	2002      	movs	r0, #2
 8005808:	f7fb febb 	bl	8001582 <hal_pin_rst>
    hal_waitUntil(os_getTime()+ms2osticks(5)); // wait 5ms
 800580c:	f7ff fb36 	bl	8004e7c <os_getTime>
 8005810:	4603      	mov	r3, r0
 8005812:	33a0      	adds	r3, #160	@ 0xa0
 8005814:	4618      	mov	r0, r3
 8005816:	f7fb ff86 	bl	8001726 <hal_waitUntil>

    opmode(OPMODE_SLEEP);
 800581a:	2000      	movs	r0, #0
 800581c:	f7ff fc92 	bl	8005144 <opmode>

    // some sanity checks, e.g., read version number
    u1_t v = readReg(RegVersion);
 8005820:	2042      	movs	r0, #66	@ 0x42
 8005822:	f7ff fc1e 	bl	8005062 <readReg>
 8005826:	4603      	mov	r3, r0
 8005828:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    ASSERT(v == 0x12 ); 
 800582a:	79fb      	ldrb	r3, [r7, #7]
 800582c:	2b12      	cmp	r3, #18
 800582e:	d001      	beq.n	8005834 <radio_init+0x4c>
 8005830:	f7fc f80a 	bl	8001848 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
 8005834:	2002      	movs	r0, #2
 8005836:	f7ff fec5 	bl	80055c4 <rxlora>
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
 800583a:	bf00      	nop
 800583c:	2001      	movs	r0, #1
 800583e:	f7ff fc10 	bl	8005062 <readReg>
 8005842:	4603      	mov	r3, r0
 8005844:	f003 0307 	and.w	r3, r3, #7
 8005848:	2b05      	cmp	r3, #5
 800584a:	d1f7      	bne.n	800583c <radio_init+0x54>
    for(int i=1; i<16; i++) {
 800584c:	2301      	movs	r3, #1
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	e02c      	b.n	80058ac <radio_init+0xc4>
        for(int j=0; j<8; j++) {
 8005852:	2300      	movs	r3, #0
 8005854:	60bb      	str	r3, [r7, #8]
 8005856:	e023      	b.n	80058a0 <radio_init+0xb8>
            u1_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
 8005858:	bf00      	nop
 800585a:	202c      	movs	r0, #44	@ 0x2c
 800585c:	f7ff fc01 	bl	8005062 <readReg>
 8005860:	4603      	mov	r3, r0
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	71bb      	strb	r3, [r7, #6]
 8005868:	79bc      	ldrb	r4, [r7, #6]
 800586a:	202c      	movs	r0, #44	@ 0x2c
 800586c:	f7ff fbf9 	bl	8005062 <readReg>
 8005870:	4603      	mov	r3, r0
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	429c      	cmp	r4, r3
 8005878:	d0ef      	beq.n	800585a <radio_init+0x72>
            randbuf[i] = (randbuf[i] << 1) | b;
 800587a:	4a14      	ldr	r2, [pc, #80]	@ (80058cc <radio_init+0xe4>)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	4413      	add	r3, r2
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	005b      	lsls	r3, r3, #1
 8005884:	b25a      	sxtb	r2, r3
 8005886:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800588a:	4313      	orrs	r3, r2
 800588c:	b25b      	sxtb	r3, r3
 800588e:	b2d9      	uxtb	r1, r3
 8005890:	4a0e      	ldr	r2, [pc, #56]	@ (80058cc <radio_init+0xe4>)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4413      	add	r3, r2
 8005896:	460a      	mov	r2, r1
 8005898:	701a      	strb	r2, [r3, #0]
        for(int j=0; j<8; j++) {
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	3301      	adds	r3, #1
 800589e:	60bb      	str	r3, [r7, #8]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2b07      	cmp	r3, #7
 80058a4:	ddd8      	ble.n	8005858 <radio_init+0x70>
    for(int i=1; i<16; i++) {
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	3301      	adds	r3, #1
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2b0f      	cmp	r3, #15
 80058b0:	ddcf      	ble.n	8005852 <radio_init+0x6a>
        }
    }
    randbuf[0] = 16; // set initial index
 80058b2:	4b06      	ldr	r3, [pc, #24]	@ (80058cc <radio_init+0xe4>)
 80058b4:	2210      	movs	r2, #16
 80058b6:	701a      	strb	r2, [r3, #0]
    // Launch Rx chain calibration for HF band 
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);
 80058b8:	2000      	movs	r0, #0
 80058ba:	f7ff fc43 	bl	8005144 <opmode>

    hal_enableIRQs();
 80058be:	f7fb ff91 	bl	80017e4 <hal_enableIRQs>
}
 80058c2:	bf00      	nop
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd90      	pop	{r4, r7, pc}
 80058ca:	bf00      	nop
 80058cc:	20000374 	.word	0x20000374

080058d0 <radio_rand1>:

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
u1_t radio_rand1 () {
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
    u1_t i = randbuf[0];
 80058d6:	4b10      	ldr	r3, [pc, #64]	@ (8005918 <radio_rand1+0x48>)
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	71fb      	strb	r3, [r7, #7]
    ASSERT( i != 0 );
 80058dc:	79fb      	ldrb	r3, [r7, #7]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <radio_rand1+0x16>
 80058e2:	f7fb ffb1 	bl	8001848 <hal_failed>
    if( i==16 ) {
 80058e6:	79fb      	ldrb	r3, [r7, #7]
 80058e8:	2b10      	cmp	r3, #16
 80058ea:	d106      	bne.n	80058fa <radio_rand1+0x2a>
        os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
 80058ec:	2210      	movs	r2, #16
 80058ee:	490a      	ldr	r1, [pc, #40]	@ (8005918 <radio_rand1+0x48>)
 80058f0:	2000      	movs	r0, #0
 80058f2:	f7fa ff81 	bl	80007f8 <os_aes>
        i = 0;
 80058f6:	2300      	movs	r3, #0
 80058f8:	71fb      	strb	r3, [r7, #7]
    }
    u1_t v = randbuf[i++];
 80058fa:	79fb      	ldrb	r3, [r7, #7]
 80058fc:	1c5a      	adds	r2, r3, #1
 80058fe:	71fa      	strb	r2, [r7, #7]
 8005900:	461a      	mov	r2, r3
 8005902:	4b05      	ldr	r3, [pc, #20]	@ (8005918 <radio_rand1+0x48>)
 8005904:	5c9b      	ldrb	r3, [r3, r2]
 8005906:	71bb      	strb	r3, [r7, #6]
    randbuf[0] = i;
 8005908:	4a03      	ldr	r2, [pc, #12]	@ (8005918 <radio_rand1+0x48>)
 800590a:	79fb      	ldrb	r3, [r7, #7]
 800590c:	7013      	strb	r3, [r2, #0]
    return v;
 800590e:	79bb      	ldrb	r3, [r7, #6]
}
 8005910:	4618      	mov	r0, r3
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20000374 	.word	0x20000374

0800591c <radio_irq_handler>:
    [SF12] = us2osticks(31189), // (1022 ticks)
};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler (u1_t dio) {
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	4603      	mov	r3, r0
 8005924:	71fb      	strb	r3, [r7, #7]
    u1_t s = readReg(RegOpMode);
    u1_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#else /* ! CFG_TxContinuousMode */
    ostime_t now = os_getTime();
 8005926:	f7ff faa9 	bl	8004e7c <os_getTime>
 800592a:	60f8      	str	r0, [r7, #12]
    if( (readReg(RegOpMode) & OPMODE_LORA) != 0) { // LORA modem
 800592c:	2001      	movs	r0, #1
 800592e:	f7ff fb98 	bl	8005062 <readReg>
 8005932:	4603      	mov	r3, r0
 8005934:	b25b      	sxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	da74      	bge.n	8005a24 <radio_irq_handler+0x108>
        u1_t flags = readReg(LORARegIrqFlags);
 800593a:	2012      	movs	r0, #18
 800593c:	f7ff fb91 	bl	8005062 <readReg>
 8005940:	4603      	mov	r3, r0
 8005942:	727b      	strb	r3, [r7, #9]
        if( flags & IRQ_LORA_TXDONE_MASK ) {
 8005944:	7a7b      	ldrb	r3, [r7, #9]
 8005946:	f003 0308 	and.w	r3, r3, #8
 800594a:	2b00      	cmp	r3, #0
 800594c:	d004      	beq.n	8005958 <radio_irq_handler+0x3c>
            // save exact tx time
            LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	3b01      	subs	r3, #1
 8005952:	4a59      	ldr	r2, [pc, #356]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005954:	6013      	str	r3, [r2, #0]
 8005956:	e05c      	b.n	8005a12 <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXDONE_MASK ) {
 8005958:	7a7b      	ldrb	r3, [r7, #9]
 800595a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800595e:	2b00      	cmp	r3, #0
 8005960:	d04f      	beq.n	8005a02 <radio_irq_handler+0xe6>
            // save exact rx time
            if(getBw(LMIC.rps) == BW125) {
 8005962:	4b55      	ldr	r3, [pc, #340]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005964:	89db      	ldrh	r3, [r3, #14]
 8005966:	4618      	mov	r0, r3
 8005968:	f7fb ff86 	bl	8001878 <getBw>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10d      	bne.n	800598e <radio_irq_handler+0x72>
                now -= LORA_RXDONE_FIXUP[getSf(LMIC.rps)];
 8005972:	4b51      	ldr	r3, [pc, #324]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005974:	89db      	ldrh	r3, [r3, #14]
 8005976:	4618      	mov	r0, r3
 8005978:	f7fb ff6e 	bl	8001858 <getSf>
 800597c:	4603      	mov	r3, r0
 800597e:	461a      	mov	r2, r3
 8005980:	4b4e      	ldr	r3, [pc, #312]	@ (8005abc <radio_irq_handler+0x1a0>)
 8005982:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005986:	461a      	mov	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	1a9b      	subs	r3, r3, r2
 800598c:	60fb      	str	r3, [r7, #12]
            }
            LMIC.rxtime = now;
 800598e:	4a4a      	ldr	r2, [pc, #296]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8005994:	201d      	movs	r0, #29
 8005996:	f7ff fb64 	bl	8005062 <readReg>
 800599a:	4603      	mov	r3, r0
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <radio_irq_handler+0x94>
                readReg(LORARegPayloadLength) : readReg(LORARegRxNbBytes);
 80059a4:	2022      	movs	r0, #34	@ 0x22
 80059a6:	f7ff fb5c 	bl	8005062 <readReg>
 80059aa:	4603      	mov	r3, r0
 80059ac:	461a      	mov	r2, r3
 80059ae:	e004      	b.n	80059ba <radio_irq_handler+0x9e>
 80059b0:	2013      	movs	r0, #19
 80059b2:	f7ff fb56 	bl	8005062 <readReg>
 80059b6:	4603      	mov	r3, r0
 80059b8:	461a      	mov	r2, r3
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 80059ba:	4b3f      	ldr	r3, [pc, #252]	@ (8005ab8 <radio_irq_handler+0x19c>)
 80059bc:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // set FIFO read address pointer
            writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr)); 
 80059c0:	2010      	movs	r0, #16
 80059c2:	f7ff fb4e 	bl	8005062 <readReg>
 80059c6:	4603      	mov	r3, r0
 80059c8:	4619      	mov	r1, r3
 80059ca:	200d      	movs	r0, #13
 80059cc:	f7ff fb2c 	bl	8005028 <writeReg>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 80059d0:	4b39      	ldr	r3, [pc, #228]	@ (8005ab8 <radio_irq_handler+0x19c>)
 80059d2:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80059d6:	461a      	mov	r2, r3
 80059d8:	4939      	ldr	r1, [pc, #228]	@ (8005ac0 <radio_irq_handler+0x1a4>)
 80059da:	2000      	movs	r0, #0
 80059dc:	f7ff fb87 	bl	80050ee <readBuf>
            // read rx quality parameters
            LMIC.snr  = readReg(LORARegPktSnrValue); // SNR [dB] * 4
 80059e0:	2019      	movs	r0, #25
 80059e2:	f7ff fb3e 	bl	8005062 <readReg>
 80059e6:	4603      	mov	r3, r0
 80059e8:	b25a      	sxtb	r2, r3
 80059ea:	4b33      	ldr	r3, [pc, #204]	@ (8005ab8 <radio_irq_handler+0x19c>)
 80059ec:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
 80059ee:	201a      	movs	r0, #26
 80059f0:	f7ff fb37 	bl	8005062 <readReg>
 80059f4:	4603      	mov	r3, r0
 80059f6:	3b3d      	subs	r3, #61	@ 0x3d
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	b25a      	sxtb	r2, r3
 80059fc:	4b2e      	ldr	r3, [pc, #184]	@ (8005ab8 <radio_irq_handler+0x19c>)
 80059fe:	731a      	strb	r2, [r3, #12]
 8005a00:	e007      	b.n	8005a12 <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXTOUT_MASK ) {
 8005a02:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	da03      	bge.n	8005a12 <radio_irq_handler+0xf6>
            // indicate timeout
            LMIC.dataLen = 0;
 8005a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        }
        // mask all radio IRQs
        writeReg(LORARegIrqFlagsMask, 0xFF);
 8005a12:	21ff      	movs	r1, #255	@ 0xff
 8005a14:	2011      	movs	r0, #17
 8005a16:	f7ff fb07 	bl	8005028 <writeReg>
        // clear radio IRQ flags
        writeReg(LORARegIrqFlags, 0xFF);
 8005a1a:	21ff      	movs	r1, #255	@ 0xff
 8005a1c:	2012      	movs	r0, #18
 8005a1e:	f7ff fb03 	bl	8005028 <writeReg>
 8005a22:	e03c      	b.n	8005a9e <radio_irq_handler+0x182>
    } else { // FSK modem
        u1_t flags1 = readReg(FSKRegIrqFlags1);
 8005a24:	203e      	movs	r0, #62	@ 0x3e
 8005a26:	f7ff fb1c 	bl	8005062 <readReg>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	72fb      	strb	r3, [r7, #11]
        u1_t flags2 = readReg(FSKRegIrqFlags2);
 8005a2e:	203f      	movs	r0, #63	@ 0x3f
 8005a30:	f7ff fb17 	bl	8005062 <readReg>
 8005a34:	4603      	mov	r3, r0
 8005a36:	72bb      	strb	r3, [r7, #10]
        if( flags2 & IRQ_FSK2_PACKETSENT_MASK ) {
 8005a38:	7abb      	ldrb	r3, [r7, #10]
 8005a3a:	f003 0308 	and.w	r3, r3, #8
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <radio_irq_handler+0x12e>
            // save exact tx time
            LMIC.txend = now;
 8005a42:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6013      	str	r3, [r2, #0]
 8005a48:	e029      	b.n	8005a9e <radio_irq_handler+0x182>
        } else if( flags2 & IRQ_FSK2_PAYLOADREADY_MASK ) {
 8005a4a:	7abb      	ldrb	r3, [r7, #10]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d019      	beq.n	8005a88 <radio_irq_handler+0x16c>
            // save exact rx time
            LMIC.rxtime = now;
 8005a54:	4a18      	ldr	r2, [pc, #96]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = readReg(FSKRegPayloadLength);
 8005a5a:	2032      	movs	r0, #50	@ 0x32
 8005a5c:	f7ff fb01 	bl	8005062 <readReg>
 8005a60:	4603      	mov	r3, r0
 8005a62:	461a      	mov	r2, r3
 8005a64:	4b14      	ldr	r3, [pc, #80]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a66:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005a6a:	4b13      	ldr	r3, [pc, #76]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a6c:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005a70:	461a      	mov	r2, r3
 8005a72:	4913      	ldr	r1, [pc, #76]	@ (8005ac0 <radio_irq_handler+0x1a4>)
 8005a74:	2000      	movs	r0, #0
 8005a76:	f7ff fb3a 	bl	80050ee <readBuf>
            // read rx quality parameters
            LMIC.snr  = 0; // determine snr
 8005a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = 0; // determine rssi
 8005a80:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	731a      	strb	r2, [r3, #12]
 8005a86:	e00a      	b.n	8005a9e <radio_irq_handler+0x182>
        } else if( flags1 & IRQ_FSK1_TIMEOUT_MASK ) {
 8005a88:	7afb      	ldrb	r3, [r7, #11]
 8005a8a:	f003 0304 	and.w	r3, r3, #4
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d004      	beq.n	8005a9c <radio_irq_handler+0x180>
            // indicate timeout
            LMIC.dataLen = 0;
 8005a92:	4b09      	ldr	r3, [pc, #36]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8005a9a:	e000      	b.n	8005a9e <radio_irq_handler+0x182>
        } else {
            while(1);
 8005a9c:	e7fe      	b.n	8005a9c <radio_irq_handler+0x180>
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	f7ff fb50 	bl	8005144 <opmode>
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
 8005aa4:	4b04      	ldr	r3, [pc, #16]	@ (8005ab8 <radio_irq_handler+0x19c>)
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4806      	ldr	r0, [pc, #24]	@ (8005ac4 <radio_irq_handler+0x1a8>)
 8005aac:	f7ff fa2a 	bl	8004f04 <os_setCallback>
#endif /* ! CFG_TxContinuousMode */
}
 8005ab0:	bf00      	nop
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	2000019c 	.word	0x2000019c
 8005abc:	0800bd24 	.word	0x0800bd24
 8005ac0:	200002e4 	.word	0x200002e4
 8005ac4:	200001b0 	.word	0x200001b0

08005ac8 <os_radio>:

void os_radio (u1_t mode) {
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	4603      	mov	r3, r0
 8005ad0:	71fb      	strb	r3, [r7, #7]
    hal_disableIRQs();
 8005ad2:	f7fb fe77 	bl	80017c4 <hal_disableIRQs>
    switch (mode) {
 8005ad6:	79fb      	ldrb	r3, [r7, #7]
 8005ad8:	2b03      	cmp	r3, #3
 8005ada:	d81a      	bhi.n	8005b12 <os_radio+0x4a>
 8005adc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ae4 <os_radio+0x1c>)
 8005ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae2:	bf00      	nop
 8005ae4:	08005af5 	.word	0x08005af5
 8005ae8:	08005afd 	.word	0x08005afd
 8005aec:	08005b03 	.word	0x08005b03
 8005af0:	08005b0b 	.word	0x08005b0b
      case RADIO_RST:
        // put radio to sleep
        opmode(OPMODE_SLEEP);
 8005af4:	2000      	movs	r0, #0
 8005af6:	f7ff fb25 	bl	8005144 <opmode>
        break;
 8005afa:	e00a      	b.n	8005b12 <os_radio+0x4a>

      case RADIO_TX:
        // transmit frame now
        starttx(); // buf=LMIC.frame, len=LMIC.dataLen
 8005afc:	f7ff fd44 	bl	8005588 <starttx>
        break;
 8005b00:	e007      	b.n	8005b12 <os_radio+0x4a>
      
      case RADIO_RX:
        // receive frame now (exactly at rxtime)
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
 8005b02:	2000      	movs	r0, #0
 8005b04:	f7ff fe4a 	bl	800579c <startrx>
        break;
 8005b08:	e003      	b.n	8005b12 <os_radio+0x4a>

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
 8005b0a:	2001      	movs	r0, #1
 8005b0c:	f7ff fe46 	bl	800579c <startrx>
        break;
 8005b10:	bf00      	nop
    }
    hal_enableIRQs();
 8005b12:	f7fb fe67 	bl	80017e4 <hal_enableIRQs>
}
 8005b16:	bf00      	nop
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop

08005b20 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005b24:	4b1b      	ldr	r3, [pc, #108]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b26:	4a1c      	ldr	r2, [pc, #112]	@ (8005b98 <MX_SPI3_Init+0x78>)
 8005b28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005b30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005b32:	4b18      	ldr	r3, [pc, #96]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005b38:	4b16      	ldr	r3, [pc, #88]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b3a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005b3e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b40:	4b14      	ldr	r3, [pc, #80]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b42:	2200      	movs	r2, #0
 8005b44:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005b46:	4b13      	ldr	r3, [pc, #76]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005b4c:	4b11      	ldr	r3, [pc, #68]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b52:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005b54:	4b0f      	ldr	r3, [pc, #60]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b56:	2228      	movs	r2, #40	@ 0x28
 8005b58:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005b60:	4b0c      	ldr	r3, [pc, #48]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b62:	2200      	movs	r2, #0
 8005b64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b66:	4b0b      	ldr	r3, [pc, #44]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005b6c:	4b09      	ldr	r3, [pc, #36]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b6e:	2207      	movs	r2, #7
 8005b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005b72:	4b08      	ldr	r3, [pc, #32]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005b78:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b7a:	2208      	movs	r2, #8
 8005b7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005b7e:	4805      	ldr	r0, [pc, #20]	@ (8005b94 <MX_SPI3_Init+0x74>)
 8005b80:	f003 fa38 	bl	8008ff4 <HAL_SPI_Init>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005b8a:	f7ff f95f 	bl	8004e4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005b8e:	bf00      	nop
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	20000384 	.word	0x20000384
 8005b98:	40003c00 	.word	0x40003c00

08005b9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b08a      	sub	sp, #40	@ 0x28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ba4:	f107 0314 	add.w	r3, r7, #20
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]
 8005bac:	605a      	str	r2, [r3, #4]
 8005bae:	609a      	str	r2, [r3, #8]
 8005bb0:	60da      	str	r2, [r3, #12]
 8005bb2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a17      	ldr	r2, [pc, #92]	@ (8005c18 <HAL_SPI_MspInit+0x7c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d127      	bne.n	8005c0e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005bbe:	4b17      	ldr	r3, [pc, #92]	@ (8005c1c <HAL_SPI_MspInit+0x80>)
 8005bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc2:	4a16      	ldr	r2, [pc, #88]	@ (8005c1c <HAL_SPI_MspInit+0x80>)
 8005bc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bca:	4b14      	ldr	r3, [pc, #80]	@ (8005c1c <HAL_SPI_MspInit+0x80>)
 8005bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bd2:	613b      	str	r3, [r7, #16]
 8005bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bd6:	4b11      	ldr	r3, [pc, #68]	@ (8005c1c <HAL_SPI_MspInit+0x80>)
 8005bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bda:	4a10      	ldr	r2, [pc, #64]	@ (8005c1c <HAL_SPI_MspInit+0x80>)
 8005bdc:	f043 0302 	orr.w	r3, r3, #2
 8005be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005be2:	4b0e      	ldr	r3, [pc, #56]	@ (8005c1c <HAL_SPI_MspInit+0x80>)
 8005be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005be6:	f003 0302 	and.w	r3, r3, #2
 8005bea:	60fb      	str	r3, [r7, #12]
 8005bec:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005bee:	2338      	movs	r3, #56	@ 0x38
 8005bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005bfe:	2306      	movs	r3, #6
 8005c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c02:	f107 0314 	add.w	r3, r7, #20
 8005c06:	4619      	mov	r1, r3
 8005c08:	4805      	ldr	r0, [pc, #20]	@ (8005c20 <HAL_SPI_MspInit+0x84>)
 8005c0a:	f001 fed5 	bl	80079b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005c0e:	bf00      	nop
 8005c10:	3728      	adds	r7, #40	@ 0x28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	40003c00 	.word	0x40003c00
 8005c1c:	40021000 	.word	0x40021000
 8005c20:	48000400 	.word	0x48000400

08005c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8005c68 <HAL_MspInit+0x44>)
 8005c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c2e:	4a0e      	ldr	r2, [pc, #56]	@ (8005c68 <HAL_MspInit+0x44>)
 8005c30:	f043 0301 	orr.w	r3, r3, #1
 8005c34:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c36:	4b0c      	ldr	r3, [pc, #48]	@ (8005c68 <HAL_MspInit+0x44>)
 8005c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	607b      	str	r3, [r7, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c42:	4b09      	ldr	r3, [pc, #36]	@ (8005c68 <HAL_MspInit+0x44>)
 8005c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c46:	4a08      	ldr	r2, [pc, #32]	@ (8005c68 <HAL_MspInit+0x44>)
 8005c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c4e:	4b06      	ldr	r3, [pc, #24]	@ (8005c68 <HAL_MspInit+0x44>)
 8005c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	40021000 	.word	0x40021000

08005c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8005c70:	bf00      	nop
 8005c72:	e7fd      	b.n	8005c70 <NMI_Handler+0x4>

08005c74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c78:	bf00      	nop
 8005c7a:	e7fd      	b.n	8005c78 <HardFault_Handler+0x4>

08005c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c80:	bf00      	nop
 8005c82:	e7fd      	b.n	8005c80 <MemManage_Handler+0x4>

08005c84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c88:	bf00      	nop
 8005c8a:	e7fd      	b.n	8005c88 <BusFault_Handler+0x4>

08005c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c90:	bf00      	nop
 8005c92:	e7fd      	b.n	8005c90 <UsageFault_Handler+0x4>

08005c94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c94:	b480      	push	{r7}
 8005c96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c98:	bf00      	nop
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005ca6:	bf00      	nop
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005cb4:	bf00      	nop
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cc2:	f000 f9f5 	bl	80060b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cc6:	bf00      	nop
 8005cc8:	bd80      	pop	{r7, pc}
	...

08005ccc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005cd0:	4802      	ldr	r0, [pc, #8]	@ (8005cdc <ADC1_IRQHandler+0x10>)
 8005cd2:	f000 fe10 	bl	80068f6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005cd6:	bf00      	nop
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	20000070 	.word	0x20000070

08005ce0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8005ce4:	2040      	movs	r0, #64	@ 0x40
 8005ce6:	f001 ffe9 	bl	8007cbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO1_Pin);
 8005cea:	2080      	movs	r0, #128	@ 0x80
 8005cec:	f001 ffe6 	bl	8007cbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005cf0:	bf00      	nop
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005cf8:	4802      	ldr	r0, [pc, #8]	@ (8005d04 <TIM6_DAC_IRQHandler+0x10>)
 8005cfa:	f003 fe4d 	bl	8009998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005cfe:	bf00      	nop
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	200003e8 	.word	0x200003e8

08005d08 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005d0c:	4802      	ldr	r0, [pc, #8]	@ (8005d18 <TIM7_IRQHandler+0x10>)
 8005d0e:	f003 fe43 	bl	8009998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005d12:	bf00      	nop
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	20000434 	.word	0x20000434

08005d1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005d20:	4b06      	ldr	r3, [pc, #24]	@ (8005d3c <SystemInit+0x20>)
 8005d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d26:	4a05      	ldr	r2, [pc, #20]	@ (8005d3c <SystemInit+0x20>)
 8005d28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8005d30:	bf00      	nop
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	e000ed00 	.word	0xe000ed00

08005d40 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d46:	1d3b      	adds	r3, r7, #4
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	605a      	str	r2, [r3, #4]
 8005d4e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005d50:	4b15      	ldr	r3, [pc, #84]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d52:	4a16      	ldr	r2, [pc, #88]	@ (8005dac <MX_TIM6_Init+0x6c>)
 8005d54:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1222-1;
 8005d56:	4b14      	ldr	r3, [pc, #80]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d58:	f240 42c5 	movw	r2, #1221	@ 0x4c5
 8005d5c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d5e:	4b12      	ldr	r3, [pc, #72]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65521-1;
 8005d64:	4b10      	ldr	r3, [pc, #64]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d66:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8005d6a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d6e:	2200      	movs	r2, #0
 8005d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005d72:	480d      	ldr	r0, [pc, #52]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d74:	f003 fd64 	bl	8009840 <HAL_TIM_Base_Init>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8005d7e:	f7ff f865 	bl	8004e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d82:	2300      	movs	r3, #0
 8005d84:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d86:	2300      	movs	r3, #0
 8005d88:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005d8a:	1d3b      	adds	r3, r7, #4
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4806      	ldr	r0, [pc, #24]	@ (8005da8 <MX_TIM6_Init+0x68>)
 8005d90:	f003 ffa2 	bl	8009cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d001      	beq.n	8005d9e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8005d9a:	f7ff f857 	bl	8004e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005d9e:	bf00      	nop
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	200003e8 	.word	0x200003e8
 8005dac:	40001000 	.word	0x40001000

08005db0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005db6:	1d3b      	adds	r3, r7, #4
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	605a      	str	r2, [r3, #4]
 8005dbe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005dc0:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005dc2:	4a16      	ldr	r2, [pc, #88]	@ (8005e1c <MX_TIM7_Init+0x6c>)
 8005dc4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2500-1;
 8005dc6:	4b14      	ldr	r3, [pc, #80]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005dc8:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8005dcc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dce:	4b12      	ldr	r3, [pc, #72]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8005dd4:	4b10      	ldr	r3, [pc, #64]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005dd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005dda:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005de2:	480d      	ldr	r0, [pc, #52]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005de4:	f003 fd2c 	bl	8009840 <HAL_TIM_Base_Init>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d001      	beq.n	8005df2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005dee:	f7ff f82d 	bl	8004e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005df2:	2300      	movs	r3, #0
 8005df4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005df6:	2300      	movs	r3, #0
 8005df8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005dfa:	1d3b      	adds	r3, r7, #4
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	4806      	ldr	r0, [pc, #24]	@ (8005e18 <MX_TIM7_Init+0x68>)
 8005e00:	f003 ff6a 	bl	8009cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005e0a:	f7ff f81f 	bl	8004e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005e0e:	bf00      	nop
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20000434 	.word	0x20000434
 8005e1c:	40001400 	.word	0x40001400

08005e20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8005e98 <HAL_TIM_Base_MspInit+0x78>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d114      	bne.n	8005e5c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005e32:	4b1a      	ldr	r3, [pc, #104]	@ (8005e9c <HAL_TIM_Base_MspInit+0x7c>)
 8005e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e36:	4a19      	ldr	r2, [pc, #100]	@ (8005e9c <HAL_TIM_Base_MspInit+0x7c>)
 8005e38:	f043 0310 	orr.w	r3, r3, #16
 8005e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e3e:	4b17      	ldr	r3, [pc, #92]	@ (8005e9c <HAL_TIM_Base_MspInit+0x7c>)
 8005e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e42:	f003 0310 	and.w	r3, r3, #16
 8005e46:	60fb      	str	r3, [r7, #12]
 8005e48:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	2036      	movs	r0, #54	@ 0x36
 8005e50:	f001 fd7b 	bl	800794a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005e54:	2036      	movs	r0, #54	@ 0x36
 8005e56:	f001 fd94 	bl	8007982 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005e5a:	e018      	b.n	8005e8e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a0f      	ldr	r2, [pc, #60]	@ (8005ea0 <HAL_TIM_Base_MspInit+0x80>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d113      	bne.n	8005e8e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005e66:	4b0d      	ldr	r3, [pc, #52]	@ (8005e9c <HAL_TIM_Base_MspInit+0x7c>)
 8005e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8005e9c <HAL_TIM_Base_MspInit+0x7c>)
 8005e6c:	f043 0320 	orr.w	r3, r3, #32
 8005e70:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e72:	4b0a      	ldr	r3, [pc, #40]	@ (8005e9c <HAL_TIM_Base_MspInit+0x7c>)
 8005e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e76:	f003 0320 	and.w	r3, r3, #32
 8005e7a:	60bb      	str	r3, [r7, #8]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2100      	movs	r1, #0
 8005e82:	2037      	movs	r0, #55	@ 0x37
 8005e84:	f001 fd61 	bl	800794a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005e88:	2037      	movs	r0, #55	@ 0x37
 8005e8a:	f001 fd7a 	bl	8007982 <HAL_NVIC_EnableIRQ>
}
 8005e8e:	bf00      	nop
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	40001000 	.word	0x40001000
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	40001400 	.word	0x40001400

08005ea4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005ea8:	4b14      	ldr	r3, [pc, #80]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005eaa:	4a15      	ldr	r2, [pc, #84]	@ (8005f00 <MX_USART1_UART_Init+0x5c>)
 8005eac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005eae:	4b13      	ldr	r3, [pc, #76]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005eb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005eb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005eb6:	4b11      	ldr	r3, [pc, #68]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005eb8:	2200      	movs	r2, #0
 8005eba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005eca:	220c      	movs	r2, #12
 8005ecc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ece:	4b0b      	ldr	r3, [pc, #44]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ed4:	4b09      	ldr	r3, [pc, #36]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005eda:	4b08      	ldr	r3, [pc, #32]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005ee0:	4b06      	ldr	r3, [pc, #24]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005ee6:	4805      	ldr	r0, [pc, #20]	@ (8005efc <MX_USART1_UART_Init+0x58>)
 8005ee8:	f003 ff7a 	bl	8009de0 <HAL_UART_Init>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005ef2:	f7fe ffab 	bl	8004e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ef6:	bf00      	nop
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	20000480 	.word	0x20000480
 8005f00:	40013800 	.word	0x40013800

08005f04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b09e      	sub	sp, #120	@ 0x78
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f0c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005f10:	2200      	movs	r2, #0
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	605a      	str	r2, [r3, #4]
 8005f16:	609a      	str	r2, [r3, #8]
 8005f18:	60da      	str	r2, [r3, #12]
 8005f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005f1c:	f107 0310 	add.w	r3, r7, #16
 8005f20:	2254      	movs	r2, #84	@ 0x54
 8005f22:	2100      	movs	r1, #0
 8005f24:	4618      	mov	r0, r3
 8005f26:	f004 fc7a 	bl	800a81e <memset>
  if(uartHandle->Instance==USART1)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fac <HAL_UART_MspInit+0xa8>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d137      	bne.n	8005fa4 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005f34:	2301      	movs	r3, #1
 8005f36:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f3c:	f107 0310 	add.w	r3, r7, #16
 8005f40:	4618      	mov	r0, r3
 8005f42:	f002 fd6f 	bl	8008a24 <HAL_RCCEx_PeriphCLKConfig>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005f4c:	f7fe ff7e 	bl	8004e4c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005f50:	4b17      	ldr	r3, [pc, #92]	@ (8005fb0 <HAL_UART_MspInit+0xac>)
 8005f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f54:	4a16      	ldr	r2, [pc, #88]	@ (8005fb0 <HAL_UART_MspInit+0xac>)
 8005f56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8005f5c:	4b14      	ldr	r3, [pc, #80]	@ (8005fb0 <HAL_UART_MspInit+0xac>)
 8005f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f68:	4b11      	ldr	r3, [pc, #68]	@ (8005fb0 <HAL_UART_MspInit+0xac>)
 8005f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f6c:	4a10      	ldr	r2, [pc, #64]	@ (8005fb0 <HAL_UART_MspInit+0xac>)
 8005f6e:	f043 0301 	orr.w	r3, r3, #1
 8005f72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f74:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb0 <HAL_UART_MspInit+0xac>)
 8005f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f78:	f003 0301 	and.w	r3, r3, #1
 8005f7c:	60bb      	str	r3, [r7, #8]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005f80:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005f84:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f86:	2302      	movs	r3, #2
 8005f88:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f92:	2307      	movs	r3, #7
 8005f94:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f96:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005fa0:	f001 fd0a 	bl	80079b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005fa4:	bf00      	nop
 8005fa6:	3778      	adds	r7, #120	@ 0x78
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	40013800 	.word	0x40013800
 8005fb0:	40021000 	.word	0x40021000

08005fb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005fb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005fec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005fb8:	f7ff feb0 	bl	8005d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005fbc:	480c      	ldr	r0, [pc, #48]	@ (8005ff0 <LoopForever+0x6>)
  ldr r1, =_edata
 8005fbe:	490d      	ldr	r1, [pc, #52]	@ (8005ff4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8005ff8 <LoopForever+0xe>)
  movs r3, #0
 8005fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005fc4:	e002      	b.n	8005fcc <LoopCopyDataInit>

08005fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005fca:	3304      	adds	r3, #4

08005fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005fd0:	d3f9      	bcc.n	8005fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8005ffc <LoopForever+0x12>)
  ldr r4, =_ebss
 8005fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8006000 <LoopForever+0x16>)
  movs r3, #0
 8005fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005fd8:	e001      	b.n	8005fde <LoopFillZerobss>

08005fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005fdc:	3204      	adds	r2, #4

08005fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005fe0:	d3fb      	bcc.n	8005fda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005fe2:	f004 fc25 	bl	800a830 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005fe6:	f7fe fe5d 	bl	8004ca4 <main>

08005fea <LoopForever>:

LoopForever:
    b LoopForever
 8005fea:	e7fe      	b.n	8005fea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005fec:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8005ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005ff4:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8005ff8:	0800bd8c 	.word	0x0800bd8c
  ldr r2, =_sbss
 8005ffc:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8006000:	2000050c 	.word	0x2000050c

08006004 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006004:	e7fe      	b.n	8006004 <CAN1_RX0_IRQHandler>

08006006 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b082      	sub	sp, #8
 800600a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800600c:	2300      	movs	r3, #0
 800600e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006010:	2003      	movs	r0, #3
 8006012:	f001 fc8f 	bl	8007934 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006016:	200f      	movs	r0, #15
 8006018:	f000 f80e 	bl	8006038 <HAL_InitTick>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	71fb      	strb	r3, [r7, #7]
 8006026:	e001      	b.n	800602c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006028:	f7ff fdfc 	bl	8005c24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800602c:	79fb      	ldrb	r3, [r7, #7]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
	...

08006038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006040:	2300      	movs	r3, #0
 8006042:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006044:	4b17      	ldr	r3, [pc, #92]	@ (80060a4 <HAL_InitTick+0x6c>)
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d023      	beq.n	8006094 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800604c:	4b16      	ldr	r3, [pc, #88]	@ (80060a8 <HAL_InitTick+0x70>)
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	4b14      	ldr	r3, [pc, #80]	@ (80060a4 <HAL_InitTick+0x6c>)
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	4619      	mov	r1, r3
 8006056:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800605a:	fbb3 f3f1 	udiv	r3, r3, r1
 800605e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006062:	4618      	mov	r0, r3
 8006064:	f001 fc9b 	bl	800799e <HAL_SYSTICK_Config>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10f      	bne.n	800608e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b0f      	cmp	r3, #15
 8006072:	d809      	bhi.n	8006088 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006074:	2200      	movs	r2, #0
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800607c:	f001 fc65 	bl	800794a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006080:	4a0a      	ldr	r2, [pc, #40]	@ (80060ac <HAL_InitTick+0x74>)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6013      	str	r3, [r2, #0]
 8006086:	e007      	b.n	8006098 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
 800608c:	e004      	b.n	8006098 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	73fb      	strb	r3, [r7, #15]
 8006092:	e001      	b.n	8006098 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006098:	7bfb      	ldrb	r3, [r7, #15]
}
 800609a:	4618      	mov	r0, r3
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000050 	.word	0x20000050
 80060a8:	20000048 	.word	0x20000048
 80060ac:	2000004c 	.word	0x2000004c

080060b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80060b0:	b480      	push	{r7}
 80060b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80060b4:	4b06      	ldr	r3, [pc, #24]	@ (80060d0 <HAL_IncTick+0x20>)
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	461a      	mov	r2, r3
 80060ba:	4b06      	ldr	r3, [pc, #24]	@ (80060d4 <HAL_IncTick+0x24>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4413      	add	r3, r2
 80060c0:	4a04      	ldr	r2, [pc, #16]	@ (80060d4 <HAL_IncTick+0x24>)
 80060c2:	6013      	str	r3, [r2, #0]
}
 80060c4:	bf00      	nop
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	20000050 	.word	0x20000050
 80060d4:	20000508 	.word	0x20000508

080060d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0
  return uwTick;
 80060dc:	4b03      	ldr	r3, [pc, #12]	@ (80060ec <HAL_GetTick+0x14>)
 80060de:	681b      	ldr	r3, [r3, #0]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	20000508 	.word	0x20000508

080060f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	609a      	str	r2, [r3, #8]
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	609a      	str	r2, [r3, #8]
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800614c:	4618      	mov	r0, r3
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006158:	b480      	push	{r7}
 800615a:	b087      	sub	sp, #28
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	3360      	adds	r3, #96	@ 0x60
 800616a:	461a      	mov	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4413      	add	r3, r2
 8006172:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	4b08      	ldr	r3, [pc, #32]	@ (800619c <LL_ADC_SetOffset+0x44>)
 800617a:	4013      	ands	r3, r2
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	4313      	orrs	r3, r2
 8006188:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006190:	bf00      	nop
 8006192:	371c      	adds	r7, #28
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	03fff000 	.word	0x03fff000

080061a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	3360      	adds	r3, #96	@ 0x60
 80061ae:	461a      	mov	r2, r3
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	4413      	add	r3, r2
 80061b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b087      	sub	sp, #28
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	3360      	adds	r3, #96	@ 0x60
 80061dc:	461a      	mov	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	4413      	add	r3, r2
 80061e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	431a      	orrs	r2, r3
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80061f6:	bf00      	nop
 80061f8:	371c      	adds	r7, #28
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr

08006202 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006202:	b480      	push	{r7}
 8006204:	b083      	sub	sp, #12
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006216:	2301      	movs	r3, #1
 8006218:	e000      	b.n	800621c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006228:	b480      	push	{r7}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	3330      	adds	r3, #48	@ 0x30
 8006238:	461a      	mov	r2, r3
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	0a1b      	lsrs	r3, r3, #8
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	f003 030c 	and.w	r3, r3, #12
 8006244:	4413      	add	r3, r2
 8006246:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f003 031f 	and.w	r3, r3, #31
 8006252:	211f      	movs	r1, #31
 8006254:	fa01 f303 	lsl.w	r3, r1, r3
 8006258:	43db      	mvns	r3, r3
 800625a:	401a      	ands	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	0e9b      	lsrs	r3, r3, #26
 8006260:	f003 011f 	and.w	r1, r3, #31
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	f003 031f 	and.w	r3, r3, #31
 800626a:	fa01 f303 	lsl.w	r3, r1, r3
 800626e:	431a      	orrs	r2, r3
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006274:	bf00      	nop
 8006276:	371c      	adds	r7, #28
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800628c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d101      	bne.n	8006298 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b087      	sub	sp, #28
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	3314      	adds	r3, #20
 80062b6:	461a      	mov	r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	0e5b      	lsrs	r3, r3, #25
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	4413      	add	r3, r2
 80062c4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	0d1b      	lsrs	r3, r3, #20
 80062ce:	f003 031f 	and.w	r3, r3, #31
 80062d2:	2107      	movs	r1, #7
 80062d4:	fa01 f303 	lsl.w	r3, r1, r3
 80062d8:	43db      	mvns	r3, r3
 80062da:	401a      	ands	r2, r3
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	0d1b      	lsrs	r3, r3, #20
 80062e0:	f003 031f 	and.w	r3, r3, #31
 80062e4:	6879      	ldr	r1, [r7, #4]
 80062e6:	fa01 f303 	lsl.w	r3, r1, r3
 80062ea:	431a      	orrs	r2, r3
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80062f0:	bf00      	nop
 80062f2:	371c      	adds	r7, #28
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006314:	43db      	mvns	r3, r3
 8006316:	401a      	ands	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f003 0318 	and.w	r3, r3, #24
 800631e:	4908      	ldr	r1, [pc, #32]	@ (8006340 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006320:	40d9      	lsrs	r1, r3
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	400b      	ands	r3, r1
 8006326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800632a:	431a      	orrs	r2, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006332:	bf00      	nop
 8006334:	3714      	adds	r7, #20
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	0007ffff 	.word	0x0007ffff

08006344 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006354:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	6093      	str	r3, [r2, #8]
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006378:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800637c:	d101      	bne.n	8006382 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800637e:	2301      	movs	r3, #1
 8006380:	e000      	b.n	8006384 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80063a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80063a4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063cc:	d101      	bne.n	80063d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80063ce:	2301      	movs	r3, #1
 80063d0:	e000      	b.n	80063d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80063f4:	f043 0201 	orr.w	r2, r3, #1
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006418:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800641c:	f043 0202 	orr.w	r2, r3, #2
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006424:	bf00      	nop
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <LL_ADC_IsEnabled+0x18>
 8006444:	2301      	movs	r3, #1
 8006446:	e000      	b.n	800644a <LL_ADC_IsEnabled+0x1a>
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	370c      	adds	r7, #12
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006456:	b480      	push	{r7}
 8006458:	b083      	sub	sp, #12
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b02      	cmp	r3, #2
 8006468:	d101      	bne.n	800646e <LL_ADC_IsDisableOngoing+0x18>
 800646a:	2301      	movs	r3, #1
 800646c:	e000      	b.n	8006470 <LL_ADC_IsDisableOngoing+0x1a>
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	370c      	adds	r7, #12
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800648c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006490:	f043 0204 	orr.w	r2, r3, #4
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006498:	bf00      	nop
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d101      	bne.n	80064bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80064b8:	2301      	movs	r3, #1
 80064ba:	e000      	b.n	80064be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b083      	sub	sp, #12
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 0308 	and.w	r3, r3, #8
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d101      	bne.n	80064e2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80064de:	2301      	movs	r3, #1
 80064e0:	e000      	b.n	80064e4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064f8:	2300      	movs	r3, #0
 80064fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80064fc:	2300      	movs	r3, #0
 80064fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e126      	b.n	8006758 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006514:	2b00      	cmp	r3, #0
 8006516:	d109      	bne.n	800652c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f7fa f883 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4618      	mov	r0, r3
 8006532:	f7ff ff19 	bl	8006368 <LL_ADC_IsDeepPowerDownEnabled>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d004      	beq.n	8006546 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff feff 	bl	8006344 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4618      	mov	r0, r3
 800654c:	f7ff ff34 	bl	80063b8 <LL_ADC_IsInternalRegulatorEnabled>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d115      	bne.n	8006582 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4618      	mov	r0, r3
 800655c:	f7ff ff18 	bl	8006390 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006560:	4b7f      	ldr	r3, [pc, #508]	@ (8006760 <HAL_ADC_Init+0x270>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	099b      	lsrs	r3, r3, #6
 8006566:	4a7f      	ldr	r2, [pc, #508]	@ (8006764 <HAL_ADC_Init+0x274>)
 8006568:	fba2 2303 	umull	r2, r3, r2, r3
 800656c:	099b      	lsrs	r3, r3, #6
 800656e:	3301      	adds	r3, #1
 8006570:	005b      	lsls	r3, r3, #1
 8006572:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006574:	e002      	b.n	800657c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	3b01      	subs	r3, #1
 800657a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1f9      	bne.n	8006576 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4618      	mov	r0, r3
 8006588:	f7ff ff16 	bl	80063b8 <LL_ADC_IsInternalRegulatorEnabled>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10d      	bne.n	80065ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006596:	f043 0210 	orr.w	r2, r3, #16
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065a2:	f043 0201 	orr.w	r2, r3, #1
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7ff ff76 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 80065b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065be:	f003 0310 	and.w	r3, r3, #16
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f040 80bf 	bne.w	8006746 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f040 80bb 	bne.w	8006746 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80065d8:	f043 0202 	orr.w	r2, r3, #2
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7ff ff23 	bl	8006430 <LL_ADC_IsEnabled>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d10b      	bne.n	8006608 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80065f0:	485d      	ldr	r0, [pc, #372]	@ (8006768 <HAL_ADC_Init+0x278>)
 80065f2:	f7ff ff1d 	bl	8006430 <LL_ADC_IsEnabled>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d105      	bne.n	8006608 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	4619      	mov	r1, r3
 8006602:	485a      	ldr	r0, [pc, #360]	@ (800676c <HAL_ADC_Init+0x27c>)
 8006604:	f7ff fd74 	bl	80060f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	7e5b      	ldrb	r3, [r3, #25]
 800660c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006612:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006618:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800661e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006626:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006628:	4313      	orrs	r3, r2
 800662a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d106      	bne.n	8006644 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663a:	3b01      	subs	r3, #1
 800663c:	045b      	lsls	r3, r3, #17
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	4313      	orrs	r3, r2
 8006642:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006648:	2b00      	cmp	r3, #0
 800664a:	d009      	beq.n	8006660 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006650:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006658:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800665a:	69ba      	ldr	r2, [r7, #24]
 800665c:	4313      	orrs	r3, r2
 800665e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68da      	ldr	r2, [r3, #12]
 8006666:	4b42      	ldr	r3, [pc, #264]	@ (8006770 <HAL_ADC_Init+0x280>)
 8006668:	4013      	ands	r3, r2
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6812      	ldr	r2, [r2, #0]
 800666e:	69b9      	ldr	r1, [r7, #24]
 8006670:	430b      	orrs	r3, r1
 8006672:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4618      	mov	r0, r3
 800667a:	f7ff ff26 	bl	80064ca <LL_ADC_INJ_IsConversionOngoing>
 800667e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d13d      	bne.n	8006702 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d13a      	bne.n	8006702 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006690:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006698:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800669a:	4313      	orrs	r3, r2
 800669c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066a8:	f023 0302 	bic.w	r3, r3, #2
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	69b9      	ldr	r1, [r7, #24]
 80066b2:	430b      	orrs	r3, r1
 80066b4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d118      	bne.n	80066f2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80066ca:	f023 0304 	bic.w	r3, r3, #4
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80066d6:	4311      	orrs	r1, r2
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80066dc:	4311      	orrs	r1, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80066e2:	430a      	orrs	r2, r1
 80066e4:	431a      	orrs	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f042 0201 	orr.w	r2, r2, #1
 80066ee:	611a      	str	r2, [r3, #16]
 80066f0:	e007      	b.n	8006702 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	691a      	ldr	r2, [r3, #16]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0201 	bic.w	r2, r2, #1
 8006700:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d10c      	bne.n	8006724 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006710:	f023 010f 	bic.w	r1, r3, #15
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	69db      	ldr	r3, [r3, #28]
 8006718:	1e5a      	subs	r2, r3, #1
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	430a      	orrs	r2, r1
 8006720:	631a      	str	r2, [r3, #48]	@ 0x30
 8006722:	e007      	b.n	8006734 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 020f 	bic.w	r2, r2, #15
 8006732:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006738:	f023 0303 	bic.w	r3, r3, #3
 800673c:	f043 0201 	orr.w	r2, r3, #1
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	655a      	str	r2, [r3, #84]	@ 0x54
 8006744:	e007      	b.n	8006756 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674a:	f043 0210 	orr.w	r2, r3, #16
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006756:	7ffb      	ldrb	r3, [r7, #31]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3720      	adds	r7, #32
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	20000048 	.word	0x20000048
 8006764:	053e2d63 	.word	0x053e2d63
 8006768:	50040000 	.word	0x50040000
 800676c:	50040300 	.word	0x50040300
 8006770:	fff0c007 	.word	0xfff0c007

08006774 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff fe8f 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	f040 80a0 	bne.w	80068ce <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006794:	2b01      	cmp	r3, #1
 8006796:	d101      	bne.n	800679c <HAL_ADC_Start_IT+0x28>
 8006798:	2302      	movs	r3, #2
 800679a:	e09b      	b.n	80068d4 <HAL_ADC_Start_IT+0x160>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 fe51 	bl	800744c <ADC_Enable>
 80067aa:	4603      	mov	r3, r0
 80067ac:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f040 8087 	bne.w	80068c4 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80067be:	f023 0301 	bic.w	r3, r3, #1
 80067c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d006      	beq.n	80067e4 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067da:	f023 0206 	bic.w	r2, r3, #6
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80067e2:	e002      	b.n	80067ea <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	221c      	movs	r2, #28
 80067f0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 021c 	bic.w	r2, r2, #28
 8006808:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	2b08      	cmp	r3, #8
 8006810:	d108      	bne.n	8006824 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f042 0208 	orr.w	r2, r2, #8
 8006820:	605a      	str	r2, [r3, #4]
          break;
 8006822:	e008      	b.n	8006836 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685a      	ldr	r2, [r3, #4]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f042 0204 	orr.w	r2, r2, #4
 8006832:	605a      	str	r2, [r3, #4]
          break;
 8006834:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683a:	2b00      	cmp	r3, #0
 800683c:	d107      	bne.n	800684e <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f042 0210 	orr.w	r2, r2, #16
 800684c:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d02d      	beq.n	80068b8 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006860:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006864:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	695b      	ldr	r3, [r3, #20]
 8006870:	2b08      	cmp	r3, #8
 8006872:	d110      	bne.n	8006896 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f022 0220 	bic.w	r2, r2, #32
 8006882:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685a      	ldr	r2, [r3, #4]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006892:	605a      	str	r2, [r3, #4]
            break;
 8006894:	e010      	b.n	80068b8 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068a4:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f042 0220 	orr.w	r2, r2, #32
 80068b4:	605a      	str	r2, [r3, #4]
            break;
 80068b6:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4618      	mov	r0, r3
 80068be:	f7ff fddd 	bl	800647c <LL_ADC_REG_StartConversion>
 80068c2:	e006      	b.n	80068d2 <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80068cc:	e001      	b.n	80068d2 <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80068ce:	2302      	movs	r3, #2
 80068d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80068d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3710      	adds	r7, #16
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b088      	sub	sp, #32
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80068fe:	2300      	movs	r3, #0
 8006900:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b00      	cmp	r3, #0
 800691a:	d017      	beq.n	800694c <HAL_ADC_IRQHandler+0x56>
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d012      	beq.n	800694c <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800692a:	f003 0310 	and.w	r3, r3, #16
 800692e:	2b00      	cmp	r3, #0
 8006930:	d105      	bne.n	800693e <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006936:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 ff1e 	bl	8007780 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2202      	movs	r2, #2
 800694a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	f003 0304 	and.w	r3, r3, #4
 8006952:	2b00      	cmp	r3, #0
 8006954:	d004      	beq.n	8006960 <HAL_ADC_IRQHandler+0x6a>
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f003 0304 	and.w	r3, r3, #4
 800695c:	2b00      	cmp	r3, #0
 800695e:	d109      	bne.n	8006974 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006966:	2b00      	cmp	r3, #0
 8006968:	d05e      	beq.n	8006a28 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	f003 0308 	and.w	r3, r3, #8
 8006970:	2b00      	cmp	r3, #0
 8006972:	d059      	beq.n	8006a28 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006978:	f003 0310 	and.w	r3, r3, #16
 800697c:	2b00      	cmp	r3, #0
 800697e:	d105      	bne.n	800698c <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4618      	mov	r0, r3
 8006992:	f7ff fc36 	bl	8006202 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d03e      	beq.n	8006a1a <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68db      	ldr	r3, [r3, #12]
 80069a2:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d135      	bne.n	8006a1a <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0308 	and.w	r3, r3, #8
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	d12e      	bne.n	8006a1a <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7ff fd6f 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d11a      	bne.n	8006a02 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	685a      	ldr	r2, [r3, #4]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 020c 	bic.w	r2, r2, #12
 80069da:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d112      	bne.n	8006a1a <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f8:	f043 0201 	orr.w	r2, r3, #1
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8006a00:	e00b      	b.n	8006a1a <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a06:	f043 0210 	orr.w	r2, r3, #16
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a12:	f043 0201 	orr.w	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7fe f9f2 	bl	8004e04 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	220c      	movs	r2, #12
 8006a26:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	f003 0320 	and.w	r3, r3, #32
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d004      	beq.n	8006a3c <HAL_ADC_IRQHandler+0x146>
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f003 0320 	and.w	r3, r3, #32
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d109      	bne.n	8006a50 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d072      	beq.n	8006b2c <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d06d      	beq.n	8006b2c <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a54:	f003 0310 	and.w	r3, r3, #16
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d105      	bne.n	8006a68 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a60:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7ff fc07 	bl	8006280 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006a72:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fbc2 	bl	8006202 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006a7e:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d047      	beq.n	8006b1e <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d007      	beq.n	8006aa8 <HAL_ADC_IRQHandler+0x1b2>
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d03f      	beq.n	8006b1e <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d13a      	bne.n	8006b1e <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ab2:	2b40      	cmp	r3, #64	@ 0x40
 8006ab4:	d133      	bne.n	8006b1e <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d12e      	bne.n	8006b1e <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7ff fd00 	bl	80064ca <LL_ADC_INJ_IsConversionOngoing>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d11a      	bne.n	8006b06 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	685a      	ldr	r2, [r3, #4]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006ade:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ae4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d112      	bne.n	8006b1e <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006afc:	f043 0201 	orr.w	r2, r3, #1
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	655a      	str	r2, [r3, #84]	@ 0x54
 8006b04:	e00b      	b.n	8006b1e <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b0a:	f043 0210 	orr.w	r2, r3, #16
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b16:	f043 0201 	orr.w	r2, r3, #1
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fe06 	bl	8007730 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2260      	movs	r2, #96	@ 0x60
 8006b2a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d011      	beq.n	8006b5a <HAL_ADC_IRQHandler+0x264>
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00c      	beq.n	8006b5a <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 f886 	bl	8006c5e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2280      	movs	r2, #128	@ 0x80
 8006b58:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d012      	beq.n	8006b8a <HAL_ADC_IRQHandler+0x294>
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00d      	beq.n	8006b8a <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fdec 	bl	8007758 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b88:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d012      	beq.n	8006bba <HAL_ADC_IRQHandler+0x2c4>
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00d      	beq.n	8006bba <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ba2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fdde 	bl	800776c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bb8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	f003 0310 	and.w	r3, r3, #16
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d02a      	beq.n	8006c1a <HAL_ADC_IRQHandler+0x324>
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	f003 0310 	and.w	r3, r3, #16
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d025      	beq.n	8006c1a <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d102      	bne.n	8006bdc <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	61fb      	str	r3, [r7, #28]
 8006bda:	e008      	b.n	8006bee <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8006bea:	2301      	movs	r3, #1
 8006bec:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d10e      	bne.n	8006c12 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c04:	f043 0202 	orr.w	r2, r3, #2
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f830 	bl	8006c72 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2210      	movs	r2, #16
 8006c18:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d018      	beq.n	8006c56 <HAL_ADC_IRQHandler+0x360>
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d013      	beq.n	8006c56 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c32:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c3e:	f043 0208 	orr.w	r2, r3, #8
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006c4e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 fd77 	bl	8007744 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006c56:	bf00      	nop
 8006c58:	3720      	adds	r7, #32
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006c66:	bf00      	nop
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006c7a:	bf00      	nop
 8006c7c:	370c      	adds	r7, #12
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr
	...

08006c88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b0b6      	sub	sp, #216	@ 0xd8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c92:	2300      	movs	r3, #0
 8006c94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d101      	bne.n	8006caa <HAL_ADC_ConfigChannel+0x22>
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	e3bb      	b.n	8007422 <HAL_ADC_ConfigChannel+0x79a>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff fbf4 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f040 83a0 	bne.w	8007404 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	2b05      	cmp	r3, #5
 8006cd2:	d824      	bhi.n	8006d1e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	3b02      	subs	r3, #2
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d81b      	bhi.n	8006d16 <HAL_ADC_ConfigChannel+0x8e>
 8006cde:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce4 <HAL_ADC_ConfigChannel+0x5c>)
 8006ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce4:	08006cf5 	.word	0x08006cf5
 8006ce8:	08006cfd 	.word	0x08006cfd
 8006cec:	08006d05 	.word	0x08006d05
 8006cf0:	08006d0d 	.word	0x08006d0d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006cf4:	230c      	movs	r3, #12
 8006cf6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006cfa:	e010      	b.n	8006d1e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006cfc:	2312      	movs	r3, #18
 8006cfe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006d02:	e00c      	b.n	8006d1e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006d04:	2318      	movs	r3, #24
 8006d06:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006d0a:	e008      	b.n	8006d1e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006d0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006d14:	e003      	b.n	8006d1e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8006d16:	2306      	movs	r3, #6
 8006d18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006d1c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6818      	ldr	r0, [r3, #0]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8006d2c:	f7ff fa7c 	bl	8006228 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7ff fbb5 	bl	80064a4 <LL_ADC_REG_IsConversionOngoing>
 8006d3a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4618      	mov	r0, r3
 8006d44:	f7ff fbc1 	bl	80064ca <LL_ADC_INJ_IsConversionOngoing>
 8006d48:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006d4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f040 81a4 	bne.w	800709e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006d56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f040 819f 	bne.w	800709e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6818      	ldr	r0, [r3, #0]
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	6819      	ldr	r1, [r3, #0]
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	f7ff fa9a 	bl	80062a6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	695a      	ldr	r2, [r3, #20]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	08db      	lsrs	r3, r3, #3
 8006d7e:	f003 0303 	and.w	r3, r3, #3
 8006d82:	005b      	lsls	r3, r3, #1
 8006d84:	fa02 f303 	lsl.w	r3, r2, r3
 8006d88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	2b04      	cmp	r3, #4
 8006d92:	d00a      	beq.n	8006daa <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6818      	ldr	r0, [r3, #0]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	6919      	ldr	r1, [r3, #16]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006da4:	f7ff f9d8 	bl	8006158 <LL_ADC_SetOffset>
 8006da8:	e179      	b.n	800709e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2100      	movs	r1, #0
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff f9f5 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006db6:	4603      	mov	r3, r0
 8006db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10a      	bne.n	8006dd6 <HAL_ADC_ConfigChannel+0x14e>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7ff f9ea 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	0e9b      	lsrs	r3, r3, #26
 8006dd0:	f003 021f 	and.w	r2, r3, #31
 8006dd4:	e01e      	b.n	8006e14 <HAL_ADC_ConfigChannel+0x18c>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2100      	movs	r1, #0
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7ff f9df 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006de8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006dec:	fa93 f3a3 	rbit	r3, r3
 8006df0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006df4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006df8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006dfc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8006e04:	2320      	movs	r3, #32
 8006e06:	e004      	b.n	8006e12 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8006e08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e0c:	fab3 f383 	clz	r3, r3
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d105      	bne.n	8006e2c <HAL_ADC_ConfigChannel+0x1a4>
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	0e9b      	lsrs	r3, r3, #26
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	e018      	b.n	8006e5e <HAL_ADC_ConfigChannel+0x1d6>
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e38:	fa93 f3a3 	rbit	r3, r3
 8006e3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006e40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006e48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d101      	bne.n	8006e54 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8006e50:	2320      	movs	r3, #32
 8006e52:	e004      	b.n	8006e5e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8006e54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006e58:	fab3 f383 	clz	r3, r3
 8006e5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d106      	bne.n	8006e70 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2200      	movs	r2, #0
 8006e68:	2100      	movs	r1, #0
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7ff f9ae 	bl	80061cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2101      	movs	r1, #1
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7ff f992 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10a      	bne.n	8006e9c <HAL_ADC_ConfigChannel+0x214>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff f987 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006e92:	4603      	mov	r3, r0
 8006e94:	0e9b      	lsrs	r3, r3, #26
 8006e96:	f003 021f 	and.w	r2, r3, #31
 8006e9a:	e01e      	b.n	8006eda <HAL_ADC_ConfigChannel+0x252>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7ff f97c 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006eb2:	fa93 f3a3 	rbit	r3, r3
 8006eb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006eba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ebe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8006ec2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d101      	bne.n	8006ece <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8006eca:	2320      	movs	r3, #32
 8006ecc:	e004      	b.n	8006ed8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8006ece:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ed2:	fab3 f383 	clz	r3, r3
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d105      	bne.n	8006ef2 <HAL_ADC_ConfigChannel+0x26a>
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	0e9b      	lsrs	r3, r3, #26
 8006eec:	f003 031f 	and.w	r3, r3, #31
 8006ef0:	e018      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x29c>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006efe:	fa93 f3a3 	rbit	r3, r3
 8006f02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006f06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006f0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8006f0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8006f16:	2320      	movs	r3, #32
 8006f18:	e004      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8006f1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f1e:	fab3 f383 	clz	r3, r3
 8006f22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d106      	bne.n	8006f36 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2101      	movs	r1, #1
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7ff f94b 	bl	80061cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2102      	movs	r1, #2
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff f92f 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006f42:	4603      	mov	r3, r0
 8006f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d10a      	bne.n	8006f62 <HAL_ADC_ConfigChannel+0x2da>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2102      	movs	r1, #2
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7ff f924 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	0e9b      	lsrs	r3, r3, #26
 8006f5c:	f003 021f 	and.w	r2, r3, #31
 8006f60:	e01e      	b.n	8006fa0 <HAL_ADC_ConfigChannel+0x318>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2102      	movs	r1, #2
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7ff f919 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f78:	fa93 f3a3 	rbit	r3, r3
 8006f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006f80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8006f90:	2320      	movs	r3, #32
 8006f92:	e004      	b.n	8006f9e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8006f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f98:	fab3 f383 	clz	r3, r3
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d105      	bne.n	8006fb8 <HAL_ADC_ConfigChannel+0x330>
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	0e9b      	lsrs	r3, r3, #26
 8006fb2:	f003 031f 	and.w	r3, r3, #31
 8006fb6:	e014      	b.n	8006fe2 <HAL_ADC_ConfigChannel+0x35a>
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fc0:	fa93 f3a3 	rbit	r3, r3
 8006fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006fc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006fcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d101      	bne.n	8006fd8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8006fd4:	2320      	movs	r3, #32
 8006fd6:	e004      	b.n	8006fe2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8006fd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fdc:	fab3 f383 	clz	r3, r3
 8006fe0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d106      	bne.n	8006ff4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2200      	movs	r2, #0
 8006fec:	2102      	movs	r1, #2
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7ff f8ec 	bl	80061cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2103      	movs	r1, #3
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7ff f8d0 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8007000:	4603      	mov	r3, r0
 8007002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10a      	bne.n	8007020 <HAL_ADC_ConfigChannel+0x398>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2103      	movs	r1, #3
 8007010:	4618      	mov	r0, r3
 8007012:	f7ff f8c5 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 8007016:	4603      	mov	r3, r0
 8007018:	0e9b      	lsrs	r3, r3, #26
 800701a:	f003 021f 	and.w	r2, r3, #31
 800701e:	e017      	b.n	8007050 <HAL_ADC_ConfigChannel+0x3c8>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2103      	movs	r1, #3
 8007026:	4618      	mov	r0, r3
 8007028:	f7ff f8ba 	bl	80061a0 <LL_ADC_GetOffsetChannel>
 800702c:	4603      	mov	r3, r0
 800702e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007030:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007032:	fa93 f3a3 	rbit	r3, r3
 8007036:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8007038:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800703a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800703c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8007042:	2320      	movs	r3, #32
 8007044:	e003      	b.n	800704e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8007046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007048:	fab3 f383 	clz	r3, r3
 800704c:	b2db      	uxtb	r3, r3
 800704e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007058:	2b00      	cmp	r3, #0
 800705a:	d105      	bne.n	8007068 <HAL_ADC_ConfigChannel+0x3e0>
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	0e9b      	lsrs	r3, r3, #26
 8007062:	f003 031f 	and.w	r3, r3, #31
 8007066:	e011      	b.n	800708c <HAL_ADC_ConfigChannel+0x404>
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800706e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007070:	fa93 f3a3 	rbit	r3, r3
 8007074:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8007076:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007078:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800707a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8007080:	2320      	movs	r3, #32
 8007082:	e003      	b.n	800708c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8007084:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007086:	fab3 f383 	clz	r3, r3
 800708a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800708c:	429a      	cmp	r2, r3
 800708e:	d106      	bne.n	800709e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2200      	movs	r2, #0
 8007096:	2103      	movs	r1, #3
 8007098:	4618      	mov	r0, r3
 800709a:	f7ff f897 	bl	80061cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff f9c4 	bl	8006430 <LL_ADC_IsEnabled>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f040 8140 	bne.w	8007330 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	6819      	ldr	r1, [r3, #0]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	461a      	mov	r2, r3
 80070be:	f7ff f91d 	bl	80062fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	4a8f      	ldr	r2, [pc, #572]	@ (8007304 <HAL_ADC_ConfigChannel+0x67c>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	f040 8131 	bne.w	8007330 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10b      	bne.n	80070f6 <HAL_ADC_ConfigChannel+0x46e>
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	0e9b      	lsrs	r3, r3, #26
 80070e4:	3301      	adds	r3, #1
 80070e6:	f003 031f 	and.w	r3, r3, #31
 80070ea:	2b09      	cmp	r3, #9
 80070ec:	bf94      	ite	ls
 80070ee:	2301      	movls	r3, #1
 80070f0:	2300      	movhi	r3, #0
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	e019      	b.n	800712a <HAL_ADC_ConfigChannel+0x4a2>
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070fe:	fa93 f3a3 	rbit	r3, r3
 8007102:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8007104:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007106:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8007108:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800710e:	2320      	movs	r3, #32
 8007110:	e003      	b.n	800711a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8007112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007114:	fab3 f383 	clz	r3, r3
 8007118:	b2db      	uxtb	r3, r3
 800711a:	3301      	adds	r3, #1
 800711c:	f003 031f 	and.w	r3, r3, #31
 8007120:	2b09      	cmp	r3, #9
 8007122:	bf94      	ite	ls
 8007124:	2301      	movls	r3, #1
 8007126:	2300      	movhi	r3, #0
 8007128:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800712a:	2b00      	cmp	r3, #0
 800712c:	d079      	beq.n	8007222 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007136:	2b00      	cmp	r3, #0
 8007138:	d107      	bne.n	800714a <HAL_ADC_ConfigChannel+0x4c2>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	0e9b      	lsrs	r3, r3, #26
 8007140:	3301      	adds	r3, #1
 8007142:	069b      	lsls	r3, r3, #26
 8007144:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007148:	e015      	b.n	8007176 <HAL_ADC_ConfigChannel+0x4ee>
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007152:	fa93 f3a3 	rbit	r3, r3
 8007156:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8007158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800715a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800715c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800715e:	2b00      	cmp	r3, #0
 8007160:	d101      	bne.n	8007166 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8007162:	2320      	movs	r3, #32
 8007164:	e003      	b.n	800716e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8007166:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007168:	fab3 f383 	clz	r3, r3
 800716c:	b2db      	uxtb	r3, r3
 800716e:	3301      	adds	r3, #1
 8007170:	069b      	lsls	r3, r3, #26
 8007172:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800717e:	2b00      	cmp	r3, #0
 8007180:	d109      	bne.n	8007196 <HAL_ADC_ConfigChannel+0x50e>
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	0e9b      	lsrs	r3, r3, #26
 8007188:	3301      	adds	r3, #1
 800718a:	f003 031f 	and.w	r3, r3, #31
 800718e:	2101      	movs	r1, #1
 8007190:	fa01 f303 	lsl.w	r3, r1, r3
 8007194:	e017      	b.n	80071c6 <HAL_ADC_ConfigChannel+0x53e>
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800719c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800719e:	fa93 f3a3 	rbit	r3, r3
 80071a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80071a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071a6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80071a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80071ae:	2320      	movs	r3, #32
 80071b0:	e003      	b.n	80071ba <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80071b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071b4:	fab3 f383 	clz	r3, r3
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	3301      	adds	r3, #1
 80071bc:	f003 031f 	and.w	r3, r3, #31
 80071c0:	2101      	movs	r1, #1
 80071c2:	fa01 f303 	lsl.w	r3, r1, r3
 80071c6:	ea42 0103 	orr.w	r1, r2, r3
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10a      	bne.n	80071ec <HAL_ADC_ConfigChannel+0x564>
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	0e9b      	lsrs	r3, r3, #26
 80071dc:	3301      	adds	r3, #1
 80071de:	f003 021f 	and.w	r2, r3, #31
 80071e2:	4613      	mov	r3, r2
 80071e4:	005b      	lsls	r3, r3, #1
 80071e6:	4413      	add	r3, r2
 80071e8:	051b      	lsls	r3, r3, #20
 80071ea:	e018      	b.n	800721e <HAL_ADC_ConfigChannel+0x596>
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f4:	fa93 f3a3 	rbit	r3, r3
 80071f8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80071fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80071fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8007204:	2320      	movs	r3, #32
 8007206:	e003      	b.n	8007210 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8007208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720a:	fab3 f383 	clz	r3, r3
 800720e:	b2db      	uxtb	r3, r3
 8007210:	3301      	adds	r3, #1
 8007212:	f003 021f 	and.w	r2, r3, #31
 8007216:	4613      	mov	r3, r2
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	4413      	add	r3, r2
 800721c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800721e:	430b      	orrs	r3, r1
 8007220:	e081      	b.n	8007326 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800722a:	2b00      	cmp	r3, #0
 800722c:	d107      	bne.n	800723e <HAL_ADC_ConfigChannel+0x5b6>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	0e9b      	lsrs	r3, r3, #26
 8007234:	3301      	adds	r3, #1
 8007236:	069b      	lsls	r3, r3, #26
 8007238:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800723c:	e015      	b.n	800726a <HAL_ADC_ConfigChannel+0x5e2>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007246:	fa93 f3a3 	rbit	r3, r3
 800724a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8007256:	2320      	movs	r3, #32
 8007258:	e003      	b.n	8007262 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800725a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725c:	fab3 f383 	clz	r3, r3
 8007260:	b2db      	uxtb	r3, r3
 8007262:	3301      	adds	r3, #1
 8007264:	069b      	lsls	r3, r3, #26
 8007266:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007272:	2b00      	cmp	r3, #0
 8007274:	d109      	bne.n	800728a <HAL_ADC_ConfigChannel+0x602>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	0e9b      	lsrs	r3, r3, #26
 800727c:	3301      	adds	r3, #1
 800727e:	f003 031f 	and.w	r3, r3, #31
 8007282:	2101      	movs	r1, #1
 8007284:	fa01 f303 	lsl.w	r3, r1, r3
 8007288:	e017      	b.n	80072ba <HAL_ADC_ConfigChannel+0x632>
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	fa93 f3a3 	rbit	r3, r3
 8007296:	61bb      	str	r3, [r7, #24]
  return result;
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80072a2:	2320      	movs	r3, #32
 80072a4:	e003      	b.n	80072ae <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80072a6:	6a3b      	ldr	r3, [r7, #32]
 80072a8:	fab3 f383 	clz	r3, r3
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	3301      	adds	r3, #1
 80072b0:	f003 031f 	and.w	r3, r3, #31
 80072b4:	2101      	movs	r1, #1
 80072b6:	fa01 f303 	lsl.w	r3, r1, r3
 80072ba:	ea42 0103 	orr.w	r1, r2, r3
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10d      	bne.n	80072e6 <HAL_ADC_ConfigChannel+0x65e>
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	0e9b      	lsrs	r3, r3, #26
 80072d0:	3301      	adds	r3, #1
 80072d2:	f003 021f 	and.w	r2, r3, #31
 80072d6:	4613      	mov	r3, r2
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	4413      	add	r3, r2
 80072dc:	3b1e      	subs	r3, #30
 80072de:	051b      	lsls	r3, r3, #20
 80072e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80072e4:	e01e      	b.n	8007324 <HAL_ADC_ConfigChannel+0x69c>
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	fa93 f3a3 	rbit	r3, r3
 80072f2:	60fb      	str	r3, [r7, #12]
  return result;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d104      	bne.n	8007308 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80072fe:	2320      	movs	r3, #32
 8007300:	e006      	b.n	8007310 <HAL_ADC_ConfigChannel+0x688>
 8007302:	bf00      	nop
 8007304:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	fab3 f383 	clz	r3, r3
 800730e:	b2db      	uxtb	r3, r3
 8007310:	3301      	adds	r3, #1
 8007312:	f003 021f 	and.w	r2, r3, #31
 8007316:	4613      	mov	r3, r2
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	4413      	add	r3, r2
 800731c:	3b1e      	subs	r3, #30
 800731e:	051b      	lsls	r3, r3, #20
 8007320:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007324:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800732a:	4619      	mov	r1, r3
 800732c:	f7fe ffbb 	bl	80062a6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	4b3d      	ldr	r3, [pc, #244]	@ (800742c <HAL_ADC_ConfigChannel+0x7a4>)
 8007336:	4013      	ands	r3, r2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d06c      	beq.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800733c:	483c      	ldr	r0, [pc, #240]	@ (8007430 <HAL_ADC_ConfigChannel+0x7a8>)
 800733e:	f7fe fefd 	bl	800613c <LL_ADC_GetCommonPathInternalCh>
 8007342:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a3a      	ldr	r2, [pc, #232]	@ (8007434 <HAL_ADC_ConfigChannel+0x7ac>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d127      	bne.n	80073a0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007350:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007354:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d121      	bne.n	80073a0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a35      	ldr	r2, [pc, #212]	@ (8007438 <HAL_ADC_ConfigChannel+0x7b0>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d157      	bne.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007366:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800736a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800736e:	4619      	mov	r1, r3
 8007370:	482f      	ldr	r0, [pc, #188]	@ (8007430 <HAL_ADC_ConfigChannel+0x7a8>)
 8007372:	f7fe fed0 	bl	8006116 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007376:	4b31      	ldr	r3, [pc, #196]	@ (800743c <HAL_ADC_ConfigChannel+0x7b4>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	099b      	lsrs	r3, r3, #6
 800737c:	4a30      	ldr	r2, [pc, #192]	@ (8007440 <HAL_ADC_ConfigChannel+0x7b8>)
 800737e:	fba2 2303 	umull	r2, r3, r2, r3
 8007382:	099b      	lsrs	r3, r3, #6
 8007384:	1c5a      	adds	r2, r3, #1
 8007386:	4613      	mov	r3, r2
 8007388:	005b      	lsls	r3, r3, #1
 800738a:	4413      	add	r3, r2
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007390:	e002      	b.n	8007398 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	3b01      	subs	r3, #1
 8007396:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1f9      	bne.n	8007392 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800739e:	e03a      	b.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a27      	ldr	r2, [pc, #156]	@ (8007444 <HAL_ADC_ConfigChannel+0x7bc>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d113      	bne.n	80073d2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80073aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d10d      	bne.n	80073d2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a1f      	ldr	r2, [pc, #124]	@ (8007438 <HAL_ADC_ConfigChannel+0x7b0>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d12a      	bne.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80073c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073c8:	4619      	mov	r1, r3
 80073ca:	4819      	ldr	r0, [pc, #100]	@ (8007430 <HAL_ADC_ConfigChannel+0x7a8>)
 80073cc:	f7fe fea3 	bl	8006116 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073d0:	e021      	b.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a1c      	ldr	r2, [pc, #112]	@ (8007448 <HAL_ADC_ConfigChannel+0x7c0>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d11c      	bne.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80073dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d116      	bne.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a12      	ldr	r2, [pc, #72]	@ (8007438 <HAL_ADC_ConfigChannel+0x7b0>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d111      	bne.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80073f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80073fa:	4619      	mov	r1, r3
 80073fc:	480c      	ldr	r0, [pc, #48]	@ (8007430 <HAL_ADC_ConfigChannel+0x7a8>)
 80073fe:	f7fe fe8a 	bl	8006116 <LL_ADC_SetCommonPathInternalCh>
 8007402:	e008      	b.n	8007416 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007408:	f043 0220 	orr.w	r2, r3, #32
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800741e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007422:	4618      	mov	r0, r3
 8007424:	37d8      	adds	r7, #216	@ 0xd8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	80080000 	.word	0x80080000
 8007430:	50040300 	.word	0x50040300
 8007434:	c7520000 	.word	0xc7520000
 8007438:	50040000 	.word	0x50040000
 800743c:	20000048 	.word	0x20000048
 8007440:	053e2d63 	.word	0x053e2d63
 8007444:	cb840000 	.word	0xcb840000
 8007448:	80000001 	.word	0x80000001

0800744c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007454:	2300      	movs	r3, #0
 8007456:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4618      	mov	r0, r3
 800745e:	f7fe ffe7 	bl	8006430 <LL_ADC_IsEnabled>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d169      	bne.n	800753c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	689a      	ldr	r2, [r3, #8]
 800746e:	4b36      	ldr	r3, [pc, #216]	@ (8007548 <ADC_Enable+0xfc>)
 8007470:	4013      	ands	r3, r2
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00d      	beq.n	8007492 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800747a:	f043 0210 	orr.w	r2, r3, #16
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007486:	f043 0201 	orr.w	r2, r3, #1
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e055      	b.n	800753e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f7fe ffa2 	bl	80063e0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800749c:	482b      	ldr	r0, [pc, #172]	@ (800754c <ADC_Enable+0x100>)
 800749e:	f7fe fe4d 	bl	800613c <LL_ADC_GetCommonPathInternalCh>
 80074a2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80074a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d013      	beq.n	80074d4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80074ac:	4b28      	ldr	r3, [pc, #160]	@ (8007550 <ADC_Enable+0x104>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	099b      	lsrs	r3, r3, #6
 80074b2:	4a28      	ldr	r2, [pc, #160]	@ (8007554 <ADC_Enable+0x108>)
 80074b4:	fba2 2303 	umull	r2, r3, r2, r3
 80074b8:	099b      	lsrs	r3, r3, #6
 80074ba:	1c5a      	adds	r2, r3, #1
 80074bc:	4613      	mov	r3, r2
 80074be:	005b      	lsls	r3, r3, #1
 80074c0:	4413      	add	r3, r2
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80074c6:	e002      	b.n	80074ce <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	3b01      	subs	r3, #1
 80074cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1f9      	bne.n	80074c8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80074d4:	f7fe fe00 	bl	80060d8 <HAL_GetTick>
 80074d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80074da:	e028      	b.n	800752e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7fe ffa5 	bl	8006430 <LL_ADC_IsEnabled>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d104      	bne.n	80074f6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7fe ff75 	bl	80063e0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80074f6:	f7fe fdef 	bl	80060d8 <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	2b02      	cmp	r3, #2
 8007502:	d914      	bls.n	800752e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	2b01      	cmp	r3, #1
 8007510:	d00d      	beq.n	800752e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007516:	f043 0210 	orr.w	r2, r3, #16
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007522:	f043 0201 	orr.w	r2, r3, #1
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e007      	b.n	800753e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	2b01      	cmp	r3, #1
 800753a:	d1cf      	bne.n	80074dc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	8000003f 	.word	0x8000003f
 800754c:	50040300 	.word	0x50040300
 8007550:	20000048 	.word	0x20000048
 8007554:	053e2d63 	.word	0x053e2d63

08007558 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4618      	mov	r0, r3
 8007566:	f7fe ff76 	bl	8006456 <LL_ADC_IsDisableOngoing>
 800756a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4618      	mov	r0, r3
 8007572:	f7fe ff5d 	bl	8006430 <LL_ADC_IsEnabled>
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d047      	beq.n	800760c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d144      	bne.n	800760c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f003 030d 	and.w	r3, r3, #13
 800758c:	2b01      	cmp	r3, #1
 800758e:	d10c      	bne.n	80075aa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4618      	mov	r0, r3
 8007596:	f7fe ff37 	bl	8006408 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2203      	movs	r2, #3
 80075a0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80075a2:	f7fe fd99 	bl	80060d8 <HAL_GetTick>
 80075a6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80075a8:	e029      	b.n	80075fe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ae:	f043 0210 	orr.w	r2, r3, #16
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ba:	f043 0201 	orr.w	r2, r3, #1
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e023      	b.n	800760e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80075c6:	f7fe fd87 	bl	80060d8 <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d914      	bls.n	80075fe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00d      	beq.n	80075fe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075e6:	f043 0210 	orr.w	r2, r3, #16
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075f2:	f043 0201 	orr.w	r2, r3, #1
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e007      	b.n	800760e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f003 0301 	and.w	r3, r3, #1
 8007608:	2b00      	cmp	r3, #0
 800760a:	d1dc      	bne.n	80075c6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <LL_ADC_StartCalibration>:
{
 8007616:	b480      	push	{r7}
 8007618:	b083      	sub	sp, #12
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
 800761e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007628:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007632:	4313      	orrs	r3, r2
 8007634:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	609a      	str	r2, [r3, #8]
}
 800763c:	bf00      	nop
 800763e:	370c      	adds	r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <LL_ADC_IsCalibrationOnGoing>:
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007658:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800765c:	d101      	bne.n	8007662 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800765e:	2301      	movs	r3, #1
 8007660:	e000      	b.n	8007664 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800767a:	2300      	movs	r3, #0
 800767c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007684:	2b01      	cmp	r3, #1
 8007686:	d101      	bne.n	800768c <HAL_ADCEx_Calibration_Start+0x1c>
 8007688:	2302      	movs	r3, #2
 800768a:	e04d      	b.n	8007728 <HAL_ADCEx_Calibration_Start+0xb8>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7ff ff5f 	bl	8007558 <ADC_Disable>
 800769a:	4603      	mov	r3, r0
 800769c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800769e:	7bfb      	ldrb	r3, [r7, #15]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d136      	bne.n	8007712 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80076ac:	f023 0302 	bic.w	r3, r3, #2
 80076b0:	f043 0202 	orr.w	r2, r3, #2
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6839      	ldr	r1, [r7, #0]
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff ffa9 	bl	8007616 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80076c4:	e014      	b.n	80076f0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	3301      	adds	r3, #1
 80076ca:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80076d2:	d30d      	bcc.n	80076f0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076d8:	f023 0312 	bic.w	r3, r3, #18
 80076dc:	f043 0210 	orr.w	r2, r3, #16
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e01b      	b.n	8007728 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff ffa7 	bl	8007648 <LL_ADC_IsCalibrationOnGoing>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1e2      	bne.n	80076c6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007704:	f023 0303 	bic.w	r3, r3, #3
 8007708:	f043 0201 	orr.w	r2, r3, #1
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	655a      	str	r2, [r3, #84]	@ 0x54
 8007710:	e005      	b.n	800771e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007716:	f043 0210 	orr.w	r2, r3, #16
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007726:	7bfb      	ldrb	r3, [r7, #15]
}
 8007728:	4618      	mov	r0, r3
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007760:	bf00      	nop
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f003 0307 	and.w	r3, r3, #7
 80077a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80077a4:	4b0c      	ldr	r3, [pc, #48]	@ (80077d8 <__NVIC_SetPriorityGrouping+0x44>)
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80077b0:	4013      	ands	r3, r2
 80077b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80077bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80077c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80077c6:	4a04      	ldr	r2, [pc, #16]	@ (80077d8 <__NVIC_SetPriorityGrouping+0x44>)
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	60d3      	str	r3, [r2, #12]
}
 80077cc:	bf00      	nop
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr
 80077d8:	e000ed00 	.word	0xe000ed00

080077dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80077dc:	b480      	push	{r7}
 80077de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80077e0:	4b04      	ldr	r3, [pc, #16]	@ (80077f4 <__NVIC_GetPriorityGrouping+0x18>)
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	0a1b      	lsrs	r3, r3, #8
 80077e6:	f003 0307 	and.w	r3, r3, #7
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	e000ed00 	.word	0xe000ed00

080077f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	4603      	mov	r3, r0
 8007800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007806:	2b00      	cmp	r3, #0
 8007808:	db0b      	blt.n	8007822 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800780a:	79fb      	ldrb	r3, [r7, #7]
 800780c:	f003 021f 	and.w	r2, r3, #31
 8007810:	4907      	ldr	r1, [pc, #28]	@ (8007830 <__NVIC_EnableIRQ+0x38>)
 8007812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007816:	095b      	lsrs	r3, r3, #5
 8007818:	2001      	movs	r0, #1
 800781a:	fa00 f202 	lsl.w	r2, r0, r2
 800781e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007822:	bf00      	nop
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	e000e100 	.word	0xe000e100

08007834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	4603      	mov	r3, r0
 800783c:	6039      	str	r1, [r7, #0]
 800783e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007844:	2b00      	cmp	r3, #0
 8007846:	db0a      	blt.n	800785e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	b2da      	uxtb	r2, r3
 800784c:	490c      	ldr	r1, [pc, #48]	@ (8007880 <__NVIC_SetPriority+0x4c>)
 800784e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007852:	0112      	lsls	r2, r2, #4
 8007854:	b2d2      	uxtb	r2, r2
 8007856:	440b      	add	r3, r1
 8007858:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800785c:	e00a      	b.n	8007874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	b2da      	uxtb	r2, r3
 8007862:	4908      	ldr	r1, [pc, #32]	@ (8007884 <__NVIC_SetPriority+0x50>)
 8007864:	79fb      	ldrb	r3, [r7, #7]
 8007866:	f003 030f 	and.w	r3, r3, #15
 800786a:	3b04      	subs	r3, #4
 800786c:	0112      	lsls	r2, r2, #4
 800786e:	b2d2      	uxtb	r2, r2
 8007870:	440b      	add	r3, r1
 8007872:	761a      	strb	r2, [r3, #24]
}
 8007874:	bf00      	nop
 8007876:	370c      	adds	r7, #12
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr
 8007880:	e000e100 	.word	0xe000e100
 8007884:	e000ed00 	.word	0xe000ed00

08007888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007888:	b480      	push	{r7}
 800788a:	b089      	sub	sp, #36	@ 0x24
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	f1c3 0307 	rsb	r3, r3, #7
 80078a2:	2b04      	cmp	r3, #4
 80078a4:	bf28      	it	cs
 80078a6:	2304      	movcs	r3, #4
 80078a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	3304      	adds	r3, #4
 80078ae:	2b06      	cmp	r3, #6
 80078b0:	d902      	bls.n	80078b8 <NVIC_EncodePriority+0x30>
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	3b03      	subs	r3, #3
 80078b6:	e000      	b.n	80078ba <NVIC_EncodePriority+0x32>
 80078b8:	2300      	movs	r3, #0
 80078ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	fa02 f303 	lsl.w	r3, r2, r3
 80078c6:	43da      	mvns	r2, r3
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	401a      	ands	r2, r3
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80078d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	fa01 f303 	lsl.w	r3, r1, r3
 80078da:	43d9      	mvns	r1, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078e0:	4313      	orrs	r3, r2
         );
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3724      	adds	r7, #36	@ 0x24
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
	...

080078f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	3b01      	subs	r3, #1
 80078fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007900:	d301      	bcc.n	8007906 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007902:	2301      	movs	r3, #1
 8007904:	e00f      	b.n	8007926 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007906:	4a0a      	ldr	r2, [pc, #40]	@ (8007930 <SysTick_Config+0x40>)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	3b01      	subs	r3, #1
 800790c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800790e:	210f      	movs	r1, #15
 8007910:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007914:	f7ff ff8e 	bl	8007834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007918:	4b05      	ldr	r3, [pc, #20]	@ (8007930 <SysTick_Config+0x40>)
 800791a:	2200      	movs	r2, #0
 800791c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800791e:	4b04      	ldr	r3, [pc, #16]	@ (8007930 <SysTick_Config+0x40>)
 8007920:	2207      	movs	r2, #7
 8007922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3708      	adds	r7, #8
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	e000e010 	.word	0xe000e010

08007934 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f7ff ff29 	bl	8007794 <__NVIC_SetPriorityGrouping>
}
 8007942:	bf00      	nop
 8007944:	3708      	adds	r7, #8
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}

0800794a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800794a:	b580      	push	{r7, lr}
 800794c:	b086      	sub	sp, #24
 800794e:	af00      	add	r7, sp, #0
 8007950:	4603      	mov	r3, r0
 8007952:	60b9      	str	r1, [r7, #8]
 8007954:	607a      	str	r2, [r7, #4]
 8007956:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007958:	2300      	movs	r3, #0
 800795a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800795c:	f7ff ff3e 	bl	80077dc <__NVIC_GetPriorityGrouping>
 8007960:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	68b9      	ldr	r1, [r7, #8]
 8007966:	6978      	ldr	r0, [r7, #20]
 8007968:	f7ff ff8e 	bl	8007888 <NVIC_EncodePriority>
 800796c:	4602      	mov	r2, r0
 800796e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007972:	4611      	mov	r1, r2
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff ff5d 	bl	8007834 <__NVIC_SetPriority>
}
 800797a:	bf00      	nop
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b082      	sub	sp, #8
 8007986:	af00      	add	r7, sp, #0
 8007988:	4603      	mov	r3, r0
 800798a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800798c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007990:	4618      	mov	r0, r3
 8007992:	f7ff ff31 	bl	80077f8 <__NVIC_EnableIRQ>
}
 8007996:	bf00      	nop
 8007998:	3708      	adds	r7, #8
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}

0800799e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b082      	sub	sp, #8
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7ff ffa2 	bl	80078f0 <SysTick_Config>
 80079ac:	4603      	mov	r3, r0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3708      	adds	r7, #8
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
	...

080079b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80079c2:	2300      	movs	r3, #0
 80079c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80079c6:	e148      	b.n	8007c5a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	2101      	movs	r1, #1
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	fa01 f303 	lsl.w	r3, r1, r3
 80079d4:	4013      	ands	r3, r2
 80079d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f000 813a 	beq.w	8007c54 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f003 0303 	and.w	r3, r3, #3
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d005      	beq.n	80079f8 <HAL_GPIO_Init+0x40>
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f003 0303 	and.w	r3, r3, #3
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d130      	bne.n	8007a5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	005b      	lsls	r3, r3, #1
 8007a02:	2203      	movs	r2, #3
 8007a04:	fa02 f303 	lsl.w	r3, r2, r3
 8007a08:	43db      	mvns	r3, r3
 8007a0a:	693a      	ldr	r2, [r7, #16]
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	68da      	ldr	r2, [r3, #12]
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	005b      	lsls	r3, r3, #1
 8007a18:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a2e:	2201      	movs	r2, #1
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	fa02 f303 	lsl.w	r3, r2, r3
 8007a36:	43db      	mvns	r3, r3
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	091b      	lsrs	r3, r3, #4
 8007a44:	f003 0201 	and.w	r2, r3, #1
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a4e:	693a      	ldr	r2, [r7, #16]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	693a      	ldr	r2, [r7, #16]
 8007a58:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	f003 0303 	and.w	r3, r3, #3
 8007a62:	2b03      	cmp	r3, #3
 8007a64:	d017      	beq.n	8007a96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	005b      	lsls	r3, r3, #1
 8007a70:	2203      	movs	r2, #3
 8007a72:	fa02 f303 	lsl.w	r3, r2, r3
 8007a76:	43db      	mvns	r3, r3
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	689a      	ldr	r2, [r3, #8]
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	005b      	lsls	r3, r3, #1
 8007a86:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8a:	693a      	ldr	r2, [r7, #16]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	693a      	ldr	r2, [r7, #16]
 8007a94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f003 0303 	and.w	r3, r3, #3
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d123      	bne.n	8007aea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	08da      	lsrs	r2, r3, #3
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	3208      	adds	r2, #8
 8007aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	f003 0307 	and.w	r3, r3, #7
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	220f      	movs	r2, #15
 8007aba:	fa02 f303 	lsl.w	r3, r2, r3
 8007abe:	43db      	mvns	r3, r3
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	691a      	ldr	r2, [r3, #16]
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f003 0307 	and.w	r3, r3, #7
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	08da      	lsrs	r2, r3, #3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	3208      	adds	r2, #8
 8007ae4:	6939      	ldr	r1, [r7, #16]
 8007ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	005b      	lsls	r3, r3, #1
 8007af4:	2203      	movs	r2, #3
 8007af6:	fa02 f303 	lsl.w	r3, r2, r3
 8007afa:	43db      	mvns	r3, r3
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	4013      	ands	r3, r2
 8007b00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f003 0203 	and.w	r2, r3, #3
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	005b      	lsls	r3, r3, #1
 8007b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f000 8094 	beq.w	8007c54 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b2c:	4b52      	ldr	r3, [pc, #328]	@ (8007c78 <HAL_GPIO_Init+0x2c0>)
 8007b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b30:	4a51      	ldr	r2, [pc, #324]	@ (8007c78 <HAL_GPIO_Init+0x2c0>)
 8007b32:	f043 0301 	orr.w	r3, r3, #1
 8007b36:	6613      	str	r3, [r2, #96]	@ 0x60
 8007b38:	4b4f      	ldr	r3, [pc, #316]	@ (8007c78 <HAL_GPIO_Init+0x2c0>)
 8007b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b3c:	f003 0301 	and.w	r3, r3, #1
 8007b40:	60bb      	str	r3, [r7, #8]
 8007b42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007b44:	4a4d      	ldr	r2, [pc, #308]	@ (8007c7c <HAL_GPIO_Init+0x2c4>)
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	089b      	lsrs	r3, r3, #2
 8007b4a:	3302      	adds	r3, #2
 8007b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f003 0303 	and.w	r3, r3, #3
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	220f      	movs	r2, #15
 8007b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b60:	43db      	mvns	r3, r3
 8007b62:	693a      	ldr	r2, [r7, #16]
 8007b64:	4013      	ands	r3, r2
 8007b66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007b6e:	d00d      	beq.n	8007b8c <HAL_GPIO_Init+0x1d4>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a43      	ldr	r2, [pc, #268]	@ (8007c80 <HAL_GPIO_Init+0x2c8>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d007      	beq.n	8007b88 <HAL_GPIO_Init+0x1d0>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a42      	ldr	r2, [pc, #264]	@ (8007c84 <HAL_GPIO_Init+0x2cc>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d101      	bne.n	8007b84 <HAL_GPIO_Init+0x1cc>
 8007b80:	2302      	movs	r3, #2
 8007b82:	e004      	b.n	8007b8e <HAL_GPIO_Init+0x1d6>
 8007b84:	2307      	movs	r3, #7
 8007b86:	e002      	b.n	8007b8e <HAL_GPIO_Init+0x1d6>
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e000      	b.n	8007b8e <HAL_GPIO_Init+0x1d6>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	f002 0203 	and.w	r2, r2, #3
 8007b94:	0092      	lsls	r2, r2, #2
 8007b96:	4093      	lsls	r3, r2
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007b9e:	4937      	ldr	r1, [pc, #220]	@ (8007c7c <HAL_GPIO_Init+0x2c4>)
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	089b      	lsrs	r3, r3, #2
 8007ba4:	3302      	adds	r3, #2
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007bac:	4b36      	ldr	r3, [pc, #216]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	43db      	mvns	r3, r3
 8007bb6:	693a      	ldr	r2, [r7, #16]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d003      	beq.n	8007bd0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	43db      	mvns	r3, r3
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	4013      	ands	r3, r2
 8007be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007bfa:	4a23      	ldr	r2, [pc, #140]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007c00:	4b21      	ldr	r3, [pc, #132]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	43db      	mvns	r3, r3
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d003      	beq.n	8007c24 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007c24:	4a18      	ldr	r2, [pc, #96]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007c2a:	4b17      	ldr	r3, [pc, #92]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	43db      	mvns	r3, r3
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	4013      	ands	r3, r2
 8007c38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d003      	beq.n	8007c4e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8007c46:	693a      	ldr	r2, [r7, #16]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007c4e:	4a0e      	ldr	r2, [pc, #56]	@ (8007c88 <HAL_GPIO_Init+0x2d0>)
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	3301      	adds	r3, #1
 8007c58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	fa22 f303 	lsr.w	r3, r2, r3
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f47f aeaf 	bne.w	80079c8 <HAL_GPIO_Init+0x10>
  }
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	371c      	adds	r7, #28
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr
 8007c78:	40021000 	.word	0x40021000
 8007c7c:	40010000 	.word	0x40010000
 8007c80:	48000400 	.word	0x48000400
 8007c84:	48000800 	.word	0x48000800
 8007c88:	40010400 	.word	0x40010400

08007c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	460b      	mov	r3, r1
 8007c96:	807b      	strh	r3, [r7, #2]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007c9c:	787b      	ldrb	r3, [r7, #1]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d003      	beq.n	8007caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007ca2:	887a      	ldrh	r2, [r7, #2]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007ca8:	e002      	b.n	8007cb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007caa:	887a      	ldrh	r2, [r7, #2]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b082      	sub	sp, #8
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007cc6:	4b08      	ldr	r3, [pc, #32]	@ (8007ce8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007cc8:	695a      	ldr	r2, [r3, #20]
 8007cca:	88fb      	ldrh	r3, [r7, #6]
 8007ccc:	4013      	ands	r3, r2
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d006      	beq.n	8007ce0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007cd2:	4a05      	ldr	r2, [pc, #20]	@ (8007ce8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007cd4:	88fb      	ldrh	r3, [r7, #6]
 8007cd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007cd8:	88fb      	ldrh	r3, [r7, #6]
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f7f9 fc86 	bl	80015ec <HAL_GPIO_EXTI_Callback>
  }
}
 8007ce0:	bf00      	nop
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	40010400 	.word	0x40010400

08007cec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007cec:	b480      	push	{r7}
 8007cee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007cf0:	4b04      	ldr	r3, [pc, #16]	@ (8007d04 <HAL_PWREx_GetVoltageRange+0x18>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	40007000 	.word	0x40007000

08007d08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d16:	d130      	bne.n	8007d7a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d18:	4b23      	ldr	r3, [pc, #140]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d24:	d038      	beq.n	8007d98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d26:	4b20      	ldr	r3, [pc, #128]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007d2e:	4a1e      	ldr	r2, [pc, #120]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007d34:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d36:	4b1d      	ldr	r3, [pc, #116]	@ (8007dac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2232      	movs	r2, #50	@ 0x32
 8007d3c:	fb02 f303 	mul.w	r3, r2, r3
 8007d40:	4a1b      	ldr	r2, [pc, #108]	@ (8007db0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007d42:	fba2 2303 	umull	r2, r3, r2, r3
 8007d46:	0c9b      	lsrs	r3, r3, #18
 8007d48:	3301      	adds	r3, #1
 8007d4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d4c:	e002      	b.n	8007d54 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3b01      	subs	r3, #1
 8007d52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d54:	4b14      	ldr	r3, [pc, #80]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d56:	695b      	ldr	r3, [r3, #20]
 8007d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d60:	d102      	bne.n	8007d68 <HAL_PWREx_ControlVoltageScaling+0x60>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d1f2      	bne.n	8007d4e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007d68:	4b0f      	ldr	r3, [pc, #60]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d6a:	695b      	ldr	r3, [r3, #20]
 8007d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d74:	d110      	bne.n	8007d98 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e00f      	b.n	8007d9a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d86:	d007      	beq.n	8007d98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007d88:	4b07      	ldr	r3, [pc, #28]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007d90:	4a05      	ldr	r2, [pc, #20]	@ (8007da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007d92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007d96:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3714      	adds	r7, #20
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	40007000 	.word	0x40007000
 8007dac:	20000048 	.word	0x20000048
 8007db0:	431bde83 	.word	0x431bde83

08007db4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d102      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	f000 bc02 	b.w	80085cc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007dc8:	4b96      	ldr	r3, [pc, #600]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f003 030c 	and.w	r3, r3, #12
 8007dd0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007dd2:	4b94      	ldr	r3, [pc, #592]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f003 0303 	and.w	r3, r3, #3
 8007dda:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0310 	and.w	r3, r3, #16
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 80e4 	beq.w	8007fb2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d007      	beq.n	8007e00 <HAL_RCC_OscConfig+0x4c>
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	2b0c      	cmp	r3, #12
 8007df4:	f040 808b 	bne.w	8007f0e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	f040 8087 	bne.w	8007f0e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007e00:	4b88      	ldr	r3, [pc, #544]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0302 	and.w	r3, r3, #2
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d005      	beq.n	8007e18 <HAL_RCC_OscConfig+0x64>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d101      	bne.n	8007e18 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e3d9      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6a1a      	ldr	r2, [r3, #32]
 8007e1c:	4b81      	ldr	r3, [pc, #516]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f003 0308 	and.w	r3, r3, #8
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d004      	beq.n	8007e32 <HAL_RCC_OscConfig+0x7e>
 8007e28:	4b7e      	ldr	r3, [pc, #504]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e30:	e005      	b.n	8007e3e <HAL_RCC_OscConfig+0x8a>
 8007e32:	4b7c      	ldr	r3, [pc, #496]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e38:	091b      	lsrs	r3, r3, #4
 8007e3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d223      	bcs.n	8007e8a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	4618      	mov	r0, r3
 8007e48:	f000 fd8c 	bl	8008964 <RCC_SetFlashLatencyFromMSIRange>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d001      	beq.n	8007e56 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e3ba      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007e56:	4b73      	ldr	r3, [pc, #460]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a72      	ldr	r2, [pc, #456]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e5c:	f043 0308 	orr.w	r3, r3, #8
 8007e60:	6013      	str	r3, [r2, #0]
 8007e62:	4b70      	ldr	r3, [pc, #448]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	496d      	ldr	r1, [pc, #436]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e70:	4313      	orrs	r3, r2
 8007e72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007e74:	4b6b      	ldr	r3, [pc, #428]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	69db      	ldr	r3, [r3, #28]
 8007e80:	021b      	lsls	r3, r3, #8
 8007e82:	4968      	ldr	r1, [pc, #416]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e84:	4313      	orrs	r3, r2
 8007e86:	604b      	str	r3, [r1, #4]
 8007e88:	e025      	b.n	8007ed6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007e8a:	4b66      	ldr	r3, [pc, #408]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a65      	ldr	r2, [pc, #404]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e90:	f043 0308 	orr.w	r3, r3, #8
 8007e94:	6013      	str	r3, [r2, #0]
 8007e96:	4b63      	ldr	r3, [pc, #396]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a1b      	ldr	r3, [r3, #32]
 8007ea2:	4960      	ldr	r1, [pc, #384]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007ea8:	4b5e      	ldr	r3, [pc, #376]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	69db      	ldr	r3, [r3, #28]
 8007eb4:	021b      	lsls	r3, r3, #8
 8007eb6:	495b      	ldr	r1, [pc, #364]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007ebc:	69bb      	ldr	r3, [r7, #24]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d109      	bne.n	8007ed6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f000 fd4c 	bl	8008964 <RCC_SetFlashLatencyFromMSIRange>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e37a      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007ed6:	f000 fc81 	bl	80087dc <HAL_RCC_GetSysClockFreq>
 8007eda:	4602      	mov	r2, r0
 8007edc:	4b51      	ldr	r3, [pc, #324]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	091b      	lsrs	r3, r3, #4
 8007ee2:	f003 030f 	and.w	r3, r3, #15
 8007ee6:	4950      	ldr	r1, [pc, #320]	@ (8008028 <HAL_RCC_OscConfig+0x274>)
 8007ee8:	5ccb      	ldrb	r3, [r1, r3]
 8007eea:	f003 031f 	and.w	r3, r3, #31
 8007eee:	fa22 f303 	lsr.w	r3, r2, r3
 8007ef2:	4a4e      	ldr	r2, [pc, #312]	@ (800802c <HAL_RCC_OscConfig+0x278>)
 8007ef4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007ef6:	4b4e      	ldr	r3, [pc, #312]	@ (8008030 <HAL_RCC_OscConfig+0x27c>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7fe f89c 	bl	8006038 <HAL_InitTick>
 8007f00:	4603      	mov	r3, r0
 8007f02:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007f04:	7bfb      	ldrb	r3, [r7, #15]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d052      	beq.n	8007fb0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007f0a:	7bfb      	ldrb	r3, [r7, #15]
 8007f0c:	e35e      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d032      	beq.n	8007f7c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007f16:	4b43      	ldr	r3, [pc, #268]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a42      	ldr	r2, [pc, #264]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f1c:	f043 0301 	orr.w	r3, r3, #1
 8007f20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007f22:	f7fe f8d9 	bl	80060d8 <HAL_GetTick>
 8007f26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007f28:	e008      	b.n	8007f3c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007f2a:	f7fe f8d5 	bl	80060d8 <HAL_GetTick>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	2b02      	cmp	r3, #2
 8007f36:	d901      	bls.n	8007f3c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	e347      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007f3c:	4b39      	ldr	r3, [pc, #228]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 0302 	and.w	r3, r3, #2
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0f0      	beq.n	8007f2a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f48:	4b36      	ldr	r3, [pc, #216]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a35      	ldr	r2, [pc, #212]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f4e:	f043 0308 	orr.w	r3, r3, #8
 8007f52:	6013      	str	r3, [r2, #0]
 8007f54:	4b33      	ldr	r3, [pc, #204]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6a1b      	ldr	r3, [r3, #32]
 8007f60:	4930      	ldr	r1, [pc, #192]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f66:	4b2f      	ldr	r3, [pc, #188]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	69db      	ldr	r3, [r3, #28]
 8007f72:	021b      	lsls	r3, r3, #8
 8007f74:	492b      	ldr	r1, [pc, #172]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f76:	4313      	orrs	r3, r2
 8007f78:	604b      	str	r3, [r1, #4]
 8007f7a:	e01a      	b.n	8007fb2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007f7c:	4b29      	ldr	r3, [pc, #164]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a28      	ldr	r2, [pc, #160]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007f82:	f023 0301 	bic.w	r3, r3, #1
 8007f86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007f88:	f7fe f8a6 	bl	80060d8 <HAL_GetTick>
 8007f8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007f8e:	e008      	b.n	8007fa2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007f90:	f7fe f8a2 	bl	80060d8 <HAL_GetTick>
 8007f94:	4602      	mov	r2, r0
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	2b02      	cmp	r3, #2
 8007f9c:	d901      	bls.n	8007fa2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007f9e:	2303      	movs	r3, #3
 8007fa0:	e314      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007fa2:	4b20      	ldr	r3, [pc, #128]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 0302 	and.w	r3, r3, #2
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1f0      	bne.n	8007f90 <HAL_RCC_OscConfig+0x1dc>
 8007fae:	e000      	b.n	8007fb2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007fb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 0301 	and.w	r3, r3, #1
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d073      	beq.n	80080a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	2b08      	cmp	r3, #8
 8007fc2:	d005      	beq.n	8007fd0 <HAL_RCC_OscConfig+0x21c>
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	2b0c      	cmp	r3, #12
 8007fc8:	d10e      	bne.n	8007fe8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	2b03      	cmp	r3, #3
 8007fce:	d10b      	bne.n	8007fe8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fd0:	4b14      	ldr	r3, [pc, #80]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d063      	beq.n	80080a4 <HAL_RCC_OscConfig+0x2f0>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d15f      	bne.n	80080a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e2f1      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ff0:	d106      	bne.n	8008000 <HAL_RCC_OscConfig+0x24c>
 8007ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a0b      	ldr	r2, [pc, #44]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8007ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ffc:	6013      	str	r3, [r2, #0]
 8007ffe:	e025      	b.n	800804c <HAL_RCC_OscConfig+0x298>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008008:	d114      	bne.n	8008034 <HAL_RCC_OscConfig+0x280>
 800800a:	4b06      	ldr	r3, [pc, #24]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a05      	ldr	r2, [pc, #20]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8008010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	4b03      	ldr	r3, [pc, #12]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a02      	ldr	r2, [pc, #8]	@ (8008024 <HAL_RCC_OscConfig+0x270>)
 800801c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008020:	6013      	str	r3, [r2, #0]
 8008022:	e013      	b.n	800804c <HAL_RCC_OscConfig+0x298>
 8008024:	40021000 	.word	0x40021000
 8008028:	0800bd34 	.word	0x0800bd34
 800802c:	20000048 	.word	0x20000048
 8008030:	2000004c 	.word	0x2000004c
 8008034:	4ba0      	ldr	r3, [pc, #640]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a9f      	ldr	r2, [pc, #636]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800803a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800803e:	6013      	str	r3, [r2, #0]
 8008040:	4b9d      	ldr	r3, [pc, #628]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a9c      	ldr	r2, [pc, #624]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008046:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800804a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d013      	beq.n	800807c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008054:	f7fe f840 	bl	80060d8 <HAL_GetTick>
 8008058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800805a:	e008      	b.n	800806e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800805c:	f7fe f83c 	bl	80060d8 <HAL_GetTick>
 8008060:	4602      	mov	r2, r0
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	2b64      	cmp	r3, #100	@ 0x64
 8008068:	d901      	bls.n	800806e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e2ae      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800806e:	4b92      	ldr	r3, [pc, #584]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d0f0      	beq.n	800805c <HAL_RCC_OscConfig+0x2a8>
 800807a:	e014      	b.n	80080a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800807c:	f7fe f82c 	bl	80060d8 <HAL_GetTick>
 8008080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008082:	e008      	b.n	8008096 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008084:	f7fe f828 	bl	80060d8 <HAL_GetTick>
 8008088:	4602      	mov	r2, r0
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	1ad3      	subs	r3, r2, r3
 800808e:	2b64      	cmp	r3, #100	@ 0x64
 8008090:	d901      	bls.n	8008096 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e29a      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008096:	4b88      	ldr	r3, [pc, #544]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1f0      	bne.n	8008084 <HAL_RCC_OscConfig+0x2d0>
 80080a2:	e000      	b.n	80080a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0302 	and.w	r3, r3, #2
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d060      	beq.n	8008174 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	2b04      	cmp	r3, #4
 80080b6:	d005      	beq.n	80080c4 <HAL_RCC_OscConfig+0x310>
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	2b0c      	cmp	r3, #12
 80080bc:	d119      	bne.n	80080f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d116      	bne.n	80080f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080c4:	4b7c      	ldr	r3, [pc, #496]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d005      	beq.n	80080dc <HAL_RCC_OscConfig+0x328>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	e277      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080dc:	4b76      	ldr	r3, [pc, #472]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	061b      	lsls	r3, r3, #24
 80080ea:	4973      	ldr	r1, [pc, #460]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80080ec:	4313      	orrs	r3, r2
 80080ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080f0:	e040      	b.n	8008174 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d023      	beq.n	8008142 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80080fa:	4b6f      	ldr	r3, [pc, #444]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a6e      	ldr	r2, [pc, #440]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008104:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008106:	f7fd ffe7 	bl	80060d8 <HAL_GetTick>
 800810a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800810c:	e008      	b.n	8008120 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800810e:	f7fd ffe3 	bl	80060d8 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	2b02      	cmp	r3, #2
 800811a:	d901      	bls.n	8008120 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e255      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008120:	4b65      	ldr	r3, [pc, #404]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008128:	2b00      	cmp	r3, #0
 800812a:	d0f0      	beq.n	800810e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800812c:	4b62      	ldr	r3, [pc, #392]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	061b      	lsls	r3, r3, #24
 800813a:	495f      	ldr	r1, [pc, #380]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800813c:	4313      	orrs	r3, r2
 800813e:	604b      	str	r3, [r1, #4]
 8008140:	e018      	b.n	8008174 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008142:	4b5d      	ldr	r3, [pc, #372]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a5c      	ldr	r2, [pc, #368]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800814c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800814e:	f7fd ffc3 	bl	80060d8 <HAL_GetTick>
 8008152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008154:	e008      	b.n	8008168 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008156:	f7fd ffbf 	bl	80060d8 <HAL_GetTick>
 800815a:	4602      	mov	r2, r0
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	2b02      	cmp	r3, #2
 8008162:	d901      	bls.n	8008168 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008164:	2303      	movs	r3, #3
 8008166:	e231      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008168:	4b53      	ldr	r3, [pc, #332]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1f0      	bne.n	8008156 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f003 0308 	and.w	r3, r3, #8
 800817c:	2b00      	cmp	r3, #0
 800817e:	d03c      	beq.n	80081fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d01c      	beq.n	80081c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008188:	4b4b      	ldr	r3, [pc, #300]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800818a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800818e:	4a4a      	ldr	r2, [pc, #296]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008190:	f043 0301 	orr.w	r3, r3, #1
 8008194:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008198:	f7fd ff9e 	bl	80060d8 <HAL_GetTick>
 800819c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800819e:	e008      	b.n	80081b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081a0:	f7fd ff9a 	bl	80060d8 <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d901      	bls.n	80081b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e20c      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80081b2:	4b41      	ldr	r3, [pc, #260]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80081b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081b8:	f003 0302 	and.w	r3, r3, #2
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d0ef      	beq.n	80081a0 <HAL_RCC_OscConfig+0x3ec>
 80081c0:	e01b      	b.n	80081fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081c2:	4b3d      	ldr	r3, [pc, #244]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80081c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081c8:	4a3b      	ldr	r2, [pc, #236]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80081ca:	f023 0301 	bic.w	r3, r3, #1
 80081ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081d2:	f7fd ff81 	bl	80060d8 <HAL_GetTick>
 80081d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80081d8:	e008      	b.n	80081ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081da:	f7fd ff7d 	bl	80060d8 <HAL_GetTick>
 80081de:	4602      	mov	r2, r0
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	d901      	bls.n	80081ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80081e8:	2303      	movs	r3, #3
 80081ea:	e1ef      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80081ec:	4b32      	ldr	r3, [pc, #200]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80081ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081f2:	f003 0302 	and.w	r3, r3, #2
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1ef      	bne.n	80081da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0304 	and.w	r3, r3, #4
 8008202:	2b00      	cmp	r3, #0
 8008204:	f000 80a6 	beq.w	8008354 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008208:	2300      	movs	r3, #0
 800820a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800820c:	4b2a      	ldr	r3, [pc, #168]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800820e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10d      	bne.n	8008234 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008218:	4b27      	ldr	r3, [pc, #156]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800821a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800821c:	4a26      	ldr	r2, [pc, #152]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800821e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008222:	6593      	str	r3, [r2, #88]	@ 0x58
 8008224:	4b24      	ldr	r3, [pc, #144]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800822c:	60bb      	str	r3, [r7, #8]
 800822e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008230:	2301      	movs	r3, #1
 8008232:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008234:	4b21      	ldr	r3, [pc, #132]	@ (80082bc <HAL_RCC_OscConfig+0x508>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800823c:	2b00      	cmp	r3, #0
 800823e:	d118      	bne.n	8008272 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008240:	4b1e      	ldr	r3, [pc, #120]	@ (80082bc <HAL_RCC_OscConfig+0x508>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a1d      	ldr	r2, [pc, #116]	@ (80082bc <HAL_RCC_OscConfig+0x508>)
 8008246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800824a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800824c:	f7fd ff44 	bl	80060d8 <HAL_GetTick>
 8008250:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008252:	e008      	b.n	8008266 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008254:	f7fd ff40 	bl	80060d8 <HAL_GetTick>
 8008258:	4602      	mov	r2, r0
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	1ad3      	subs	r3, r2, r3
 800825e:	2b02      	cmp	r3, #2
 8008260:	d901      	bls.n	8008266 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008262:	2303      	movs	r3, #3
 8008264:	e1b2      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008266:	4b15      	ldr	r3, [pc, #84]	@ (80082bc <HAL_RCC_OscConfig+0x508>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0f0      	beq.n	8008254 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d108      	bne.n	800828c <HAL_RCC_OscConfig+0x4d8>
 800827a:	4b0f      	ldr	r3, [pc, #60]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800827c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008280:	4a0d      	ldr	r2, [pc, #52]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008282:	f043 0301 	orr.w	r3, r3, #1
 8008286:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800828a:	e029      	b.n	80082e0 <HAL_RCC_OscConfig+0x52c>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	2b05      	cmp	r3, #5
 8008292:	d115      	bne.n	80082c0 <HAL_RCC_OscConfig+0x50c>
 8008294:	4b08      	ldr	r3, [pc, #32]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 8008296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800829a:	4a07      	ldr	r2, [pc, #28]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 800829c:	f043 0304 	orr.w	r3, r3, #4
 80082a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082a4:	4b04      	ldr	r3, [pc, #16]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80082a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082aa:	4a03      	ldr	r2, [pc, #12]	@ (80082b8 <HAL_RCC_OscConfig+0x504>)
 80082ac:	f043 0301 	orr.w	r3, r3, #1
 80082b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082b4:	e014      	b.n	80082e0 <HAL_RCC_OscConfig+0x52c>
 80082b6:	bf00      	nop
 80082b8:	40021000 	.word	0x40021000
 80082bc:	40007000 	.word	0x40007000
 80082c0:	4b9a      	ldr	r3, [pc, #616]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80082c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082c6:	4a99      	ldr	r2, [pc, #612]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80082c8:	f023 0301 	bic.w	r3, r3, #1
 80082cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082d0:	4b96      	ldr	r3, [pc, #600]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80082d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082d6:	4a95      	ldr	r2, [pc, #596]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80082d8:	f023 0304 	bic.w	r3, r3, #4
 80082dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d016      	beq.n	8008316 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e8:	f7fd fef6 	bl	80060d8 <HAL_GetTick>
 80082ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082ee:	e00a      	b.n	8008306 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082f0:	f7fd fef2 	bl	80060d8 <HAL_GetTick>
 80082f4:	4602      	mov	r2, r0
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082fe:	4293      	cmp	r3, r2
 8008300:	d901      	bls.n	8008306 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8008302:	2303      	movs	r3, #3
 8008304:	e162      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008306:	4b89      	ldr	r3, [pc, #548]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800830c:	f003 0302 	and.w	r3, r3, #2
 8008310:	2b00      	cmp	r3, #0
 8008312:	d0ed      	beq.n	80082f0 <HAL_RCC_OscConfig+0x53c>
 8008314:	e015      	b.n	8008342 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008316:	f7fd fedf 	bl	80060d8 <HAL_GetTick>
 800831a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800831c:	e00a      	b.n	8008334 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800831e:	f7fd fedb 	bl	80060d8 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800832c:	4293      	cmp	r3, r2
 800832e:	d901      	bls.n	8008334 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e14b      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008334:	4b7d      	ldr	r3, [pc, #500]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800833a:	f003 0302 	and.w	r3, r3, #2
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1ed      	bne.n	800831e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008342:	7ffb      	ldrb	r3, [r7, #31]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d105      	bne.n	8008354 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008348:	4b78      	ldr	r3, [pc, #480]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 800834a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800834c:	4a77      	ldr	r2, [pc, #476]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 800834e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008352:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0320 	and.w	r3, r3, #32
 800835c:	2b00      	cmp	r3, #0
 800835e:	d03c      	beq.n	80083da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008364:	2b00      	cmp	r3, #0
 8008366:	d01c      	beq.n	80083a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008368:	4b70      	ldr	r3, [pc, #448]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 800836a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800836e:	4a6f      	ldr	r2, [pc, #444]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008370:	f043 0301 	orr.w	r3, r3, #1
 8008374:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008378:	f7fd feae 	bl	80060d8 <HAL_GetTick>
 800837c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800837e:	e008      	b.n	8008392 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008380:	f7fd feaa 	bl	80060d8 <HAL_GetTick>
 8008384:	4602      	mov	r2, r0
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	2b02      	cmp	r3, #2
 800838c:	d901      	bls.n	8008392 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800838e:	2303      	movs	r3, #3
 8008390:	e11c      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008392:	4b66      	ldr	r3, [pc, #408]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008394:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008398:	f003 0302 	and.w	r3, r3, #2
 800839c:	2b00      	cmp	r3, #0
 800839e:	d0ef      	beq.n	8008380 <HAL_RCC_OscConfig+0x5cc>
 80083a0:	e01b      	b.n	80083da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80083a2:	4b62      	ldr	r3, [pc, #392]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80083a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80083a8:	4a60      	ldr	r2, [pc, #384]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80083aa:	f023 0301 	bic.w	r3, r3, #1
 80083ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083b2:	f7fd fe91 	bl	80060d8 <HAL_GetTick>
 80083b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80083b8:	e008      	b.n	80083cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80083ba:	f7fd fe8d 	bl	80060d8 <HAL_GetTick>
 80083be:	4602      	mov	r2, r0
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	1ad3      	subs	r3, r2, r3
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	d901      	bls.n	80083cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80083c8:	2303      	movs	r3, #3
 80083ca:	e0ff      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80083cc:	4b57      	ldr	r3, [pc, #348]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80083ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80083d2:	f003 0302 	and.w	r3, r3, #2
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1ef      	bne.n	80083ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f000 80f3 	beq.w	80085ca <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	f040 80c9 	bne.w	8008580 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80083ee:	4b4f      	ldr	r3, [pc, #316]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	f003 0203 	and.w	r2, r3, #3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fe:	429a      	cmp	r2, r3
 8008400:	d12c      	bne.n	800845c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800840c:	3b01      	subs	r3, #1
 800840e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008410:	429a      	cmp	r2, r3
 8008412:	d123      	bne.n	800845c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800841e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008420:	429a      	cmp	r2, r3
 8008422:	d11b      	bne.n	800845c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008430:	429a      	cmp	r2, r3
 8008432:	d113      	bne.n	800845c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800843e:	085b      	lsrs	r3, r3, #1
 8008440:	3b01      	subs	r3, #1
 8008442:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008444:	429a      	cmp	r2, r3
 8008446:	d109      	bne.n	800845c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008452:	085b      	lsrs	r3, r3, #1
 8008454:	3b01      	subs	r3, #1
 8008456:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008458:	429a      	cmp	r2, r3
 800845a:	d06b      	beq.n	8008534 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	2b0c      	cmp	r3, #12
 8008460:	d062      	beq.n	8008528 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008462:	4b32      	ldr	r3, [pc, #200]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800846a:	2b00      	cmp	r3, #0
 800846c:	d001      	beq.n	8008472 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	e0ac      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008472:	4b2e      	ldr	r3, [pc, #184]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a2d      	ldr	r2, [pc, #180]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 8008478:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800847c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800847e:	f7fd fe2b 	bl	80060d8 <HAL_GetTick>
 8008482:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008484:	e008      	b.n	8008498 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008486:	f7fd fe27 	bl	80060d8 <HAL_GetTick>
 800848a:	4602      	mov	r2, r0
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	1ad3      	subs	r3, r2, r3
 8008490:	2b02      	cmp	r3, #2
 8008492:	d901      	bls.n	8008498 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8008494:	2303      	movs	r3, #3
 8008496:	e099      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008498:	4b24      	ldr	r3, [pc, #144]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d1f0      	bne.n	8008486 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084a4:	4b21      	ldr	r3, [pc, #132]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80084a6:	68da      	ldr	r2, [r3, #12]
 80084a8:	4b21      	ldr	r3, [pc, #132]	@ (8008530 <HAL_RCC_OscConfig+0x77c>)
 80084aa:	4013      	ands	r3, r2
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80084b4:	3a01      	subs	r2, #1
 80084b6:	0112      	lsls	r2, r2, #4
 80084b8:	4311      	orrs	r1, r2
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80084be:	0212      	lsls	r2, r2, #8
 80084c0:	4311      	orrs	r1, r2
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80084c6:	0852      	lsrs	r2, r2, #1
 80084c8:	3a01      	subs	r2, #1
 80084ca:	0552      	lsls	r2, r2, #21
 80084cc:	4311      	orrs	r1, r2
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80084d2:	0852      	lsrs	r2, r2, #1
 80084d4:	3a01      	subs	r2, #1
 80084d6:	0652      	lsls	r2, r2, #25
 80084d8:	4311      	orrs	r1, r2
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80084de:	06d2      	lsls	r2, r2, #27
 80084e0:	430a      	orrs	r2, r1
 80084e2:	4912      	ldr	r1, [pc, #72]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80084e4:	4313      	orrs	r3, r2
 80084e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80084e8:	4b10      	ldr	r3, [pc, #64]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a0f      	ldr	r2, [pc, #60]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80084ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80084f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80084f4:	4b0d      	ldr	r3, [pc, #52]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	4a0c      	ldr	r2, [pc, #48]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 80084fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80084fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008500:	f7fd fdea 	bl	80060d8 <HAL_GetTick>
 8008504:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008506:	e008      	b.n	800851a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008508:	f7fd fde6 	bl	80060d8 <HAL_GetTick>
 800850c:	4602      	mov	r2, r0
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	2b02      	cmp	r3, #2
 8008514:	d901      	bls.n	800851a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8008516:	2303      	movs	r3, #3
 8008518:	e058      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800851a:	4b04      	ldr	r3, [pc, #16]	@ (800852c <HAL_RCC_OscConfig+0x778>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d0f0      	beq.n	8008508 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008526:	e050      	b.n	80085ca <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	e04f      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
 800852c:	40021000 	.word	0x40021000
 8008530:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008534:	4b27      	ldr	r3, [pc, #156]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800853c:	2b00      	cmp	r3, #0
 800853e:	d144      	bne.n	80085ca <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008540:	4b24      	ldr	r3, [pc, #144]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a23      	ldr	r2, [pc, #140]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 8008546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800854a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800854c:	4b21      	ldr	r3, [pc, #132]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	4a20      	ldr	r2, [pc, #128]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 8008552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008556:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008558:	f7fd fdbe 	bl	80060d8 <HAL_GetTick>
 800855c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800855e:	e008      	b.n	8008572 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008560:	f7fd fdba 	bl	80060d8 <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	2b02      	cmp	r3, #2
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e02c      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008572:	4b18      	ldr	r3, [pc, #96]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0f0      	beq.n	8008560 <HAL_RCC_OscConfig+0x7ac>
 800857e:	e024      	b.n	80085ca <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	2b0c      	cmp	r3, #12
 8008584:	d01f      	beq.n	80085c6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008586:	4b13      	ldr	r3, [pc, #76]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a12      	ldr	r2, [pc, #72]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 800858c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008592:	f7fd fda1 	bl	80060d8 <HAL_GetTick>
 8008596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008598:	e008      	b.n	80085ac <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800859a:	f7fd fd9d 	bl	80060d8 <HAL_GetTick>
 800859e:	4602      	mov	r2, r0
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d901      	bls.n	80085ac <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e00f      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085ac:	4b09      	ldr	r3, [pc, #36]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d1f0      	bne.n	800859a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80085b8:	4b06      	ldr	r3, [pc, #24]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 80085ba:	68da      	ldr	r2, [r3, #12]
 80085bc:	4905      	ldr	r1, [pc, #20]	@ (80085d4 <HAL_RCC_OscConfig+0x820>)
 80085be:	4b06      	ldr	r3, [pc, #24]	@ (80085d8 <HAL_RCC_OscConfig+0x824>)
 80085c0:	4013      	ands	r3, r2
 80085c2:	60cb      	str	r3, [r1, #12]
 80085c4:	e001      	b.n	80085ca <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e000      	b.n	80085cc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3720      	adds	r7, #32
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	40021000 	.word	0x40021000
 80085d8:	feeefffc 	.word	0xfeeefffc

080085dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e0e7      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80085f0:	4b75      	ldr	r3, [pc, #468]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 0307 	and.w	r3, r3, #7
 80085f8:	683a      	ldr	r2, [r7, #0]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d910      	bls.n	8008620 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085fe:	4b72      	ldr	r3, [pc, #456]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f023 0207 	bic.w	r2, r3, #7
 8008606:	4970      	ldr	r1, [pc, #448]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	4313      	orrs	r3, r2
 800860c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800860e:	4b6e      	ldr	r3, [pc, #440]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	429a      	cmp	r2, r3
 800861a:	d001      	beq.n	8008620 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e0cf      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0302 	and.w	r3, r3, #2
 8008628:	2b00      	cmp	r3, #0
 800862a:	d010      	beq.n	800864e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689a      	ldr	r2, [r3, #8]
 8008630:	4b66      	ldr	r3, [pc, #408]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008638:	429a      	cmp	r2, r3
 800863a:	d908      	bls.n	800864e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800863c:	4b63      	ldr	r3, [pc, #396]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	4960      	ldr	r1, [pc, #384]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800864a:	4313      	orrs	r3, r2
 800864c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b00      	cmp	r3, #0
 8008658:	d04c      	beq.n	80086f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	2b03      	cmp	r3, #3
 8008660:	d107      	bne.n	8008672 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008662:	4b5a      	ldr	r3, [pc, #360]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d121      	bne.n	80086b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e0a6      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	2b02      	cmp	r3, #2
 8008678:	d107      	bne.n	800868a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800867a:	4b54      	ldr	r3, [pc, #336]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008682:	2b00      	cmp	r3, #0
 8008684:	d115      	bne.n	80086b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e09a      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d107      	bne.n	80086a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008692:	4b4e      	ldr	r3, [pc, #312]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f003 0302 	and.w	r3, r3, #2
 800869a:	2b00      	cmp	r3, #0
 800869c:	d109      	bne.n	80086b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e08e      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086a2:	4b4a      	ldr	r3, [pc, #296]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e086      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80086b2:	4b46      	ldr	r3, [pc, #280]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	f023 0203 	bic.w	r2, r3, #3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	4943      	ldr	r1, [pc, #268]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 80086c0:	4313      	orrs	r3, r2
 80086c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086c4:	f7fd fd08 	bl	80060d8 <HAL_GetTick>
 80086c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086ca:	e00a      	b.n	80086e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086cc:	f7fd fd04 	bl	80060d8 <HAL_GetTick>
 80086d0:	4602      	mov	r2, r0
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	1ad3      	subs	r3, r2, r3
 80086d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086da:	4293      	cmp	r3, r2
 80086dc:	d901      	bls.n	80086e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e06e      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086e2:	4b3a      	ldr	r3, [pc, #232]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	f003 020c 	and.w	r2, r3, #12
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d1eb      	bne.n	80086cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d010      	beq.n	8008722 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	689a      	ldr	r2, [r3, #8]
 8008704:	4b31      	ldr	r3, [pc, #196]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800870c:	429a      	cmp	r2, r3
 800870e:	d208      	bcs.n	8008722 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008710:	4b2e      	ldr	r3, [pc, #184]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	492b      	ldr	r1, [pc, #172]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800871e:	4313      	orrs	r3, r2
 8008720:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008722:	4b29      	ldr	r3, [pc, #164]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d210      	bcs.n	8008752 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008730:	4b25      	ldr	r3, [pc, #148]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f023 0207 	bic.w	r2, r3, #7
 8008738:	4923      	ldr	r1, [pc, #140]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	4313      	orrs	r3, r2
 800873e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008740:	4b21      	ldr	r3, [pc, #132]	@ (80087c8 <HAL_RCC_ClockConfig+0x1ec>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 0307 	and.w	r3, r3, #7
 8008748:	683a      	ldr	r2, [r7, #0]
 800874a:	429a      	cmp	r2, r3
 800874c:	d001      	beq.n	8008752 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e036      	b.n	80087c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 0304 	and.w	r3, r3, #4
 800875a:	2b00      	cmp	r3, #0
 800875c:	d008      	beq.n	8008770 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800875e:	4b1b      	ldr	r3, [pc, #108]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008760:	689b      	ldr	r3, [r3, #8]
 8008762:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	4918      	ldr	r1, [pc, #96]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800876c:	4313      	orrs	r3, r2
 800876e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f003 0308 	and.w	r3, r3, #8
 8008778:	2b00      	cmp	r3, #0
 800877a:	d009      	beq.n	8008790 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800877c:	4b13      	ldr	r3, [pc, #76]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	691b      	ldr	r3, [r3, #16]
 8008788:	00db      	lsls	r3, r3, #3
 800878a:	4910      	ldr	r1, [pc, #64]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 800878c:	4313      	orrs	r3, r2
 800878e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008790:	f000 f824 	bl	80087dc <HAL_RCC_GetSysClockFreq>
 8008794:	4602      	mov	r2, r0
 8008796:	4b0d      	ldr	r3, [pc, #52]	@ (80087cc <HAL_RCC_ClockConfig+0x1f0>)
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	091b      	lsrs	r3, r3, #4
 800879c:	f003 030f 	and.w	r3, r3, #15
 80087a0:	490b      	ldr	r1, [pc, #44]	@ (80087d0 <HAL_RCC_ClockConfig+0x1f4>)
 80087a2:	5ccb      	ldrb	r3, [r1, r3]
 80087a4:	f003 031f 	and.w	r3, r3, #31
 80087a8:	fa22 f303 	lsr.w	r3, r2, r3
 80087ac:	4a09      	ldr	r2, [pc, #36]	@ (80087d4 <HAL_RCC_ClockConfig+0x1f8>)
 80087ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80087b0:	4b09      	ldr	r3, [pc, #36]	@ (80087d8 <HAL_RCC_ClockConfig+0x1fc>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7fd fc3f 	bl	8006038 <HAL_InitTick>
 80087ba:	4603      	mov	r3, r0
 80087bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80087be:	7afb      	ldrb	r3, [r7, #11]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	40022000 	.word	0x40022000
 80087cc:	40021000 	.word	0x40021000
 80087d0:	0800bd34 	.word	0x0800bd34
 80087d4:	20000048 	.word	0x20000048
 80087d8:	2000004c 	.word	0x2000004c

080087dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80087dc:	b480      	push	{r7}
 80087de:	b089      	sub	sp, #36	@ 0x24
 80087e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80087e2:	2300      	movs	r3, #0
 80087e4:	61fb      	str	r3, [r7, #28]
 80087e6:	2300      	movs	r3, #0
 80087e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80087ea:	4b3e      	ldr	r3, [pc, #248]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	f003 030c 	and.w	r3, r3, #12
 80087f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80087f4:	4b3b      	ldr	r3, [pc, #236]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	f003 0303 	and.w	r3, r3, #3
 80087fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d005      	beq.n	8008810 <HAL_RCC_GetSysClockFreq+0x34>
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	2b0c      	cmp	r3, #12
 8008808:	d121      	bne.n	800884e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2b01      	cmp	r3, #1
 800880e:	d11e      	bne.n	800884e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008810:	4b34      	ldr	r3, [pc, #208]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f003 0308 	and.w	r3, r3, #8
 8008818:	2b00      	cmp	r3, #0
 800881a:	d107      	bne.n	800882c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800881c:	4b31      	ldr	r3, [pc, #196]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800881e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008822:	0a1b      	lsrs	r3, r3, #8
 8008824:	f003 030f 	and.w	r3, r3, #15
 8008828:	61fb      	str	r3, [r7, #28]
 800882a:	e005      	b.n	8008838 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800882c:	4b2d      	ldr	r3, [pc, #180]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	091b      	lsrs	r3, r3, #4
 8008832:	f003 030f 	and.w	r3, r3, #15
 8008836:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008838:	4a2b      	ldr	r2, [pc, #172]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008840:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d10d      	bne.n	8008864 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800884c:	e00a      	b.n	8008864 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	2b04      	cmp	r3, #4
 8008852:	d102      	bne.n	800885a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008854:	4b25      	ldr	r3, [pc, #148]	@ (80088ec <HAL_RCC_GetSysClockFreq+0x110>)
 8008856:	61bb      	str	r3, [r7, #24]
 8008858:	e004      	b.n	8008864 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	2b08      	cmp	r3, #8
 800885e:	d101      	bne.n	8008864 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008860:	4b23      	ldr	r3, [pc, #140]	@ (80088f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8008862:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	2b0c      	cmp	r3, #12
 8008868:	d134      	bne.n	80088d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800886a:	4b1e      	ldr	r3, [pc, #120]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	f003 0303 	and.w	r3, r3, #3
 8008872:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	2b02      	cmp	r3, #2
 8008878:	d003      	beq.n	8008882 <HAL_RCC_GetSysClockFreq+0xa6>
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	2b03      	cmp	r3, #3
 800887e:	d003      	beq.n	8008888 <HAL_RCC_GetSysClockFreq+0xac>
 8008880:	e005      	b.n	800888e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008882:	4b1a      	ldr	r3, [pc, #104]	@ (80088ec <HAL_RCC_GetSysClockFreq+0x110>)
 8008884:	617b      	str	r3, [r7, #20]
      break;
 8008886:	e005      	b.n	8008894 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008888:	4b19      	ldr	r3, [pc, #100]	@ (80088f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800888a:	617b      	str	r3, [r7, #20]
      break;
 800888c:	e002      	b.n	8008894 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	617b      	str	r3, [r7, #20]
      break;
 8008892:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008894:	4b13      	ldr	r3, [pc, #76]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	091b      	lsrs	r3, r3, #4
 800889a:	f003 0307 	and.w	r3, r3, #7
 800889e:	3301      	adds	r3, #1
 80088a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80088a2:	4b10      	ldr	r3, [pc, #64]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	0a1b      	lsrs	r3, r3, #8
 80088a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	fb03 f202 	mul.w	r2, r3, r2
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80088ba:	4b0a      	ldr	r3, [pc, #40]	@ (80088e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80088bc:	68db      	ldr	r3, [r3, #12]
 80088be:	0e5b      	lsrs	r3, r3, #25
 80088c0:	f003 0303 	and.w	r3, r3, #3
 80088c4:	3301      	adds	r3, #1
 80088c6:	005b      	lsls	r3, r3, #1
 80088c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80088d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80088d4:	69bb      	ldr	r3, [r7, #24]
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3724      	adds	r7, #36	@ 0x24
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	40021000 	.word	0x40021000
 80088e8:	0800bd4c 	.word	0x0800bd4c
 80088ec:	00f42400 	.word	0x00f42400
 80088f0:	007a1200 	.word	0x007a1200

080088f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088f4:	b480      	push	{r7}
 80088f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80088f8:	4b03      	ldr	r3, [pc, #12]	@ (8008908 <HAL_RCC_GetHCLKFreq+0x14>)
 80088fa:	681b      	ldr	r3, [r3, #0]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr
 8008906:	bf00      	nop
 8008908:	20000048 	.word	0x20000048

0800890c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008910:	f7ff fff0 	bl	80088f4 <HAL_RCC_GetHCLKFreq>
 8008914:	4602      	mov	r2, r0
 8008916:	4b06      	ldr	r3, [pc, #24]	@ (8008930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	0a1b      	lsrs	r3, r3, #8
 800891c:	f003 0307 	and.w	r3, r3, #7
 8008920:	4904      	ldr	r1, [pc, #16]	@ (8008934 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008922:	5ccb      	ldrb	r3, [r1, r3]
 8008924:	f003 031f 	and.w	r3, r3, #31
 8008928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800892c:	4618      	mov	r0, r3
 800892e:	bd80      	pop	{r7, pc}
 8008930:	40021000 	.word	0x40021000
 8008934:	0800bd44 	.word	0x0800bd44

08008938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800893c:	f7ff ffda 	bl	80088f4 <HAL_RCC_GetHCLKFreq>
 8008940:	4602      	mov	r2, r0
 8008942:	4b06      	ldr	r3, [pc, #24]	@ (800895c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	0adb      	lsrs	r3, r3, #11
 8008948:	f003 0307 	and.w	r3, r3, #7
 800894c:	4904      	ldr	r1, [pc, #16]	@ (8008960 <HAL_RCC_GetPCLK2Freq+0x28>)
 800894e:	5ccb      	ldrb	r3, [r1, r3]
 8008950:	f003 031f 	and.w	r3, r3, #31
 8008954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008958:	4618      	mov	r0, r3
 800895a:	bd80      	pop	{r7, pc}
 800895c:	40021000 	.word	0x40021000
 8008960:	0800bd44 	.word	0x0800bd44

08008964 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800896c:	2300      	movs	r3, #0
 800896e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008970:	4b2a      	ldr	r3, [pc, #168]	@ (8008a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800897c:	f7ff f9b6 	bl	8007cec <HAL_PWREx_GetVoltageRange>
 8008980:	6178      	str	r0, [r7, #20]
 8008982:	e014      	b.n	80089ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008984:	4b25      	ldr	r3, [pc, #148]	@ (8008a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008988:	4a24      	ldr	r2, [pc, #144]	@ (8008a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800898a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800898e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008990:	4b22      	ldr	r3, [pc, #136]	@ (8008a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008998:	60fb      	str	r3, [r7, #12]
 800899a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800899c:	f7ff f9a6 	bl	8007cec <HAL_PWREx_GetVoltageRange>
 80089a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80089a2:	4b1e      	ldr	r3, [pc, #120]	@ (8008a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80089a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089a6:	4a1d      	ldr	r2, [pc, #116]	@ (8008a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80089a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089b4:	d10b      	bne.n	80089ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2b80      	cmp	r3, #128	@ 0x80
 80089ba:	d919      	bls.n	80089f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2ba0      	cmp	r3, #160	@ 0xa0
 80089c0:	d902      	bls.n	80089c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80089c2:	2302      	movs	r3, #2
 80089c4:	613b      	str	r3, [r7, #16]
 80089c6:	e013      	b.n	80089f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80089c8:	2301      	movs	r3, #1
 80089ca:	613b      	str	r3, [r7, #16]
 80089cc:	e010      	b.n	80089f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2b80      	cmp	r3, #128	@ 0x80
 80089d2:	d902      	bls.n	80089da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80089d4:	2303      	movs	r3, #3
 80089d6:	613b      	str	r3, [r7, #16]
 80089d8:	e00a      	b.n	80089f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2b80      	cmp	r3, #128	@ 0x80
 80089de:	d102      	bne.n	80089e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80089e0:	2302      	movs	r3, #2
 80089e2:	613b      	str	r3, [r7, #16]
 80089e4:	e004      	b.n	80089f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2b70      	cmp	r3, #112	@ 0x70
 80089ea:	d101      	bne.n	80089f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80089ec:	2301      	movs	r3, #1
 80089ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80089f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008a20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f023 0207 	bic.w	r2, r3, #7
 80089f8:	4909      	ldr	r1, [pc, #36]	@ (8008a20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008a00:	4b07      	ldr	r3, [pc, #28]	@ (8008a20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f003 0307 	and.w	r3, r3, #7
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d001      	beq.n	8008a12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e000      	b.n	8008a14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3718      	adds	r7, #24
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	40021000 	.word	0x40021000
 8008a20:	40022000 	.word	0x40022000

08008a24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b086      	sub	sp, #24
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008a30:	2300      	movs	r3, #0
 8008a32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d031      	beq.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a44:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008a48:	d01a      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8008a4a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008a4e:	d814      	bhi.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d009      	beq.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008a54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008a58:	d10f      	bne.n	8008a7a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8008a5a:	4b5d      	ldr	r3, [pc, #372]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	4a5c      	ldr	r2, [pc, #368]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a64:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008a66:	e00c      	b.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	3304      	adds	r3, #4
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f000 f9ce 	bl	8008e10 <RCCEx_PLLSAI1_Config>
 8008a74:	4603      	mov	r3, r0
 8008a76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008a78:	e003      	b.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	74fb      	strb	r3, [r7, #19]
      break;
 8008a7e:	e000      	b.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8008a80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a82:	7cfb      	ldrb	r3, [r7, #19]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10b      	bne.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008a88:	4b51      	ldr	r3, [pc, #324]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a96:	494e      	ldr	r1, [pc, #312]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008a9e:	e001      	b.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aa0:	7cfb      	ldrb	r3, [r7, #19]
 8008aa2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	f000 809e 	beq.w	8008bee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008ab6:	4b46      	ldr	r3, [pc, #280]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d101      	bne.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e000      	b.n	8008ac8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00d      	beq.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008acc:	4b40      	ldr	r3, [pc, #256]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ad0:	4a3f      	ldr	r2, [pc, #252]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ad6:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ae0:	60bb      	str	r3, [r7, #8]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ae8:	4b3a      	ldr	r3, [pc, #232]	@ (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a39      	ldr	r2, [pc, #228]	@ (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008aee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008af2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008af4:	f7fd faf0 	bl	80060d8 <HAL_GetTick>
 8008af8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008afa:	e009      	b.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008afc:	f7fd faec 	bl	80060d8 <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	d902      	bls.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	74fb      	strb	r3, [r7, #19]
        break;
 8008b0e:	e005      	b.n	8008b1c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008b10:	4b30      	ldr	r3, [pc, #192]	@ (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d0ef      	beq.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8008b1c:	7cfb      	ldrb	r3, [r7, #19]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d15a      	bne.n	8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008b22:	4b2b      	ldr	r3, [pc, #172]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b2c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d01e      	beq.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d019      	beq.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008b3e:	4b24      	ldr	r3, [pc, #144]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b48:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008b4a:	4b21      	ldr	r3, [pc, #132]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b50:	4a1f      	ldr	r2, [pc, #124]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b60:	4a1b      	ldr	r2, [pc, #108]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008b6a:	4a19      	ldr	r2, [pc, #100]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	f003 0301 	and.w	r3, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d016      	beq.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b7c:	f7fd faac 	bl	80060d8 <HAL_GetTick>
 8008b80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b82:	e00b      	b.n	8008b9c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b84:	f7fd faa8 	bl	80060d8 <HAL_GetTick>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	1ad3      	subs	r3, r2, r3
 8008b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d902      	bls.n	8008b9c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8008b96:	2303      	movs	r3, #3
 8008b98:	74fb      	strb	r3, [r7, #19]
            break;
 8008b9a:	e006      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ba2:	f003 0302 	and.w	r3, r3, #2
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d0ec      	beq.n	8008b84 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8008baa:	7cfb      	ldrb	r3, [r7, #19]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10b      	bne.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008bb0:	4b07      	ldr	r3, [pc, #28]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bbe:	4904      	ldr	r1, [pc, #16]	@ (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008bc6:	e009      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008bc8:	7cfb      	ldrb	r3, [r7, #19]
 8008bca:	74bb      	strb	r3, [r7, #18]
 8008bcc:	e006      	b.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8008bce:	bf00      	nop
 8008bd0:	40021000 	.word	0x40021000
 8008bd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bd8:	7cfb      	ldrb	r3, [r7, #19]
 8008bda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008bdc:	7c7b      	ldrb	r3, [r7, #17]
 8008bde:	2b01      	cmp	r3, #1
 8008be0:	d105      	bne.n	8008bee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008be2:	4b8a      	ldr	r3, [pc, #552]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008be6:	4a89      	ldr	r2, [pc, #548]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008be8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d00a      	beq.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008bfa:	4b84      	ldr	r3, [pc, #528]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c00:	f023 0203 	bic.w	r2, r3, #3
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a1b      	ldr	r3, [r3, #32]
 8008c08:	4980      	ldr	r1, [pc, #512]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00a      	beq.n	8008c32 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c1c:	4b7b      	ldr	r3, [pc, #492]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c22:	f023 020c 	bic.w	r2, r3, #12
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2a:	4978      	ldr	r1, [pc, #480]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0320 	and.w	r3, r3, #32
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00a      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008c3e:	4b73      	ldr	r3, [pc, #460]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c44:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c4c:	496f      	ldr	r1, [pc, #444]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d00a      	beq.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008c60:	4b6a      	ldr	r3, [pc, #424]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c66:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c6e:	4967      	ldr	r1, [pc, #412]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c70:	4313      	orrs	r3, r2
 8008c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00a      	beq.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008c82:	4b62      	ldr	r3, [pc, #392]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c88:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c90:	495e      	ldr	r1, [pc, #376]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008c92:	4313      	orrs	r3, r2
 8008c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00a      	beq.n	8008cba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008ca4:	4b59      	ldr	r3, [pc, #356]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008caa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cb2:	4956      	ldr	r1, [pc, #344]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00a      	beq.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008cc6:	4b51      	ldr	r3, [pc, #324]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ccc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd4:	494d      	ldr	r1, [pc, #308]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d028      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ce8:	4b48      	ldr	r3, [pc, #288]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cf6:	4945      	ldr	r1, [pc, #276]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d06:	d106      	bne.n	8008d16 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008d08:	4b40      	ldr	r3, [pc, #256]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d12:	60d3      	str	r3, [r2, #12]
 8008d14:	e011      	b.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d1e:	d10c      	bne.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	3304      	adds	r3, #4
 8008d24:	2101      	movs	r1, #1
 8008d26:	4618      	mov	r0, r3
 8008d28:	f000 f872 	bl	8008e10 <RCCEx_PLLSAI1_Config>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008d30:	7cfb      	ldrb	r3, [r7, #19]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8008d36:	7cfb      	ldrb	r3, [r7, #19]
 8008d38:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d028      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008d46:	4b31      	ldr	r3, [pc, #196]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d54:	492d      	ldr	r1, [pc, #180]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008d56:	4313      	orrs	r3, r2
 8008d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d64:	d106      	bne.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008d66:	4b29      	ldr	r3, [pc, #164]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	4a28      	ldr	r2, [pc, #160]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008d6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d70:	60d3      	str	r3, [r2, #12]
 8008d72:	e011      	b.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d7c:	d10c      	bne.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3304      	adds	r3, #4
 8008d82:	2101      	movs	r1, #1
 8008d84:	4618      	mov	r0, r3
 8008d86:	f000 f843 	bl	8008e10 <RCCEx_PLLSAI1_Config>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008d8e:	7cfb      	ldrb	r3, [r7, #19]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d001      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8008d94:	7cfb      	ldrb	r3, [r7, #19]
 8008d96:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d01c      	beq.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008da4:	4b19      	ldr	r3, [pc, #100]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008daa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008db2:	4916      	ldr	r1, [pc, #88]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008db4:	4313      	orrs	r3, r2
 8008db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dc2:	d10c      	bne.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	3304      	adds	r3, #4
 8008dc8:	2102      	movs	r1, #2
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f000 f820 	bl	8008e10 <RCCEx_PLLSAI1_Config>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008dd4:	7cfb      	ldrb	r3, [r7, #19]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d001      	beq.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8008dda:	7cfb      	ldrb	r3, [r7, #19]
 8008ddc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00a      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008dea:	4b08      	ldr	r3, [pc, #32]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008df0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008df8:	4904      	ldr	r1, [pc, #16]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008e00:	7cbb      	ldrb	r3, [r7, #18]
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3718      	adds	r7, #24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	40021000 	.word	0x40021000

08008e10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008e1e:	4b74      	ldr	r3, [pc, #464]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	f003 0303 	and.w	r3, r3, #3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d018      	beq.n	8008e5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008e2a:	4b71      	ldr	r3, [pc, #452]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	f003 0203 	and.w	r2, r3, #3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d10d      	bne.n	8008e56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
       ||
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d009      	beq.n	8008e56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008e42:	4b6b      	ldr	r3, [pc, #428]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	091b      	lsrs	r3, r3, #4
 8008e48:	f003 0307 	and.w	r3, r3, #7
 8008e4c:	1c5a      	adds	r2, r3, #1
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	685b      	ldr	r3, [r3, #4]
       ||
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d047      	beq.n	8008ee6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008e56:	2301      	movs	r3, #1
 8008e58:	73fb      	strb	r3, [r7, #15]
 8008e5a:	e044      	b.n	8008ee6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2b03      	cmp	r3, #3
 8008e62:	d018      	beq.n	8008e96 <RCCEx_PLLSAI1_Config+0x86>
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d825      	bhi.n	8008eb4 <RCCEx_PLLSAI1_Config+0xa4>
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d002      	beq.n	8008e72 <RCCEx_PLLSAI1_Config+0x62>
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d009      	beq.n	8008e84 <RCCEx_PLLSAI1_Config+0x74>
 8008e70:	e020      	b.n	8008eb4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008e72:	4b5f      	ldr	r3, [pc, #380]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 0302 	and.w	r3, r3, #2
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d11d      	bne.n	8008eba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008e82:	e01a      	b.n	8008eba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008e84:	4b5a      	ldr	r3, [pc, #360]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d116      	bne.n	8008ebe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008e94:	e013      	b.n	8008ebe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008e96:	4b56      	ldr	r3, [pc, #344]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d10f      	bne.n	8008ec2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008ea2:	4b53      	ldr	r3, [pc, #332]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d109      	bne.n	8008ec2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008eb2:	e006      	b.n	8008ec2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8008eb8:	e004      	b.n	8008ec4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008eba:	bf00      	nop
 8008ebc:	e002      	b.n	8008ec4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008ebe:	bf00      	nop
 8008ec0:	e000      	b.n	8008ec4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008ec2:	bf00      	nop
    }

    if(status == HAL_OK)
 8008ec4:	7bfb      	ldrb	r3, [r7, #15]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10d      	bne.n	8008ee6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008eca:	4b49      	ldr	r3, [pc, #292]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6819      	ldr	r1, [r3, #0]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	3b01      	subs	r3, #1
 8008edc:	011b      	lsls	r3, r3, #4
 8008ede:	430b      	orrs	r3, r1
 8008ee0:	4943      	ldr	r1, [pc, #268]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008ee6:	7bfb      	ldrb	r3, [r7, #15]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d17c      	bne.n	8008fe6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008eec:	4b40      	ldr	r3, [pc, #256]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a3f      	ldr	r2, [pc, #252]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ef2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ef6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ef8:	f7fd f8ee 	bl	80060d8 <HAL_GetTick>
 8008efc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008efe:	e009      	b.n	8008f14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008f00:	f7fd f8ea 	bl	80060d8 <HAL_GetTick>
 8008f04:	4602      	mov	r2, r0
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	2b02      	cmp	r3, #2
 8008f0c:	d902      	bls.n	8008f14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008f0e:	2303      	movs	r3, #3
 8008f10:	73fb      	strb	r3, [r7, #15]
        break;
 8008f12:	e005      	b.n	8008f20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008f14:	4b36      	ldr	r3, [pc, #216]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1ef      	bne.n	8008f00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d15f      	bne.n	8008fe6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d110      	bne.n	8008f4e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008f2c:	4b30      	ldr	r3, [pc, #192]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8008f34:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	6892      	ldr	r2, [r2, #8]
 8008f3c:	0211      	lsls	r1, r2, #8
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	68d2      	ldr	r2, [r2, #12]
 8008f42:	06d2      	lsls	r2, r2, #27
 8008f44:	430a      	orrs	r2, r1
 8008f46:	492a      	ldr	r1, [pc, #168]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	610b      	str	r3, [r1, #16]
 8008f4c:	e027      	b.n	8008f9e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d112      	bne.n	8008f7a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008f54:	4b26      	ldr	r3, [pc, #152]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8008f5c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	6892      	ldr	r2, [r2, #8]
 8008f64:	0211      	lsls	r1, r2, #8
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	6912      	ldr	r2, [r2, #16]
 8008f6a:	0852      	lsrs	r2, r2, #1
 8008f6c:	3a01      	subs	r2, #1
 8008f6e:	0552      	lsls	r2, r2, #21
 8008f70:	430a      	orrs	r2, r1
 8008f72:	491f      	ldr	r1, [pc, #124]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	610b      	str	r3, [r1, #16]
 8008f78:	e011      	b.n	8008f9e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008f82:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	6892      	ldr	r2, [r2, #8]
 8008f8a:	0211      	lsls	r1, r2, #8
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	6952      	ldr	r2, [r2, #20]
 8008f90:	0852      	lsrs	r2, r2, #1
 8008f92:	3a01      	subs	r2, #1
 8008f94:	0652      	lsls	r2, r2, #25
 8008f96:	430a      	orrs	r2, r1
 8008f98:	4915      	ldr	r1, [pc, #84]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008f9e:	4b14      	ldr	r3, [pc, #80]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a13      	ldr	r2, [pc, #76]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008fa4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008fa8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008faa:	f7fd f895 	bl	80060d8 <HAL_GetTick>
 8008fae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008fb0:	e009      	b.n	8008fc6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008fb2:	f7fd f891 	bl	80060d8 <HAL_GetTick>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	d902      	bls.n	8008fc6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008fc0:	2303      	movs	r3, #3
 8008fc2:	73fb      	strb	r3, [r7, #15]
          break;
 8008fc4:	e005      	b.n	8008fd2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d0ef      	beq.n	8008fb2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008fd2:	7bfb      	ldrb	r3, [r7, #15]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d106      	bne.n	8008fe6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008fd8:	4b05      	ldr	r3, [pc, #20]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008fda:	691a      	ldr	r2, [r3, #16]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	699b      	ldr	r3, [r3, #24]
 8008fe0:	4903      	ldr	r1, [pc, #12]	@ (8008ff0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3710      	adds	r7, #16
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	40021000 	.word	0x40021000

08008ff4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d101      	bne.n	8009006 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009002:	2301      	movs	r3, #1
 8009004:	e095      	b.n	8009132 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800900a:	2b00      	cmp	r3, #0
 800900c:	d108      	bne.n	8009020 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009016:	d009      	beq.n	800902c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	61da      	str	r2, [r3, #28]
 800901e:	e005      	b.n	800902c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009038:	b2db      	uxtb	r3, r3
 800903a:	2b00      	cmp	r3, #0
 800903c:	d106      	bne.n	800904c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f7fc fda8 	bl	8005b9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2202      	movs	r2, #2
 8009050:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681a      	ldr	r2, [r3, #0]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009062:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800906c:	d902      	bls.n	8009074 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800906e:	2300      	movs	r3, #0
 8009070:	60fb      	str	r3, [r7, #12]
 8009072:	e002      	b.n	800907a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009078:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009082:	d007      	beq.n	8009094 <HAL_SPI_Init+0xa0>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800908c:	d002      	beq.n	8009094 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80090a4:	431a      	orrs	r2, r3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	f003 0302 	and.w	r3, r3, #2
 80090ae:	431a      	orrs	r2, r3
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	695b      	ldr	r3, [r3, #20]
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	431a      	orrs	r2, r3
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090c2:	431a      	orrs	r2, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	69db      	ldr	r3, [r3, #28]
 80090c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80090cc:	431a      	orrs	r2, r3
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6a1b      	ldr	r3, [r3, #32]
 80090d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090d6:	ea42 0103 	orr.w	r1, r2, r3
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	430a      	orrs	r2, r1
 80090e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	699b      	ldr	r3, [r3, #24]
 80090ee:	0c1b      	lsrs	r3, r3, #16
 80090f0:	f003 0204 	and.w	r2, r3, #4
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090f8:	f003 0310 	and.w	r3, r3, #16
 80090fc:	431a      	orrs	r2, r3
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009102:	f003 0308 	and.w	r3, r3, #8
 8009106:	431a      	orrs	r2, r3
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009110:	ea42 0103 	orr.w	r1, r2, r3
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	430a      	orrs	r2, r1
 8009120:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2201      	movs	r2, #1
 800912c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009130:	2300      	movs	r3, #0
}
 8009132:	4618      	mov	r0, r3
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b08a      	sub	sp, #40	@ 0x28
 800913e:	af00      	add	r7, sp, #0
 8009140:	60f8      	str	r0, [r7, #12]
 8009142:	60b9      	str	r1, [r7, #8]
 8009144:	607a      	str	r2, [r7, #4]
 8009146:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009148:	2301      	movs	r3, #1
 800914a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800914c:	f7fc ffc4 	bl	80060d8 <HAL_GetTick>
 8009150:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009158:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009160:	887b      	ldrh	r3, [r7, #2]
 8009162:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009164:	887b      	ldrh	r3, [r7, #2]
 8009166:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009168:	7ffb      	ldrb	r3, [r7, #31]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d00c      	beq.n	8009188 <HAL_SPI_TransmitReceive+0x4e>
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009174:	d106      	bne.n	8009184 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d102      	bne.n	8009184 <HAL_SPI_TransmitReceive+0x4a>
 800917e:	7ffb      	ldrb	r3, [r7, #31]
 8009180:	2b04      	cmp	r3, #4
 8009182:	d001      	beq.n	8009188 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009184:	2302      	movs	r3, #2
 8009186:	e1f3      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d005      	beq.n	800919a <HAL_SPI_TransmitReceive+0x60>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <HAL_SPI_TransmitReceive+0x60>
 8009194:	887b      	ldrh	r3, [r7, #2]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d101      	bne.n	800919e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	e1e8      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d101      	bne.n	80091ac <HAL_SPI_TransmitReceive+0x72>
 80091a8:	2302      	movs	r3, #2
 80091aa:	e1e1      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b04      	cmp	r3, #4
 80091be:	d003      	beq.n	80091c8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2205      	movs	r2, #5
 80091c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	687a      	ldr	r2, [r7, #4]
 80091d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	887a      	ldrh	r2, [r7, #2]
 80091d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	887a      	ldrh	r2, [r7, #2]
 80091e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	887a      	ldrh	r2, [r7, #2]
 80091ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	887a      	ldrh	r2, [r7, #2]
 80091f4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2200      	movs	r2, #0
 80091fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	68db      	ldr	r3, [r3, #12]
 8009206:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800920a:	d802      	bhi.n	8009212 <HAL_SPI_TransmitReceive+0xd8>
 800920c:	8abb      	ldrh	r3, [r7, #20]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d908      	bls.n	8009224 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009220:	605a      	str	r2, [r3, #4]
 8009222:	e007      	b.n	8009234 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	685a      	ldr	r2, [r3, #4]
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009232:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800923e:	2b40      	cmp	r3, #64	@ 0x40
 8009240:	d007      	beq.n	8009252 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009250:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800925a:	f240 8083 	bls.w	8009364 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d002      	beq.n	800926c <HAL_SPI_TransmitReceive+0x132>
 8009266:	8afb      	ldrh	r3, [r7, #22]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d16f      	bne.n	800934c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009270:	881a      	ldrh	r2, [r3, #0]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800927c:	1c9a      	adds	r2, r3, #2
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009286:	b29b      	uxth	r3, r3
 8009288:	3b01      	subs	r3, #1
 800928a:	b29a      	uxth	r2, r3
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009290:	e05c      	b.n	800934c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	f003 0302 	and.w	r3, r3, #2
 800929c:	2b02      	cmp	r3, #2
 800929e:	d11b      	bne.n	80092d8 <HAL_SPI_TransmitReceive+0x19e>
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d016      	beq.n	80092d8 <HAL_SPI_TransmitReceive+0x19e>
 80092aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d113      	bne.n	80092d8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b4:	881a      	ldrh	r2, [r3, #0]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c0:	1c9a      	adds	r2, r3, #2
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	3b01      	subs	r3, #1
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092d4:	2300      	movs	r3, #0
 80092d6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d11c      	bne.n	8009320 <HAL_SPI_TransmitReceive+0x1e6>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d016      	beq.n	8009320 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	68da      	ldr	r2, [r3, #12]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092fc:	b292      	uxth	r2, r2
 80092fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009304:	1c9a      	adds	r2, r3, #2
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009310:	b29b      	uxth	r3, r3
 8009312:	3b01      	subs	r3, #1
 8009314:	b29a      	uxth	r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800931c:	2301      	movs	r3, #1
 800931e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009320:	f7fc feda 	bl	80060d8 <HAL_GetTick>
 8009324:	4602      	mov	r2, r0
 8009326:	6a3b      	ldr	r3, [r7, #32]
 8009328:	1ad3      	subs	r3, r2, r3
 800932a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800932c:	429a      	cmp	r2, r3
 800932e:	d80d      	bhi.n	800934c <HAL_SPI_TransmitReceive+0x212>
 8009330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009332:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009336:	d009      	beq.n	800934c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009348:	2303      	movs	r3, #3
 800934a:	e111      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009350:	b29b      	uxth	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d19d      	bne.n	8009292 <HAL_SPI_TransmitReceive+0x158>
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800935c:	b29b      	uxth	r3, r3
 800935e:	2b00      	cmp	r3, #0
 8009360:	d197      	bne.n	8009292 <HAL_SPI_TransmitReceive+0x158>
 8009362:	e0e5      	b.n	8009530 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d003      	beq.n	8009374 <HAL_SPI_TransmitReceive+0x23a>
 800936c:	8afb      	ldrh	r3, [r7, #22]
 800936e:	2b01      	cmp	r3, #1
 8009370:	f040 80d1 	bne.w	8009516 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009378:	b29b      	uxth	r3, r3
 800937a:	2b01      	cmp	r3, #1
 800937c:	d912      	bls.n	80093a4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009382:	881a      	ldrh	r2, [r3, #0]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800938e:	1c9a      	adds	r2, r3, #2
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009398:	b29b      	uxth	r3, r3
 800939a:	3b02      	subs	r3, #2
 800939c:	b29a      	uxth	r2, r3
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80093a2:	e0b8      	b.n	8009516 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	330c      	adds	r3, #12
 80093ae:	7812      	ldrb	r2, [r2, #0]
 80093b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b6:	1c5a      	adds	r2, r3, #1
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	3b01      	subs	r3, #1
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093ca:	e0a4      	b.n	8009516 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	689b      	ldr	r3, [r3, #8]
 80093d2:	f003 0302 	and.w	r3, r3, #2
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d134      	bne.n	8009444 <HAL_SPI_TransmitReceive+0x30a>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093de:	b29b      	uxth	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d02f      	beq.n	8009444 <HAL_SPI_TransmitReceive+0x30a>
 80093e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d12c      	bne.n	8009444 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d912      	bls.n	800941a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f8:	881a      	ldrh	r2, [r3, #0]
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009404:	1c9a      	adds	r2, r3, #2
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800940e:	b29b      	uxth	r3, r3
 8009410:	3b02      	subs	r3, #2
 8009412:	b29a      	uxth	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009418:	e012      	b.n	8009440 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	330c      	adds	r3, #12
 8009424:	7812      	ldrb	r2, [r2, #0]
 8009426:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942c:	1c5a      	adds	r2, r3, #1
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009436:	b29b      	uxth	r3, r3
 8009438:	3b01      	subs	r3, #1
 800943a:	b29a      	uxth	r2, r3
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009440:	2300      	movs	r3, #0
 8009442:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	2b01      	cmp	r3, #1
 8009450:	d148      	bne.n	80094e4 <HAL_SPI_TransmitReceive+0x3aa>
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009458:	b29b      	uxth	r3, r3
 800945a:	2b00      	cmp	r3, #0
 800945c:	d042      	beq.n	80094e4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009464:	b29b      	uxth	r3, r3
 8009466:	2b01      	cmp	r3, #1
 8009468:	d923      	bls.n	80094b2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	68da      	ldr	r2, [r3, #12]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009474:	b292      	uxth	r2, r2
 8009476:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800947c:	1c9a      	adds	r2, r3, #2
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009488:	b29b      	uxth	r3, r3
 800948a:	3b02      	subs	r3, #2
 800948c:	b29a      	uxth	r2, r3
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800949a:	b29b      	uxth	r3, r3
 800949c:	2b01      	cmp	r3, #1
 800949e:	d81f      	bhi.n	80094e0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	685a      	ldr	r2, [r3, #4]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80094ae:	605a      	str	r2, [r3, #4]
 80094b0:	e016      	b.n	80094e0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f103 020c 	add.w	r2, r3, #12
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	b2d2      	uxtb	r2, r2
 80094c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c8:	1c5a      	adds	r2, r3, #1
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	3b01      	subs	r3, #1
 80094d8:	b29a      	uxth	r2, r3
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80094e0:	2301      	movs	r3, #1
 80094e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80094e4:	f7fc fdf8 	bl	80060d8 <HAL_GetTick>
 80094e8:	4602      	mov	r2, r0
 80094ea:	6a3b      	ldr	r3, [r7, #32]
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d803      	bhi.n	80094fc <HAL_SPI_TransmitReceive+0x3c2>
 80094f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094fa:	d102      	bne.n	8009502 <HAL_SPI_TransmitReceive+0x3c8>
 80094fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d109      	bne.n	8009516 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2201      	movs	r2, #1
 8009506:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2200      	movs	r2, #0
 800950e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009512:	2303      	movs	r3, #3
 8009514:	e02c      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800951a:	b29b      	uxth	r3, r3
 800951c:	2b00      	cmp	r3, #0
 800951e:	f47f af55 	bne.w	80093cc <HAL_SPI_TransmitReceive+0x292>
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009528:	b29b      	uxth	r3, r3
 800952a:	2b00      	cmp	r3, #0
 800952c:	f47f af4e 	bne.w	80093cc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009530:	6a3a      	ldr	r2, [r7, #32]
 8009532:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f000 f93d 	bl	80097b4 <SPI_EndRxTxTransaction>
 800953a:	4603      	mov	r3, r0
 800953c:	2b00      	cmp	r3, #0
 800953e:	d008      	beq.n	8009552 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2220      	movs	r2, #32
 8009544:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2200      	movs	r2, #0
 800954a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e00e      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2201      	movs	r2, #1
 8009556:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009566:	2b00      	cmp	r3, #0
 8009568:	d001      	beq.n	800956e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	e000      	b.n	8009570 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800956e:	2300      	movs	r3, #0
  }
}
 8009570:	4618      	mov	r0, r3
 8009572:	3728      	adds	r7, #40	@ 0x28
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b088      	sub	sp, #32
 800957c:	af00      	add	r7, sp, #0
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	603b      	str	r3, [r7, #0]
 8009584:	4613      	mov	r3, r2
 8009586:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009588:	f7fc fda6 	bl	80060d8 <HAL_GetTick>
 800958c:	4602      	mov	r2, r0
 800958e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009590:	1a9b      	subs	r3, r3, r2
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	4413      	add	r3, r2
 8009596:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009598:	f7fc fd9e 	bl	80060d8 <HAL_GetTick>
 800959c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800959e:	4b39      	ldr	r3, [pc, #228]	@ (8009684 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	015b      	lsls	r3, r3, #5
 80095a4:	0d1b      	lsrs	r3, r3, #20
 80095a6:	69fa      	ldr	r2, [r7, #28]
 80095a8:	fb02 f303 	mul.w	r3, r2, r3
 80095ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80095ae:	e054      	b.n	800965a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095b6:	d050      	beq.n	800965a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80095b8:	f7fc fd8e 	bl	80060d8 <HAL_GetTick>
 80095bc:	4602      	mov	r2, r0
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	69fa      	ldr	r2, [r7, #28]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d902      	bls.n	80095ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d13d      	bne.n	800964a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	685a      	ldr	r2, [r3, #4]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80095dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80095e6:	d111      	bne.n	800960c <SPI_WaitFlagStateUntilTimeout+0x94>
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	689b      	ldr	r3, [r3, #8]
 80095ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095f0:	d004      	beq.n	80095fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095fa:	d107      	bne.n	800960c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800960a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009610:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009614:	d10f      	bne.n	8009636 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009624:	601a      	str	r2, [r3, #0]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009634:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2201      	movs	r2, #1
 800963a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009646:	2303      	movs	r3, #3
 8009648:	e017      	b.n	800967a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d101      	bne.n	8009654 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009650:	2300      	movs	r3, #0
 8009652:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	3b01      	subs	r3, #1
 8009658:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	689a      	ldr	r2, [r3, #8]
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	4013      	ands	r3, r2
 8009664:	68ba      	ldr	r2, [r7, #8]
 8009666:	429a      	cmp	r2, r3
 8009668:	bf0c      	ite	eq
 800966a:	2301      	moveq	r3, #1
 800966c:	2300      	movne	r3, #0
 800966e:	b2db      	uxtb	r3, r3
 8009670:	461a      	mov	r2, r3
 8009672:	79fb      	ldrb	r3, [r7, #7]
 8009674:	429a      	cmp	r2, r3
 8009676:	d19b      	bne.n	80095b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	3720      	adds	r7, #32
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	20000048 	.word	0x20000048

08009688 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b08a      	sub	sp, #40	@ 0x28
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
 8009694:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009696:	2300      	movs	r3, #0
 8009698:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800969a:	f7fc fd1d 	bl	80060d8 <HAL_GetTick>
 800969e:	4602      	mov	r2, r0
 80096a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a2:	1a9b      	subs	r3, r3, r2
 80096a4:	683a      	ldr	r2, [r7, #0]
 80096a6:	4413      	add	r3, r2
 80096a8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80096aa:	f7fc fd15 	bl	80060d8 <HAL_GetTick>
 80096ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	330c      	adds	r3, #12
 80096b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80096b8:	4b3d      	ldr	r3, [pc, #244]	@ (80097b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	4613      	mov	r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	4413      	add	r3, r2
 80096c2:	00da      	lsls	r2, r3, #3
 80096c4:	1ad3      	subs	r3, r2, r3
 80096c6:	0d1b      	lsrs	r3, r3, #20
 80096c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096ca:	fb02 f303 	mul.w	r3, r2, r3
 80096ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80096d0:	e060      	b.n	8009794 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80096d8:	d107      	bne.n	80096ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d104      	bne.n	80096ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	781b      	ldrb	r3, [r3, #0]
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80096e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096f0:	d050      	beq.n	8009794 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80096f2:	f7fc fcf1 	bl	80060d8 <HAL_GetTick>
 80096f6:	4602      	mov	r2, r0
 80096f8:	6a3b      	ldr	r3, [r7, #32]
 80096fa:	1ad3      	subs	r3, r2, r3
 80096fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096fe:	429a      	cmp	r2, r3
 8009700:	d902      	bls.n	8009708 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009704:	2b00      	cmp	r3, #0
 8009706:	d13d      	bne.n	8009784 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	685a      	ldr	r2, [r3, #4]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009716:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009720:	d111      	bne.n	8009746 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800972a:	d004      	beq.n	8009736 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009734:	d107      	bne.n	8009746 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009744:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800974a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800974e:	d10f      	bne.n	8009770 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800975e:	601a      	str	r2, [r3, #0]
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800976e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009780:	2303      	movs	r3, #3
 8009782:	e010      	b.n	80097a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800978a:	2300      	movs	r3, #0
 800978c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	3b01      	subs	r3, #1
 8009792:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	4013      	ands	r3, r2
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d196      	bne.n	80096d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80097a4:	2300      	movs	r3, #0
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3728      	adds	r7, #40	@ 0x28
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	20000048 	.word	0x20000048

080097b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af02      	add	r7, sp, #8
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80097cc:	68f8      	ldr	r0, [r7, #12]
 80097ce:	f7ff ff5b 	bl	8009688 <SPI_WaitFifoStateUntilTimeout>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d007      	beq.n	80097e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097dc:	f043 0220 	orr.w	r2, r3, #32
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80097e4:	2303      	movs	r3, #3
 80097e6:	e027      	b.n	8009838 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	2200      	movs	r2, #0
 80097f0:	2180      	movs	r1, #128	@ 0x80
 80097f2:	68f8      	ldr	r0, [r7, #12]
 80097f4:	f7ff fec0 	bl	8009578 <SPI_WaitFlagStateUntilTimeout>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d007      	beq.n	800980e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009802:	f043 0220 	orr.w	r2, r3, #32
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800980a:	2303      	movs	r3, #3
 800980c:	e014      	b.n	8009838 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	2200      	movs	r2, #0
 8009816:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800981a:	68f8      	ldr	r0, [r7, #12]
 800981c:	f7ff ff34 	bl	8009688 <SPI_WaitFifoStateUntilTimeout>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d007      	beq.n	8009836 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800982a:	f043 0220 	orr.w	r2, r3, #32
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009832:	2303      	movs	r3, #3
 8009834:	e000      	b.n	8009838 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d101      	bne.n	8009852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e049      	b.n	80098e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009858:	b2db      	uxtb	r3, r3
 800985a:	2b00      	cmp	r3, #0
 800985c:	d106      	bne.n	800986c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2200      	movs	r2, #0
 8009862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f7fc fada 	bl	8005e20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2202      	movs	r2, #2
 8009870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681a      	ldr	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	3304      	adds	r3, #4
 800987c:	4619      	mov	r1, r3
 800987e:	4610      	mov	r0, r2
 8009880:	f000 f9ba 	bl	8009bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2201      	movs	r2, #1
 80098a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2201      	movs	r2, #1
 80098a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2201      	movs	r2, #1
 80098b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2201      	movs	r2, #1
 80098c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2201      	movs	r2, #1
 80098c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2201      	movs	r2, #1
 80098d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
	...

080098f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	2b01      	cmp	r3, #1
 8009902:	d001      	beq.n	8009908 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e03b      	b.n	8009980 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2202      	movs	r2, #2
 800990c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68da      	ldr	r2, [r3, #12]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f042 0201 	orr.w	r2, r2, #1
 800991e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a19      	ldr	r2, [pc, #100]	@ (800998c <HAL_TIM_Base_Start_IT+0x9c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d009      	beq.n	800993e <HAL_TIM_Base_Start_IT+0x4e>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009932:	d004      	beq.n	800993e <HAL_TIM_Base_Start_IT+0x4e>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a15      	ldr	r2, [pc, #84]	@ (8009990 <HAL_TIM_Base_Start_IT+0xa0>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d115      	bne.n	800996a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689a      	ldr	r2, [r3, #8]
 8009944:	4b13      	ldr	r3, [pc, #76]	@ (8009994 <HAL_TIM_Base_Start_IT+0xa4>)
 8009946:	4013      	ands	r3, r2
 8009948:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2b06      	cmp	r3, #6
 800994e:	d015      	beq.n	800997c <HAL_TIM_Base_Start_IT+0x8c>
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009956:	d011      	beq.n	800997c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f042 0201 	orr.w	r2, r2, #1
 8009966:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009968:	e008      	b.n	800997c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f042 0201 	orr.w	r2, r2, #1
 8009978:	601a      	str	r2, [r3, #0]
 800997a:	e000      	b.n	800997e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800997c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800997e:	2300      	movs	r3, #0
}
 8009980:	4618      	mov	r0, r3
 8009982:	3714      	adds	r7, #20
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr
 800998c:	40012c00 	.word	0x40012c00
 8009990:	40014000 	.word	0x40014000
 8009994:	00010007 	.word	0x00010007

08009998 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	f003 0302 	and.w	r3, r3, #2
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d020      	beq.n	80099fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	f003 0302 	and.w	r3, r3, #2
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d01b      	beq.n	80099fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f06f 0202 	mvn.w	r2, #2
 80099cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	699b      	ldr	r3, [r3, #24]
 80099da:	f003 0303 	and.w	r3, r3, #3
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d003      	beq.n	80099ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 f8e9 	bl	8009bba <HAL_TIM_IC_CaptureCallback>
 80099e8:	e005      	b.n	80099f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 f8db 	bl	8009ba6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f8ec 	bl	8009bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	f003 0304 	and.w	r3, r3, #4
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d020      	beq.n	8009a48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f003 0304 	and.w	r3, r3, #4
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d01b      	beq.n	8009a48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f06f 0204 	mvn.w	r2, #4
 8009a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2202      	movs	r2, #2
 8009a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	699b      	ldr	r3, [r3, #24]
 8009a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d003      	beq.n	8009a36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f000 f8c3 	bl	8009bba <HAL_TIM_IC_CaptureCallback>
 8009a34:	e005      	b.n	8009a42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 f8b5 	bl	8009ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 f8c6 	bl	8009bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	f003 0308 	and.w	r3, r3, #8
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d020      	beq.n	8009a94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f003 0308 	and.w	r3, r3, #8
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d01b      	beq.n	8009a94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f06f 0208 	mvn.w	r2, #8
 8009a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2204      	movs	r2, #4
 8009a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	69db      	ldr	r3, [r3, #28]
 8009a72:	f003 0303 	and.w	r3, r3, #3
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d003      	beq.n	8009a82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 f89d 	bl	8009bba <HAL_TIM_IC_CaptureCallback>
 8009a80:	e005      	b.n	8009a8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 f88f 	bl	8009ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 f8a0 	bl	8009bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	f003 0310 	and.w	r3, r3, #16
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d020      	beq.n	8009ae0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f003 0310 	and.w	r3, r3, #16
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01b      	beq.n	8009ae0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f06f 0210 	mvn.w	r2, #16
 8009ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2208      	movs	r2, #8
 8009ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	69db      	ldr	r3, [r3, #28]
 8009abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d003      	beq.n	8009ace <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 f877 	bl	8009bba <HAL_TIM_IC_CaptureCallback>
 8009acc:	e005      	b.n	8009ada <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 f869 	bl	8009ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 f87a 	bl	8009bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00c      	beq.n	8009b04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f003 0301 	and.w	r3, r3, #1
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d007      	beq.n	8009b04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f06f 0201 	mvn.w	r2, #1
 8009afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7fb f962 	bl	8004dc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d104      	bne.n	8009b18 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00c      	beq.n	8009b32 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d007      	beq.n	8009b32 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f000 f943 	bl	8009db8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00c      	beq.n	8009b56 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d007      	beq.n	8009b56 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009b4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	f000 f93b 	bl	8009dcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00c      	beq.n	8009b7a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d007      	beq.n	8009b7a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 f834 	bl	8009be2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	f003 0320 	and.w	r3, r3, #32
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d00c      	beq.n	8009b9e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f003 0320 	and.w	r3, r3, #32
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d007      	beq.n	8009b9e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f06f 0220 	mvn.w	r2, #32
 8009b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 f903 	bl	8009da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b9e:	bf00      	nop
 8009ba0:	3710      	adds	r7, #16
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}

08009ba6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ba6:	b480      	push	{r7}
 8009ba8:	b083      	sub	sp, #12
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009bae:	bf00      	nop
 8009bb0:	370c      	adds	r7, #12
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr

08009bba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009bba:	b480      	push	{r7}
 8009bbc:	b083      	sub	sp, #12
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009bc2:	bf00      	nop
 8009bc4:	370c      	adds	r7, #12
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr

08009bce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009bce:	b480      	push	{r7}
 8009bd0:	b083      	sub	sp, #12
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009bd6:	bf00      	nop
 8009bd8:	370c      	adds	r7, #12
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009be2:	b480      	push	{r7}
 8009be4:	b083      	sub	sp, #12
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009bea:	bf00      	nop
 8009bec:	370c      	adds	r7, #12
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
	...

08009bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b085      	sub	sp, #20
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	4a30      	ldr	r2, [pc, #192]	@ (8009ccc <TIM_Base_SetConfig+0xd4>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d003      	beq.n	8009c18 <TIM_Base_SetConfig+0x20>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c16:	d108      	bne.n	8009c2a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4a27      	ldr	r2, [pc, #156]	@ (8009ccc <TIM_Base_SetConfig+0xd4>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d00b      	beq.n	8009c4a <TIM_Base_SetConfig+0x52>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c38:	d007      	beq.n	8009c4a <TIM_Base_SetConfig+0x52>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	4a24      	ldr	r2, [pc, #144]	@ (8009cd0 <TIM_Base_SetConfig+0xd8>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d003      	beq.n	8009c4a <TIM_Base_SetConfig+0x52>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	4a23      	ldr	r2, [pc, #140]	@ (8009cd4 <TIM_Base_SetConfig+0xdc>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d108      	bne.n	8009c5c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	68db      	ldr	r3, [r3, #12]
 8009c56:	68fa      	ldr	r2, [r7, #12]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	695b      	ldr	r3, [r3, #20]
 8009c66:	4313      	orrs	r3, r2
 8009c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	68fa      	ldr	r2, [r7, #12]
 8009c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	689a      	ldr	r2, [r3, #8]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a12      	ldr	r2, [pc, #72]	@ (8009ccc <TIM_Base_SetConfig+0xd4>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d007      	beq.n	8009c98 <TIM_Base_SetConfig+0xa0>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	4a11      	ldr	r2, [pc, #68]	@ (8009cd0 <TIM_Base_SetConfig+0xd8>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d003      	beq.n	8009c98 <TIM_Base_SetConfig+0xa0>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	4a10      	ldr	r2, [pc, #64]	@ (8009cd4 <TIM_Base_SetConfig+0xdc>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d103      	bne.n	8009ca0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	691a      	ldr	r2, [r3, #16]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	f003 0301 	and.w	r3, r3, #1
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d105      	bne.n	8009cbe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	f023 0201 	bic.w	r2, r3, #1
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	611a      	str	r2, [r3, #16]
  }
}
 8009cbe:	bf00      	nop
 8009cc0:	3714      	adds	r7, #20
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	40012c00 	.word	0x40012c00
 8009cd0:	40014000 	.word	0x40014000
 8009cd4:	40014400 	.word	0x40014400

08009cd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b085      	sub	sp, #20
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
 8009ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d101      	bne.n	8009cf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009cec:	2302      	movs	r3, #2
 8009cee:	e04f      	b.n	8009d90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	689b      	ldr	r3, [r3, #8]
 8009d0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a21      	ldr	r2, [pc, #132]	@ (8009d9c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d108      	bne.n	8009d2c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009d20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	68fa      	ldr	r2, [r7, #12]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	68fa      	ldr	r2, [r7, #12]
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	68fa      	ldr	r2, [r7, #12]
 8009d44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a14      	ldr	r2, [pc, #80]	@ (8009d9c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d009      	beq.n	8009d64 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d58:	d004      	beq.n	8009d64 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a10      	ldr	r2, [pc, #64]	@ (8009da0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d10c      	bne.n	8009d7e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	4313      	orrs	r3, r2
 8009d74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68ba      	ldr	r2, [r7, #8]
 8009d7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr
 8009d9c:	40012c00 	.word	0x40012c00
 8009da0:	40014000 	.word	0x40014000

08009da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b083      	sub	sp, #12
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009dac:	bf00      	nop
 8009dae:	370c      	adds	r7, #12
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b083      	sub	sp, #12
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b082      	sub	sp, #8
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d101      	bne.n	8009df2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e040      	b.n	8009e74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d106      	bne.n	8009e08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f7fc f87e 	bl	8005f04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2224      	movs	r2, #36	@ 0x24
 8009e0c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	681a      	ldr	r2, [r3, #0]
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f022 0201 	bic.w	r2, r2, #1
 8009e1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d002      	beq.n	8009e2c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 fade 	bl	800a3e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 f8af 	bl	8009f90 <UART_SetConfig>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d101      	bne.n	8009e3c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e01b      	b.n	8009e74 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	685a      	ldr	r2, [r3, #4]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009e4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	689a      	ldr	r2, [r3, #8]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009e5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f042 0201 	orr.w	r2, r2, #1
 8009e6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f000 fb5d 	bl	800a52c <UART_CheckIdleState>
 8009e72:	4603      	mov	r3, r0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b08a      	sub	sp, #40	@ 0x28
 8009e80:	af02      	add	r7, sp, #8
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	603b      	str	r3, [r7, #0]
 8009e88:	4613      	mov	r3, r2
 8009e8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e90:	2b20      	cmp	r3, #32
 8009e92:	d177      	bne.n	8009f84 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d002      	beq.n	8009ea0 <HAL_UART_Transmit+0x24>
 8009e9a:	88fb      	ldrh	r3, [r7, #6]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d101      	bne.n	8009ea4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e070      	b.n	8009f86 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2221      	movs	r2, #33	@ 0x21
 8009eb0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009eb2:	f7fc f911 	bl	80060d8 <HAL_GetTick>
 8009eb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	88fa      	ldrh	r2, [r7, #6]
 8009ebc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	88fa      	ldrh	r2, [r7, #6]
 8009ec4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	689b      	ldr	r3, [r3, #8]
 8009ecc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ed0:	d108      	bne.n	8009ee4 <HAL_UART_Transmit+0x68>
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d104      	bne.n	8009ee4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009eda:	2300      	movs	r3, #0
 8009edc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	61bb      	str	r3, [r7, #24]
 8009ee2:	e003      	b.n	8009eec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009eec:	e02f      	b.n	8009f4e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	9300      	str	r3, [sp, #0]
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	2180      	movs	r1, #128	@ 0x80
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 fbbf 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d004      	beq.n	8009f0e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2220      	movs	r2, #32
 8009f08:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e03b      	b.n	8009f86 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009f0e:	69fb      	ldr	r3, [r7, #28]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d10b      	bne.n	8009f2c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f14:	69bb      	ldr	r3, [r7, #24]
 8009f16:	881a      	ldrh	r2, [r3, #0]
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f20:	b292      	uxth	r2, r2
 8009f22:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009f24:	69bb      	ldr	r3, [r7, #24]
 8009f26:	3302      	adds	r3, #2
 8009f28:	61bb      	str	r3, [r7, #24]
 8009f2a:	e007      	b.n	8009f3c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	781a      	ldrb	r2, [r3, #0]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	3301      	adds	r3, #1
 8009f3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	3b01      	subs	r3, #1
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009f54:	b29b      	uxth	r3, r3
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1c9      	bne.n	8009eee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	9300      	str	r3, [sp, #0]
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	2200      	movs	r2, #0
 8009f62:	2140      	movs	r1, #64	@ 0x40
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f000 fb89 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d004      	beq.n	8009f7a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2220      	movs	r2, #32
 8009f74:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009f76:	2303      	movs	r3, #3
 8009f78:	e005      	b.n	8009f86 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2220      	movs	r2, #32
 8009f7e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009f80:	2300      	movs	r3, #0
 8009f82:	e000      	b.n	8009f86 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009f84:	2302      	movs	r3, #2
  }
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3720      	adds	r7, #32
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
	...

08009f90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f94:	b08a      	sub	sp, #40	@ 0x28
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	689a      	ldr	r2, [r3, #8]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	431a      	orrs	r2, r3
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	695b      	ldr	r3, [r3, #20]
 8009fae:	431a      	orrs	r2, r3
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	69db      	ldr	r3, [r3, #28]
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	4bb4      	ldr	r3, [pc, #720]	@ (800a290 <UART_SetConfig+0x300>)
 8009fc0:	4013      	ands	r3, r2
 8009fc2:	68fa      	ldr	r2, [r7, #12]
 8009fc4:	6812      	ldr	r2, [r2, #0]
 8009fc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009fc8:	430b      	orrs	r3, r1
 8009fca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	68da      	ldr	r2, [r3, #12]
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	430a      	orrs	r2, r1
 8009fe0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4aa9      	ldr	r2, [pc, #676]	@ (800a294 <UART_SetConfig+0x304>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d004      	beq.n	8009ffc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6a1b      	ldr	r3, [r3, #32]
 8009ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a00c:	430a      	orrs	r2, r1
 800a00e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4aa0      	ldr	r2, [pc, #640]	@ (800a298 <UART_SetConfig+0x308>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d126      	bne.n	800a068 <UART_SetConfig+0xd8>
 800a01a:	4ba0      	ldr	r3, [pc, #640]	@ (800a29c <UART_SetConfig+0x30c>)
 800a01c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a020:	f003 0303 	and.w	r3, r3, #3
 800a024:	2b03      	cmp	r3, #3
 800a026:	d81b      	bhi.n	800a060 <UART_SetConfig+0xd0>
 800a028:	a201      	add	r2, pc, #4	@ (adr r2, 800a030 <UART_SetConfig+0xa0>)
 800a02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a02e:	bf00      	nop
 800a030:	0800a041 	.word	0x0800a041
 800a034:	0800a051 	.word	0x0800a051
 800a038:	0800a049 	.word	0x0800a049
 800a03c:	0800a059 	.word	0x0800a059
 800a040:	2301      	movs	r3, #1
 800a042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a046:	e080      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a048:	2302      	movs	r3, #2
 800a04a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a04e:	e07c      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a050:	2304      	movs	r3, #4
 800a052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a056:	e078      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a058:	2308      	movs	r3, #8
 800a05a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a05e:	e074      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a060:	2310      	movs	r3, #16
 800a062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a066:	e070      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a8c      	ldr	r2, [pc, #560]	@ (800a2a0 <UART_SetConfig+0x310>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d138      	bne.n	800a0e4 <UART_SetConfig+0x154>
 800a072:	4b8a      	ldr	r3, [pc, #552]	@ (800a29c <UART_SetConfig+0x30c>)
 800a074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a078:	f003 030c 	and.w	r3, r3, #12
 800a07c:	2b0c      	cmp	r3, #12
 800a07e:	d82d      	bhi.n	800a0dc <UART_SetConfig+0x14c>
 800a080:	a201      	add	r2, pc, #4	@ (adr r2, 800a088 <UART_SetConfig+0xf8>)
 800a082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a086:	bf00      	nop
 800a088:	0800a0bd 	.word	0x0800a0bd
 800a08c:	0800a0dd 	.word	0x0800a0dd
 800a090:	0800a0dd 	.word	0x0800a0dd
 800a094:	0800a0dd 	.word	0x0800a0dd
 800a098:	0800a0cd 	.word	0x0800a0cd
 800a09c:	0800a0dd 	.word	0x0800a0dd
 800a0a0:	0800a0dd 	.word	0x0800a0dd
 800a0a4:	0800a0dd 	.word	0x0800a0dd
 800a0a8:	0800a0c5 	.word	0x0800a0c5
 800a0ac:	0800a0dd 	.word	0x0800a0dd
 800a0b0:	0800a0dd 	.word	0x0800a0dd
 800a0b4:	0800a0dd 	.word	0x0800a0dd
 800a0b8:	0800a0d5 	.word	0x0800a0d5
 800a0bc:	2300      	movs	r3, #0
 800a0be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0c2:	e042      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a0c4:	2302      	movs	r3, #2
 800a0c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0ca:	e03e      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a0cc:	2304      	movs	r3, #4
 800a0ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0d2:	e03a      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a0d4:	2308      	movs	r3, #8
 800a0d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0da:	e036      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a0dc:	2310      	movs	r3, #16
 800a0de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0e2:	e032      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a6a      	ldr	r2, [pc, #424]	@ (800a294 <UART_SetConfig+0x304>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d12a      	bne.n	800a144 <UART_SetConfig+0x1b4>
 800a0ee:	4b6b      	ldr	r3, [pc, #428]	@ (800a29c <UART_SetConfig+0x30c>)
 800a0f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a0f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a0fc:	d01a      	beq.n	800a134 <UART_SetConfig+0x1a4>
 800a0fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a102:	d81b      	bhi.n	800a13c <UART_SetConfig+0x1ac>
 800a104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a108:	d00c      	beq.n	800a124 <UART_SetConfig+0x194>
 800a10a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a10e:	d815      	bhi.n	800a13c <UART_SetConfig+0x1ac>
 800a110:	2b00      	cmp	r3, #0
 800a112:	d003      	beq.n	800a11c <UART_SetConfig+0x18c>
 800a114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a118:	d008      	beq.n	800a12c <UART_SetConfig+0x19c>
 800a11a:	e00f      	b.n	800a13c <UART_SetConfig+0x1ac>
 800a11c:	2300      	movs	r3, #0
 800a11e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a122:	e012      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a124:	2302      	movs	r3, #2
 800a126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a12a:	e00e      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a12c:	2304      	movs	r3, #4
 800a12e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a132:	e00a      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a134:	2308      	movs	r3, #8
 800a136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a13a:	e006      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a13c:	2310      	movs	r3, #16
 800a13e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a142:	e002      	b.n	800a14a <UART_SetConfig+0x1ba>
 800a144:	2310      	movs	r3, #16
 800a146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a51      	ldr	r2, [pc, #324]	@ (800a294 <UART_SetConfig+0x304>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d17a      	bne.n	800a24a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a154:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a158:	2b08      	cmp	r3, #8
 800a15a:	d824      	bhi.n	800a1a6 <UART_SetConfig+0x216>
 800a15c:	a201      	add	r2, pc, #4	@ (adr r2, 800a164 <UART_SetConfig+0x1d4>)
 800a15e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a162:	bf00      	nop
 800a164:	0800a189 	.word	0x0800a189
 800a168:	0800a1a7 	.word	0x0800a1a7
 800a16c:	0800a191 	.word	0x0800a191
 800a170:	0800a1a7 	.word	0x0800a1a7
 800a174:	0800a197 	.word	0x0800a197
 800a178:	0800a1a7 	.word	0x0800a1a7
 800a17c:	0800a1a7 	.word	0x0800a1a7
 800a180:	0800a1a7 	.word	0x0800a1a7
 800a184:	0800a19f 	.word	0x0800a19f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a188:	f7fe fbc0 	bl	800890c <HAL_RCC_GetPCLK1Freq>
 800a18c:	61f8      	str	r0, [r7, #28]
        break;
 800a18e:	e010      	b.n	800a1b2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a190:	4b44      	ldr	r3, [pc, #272]	@ (800a2a4 <UART_SetConfig+0x314>)
 800a192:	61fb      	str	r3, [r7, #28]
        break;
 800a194:	e00d      	b.n	800a1b2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a196:	f7fe fb21 	bl	80087dc <HAL_RCC_GetSysClockFreq>
 800a19a:	61f8      	str	r0, [r7, #28]
        break;
 800a19c:	e009      	b.n	800a1b2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a19e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1a2:	61fb      	str	r3, [r7, #28]
        break;
 800a1a4:	e005      	b.n	800a1b2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a1b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a1b2:	69fb      	ldr	r3, [r7, #28]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	f000 8107 	beq.w	800a3c8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	685a      	ldr	r2, [r3, #4]
 800a1be:	4613      	mov	r3, r2
 800a1c0:	005b      	lsls	r3, r3, #1
 800a1c2:	4413      	add	r3, r2
 800a1c4:	69fa      	ldr	r2, [r7, #28]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d305      	bcc.n	800a1d6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a1d0:	69fa      	ldr	r2, [r7, #28]
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d903      	bls.n	800a1de <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a1dc:	e0f4      	b.n	800a3c8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a1de:	69fb      	ldr	r3, [r7, #28]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	461c      	mov	r4, r3
 800a1e4:	4615      	mov	r5, r2
 800a1e6:	f04f 0200 	mov.w	r2, #0
 800a1ea:	f04f 0300 	mov.w	r3, #0
 800a1ee:	022b      	lsls	r3, r5, #8
 800a1f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a1f4:	0222      	lsls	r2, r4, #8
 800a1f6:	68f9      	ldr	r1, [r7, #12]
 800a1f8:	6849      	ldr	r1, [r1, #4]
 800a1fa:	0849      	lsrs	r1, r1, #1
 800a1fc:	2000      	movs	r0, #0
 800a1fe:	4688      	mov	r8, r1
 800a200:	4681      	mov	r9, r0
 800a202:	eb12 0a08 	adds.w	sl, r2, r8
 800a206:	eb43 0b09 	adc.w	fp, r3, r9
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	603b      	str	r3, [r7, #0]
 800a212:	607a      	str	r2, [r7, #4]
 800a214:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a218:	4650      	mov	r0, sl
 800a21a:	4659      	mov	r1, fp
 800a21c:	f7f6 f826 	bl	800026c <__aeabi_uldivmod>
 800a220:	4602      	mov	r2, r0
 800a222:	460b      	mov	r3, r1
 800a224:	4613      	mov	r3, r2
 800a226:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a22e:	d308      	bcc.n	800a242 <UART_SetConfig+0x2b2>
 800a230:	69bb      	ldr	r3, [r7, #24]
 800a232:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a236:	d204      	bcs.n	800a242 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	69ba      	ldr	r2, [r7, #24]
 800a23e:	60da      	str	r2, [r3, #12]
 800a240:	e0c2      	b.n	800a3c8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800a242:	2301      	movs	r3, #1
 800a244:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a248:	e0be      	b.n	800a3c8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	69db      	ldr	r3, [r3, #28]
 800a24e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a252:	d16a      	bne.n	800a32a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800a254:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a258:	2b08      	cmp	r3, #8
 800a25a:	d834      	bhi.n	800a2c6 <UART_SetConfig+0x336>
 800a25c:	a201      	add	r2, pc, #4	@ (adr r2, 800a264 <UART_SetConfig+0x2d4>)
 800a25e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a262:	bf00      	nop
 800a264:	0800a289 	.word	0x0800a289
 800a268:	0800a2a9 	.word	0x0800a2a9
 800a26c:	0800a2b1 	.word	0x0800a2b1
 800a270:	0800a2c7 	.word	0x0800a2c7
 800a274:	0800a2b7 	.word	0x0800a2b7
 800a278:	0800a2c7 	.word	0x0800a2c7
 800a27c:	0800a2c7 	.word	0x0800a2c7
 800a280:	0800a2c7 	.word	0x0800a2c7
 800a284:	0800a2bf 	.word	0x0800a2bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a288:	f7fe fb40 	bl	800890c <HAL_RCC_GetPCLK1Freq>
 800a28c:	61f8      	str	r0, [r7, #28]
        break;
 800a28e:	e020      	b.n	800a2d2 <UART_SetConfig+0x342>
 800a290:	efff69f3 	.word	0xefff69f3
 800a294:	40008000 	.word	0x40008000
 800a298:	40013800 	.word	0x40013800
 800a29c:	40021000 	.word	0x40021000
 800a2a0:	40004400 	.word	0x40004400
 800a2a4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2a8:	f7fe fb46 	bl	8008938 <HAL_RCC_GetPCLK2Freq>
 800a2ac:	61f8      	str	r0, [r7, #28]
        break;
 800a2ae:	e010      	b.n	800a2d2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2b0:	4b4c      	ldr	r3, [pc, #304]	@ (800a3e4 <UART_SetConfig+0x454>)
 800a2b2:	61fb      	str	r3, [r7, #28]
        break;
 800a2b4:	e00d      	b.n	800a2d2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2b6:	f7fe fa91 	bl	80087dc <HAL_RCC_GetSysClockFreq>
 800a2ba:	61f8      	str	r0, [r7, #28]
        break;
 800a2bc:	e009      	b.n	800a2d2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2c2:	61fb      	str	r3, [r7, #28]
        break;
 800a2c4:	e005      	b.n	800a2d2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a2d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2d2:	69fb      	ldr	r3, [r7, #28]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d077      	beq.n	800a3c8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a2d8:	69fb      	ldr	r3, [r7, #28]
 800a2da:	005a      	lsls	r2, r3, #1
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	085b      	lsrs	r3, r3, #1
 800a2e2:	441a      	add	r2, r3
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2ee:	69bb      	ldr	r3, [r7, #24]
 800a2f0:	2b0f      	cmp	r3, #15
 800a2f2:	d916      	bls.n	800a322 <UART_SetConfig+0x392>
 800a2f4:	69bb      	ldr	r3, [r7, #24]
 800a2f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2fa:	d212      	bcs.n	800a322 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2fc:	69bb      	ldr	r3, [r7, #24]
 800a2fe:	b29b      	uxth	r3, r3
 800a300:	f023 030f 	bic.w	r3, r3, #15
 800a304:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	085b      	lsrs	r3, r3, #1
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	f003 0307 	and.w	r3, r3, #7
 800a310:	b29a      	uxth	r2, r3
 800a312:	8afb      	ldrh	r3, [r7, #22]
 800a314:	4313      	orrs	r3, r2
 800a316:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	8afa      	ldrh	r2, [r7, #22]
 800a31e:	60da      	str	r2, [r3, #12]
 800a320:	e052      	b.n	800a3c8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a328:	e04e      	b.n	800a3c8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a32a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a32e:	2b08      	cmp	r3, #8
 800a330:	d827      	bhi.n	800a382 <UART_SetConfig+0x3f2>
 800a332:	a201      	add	r2, pc, #4	@ (adr r2, 800a338 <UART_SetConfig+0x3a8>)
 800a334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a338:	0800a35d 	.word	0x0800a35d
 800a33c:	0800a365 	.word	0x0800a365
 800a340:	0800a36d 	.word	0x0800a36d
 800a344:	0800a383 	.word	0x0800a383
 800a348:	0800a373 	.word	0x0800a373
 800a34c:	0800a383 	.word	0x0800a383
 800a350:	0800a383 	.word	0x0800a383
 800a354:	0800a383 	.word	0x0800a383
 800a358:	0800a37b 	.word	0x0800a37b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a35c:	f7fe fad6 	bl	800890c <HAL_RCC_GetPCLK1Freq>
 800a360:	61f8      	str	r0, [r7, #28]
        break;
 800a362:	e014      	b.n	800a38e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a364:	f7fe fae8 	bl	8008938 <HAL_RCC_GetPCLK2Freq>
 800a368:	61f8      	str	r0, [r7, #28]
        break;
 800a36a:	e010      	b.n	800a38e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a36c:	4b1d      	ldr	r3, [pc, #116]	@ (800a3e4 <UART_SetConfig+0x454>)
 800a36e:	61fb      	str	r3, [r7, #28]
        break;
 800a370:	e00d      	b.n	800a38e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a372:	f7fe fa33 	bl	80087dc <HAL_RCC_GetSysClockFreq>
 800a376:	61f8      	str	r0, [r7, #28]
        break;
 800a378:	e009      	b.n	800a38e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a37a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a37e:	61fb      	str	r3, [r7, #28]
        break;
 800a380:	e005      	b.n	800a38e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800a382:	2300      	movs	r3, #0
 800a384:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a38c:	bf00      	nop
    }

    if (pclk != 0U)
 800a38e:	69fb      	ldr	r3, [r7, #28]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d019      	beq.n	800a3c8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	085a      	lsrs	r2, r3, #1
 800a39a:	69fb      	ldr	r3, [r7, #28]
 800a39c:	441a      	add	r2, r3
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3a6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	2b0f      	cmp	r3, #15
 800a3ac:	d909      	bls.n	800a3c2 <UART_SetConfig+0x432>
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3b4:	d205      	bcs.n	800a3c2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	b29a      	uxth	r2, r3
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	60da      	str	r2, [r3, #12]
 800a3c0:	e002      	b.n	800a3c8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a3d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3728      	adds	r7, #40	@ 0x28
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3e2:	bf00      	nop
 800a3e4:	00f42400 	.word	0x00f42400

0800a3e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f4:	f003 0308 	and.w	r3, r3, #8
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d00a      	beq.n	800a412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	430a      	orrs	r2, r1
 800a410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a416:	f003 0301 	and.w	r3, r3, #1
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d00a      	beq.n	800a434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	430a      	orrs	r2, r1
 800a432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a438:	f003 0302 	and.w	r3, r3, #2
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d00a      	beq.n	800a456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	430a      	orrs	r2, r1
 800a454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a45a:	f003 0304 	and.w	r3, r3, #4
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d00a      	beq.n	800a478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	430a      	orrs	r2, r1
 800a476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47c:	f003 0310 	and.w	r3, r3, #16
 800a480:	2b00      	cmp	r3, #0
 800a482:	d00a      	beq.n	800a49a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	689b      	ldr	r3, [r3, #8]
 800a48a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	430a      	orrs	r2, r1
 800a498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a49e:	f003 0320 	and.w	r3, r3, #32
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d00a      	beq.n	800a4bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	689b      	ldr	r3, [r3, #8]
 800a4ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	430a      	orrs	r2, r1
 800a4ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d01a      	beq.n	800a4fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4e6:	d10a      	bne.n	800a4fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	430a      	orrs	r2, r1
 800a4fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a506:	2b00      	cmp	r3, #0
 800a508:	d00a      	beq.n	800a520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	430a      	orrs	r2, r1
 800a51e:	605a      	str	r2, [r3, #4]
  }
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b098      	sub	sp, #96	@ 0x60
 800a530:	af02      	add	r7, sp, #8
 800a532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2200      	movs	r2, #0
 800a538:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a53c:	f7fb fdcc 	bl	80060d8 <HAL_GetTick>
 800a540:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 0308 	and.w	r3, r3, #8
 800a54c:	2b08      	cmp	r3, #8
 800a54e:	d12e      	bne.n	800a5ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a550:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a558:	2200      	movs	r2, #0
 800a55a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 f88c 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d021      	beq.n	800a5ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a572:	e853 3f00 	ldrex	r3, [r3]
 800a576:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a57a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a57e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	461a      	mov	r2, r3
 800a586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a588:	647b      	str	r3, [r7, #68]	@ 0x44
 800a58a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a58e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a590:	e841 2300 	strex	r3, r2, [r1]
 800a594:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1e6      	bne.n	800a56a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2220      	movs	r2, #32
 800a5a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e062      	b.n	800a674 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f003 0304 	and.w	r3, r3, #4
 800a5b8:	2b04      	cmp	r3, #4
 800a5ba:	d149      	bne.n	800a650 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5c0:	9300      	str	r3, [sp, #0]
 800a5c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f856 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d03c      	beq.n	800a650 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5de:	e853 3f00 	ldrex	r3, [r3]
 800a5e2:	623b      	str	r3, [r7, #32]
   return(result);
 800a5e4:	6a3b      	ldr	r3, [r7, #32]
 800a5e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a5ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	461a      	mov	r2, r3
 800a5f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5fc:	e841 2300 	strex	r3, r2, [r1]
 800a600:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a604:	2b00      	cmp	r3, #0
 800a606:	d1e6      	bne.n	800a5d6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	3308      	adds	r3, #8
 800a60e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	e853 3f00 	ldrex	r3, [r3]
 800a616:	60fb      	str	r3, [r7, #12]
   return(result);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f023 0301 	bic.w	r3, r3, #1
 800a61e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	3308      	adds	r3, #8
 800a626:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a628:	61fa      	str	r2, [r7, #28]
 800a62a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62c:	69b9      	ldr	r1, [r7, #24]
 800a62e:	69fa      	ldr	r2, [r7, #28]
 800a630:	e841 2300 	strex	r3, r2, [r1]
 800a634:	617b      	str	r3, [r7, #20]
   return(result);
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1e5      	bne.n	800a608 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2220      	movs	r2, #32
 800a640:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e011      	b.n	800a674 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2220      	movs	r2, #32
 800a654:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2220      	movs	r2, #32
 800a65a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a672:	2300      	movs	r3, #0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3758      	adds	r7, #88	@ 0x58
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	603b      	str	r3, [r7, #0]
 800a688:	4613      	mov	r3, r2
 800a68a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a68c:	e04f      	b.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a68e:	69bb      	ldr	r3, [r7, #24]
 800a690:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a694:	d04b      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a696:	f7fb fd1f 	bl	80060d8 <HAL_GetTick>
 800a69a:	4602      	mov	r2, r0
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	1ad3      	subs	r3, r2, r3
 800a6a0:	69ba      	ldr	r2, [r7, #24]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d302      	bcc.n	800a6ac <UART_WaitOnFlagUntilTimeout+0x30>
 800a6a6:	69bb      	ldr	r3, [r7, #24]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d101      	bne.n	800a6b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e04e      	b.n	800a74e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f003 0304 	and.w	r3, r3, #4
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d037      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	2b80      	cmp	r3, #128	@ 0x80
 800a6c2:	d034      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	2b40      	cmp	r3, #64	@ 0x40
 800a6c8:	d031      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	69db      	ldr	r3, [r3, #28]
 800a6d0:	f003 0308 	and.w	r3, r3, #8
 800a6d4:	2b08      	cmp	r3, #8
 800a6d6:	d110      	bne.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2208      	movs	r2, #8
 800a6de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f000 f838 	bl	800a756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2208      	movs	r2, #8
 800a6ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e029      	b.n	800a74e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a708:	d111      	bne.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a712:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a714:	68f8      	ldr	r0, [r7, #12]
 800a716:	f000 f81e 	bl	800a756 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2220      	movs	r2, #32
 800a71e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e00f      	b.n	800a74e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	69da      	ldr	r2, [r3, #28]
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	4013      	ands	r3, r2
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	429a      	cmp	r2, r3
 800a73c:	bf0c      	ite	eq
 800a73e:	2301      	moveq	r3, #1
 800a740:	2300      	movne	r3, #0
 800a742:	b2db      	uxtb	r3, r3
 800a744:	461a      	mov	r2, r3
 800a746:	79fb      	ldrb	r3, [r7, #7]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d0a0      	beq.n	800a68e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a756:	b480      	push	{r7}
 800a758:	b095      	sub	sp, #84	@ 0x54
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a766:	e853 3f00 	ldrex	r3, [r3]
 800a76a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	461a      	mov	r2, r3
 800a77a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a77c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a77e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a784:	e841 2300 	strex	r3, r2, [r1]
 800a788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1e6      	bne.n	800a75e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	3308      	adds	r3, #8
 800a796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a798:	6a3b      	ldr	r3, [r7, #32]
 800a79a:	e853 3f00 	ldrex	r3, [r3]
 800a79e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	f023 0301 	bic.w	r3, r3, #1
 800a7a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	3308      	adds	r3, #8
 800a7ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7b8:	e841 2300 	strex	r3, r2, [r1]
 800a7bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1e5      	bne.n	800a790 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d118      	bne.n	800a7fe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	e853 3f00 	ldrex	r3, [r3]
 800a7d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	f023 0310 	bic.w	r3, r3, #16
 800a7e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7ea:	61bb      	str	r3, [r7, #24]
 800a7ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ee:	6979      	ldr	r1, [r7, #20]
 800a7f0:	69ba      	ldr	r2, [r7, #24]
 800a7f2:	e841 2300 	strex	r3, r2, [r1]
 800a7f6:	613b      	str	r3, [r7, #16]
   return(result);
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d1e6      	bne.n	800a7cc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2220      	movs	r2, #32
 800a802:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2200      	movs	r2, #0
 800a80a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2200      	movs	r2, #0
 800a810:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a812:	bf00      	nop
 800a814:	3754      	adds	r7, #84	@ 0x54
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr

0800a81e <memset>:
 800a81e:	4402      	add	r2, r0
 800a820:	4603      	mov	r3, r0
 800a822:	4293      	cmp	r3, r2
 800a824:	d100      	bne.n	800a828 <memset+0xa>
 800a826:	4770      	bx	lr
 800a828:	f803 1b01 	strb.w	r1, [r3], #1
 800a82c:	e7f9      	b.n	800a822 <memset+0x4>
	...

0800a830 <__libc_init_array>:
 800a830:	b570      	push	{r4, r5, r6, lr}
 800a832:	4d0d      	ldr	r5, [pc, #52]	@ (800a868 <__libc_init_array+0x38>)
 800a834:	4c0d      	ldr	r4, [pc, #52]	@ (800a86c <__libc_init_array+0x3c>)
 800a836:	1b64      	subs	r4, r4, r5
 800a838:	10a4      	asrs	r4, r4, #2
 800a83a:	2600      	movs	r6, #0
 800a83c:	42a6      	cmp	r6, r4
 800a83e:	d109      	bne.n	800a854 <__libc_init_array+0x24>
 800a840:	4d0b      	ldr	r5, [pc, #44]	@ (800a870 <__libc_init_array+0x40>)
 800a842:	4c0c      	ldr	r4, [pc, #48]	@ (800a874 <__libc_init_array+0x44>)
 800a844:	f000 f826 	bl	800a894 <_init>
 800a848:	1b64      	subs	r4, r4, r5
 800a84a:	10a4      	asrs	r4, r4, #2
 800a84c:	2600      	movs	r6, #0
 800a84e:	42a6      	cmp	r6, r4
 800a850:	d105      	bne.n	800a85e <__libc_init_array+0x2e>
 800a852:	bd70      	pop	{r4, r5, r6, pc}
 800a854:	f855 3b04 	ldr.w	r3, [r5], #4
 800a858:	4798      	blx	r3
 800a85a:	3601      	adds	r6, #1
 800a85c:	e7ee      	b.n	800a83c <__libc_init_array+0xc>
 800a85e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a862:	4798      	blx	r3
 800a864:	3601      	adds	r6, #1
 800a866:	e7f2      	b.n	800a84e <__libc_init_array+0x1e>
 800a868:	0800bd84 	.word	0x0800bd84
 800a86c:	0800bd84 	.word	0x0800bd84
 800a870:	0800bd84 	.word	0x0800bd84
 800a874:	0800bd88 	.word	0x0800bd88

0800a878 <memcpy>:
 800a878:	440a      	add	r2, r1
 800a87a:	4291      	cmp	r1, r2
 800a87c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a880:	d100      	bne.n	800a884 <memcpy+0xc>
 800a882:	4770      	bx	lr
 800a884:	b510      	push	{r4, lr}
 800a886:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a88a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a88e:	4291      	cmp	r1, r2
 800a890:	d1f9      	bne.n	800a886 <memcpy+0xe>
 800a892:	bd10      	pop	{r4, pc}

0800a894 <_init>:
 800a894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a896:	bf00      	nop
 800a898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a89a:	bc08      	pop	{r3}
 800a89c:	469e      	mov	lr, r3
 800a89e:	4770      	bx	lr

0800a8a0 <_fini>:
 800a8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a2:	bf00      	nop
 800a8a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8a6:	bc08      	pop	{r3}
 800a8a8:	469e      	mov	lr, r3
 800a8aa:	4770      	bx	lr
