
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eb4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08009044  08009044  0000a044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094ac  080094ac  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080094ac  080094ac  0000a4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094b4  080094b4  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094b4  080094b4  0000a4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080094b8  080094b8  0000a4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080094bc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000600  20000068  08009524  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000668  08009524  0000b668  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016944  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b0b  00000000  00000000  000219dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  000254e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001014  00000000  00000000  000269d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028678  00000000  00000000  000279e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ef1b  00000000  00000000  0005005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6463  00000000  00000000  0006ef77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001653da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dd4  00000000  00000000  00165420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0016b1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800902c 	.word	0x0800902c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800902c 	.word	0x0800902c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <has_header_tail>:
	return 0;
}

// Generic header/tail validation
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	71fb      	strb	r3, [r7, #7]
 80005ae:	4613      	mov	r3, r2
 80005b0:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d011      	beq.n	80005dc <has_header_tail+0x40>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d90e      	bls.n	80005dc <has_header_tail+0x40>
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	79fa      	ldrb	r2, [r7, #7]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d109      	bne.n	80005dc <has_header_tail+0x40>
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	3b01      	subs	r3, #1
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	79ba      	ldrb	r2, [r7, #6]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d101      	bne.n	80005dc <has_header_tail+0x40>
 80005d8:	2301      	movs	r3, #1
 80005da:	e000      	b.n	80005de <has_header_tail+0x42>
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <frame_expect_req>:
// =====================
// Frame validators
// =====================
// Ensure buffer has min length, proper header/tail, and expected type
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b084      	sub	sp, #16
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	60b9      	str	r1, [r7, #8]
 80005f4:	603b      	str	r3, [r7, #0]
 80005f6:	4613      	mov	r3, r2
 80005f8:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d003      	beq.n	8000608 <frame_expect_req+0x1e>
 8000600:	68ba      	ldr	r2, [r7, #8]
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	429a      	cmp	r2, r3
 8000606:	d202      	bcs.n	800060e <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	e012      	b.n	8000634 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800060e:	2355      	movs	r3, #85	@ 0x55
 8000610:	22aa      	movs	r2, #170	@ 0xaa
 8000612:	68b9      	ldr	r1, [r7, #8]
 8000614:	68f8      	ldr	r0, [r7, #12]
 8000616:	f7ff ffc1 	bl	800059c <has_header_tail>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d005      	beq.n	800062c <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	3301      	adds	r3, #1
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	79fa      	ldrb	r2, [r7, #7]
 8000628:	429a      	cmp	r2, r3
 800062a:	d002      	beq.n	8000632 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 800062c:	f06f 0301 	mvn.w	r3, #1
 8000630:	e000      	b.n	8000634 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000632:	2300      	movs	r3, #0
}
 8000634:	4618      	mov	r0, r3
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <led_ctrl_req_decoder>:

// New LED_CTRL (RGB) request is 9 bytes total:
// [0]=0xAA, [1]=0x07, [2]=frameId, [3]=ledMask, [4]=R, [5]=G, [6]=B,
// [7]=parity(byte XOR over 1..6), [8]=0x55

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b086      	sub	sp, #24
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d002      	beq.n	8000654 <led_ctrl_req_decoder+0x18>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d102      	bne.n	800065a <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
 8000658:	e025      	b.n	80006a6 <led_ctrl_req_decoder+0x6a>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, 9);
 800065a:	2309      	movs	r3, #9
 800065c:	2207      	movs	r2, #7
 800065e:	68b9      	ldr	r1, [r7, #8]
 8000660:	68f8      	ldr	r0, [r7, #12]
 8000662:	f7ff ffc2 	bl	80005ea <frame_expect_req>
 8000666:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <led_ctrl_req_decoder+0x36>
        return st;
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	e019      	b.n	80006a6 <led_ctrl_req_decoder+0x6a>
    out->frameId = raw[2];
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	3302      	adds	r3, #2
 8000676:	781a      	ldrb	r2, [r3, #0]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3303      	adds	r3, #3
 8000680:	781a      	ldrb	r2, [r3, #0]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	705a      	strb	r2, [r3, #1]
    out->r = raw[4];
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	3304      	adds	r3, #4
 800068a:	781a      	ldrb	r2, [r3, #0]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	709a      	strb	r2, [r3, #2]
    out->g = raw[5];
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	3305      	adds	r3, #5
 8000694:	781a      	ldrb	r2, [r3, #0]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	70da      	strb	r2, [r3, #3]
    out->b = raw[6];
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	3306      	adds	r3, #6
 800069e:	781a      	ldrb	r2, [r3, #0]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	711a      	strb	r2, [r3, #4]
    return PROTO_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3718      	adds	r7, #24
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
	...

080006b0 <router_init>:
};

static router_handlers_t handlers;

void router_init(router_t *r, response_fifo_t *resp_fifo,
		const router_handlers_t *h) {
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
	memset(r, 0, sizeof(*r));
 80006bc:	2248      	movs	r2, #72	@ 0x48
 80006be:	2100      	movs	r1, #0
 80006c0:	68f8      	ldr	r0, [r7, #12]
 80006c2:	f007 fd95 	bl	80081f0 <memset>
	r->resp = resp_fifo;
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	68ba      	ldr	r2, [r7, #8]
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44
	if (h) {
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d009      	beq.n	80006e6 <router_init+0x36>
		handlers = *h;
 80006d2:	4a07      	ldr	r2, [pc, #28]	@ (80006f0 <router_init+0x40>)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4614      	mov	r4, r2
 80006d8:	461d      	mov	r5, r3
 80006da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}
}
 80006e6:	bf00      	nop
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bdb0      	pop	{r4, r5, r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000084 	.word	0x20000084

080006f4 <is_req_complete>:

static int is_req_complete(const uint8_t *a, uint32_t n) {
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	6039      	str	r1, [r7, #0]
	if (n < 4)
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	2b03      	cmp	r3, #3
 8000702:	d801      	bhi.n	8000708 <is_req_complete+0x14>
		return 0; // mínimo
 8000704:	2300      	movs	r3, #0
 8000706:	e01a      	b.n	800073e <is_req_complete+0x4a>
	if (a[0] != REQ_HEADER)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2baa      	cmp	r3, #170	@ 0xaa
 800070e:	d002      	beq.n	8000716 <is_req_complete+0x22>
		return -1; // inválido
 8000710:	f04f 33ff 	mov.w	r3, #4294967295
 8000714:	e013      	b.n	800073e <is_req_complete+0x4a>
	// fim quando encontrar REQ_TAIL
	for (uint32_t i = 3; i < n; i++) {
 8000716:	2303      	movs	r3, #3
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	e00b      	b.n	8000734 <is_req_complete+0x40>
		if (a[i] == REQ_TAIL)
 800071c:	687a      	ldr	r2, [r7, #4]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4413      	add	r3, r2
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b55      	cmp	r3, #85	@ 0x55
 8000726:	d102      	bne.n	800072e <is_req_complete+0x3a>
			return (int) (i + 1);
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	3301      	adds	r3, #1
 800072c:	e007      	b.n	800073e <is_req_complete+0x4a>
	for (uint32_t i = 3; i < n; i++) {
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	3301      	adds	r3, #1
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	68fa      	ldr	r2, [r7, #12]
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	429a      	cmp	r2, r3
 800073a:	d3ef      	bcc.n	800071c <is_req_complete+0x28>
	}
	return 0;
 800073c:	2300      	movs	r3, #0
}
 800073e:	4618      	mov	r0, r3
 8000740:	3714      	adds	r7, #20
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
	if (len < 4)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2b03      	cmp	r3, #3
 800075c:	f240 80a4 	bls.w	80008a8 <dispatch+0x15c>
		return;
	uint8_t type = f[1];
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	3301      	adds	r3, #1
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	75fb      	strb	r3, [r7, #23]
	switch (type) {
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	3b01      	subs	r3, #1
 800076c:	2b1f      	cmp	r3, #31
 800076e:	f200 809d 	bhi.w	80008ac <dispatch+0x160>
 8000772:	a201      	add	r2, pc, #4	@ (adr r2, 8000778 <dispatch+0x2c>)
 8000774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000778:	080007f9 	.word	0x080007f9
 800077c:	0800080f 	.word	0x0800080f
 8000780:	08000825 	.word	0x08000825
 8000784:	0800083b 	.word	0x0800083b
 8000788:	08000851 	.word	0x08000851
 800078c:	08000867 	.word	0x08000867
 8000790:	0800087d 	.word	0x0800087d
 8000794:	080008ad 	.word	0x080008ad
 8000798:	080008ad 	.word	0x080008ad
 800079c:	080008ad 	.word	0x080008ad
 80007a0:	080008ad 	.word	0x080008ad
 80007a4:	080008ad 	.word	0x080008ad
 80007a8:	080008ad 	.word	0x080008ad
 80007ac:	080008ad 	.word	0x080008ad
 80007b0:	080008ad 	.word	0x080008ad
 80007b4:	080008ad 	.word	0x080008ad
 80007b8:	080008ad 	.word	0x080008ad
 80007bc:	080008ad 	.word	0x080008ad
 80007c0:	080008ad 	.word	0x080008ad
 80007c4:	080008ad 	.word	0x080008ad
 80007c8:	080008ad 	.word	0x080008ad
 80007cc:	080008ad 	.word	0x080008ad
 80007d0:	080008ad 	.word	0x080008ad
 80007d4:	080008ad 	.word	0x080008ad
 80007d8:	080008ad 	.word	0x080008ad
 80007dc:	080008ad 	.word	0x080008ad
 80007e0:	080008ad 	.word	0x080008ad
 80007e4:	080008ad 	.word	0x080008ad
 80007e8:	080008ad 	.word	0x080008ad
 80007ec:	080008ad 	.word	0x080008ad
 80007f0:	080008ad 	.word	0x080008ad
 80007f4:	08000893 	.word	0x08000893
	case REQ_MOVE_QUEUE_ADD:
		if (handlers.on_move_queue_add)
 80007f8:	4b36      	ldr	r3, [pc, #216]	@ (80008d4 <dispatch+0x188>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d057      	beq.n	80008b0 <dispatch+0x164>
			handlers.on_move_queue_add(r, f, len);
 8000800:	4b34      	ldr	r3, [pc, #208]	@ (80008d4 <dispatch+0x188>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	68b9      	ldr	r1, [r7, #8]
 8000808:	68f8      	ldr	r0, [r7, #12]
 800080a:	4798      	blx	r3
		break;
 800080c:	e050      	b.n	80008b0 <dispatch+0x164>
	case REQ_MOVE_QUEUE_STATUS:
		if (handlers.on_move_queue_status)
 800080e:	4b31      	ldr	r3, [pc, #196]	@ (80008d4 <dispatch+0x188>)
 8000810:	685b      	ldr	r3, [r3, #4]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d04e      	beq.n	80008b4 <dispatch+0x168>
			handlers.on_move_queue_status(r, f, len);
 8000816:	4b2f      	ldr	r3, [pc, #188]	@ (80008d4 <dispatch+0x188>)
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	68f8      	ldr	r0, [r7, #12]
 8000820:	4798      	blx	r3
		break;
 8000822:	e047      	b.n	80008b4 <dispatch+0x168>
	case REQ_START_MOVE:
		if (handlers.on_start_move)
 8000824:	4b2b      	ldr	r3, [pc, #172]	@ (80008d4 <dispatch+0x188>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d045      	beq.n	80008b8 <dispatch+0x16c>
			handlers.on_start_move(r, f, len);
 800082c:	4b29      	ldr	r3, [pc, #164]	@ (80008d4 <dispatch+0x188>)
 800082e:	689b      	ldr	r3, [r3, #8]
 8000830:	687a      	ldr	r2, [r7, #4]
 8000832:	68b9      	ldr	r1, [r7, #8]
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	4798      	blx	r3
		break;
 8000838:	e03e      	b.n	80008b8 <dispatch+0x16c>
	case REQ_MOVE_HOME:
		if (handlers.on_move_home)
 800083a:	4b26      	ldr	r3, [pc, #152]	@ (80008d4 <dispatch+0x188>)
 800083c:	68db      	ldr	r3, [r3, #12]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d03c      	beq.n	80008bc <dispatch+0x170>
			handlers.on_move_home(r, f, len);
 8000842:	4b24      	ldr	r3, [pc, #144]	@ (80008d4 <dispatch+0x188>)
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	68b9      	ldr	r1, [r7, #8]
 800084a:	68f8      	ldr	r0, [r7, #12]
 800084c:	4798      	blx	r3
		break;
 800084e:	e035      	b.n	80008bc <dispatch+0x170>
	case REQ_MOVE_PROBE_LEVEL:
		if (handlers.on_move_probe_level)
 8000850:	4b20      	ldr	r3, [pc, #128]	@ (80008d4 <dispatch+0x188>)
 8000852:	691b      	ldr	r3, [r3, #16]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d033      	beq.n	80008c0 <dispatch+0x174>
			handlers.on_move_probe_level(r, f, len);
 8000858:	4b1e      	ldr	r3, [pc, #120]	@ (80008d4 <dispatch+0x188>)
 800085a:	691b      	ldr	r3, [r3, #16]
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	68b9      	ldr	r1, [r7, #8]
 8000860:	68f8      	ldr	r0, [r7, #12]
 8000862:	4798      	blx	r3
		break;
 8000864:	e02c      	b.n	80008c0 <dispatch+0x174>
	case REQ_MOVE_END:
		if (handlers.on_move_end)
 8000866:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <dispatch+0x188>)
 8000868:	695b      	ldr	r3, [r3, #20]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d02a      	beq.n	80008c4 <dispatch+0x178>
			handlers.on_move_end(r, f, len);
 800086e:	4b19      	ldr	r3, [pc, #100]	@ (80008d4 <dispatch+0x188>)
 8000870:	695b      	ldr	r3, [r3, #20]
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	68f8      	ldr	r0, [r7, #12]
 8000878:	4798      	blx	r3
		break;
 800087a:	e023      	b.n	80008c4 <dispatch+0x178>
	case REQ_LED_CTRL:
		if (handlers.on_led_ctrl)
 800087c:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <dispatch+0x188>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d021      	beq.n	80008c8 <dispatch+0x17c>
			handlers.on_led_ctrl(r, f, len);
 8000884:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <dispatch+0x188>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	68b9      	ldr	r1, [r7, #8]
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	4798      	blx	r3
		break;
 8000890:	e01a      	b.n	80008c8 <dispatch+0x17c>
	case REQ_FPGA_STATUS:
		if (handlers.on_fpga_status)
 8000892:	4b10      	ldr	r3, [pc, #64]	@ (80008d4 <dispatch+0x188>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d018      	beq.n	80008cc <dispatch+0x180>
			handlers.on_fpga_status(r, f, len);
 800089a:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <dispatch+0x188>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	68b9      	ldr	r1, [r7, #8]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	4798      	blx	r3
		break;
 80008a6:	e011      	b.n	80008cc <dispatch+0x180>
		return;
 80008a8:	bf00      	nop
 80008aa:	e010      	b.n	80008ce <dispatch+0x182>
	default:
		break; // desconhecido
 80008ac:	bf00      	nop
 80008ae:	e00e      	b.n	80008ce <dispatch+0x182>
		break;
 80008b0:	bf00      	nop
 80008b2:	e00c      	b.n	80008ce <dispatch+0x182>
		break;
 80008b4:	bf00      	nop
 80008b6:	e00a      	b.n	80008ce <dispatch+0x182>
		break;
 80008b8:	bf00      	nop
 80008ba:	e008      	b.n	80008ce <dispatch+0x182>
		break;
 80008bc:	bf00      	nop
 80008be:	e006      	b.n	80008ce <dispatch+0x182>
		break;
 80008c0:	bf00      	nop
 80008c2:	e004      	b.n	80008ce <dispatch+0x182>
		break;
 80008c4:	bf00      	nop
 80008c6:	e002      	b.n	80008ce <dispatch+0x182>
		break;
 80008c8:	bf00      	nop
 80008ca:	e000      	b.n	80008ce <dispatch+0x182>
		break;
 80008cc:	bf00      	nop
	}
}
 80008ce:	3718      	adds	r7, #24
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20000084 	.word	0x20000084

080008d8 <router_feed_bytes>:

void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b086      	sub	sp, #24
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
	for (uint32_t i = 0; i < len; i++) {
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
 80008e8:	e038      	b.n	800095c <router_feed_bytes+0x84>
		if (r->idx >= sizeof(r->acc))
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80008f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80008f2:	d903      	bls.n	80008fc <router_feed_bytes+0x24>
			r->idx = 0; // evita overflow simples
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2200      	movs	r2, #0
 80008f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		r->acc[r->idx++] = data[i];
 80008fc:	68ba      	ldr	r2, [r7, #8]
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	441a      	add	r2, r3
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000908:	1c59      	adds	r1, r3, #1
 800090a:	b2c8      	uxtb	r0, r1
 800090c:	68f9      	ldr	r1, [r7, #12]
 800090e:	f881 0040 	strb.w	r0, [r1, #64]	@ 0x40
 8000912:	4619      	mov	r1, r3
 8000914:	7812      	ldrb	r2, [r2, #0]
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	545a      	strb	r2, [r3, r1]
		int comp = is_req_complete(r->acc, r->idx);
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000922:	4619      	mov	r1, r3
 8000924:	4610      	mov	r0, r2
 8000926:	f7ff fee5 	bl	80006f4 <is_req_complete>
 800092a:	6138      	str	r0, [r7, #16]
		if (comp < 0) {
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	2b00      	cmp	r3, #0
 8000930:	da04      	bge.n	800093c <router_feed_bytes+0x64>
			r->idx = 0;
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	2200      	movs	r2, #0
 8000936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			continue;
 800093a:	e00c      	b.n	8000956 <router_feed_bytes+0x7e>
		} // descarta até header
		if (comp > 0) {
 800093c:	693b      	ldr	r3, [r7, #16]
 800093e:	2b00      	cmp	r3, #0
 8000940:	dd09      	ble.n	8000956 <router_feed_bytes+0x7e>
			dispatch(r, r->acc, (uint32_t) comp);
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	693a      	ldr	r2, [r7, #16]
 8000946:	4619      	mov	r1, r3
 8000948:	68f8      	ldr	r0, [r7, #12]
 800094a:	f7ff feff 	bl	800074c <dispatch>
			r->idx = 0;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	2200      	movs	r2, #0
 8000952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	for (uint32_t i = 0; i < len; i++) {
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	3301      	adds	r3, #1
 800095a:	617b      	str	r3, [r7, #20]
 800095c:	697a      	ldr	r2, [r7, #20]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	429a      	cmp	r2, r3
 8000962:	d3c2      	bcc.n	80008ea <router_feed_bytes+0x12>
		}
	}
}
 8000964:	bf00      	nop
 8000966:	bf00      	nop
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <resp_fifo_create>:

response_fifo_t* resp_fifo_create(void) {
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
	response_fifo_t *q = (response_fifo_t*) calloc(1, sizeof(*q));
 8000974:	210c      	movs	r1, #12
 8000976:	2001      	movs	r0, #1
 8000978:	f007 f958 	bl	8007c2c <calloc>
 800097c:	4603      	mov	r3, r0
 800097e:	607b      	str	r3, [r7, #4]
	return q;
 8000980:	687b      	ldr	r3, [r7, #4]
}
 8000982:	4618      	mov	r0, r3
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <resp_fifo_pop>:
		q->head = n;
	q->tail = n;
	q->count++;
	return PROTO_OK;
}
int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 800098a:	b580      	push	{r7, lr}
 800098c:	b086      	sub	sp, #24
 800098e:	af00      	add	r7, sp, #0
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
	if (!q || !q->head || !out)
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d006      	beq.n	80009aa <resp_fifo_pop+0x20>
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d002      	beq.n	80009aa <resp_fifo_pop+0x20>
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d101      	bne.n	80009ae <resp_fifo_pop+0x24>
		return 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	e02e      	b.n	8000a0c <resp_fifo_pop+0x82>
	node_t *n = q->head;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	617b      	str	r3, [r7, #20]
	if (n->len > max_len)
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	687a      	ldr	r2, [r7, #4]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d202      	bcs.n	80009c4 <resp_fifo_pop+0x3a>
		return PROTO_ERR_RANGE;
 80009be:	f06f 0303 	mvn.w	r3, #3
 80009c2:	e023      	b.n	8000a0c <resp_fifo_pop+0x82>
	memcpy(out, n->buf, n->len);
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	6819      	ldr	r1, [r3, #0]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	461a      	mov	r2, r3
 80009ce:	68b8      	ldr	r0, [r7, #8]
 80009d0:	f007 fc99 	bl	8008306 <memcpy>
	int l = (int) n->len;
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	613b      	str	r3, [r7, #16]
	q->head = n->next;
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	601a      	str	r2, [r3, #0]
	if (!q->head)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d102      	bne.n	80009f0 <resp_fifo_pop+0x66>
		q->tail = NULL;
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	2200      	movs	r2, #0
 80009ee:	605a      	str	r2, [r3, #4]
	q->count--;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	1e5a      	subs	r2, r3, #1
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	609a      	str	r2, [r3, #8]
	free(n->buf);
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4618      	mov	r0, r3
 8000a00:	f007 f938 	bl	8007c74 <free>
	free(n);
 8000a04:	6978      	ldr	r0, [r7, #20]
 8000a06:	f007 f935 	bl	8007c74 <free>
	return l;
 8000a0a:	693b      	ldr	r3, [r7, #16]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3718      	adds	r7, #24
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <home_on_move_home>:
}
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af04      	add	r7, sp, #16
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8000a1e:	4a08      	ldr	r2, [pc, #32]	@ (8000a40 <home_on_move_home+0x2c>)
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <home_on_move_home+0x30>)
 8000a22:	9302      	str	r3, [sp, #8]
 8000a24:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <home_on_move_home+0x34>)
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <home_on_move_home+0x38>)
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2101      	movs	r1, #1
 8000a32:	2003      	movs	r0, #3
 8000a34:	f000 f932 	bl	8000c9c <log_event_auto>
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	08009044 	.word	0x08009044
 8000a44:	0800905c 	.word	0x0800905c
 8000a48:	08009050 	.word	0x08009050
 8000a4c:	0800906c 	.word	0x0800906c

08000a50 <led_service_init>:
#include "Services/Log/log_service.h"
#include <stdio.h>

LOG_SVC_DEFINE(LOG_SVC_LED, "led");

void led_service_init(void) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gi = {0};
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
#if defined(LED_R_GPIO_PIN) && defined(LED_G_GPIO_PIN) && defined(LED_B_GPIO_PIN)
    // Configure RGB pins
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8000a64:	2301      	movs	r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
    gi.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
    gi.Pin = LED_R_GPIO_PIN; HAL_GPIO_Init(LED_R_GPIO_PORT, &gi);
 8000a70:	2302      	movs	r3, #2
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	4619      	mov	r1, r3
 8000a78:	4812      	ldr	r0, [pc, #72]	@ (8000ac4 <led_service_init+0x74>)
 8000a7a:	f001 ff2f 	bl	80028dc <HAL_GPIO_Init>
    gi.Pin = LED_G_GPIO_PIN; HAL_GPIO_Init(LED_G_GPIO_PORT, &gi);
 8000a7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	4619      	mov	r1, r3
 8000a88:	480e      	ldr	r0, [pc, #56]	@ (8000ac4 <led_service_init+0x74>)
 8000a8a:	f001 ff27 	bl	80028dc <HAL_GPIO_Init>
    gi.Pin = LED_B_GPIO_PIN; HAL_GPIO_Init(LED_B_GPIO_PORT, &gi);
 8000a8e:	2380      	movs	r3, #128	@ 0x80
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	4619      	mov	r1, r3
 8000a96:	480b      	ldr	r0, [pc, #44]	@ (8000ac4 <led_service_init+0x74>)
 8000a98:	f001 ff20 	bl	80028dc <HAL_GPIO_Init>
    // Default OFF
#if LED_ACTIVE_HIGH
    HAL_GPIO_WritePin(LED_R_GPIO_PORT, LED_R_GPIO_PIN, GPIO_PIN_RESET);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2102      	movs	r1, #2
 8000aa0:	4808      	ldr	r0, [pc, #32]	@ (8000ac4 <led_service_init+0x74>)
 8000aa2:	f002 f9a7 	bl	8002df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_G_GPIO_PORT, LED_G_GPIO_PIN, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aac:	4805      	ldr	r0, [pc, #20]	@ (8000ac4 <led_service_init+0x74>)
 8000aae:	f002 f9a1 	bl	8002df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_GPIO_PORT, LED_B_GPIO_PIN, GPIO_PIN_RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2180      	movs	r1, #128	@ 0x80
 8000ab6:	4803      	ldr	r0, [pc, #12]	@ (8000ac4 <led_service_init+0x74>)
 8000ab8:	f002 f99c 	bl	8002df4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_RESET);
#else
    HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_SET);
#endif
#endif
}
 8000abc:	bf00      	nop
 8000abe:	3718      	adds	r7, #24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	48000400 	.word	0x48000400

08000ac8 <led_apply_rgb>:
    HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, on ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
}

#if defined(LED_R_GPIO_PIN) && defined(LED_G_GPIO_PIN) && defined(LED_B_GPIO_PIN)
static inline void led_apply_rgb(uint8_t r, uint8_t g, uint8_t b, uint8_t mask) {
 8000ac8:	b590      	push	{r4, r7, lr}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4604      	mov	r4, r0
 8000ad0:	4608      	mov	r0, r1
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	4623      	mov	r3, r4
 8000ad8:	71fb      	strb	r3, [r7, #7]
 8000ada:	4603      	mov	r3, r0
 8000adc:	71bb      	strb	r3, [r7, #6]
 8000ade:	460b      	mov	r3, r1
 8000ae0:	717b      	strb	r3, [r7, #5]
 8000ae2:	4613      	mov	r3, r2
 8000ae4:	713b      	strb	r3, [r7, #4]
    // Treat non-zero as ON (binary per channel). For PWM, integrate TIM later.
    if (mask & LED_MASK_R) {
 8000ae6:	793b      	ldrb	r3, [r7, #4]
 8000ae8:	f003 0301 	and.w	r3, r3, #1
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d00a      	beq.n	8000b06 <led_apply_rgb+0x3e>
#if LED_ACTIVE_HIGH
        HAL_GPIO_WritePin(LED_R_GPIO_PORT, LED_R_GPIO_PIN, r ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	bf14      	ite	ne
 8000af6:	2301      	movne	r3, #1
 8000af8:	2300      	moveq	r3, #0
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	2102      	movs	r1, #2
 8000b00:	4813      	ldr	r0, [pc, #76]	@ (8000b50 <led_apply_rgb+0x88>)
 8000b02:	f002 f977 	bl	8002df4 <HAL_GPIO_WritePin>
#else
        HAL_GPIO_WritePin(LED_R_GPIO_PORT, LED_R_GPIO_PIN, r ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    }
    if (mask & LED_MASK_G) {
 8000b06:	793b      	ldrb	r3, [r7, #4]
 8000b08:	f003 0302 	and.w	r3, r3, #2
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d00b      	beq.n	8000b28 <led_apply_rgb+0x60>
#if LED_ACTIVE_HIGH
        HAL_GPIO_WritePin(LED_G_GPIO_PORT, LED_G_GPIO_PIN, g ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b10:	79bb      	ldrb	r3, [r7, #6]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	bf14      	ite	ne
 8000b16:	2301      	movne	r3, #1
 8000b18:	2300      	moveq	r3, #0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b22:	480b      	ldr	r0, [pc, #44]	@ (8000b50 <led_apply_rgb+0x88>)
 8000b24:	f002 f966 	bl	8002df4 <HAL_GPIO_WritePin>
#else
        HAL_GPIO_WritePin(LED_G_GPIO_PORT, LED_G_GPIO_PIN, g ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    }
    if (mask & LED_MASK_B) {
 8000b28:	793b      	ldrb	r3, [r7, #4]
 8000b2a:	f003 0304 	and.w	r3, r3, #4
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d00a      	beq.n	8000b48 <led_apply_rgb+0x80>
#if LED_ACTIVE_HIGH
        HAL_GPIO_WritePin(LED_B_GPIO_PORT, LED_B_GPIO_PIN, b ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b32:	797b      	ldrb	r3, [r7, #5]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	bf14      	ite	ne
 8000b38:	2301      	movne	r3, #1
 8000b3a:	2300      	moveq	r3, #0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	461a      	mov	r2, r3
 8000b40:	2180      	movs	r1, #128	@ 0x80
 8000b42:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <led_apply_rgb+0x88>)
 8000b44:	f002 f956 	bl	8002df4 <HAL_GPIO_WritePin>
#else
        HAL_GPIO_WritePin(LED_B_GPIO_PORT, LED_B_GPIO_PIN, b ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    }
}
 8000b48:	bf00      	nop
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd90      	pop	{r4, r7, pc}
 8000b50:	48000400 	.word	0x48000400

08000b54 <led_on_led_ctrl>:
#endif

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b08b      	sub	sp, #44	@ 0x2c
 8000b58:	af06      	add	r7, sp, #24
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
    led_ctrl_req_t req;
    if (!frame)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d023      	beq.n	8000bac <led_on_led_ctrl+0x58>
        return;
    if (led_ctrl_req_decoder(frame, len, &req) != PROTO_OK)
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	461a      	mov	r2, r3
 8000b6a:	6839      	ldr	r1, [r7, #0]
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff fd65 	bl	800063c <led_ctrl_req_decoder>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d11b      	bne.n	8000bb0 <led_on_led_ctrl+0x5c>
        return;
#if defined(LED_R_GPIO_PIN) && defined(LED_G_GPIO_PIN) && defined(LED_B_GPIO_PIN)
    led_apply_rgb(req.r, req.g, req.b, req.ledMask);
 8000b78:	7ab8      	ldrb	r0, [r7, #10]
 8000b7a:	7af9      	ldrb	r1, [r7, #11]
 8000b7c:	7b3a      	ldrb	r2, [r7, #12]
 8000b7e:	7a7b      	ldrb	r3, [r7, #9]
 8000b80:	f7ff ffa2 	bl	8000ac8 <led_apply_rgb>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "applied", "mask=0x%02X rgb=%u,%u,%u", (unsigned)req.ledMask, req.r, req.g, req.b);
 8000b84:	4a0c      	ldr	r2, [pc, #48]	@ (8000bb8 <led_on_led_ctrl+0x64>)
 8000b86:	7a7b      	ldrb	r3, [r7, #9]
 8000b88:	7ab9      	ldrb	r1, [r7, #10]
 8000b8a:	7af8      	ldrb	r0, [r7, #11]
 8000b8c:	7b3c      	ldrb	r4, [r7, #12]
 8000b8e:	9405      	str	r4, [sp, #20]
 8000b90:	9004      	str	r0, [sp, #16]
 8000b92:	9103      	str	r1, [sp, #12]
 8000b94:	9302      	str	r3, [sp, #8]
 8000b96:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <led_on_led_ctrl+0x68>)
 8000b98:	9301      	str	r3, [sp, #4]
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <led_on_led_ctrl+0x6c>)
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	f000 f879 	bl	8000c9c <log_event_auto>
 8000baa:	e002      	b.n	8000bb2 <led_on_led_ctrl+0x5e>
        return;
 8000bac:	bf00      	nop
 8000bae:	e000      	b.n	8000bb2 <led_on_led_ctrl+0x5e>
        return;
 8000bb0:	bf00      	nop
    // Use green component as ON/OFF for mono LED when RGB not wired
    if (req.ledMask & (LED_MASK_R | LED_MASK_G | LED_MASK_B))
        led_apply_mono((req.r | req.g | req.b) ? 1u : 0u);
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "applied", "%s", ((req.r | req.g | req.b) ? "on" : "off"));
#endif
}
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd90      	pop	{r4, r7, pc}
 8000bb8:	08009078 	.word	0x08009078
 8000bbc:	0800907c 	.word	0x0800907c
 8000bc0:	08009098 	.word	0x08009098

08000bc4 <log_service_init>:
#include <stdio.h>
#include <stdarg.h>
#include <string.h>
#include "usart.h"

void log_service_init(void){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
    // Ensure stdout is unbuffered so printf flushes immediately to UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8000bc8:	4b04      	ldr	r3, [pc, #16]	@ (8000bdc <log_service_init+0x18>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6898      	ldr	r0, [r3, #8]
 8000bce:	2300      	movs	r3, #0
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	f007 f9d8 	bl	8007f88 <setvbuf>
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000018 	.word	0x20000018

08000be0 <log_event_ids>:

void log_poll(void){
    // No-op: transmission is synchronous via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	603a      	str	r2, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
 8000bec:	460b      	mov	r3, r1
 8000bee:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 8000bf0:	79f9      	ldrb	r1, [r7, #7]
 8000bf2:	79ba      	ldrb	r2, [r7, #6]
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	4803      	ldr	r0, [pc, #12]	@ (8000c04 <log_event_ids+0x24>)
 8000bf8:	f007 f9b4 	bl	8007f64 <iprintf>
}
 8000bfc:	bf00      	nop
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	080090a0 	.word	0x080090a0

08000c08 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <log_event_names+0x16>
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <log_event_names+0x40>)
 8000c1c:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d101      	bne.n	8000c28 <log_event_names+0x20>
 8000c24:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <log_event_names+0x40>)
 8000c26:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d101      	bne.n	8000c32 <log_event_names+0x2a>
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <log_event_names+0x40>)
 8000c30:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	68ba      	ldr	r2, [r7, #8]
 8000c36:	68f9      	ldr	r1, [r7, #12]
 8000c38:	4804      	ldr	r0, [pc, #16]	@ (8000c4c <log_event_names+0x44>)
 8000c3a:	f007 f993 	bl	8007f64 <iprintf>
}
 8000c3e:	bf00      	nop
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	080090c0 	.word	0x080090c0
 8000c4c:	080090c4 	.word	0x080090c4

08000c50 <_write>:

// Keep _write exactly as-is: used by printf to send to USART1.
int _write(int fd, char *ptr, int len) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d002      	beq.n	8000c68 <_write+0x18>
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d111      	bne.n	8000c8c <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c70:	68b9      	ldr	r1, [r7, #8]
 8000c72:	4809      	ldr	r0, [pc, #36]	@ (8000c98 <_write+0x48>)
 8000c74:	f006 f918 	bl	8006ea8 <HAL_UART_Transmit>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 8000c7c:	7dfb      	ldrb	r3, [r7, #23]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d101      	bne.n	8000c86 <_write+0x36>
        return len;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	e004      	b.n	8000c90 <_write+0x40>
      else
        return -1;
 8000c86:	f04f 33ff 	mov.w	r3, #4294967295
 8000c8a:	e001      	b.n	8000c90 <_write+0x40>
    }
    return -1;
 8000c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3718      	adds	r7, #24
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000490 	.word	0x20000490

08000c9c <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b0a8      	sub	sp, #160	@ 0xa0
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60ba      	str	r2, [r7, #8]
 8000ca4:	607b      	str	r3, [r7, #4]
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	73fb      	strb	r3, [r7, #15]
 8000caa:	460b      	mov	r3, r1
 8000cac:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8000cae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d010      	beq.n	8000cd8 <log_event_auto+0x3c>
 8000cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d00b      	beq.n	8000cd8 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8000cc0:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8000cc4:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8000cc6:	f107 0018 	add.w	r0, r7, #24
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000cd0:	2180      	movs	r1, #128	@ 0x80
 8000cd2:	f007 fa7f 	bl	80081d4 <vsniprintf>
    if(fmt && fmt[0]){
 8000cd6:	e003      	b.n	8000ce0 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8000cd8:	233f      	movs	r3, #63	@ 0x3f
 8000cda:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8000cdc:	2300      	movs	r3, #0
 8000cde:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <log_event_auto+0x4e>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	e000      	b.n	8000cec <log_event_auto+0x50>
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <log_event_auto+0x84>)
 8000cec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8000cf0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d002      	beq.n	8000cfe <log_event_auto+0x62>
 8000cf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000cfc:	e000      	b.n	8000d00 <log_event_auto+0x64>
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <log_event_auto+0x84>)
 8000d00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8000d04:	f107 0318 	add.w	r3, r7, #24
 8000d08:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000d0c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8000d10:	4804      	ldr	r0, [pc, #16]	@ (8000d24 <log_event_auto+0x88>)
 8000d12:	f007 f927 	bl	8007f64 <iprintf>
}
 8000d16:	bf00      	nop
 8000d18:	37a0      	adds	r7, #160	@ 0xa0
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	080090c0 	.word	0x080090c0
 8000d24:	080090c4 	.word	0x080090c4

08000d28 <motion_on_move_queue_add>:
void motion_on_tim6_tick(void) { /* DDA feed aqui futuramente */
}
void motion_on_tim7_tick(void) { /* Atualização de status/PID aqui futuramente */
}

void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af04      	add	r7, sp, #16
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.state == MOTION_IDLE)
 8000d32:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <motion_on_move_queue_add+0x50>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d102      	bne.n	8000d42 <motion_on_move_queue_add+0x1a>
		g_status.state = MOTION_QUEUED;
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <motion_on_move_queue_add+0x50>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	701a      	strb	r2, [r3, #0]
	g_status.queue_depth++;
 8000d42:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <motion_on_move_queue_add+0x50>)
 8000d44:	785b      	ldrb	r3, [r3, #1]
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	3301      	adds	r3, #1
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d78 <motion_on_move_queue_add+0x50>)
 8000d4e:	705a      	strb	r2, [r3, #1]

	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_add", "queue_depth=%u", (unsigned)g_status.queue_depth);
 8000d50:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <motion_on_move_queue_add+0x54>)
 8000d52:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <motion_on_move_queue_add+0x50>)
 8000d54:	785b      	ldrb	r3, [r3, #1]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	9302      	str	r3, [sp, #8]
 8000d5a:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <motion_on_move_queue_add+0x58>)
 8000d5c:	9301      	str	r3, [sp, #4]
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <motion_on_move_queue_add+0x5c>)
 8000d60:	9300      	str	r3, [sp, #0]
 8000d62:	4613      	mov	r3, r2
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	2002      	movs	r0, #2
 8000d6a:	f7ff ff97 	bl	8000c9c <log_event_auto>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200000a4 	.word	0x200000a4
 8000d7c:	080090e8 	.word	0x080090e8
 8000d80:	08009100 	.word	0x08009100
 8000d84:	08009110 	.word	0x08009110

08000d88 <motion_on_move_queue_status>:
void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af04      	add	r7, sp, #16
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;

	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status", "queue_depth=%u,state=%u", (unsigned)g_status.queue_depth, (unsigned)g_status.state);
 8000d92:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc4 <motion_on_move_queue_status+0x3c>)
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <motion_on_move_queue_status+0x40>)
 8000d96:	785b      	ldrb	r3, [r3, #1]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <motion_on_move_queue_status+0x40>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	9303      	str	r3, [sp, #12]
 8000da4:	9102      	str	r1, [sp, #8]
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <motion_on_move_queue_status+0x44>)
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	4b09      	ldr	r3, [pc, #36]	@ (8000dd0 <motion_on_move_queue_status+0x48>)
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	4613      	mov	r3, r2
 8000db0:	2200      	movs	r2, #0
 8000db2:	2101      	movs	r1, #1
 8000db4:	2002      	movs	r0, #2
 8000db6:	f7ff ff71 	bl	8000c9c <log_event_auto>
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	080090e8 	.word	0x080090e8
 8000dc8:	200000a4 	.word	0x200000a4
 8000dcc:	0800911c 	.word	0x0800911c
 8000dd0:	08009134 	.word	0x08009134

08000dd4 <motion_on_start_move>:
void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af04      	add	r7, sp, #16
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.queue_depth)
 8000dde:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <motion_on_start_move+0x4c>)
 8000de0:	785b      	ldrb	r3, [r3, #1]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d002      	beq.n	8000dee <motion_on_start_move+0x1a>
		g_status.state = MOTION_RUNNING;
 8000de8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <motion_on_start_move+0x4c>)
 8000dea:	2202      	movs	r2, #2
 8000dec:	701a      	strb	r2, [r3, #0]

	LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", "%s", (g_status.state == MOTION_RUNNING ? "running" : "ignored"));
 8000dee:	4a0d      	ldr	r2, [pc, #52]	@ (8000e24 <motion_on_start_move+0x50>)
 8000df0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <motion_on_start_move+0x4c>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d101      	bne.n	8000dfe <motion_on_start_move+0x2a>
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <motion_on_start_move+0x54>)
 8000dfc:	e000      	b.n	8000e00 <motion_on_start_move+0x2c>
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <motion_on_start_move+0x58>)
 8000e00:	9302      	str	r3, [sp, #8]
 8000e02:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <motion_on_start_move+0x5c>)
 8000e04:	9301      	str	r3, [sp, #4]
 8000e06:	4b0b      	ldr	r3, [pc, #44]	@ (8000e34 <motion_on_start_move+0x60>)
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2102      	movs	r1, #2
 8000e10:	2002      	movs	r0, #2
 8000e12:	f7ff ff43 	bl	8000c9c <log_event_auto>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	200000a4 	.word	0x200000a4
 8000e24:	080090e8 	.word	0x080090e8
 8000e28:	08009144 	.word	0x08009144
 8000e2c:	0800914c 	.word	0x0800914c
 8000e30:	080090f4 	.word	0x080090f4
 8000e34:	08009154 	.word	0x08009154

08000e38 <motion_on_move_end>:
void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af04      	add	r7, sp, #16
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	g_status.state = MOTION_STOPPING;
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <motion_on_move_end+0x34>)
 8000e44:	2204      	movs	r2, #4
 8000e46:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopping");
 8000e48:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <motion_on_move_end+0x38>)
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e74 <motion_on_move_end+0x3c>)
 8000e4c:	9302      	str	r3, [sp, #8]
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <motion_on_move_end+0x40>)
 8000e50:	9301      	str	r3, [sp, #4]
 8000e52:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <motion_on_move_end+0x44>)
 8000e54:	9300      	str	r3, [sp, #0]
 8000e56:	4613      	mov	r3, r2
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2102      	movs	r1, #2
 8000e5c:	2002      	movs	r0, #2
 8000e5e:	f7ff ff1d 	bl	8000c9c <log_event_auto>
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	200000a4 	.word	0x200000a4
 8000e70:	080090e8 	.word	0x080090e8
 8000e74:	08009160 	.word	0x08009160
 8000e78:	080090f4 	.word	0x080090f4
 8000e7c:	0800916c 	.word	0x0800916c

08000e80 <probe_on_move_probe_level>:
}
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af04      	add	r7, sp, #16
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8000e8a:	4a08      	ldr	r2, [pc, #32]	@ (8000eac <probe_on_move_probe_level+0x2c>)
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <probe_on_move_probe_level+0x30>)
 8000e8e:	9302      	str	r3, [sp, #8]
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <probe_on_move_probe_level+0x34>)
 8000e92:	9301      	str	r3, [sp, #4]
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <probe_on_move_probe_level+0x38>)
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	2004      	movs	r0, #4
 8000ea0:	f7ff fefc 	bl	8000c9c <log_event_auto>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	08009178 	.word	0x08009178
 8000eb0:	08009190 	.word	0x08009190
 8000eb4:	08009184 	.word	0x08009184
 8000eb8:	080091a0 	.word	0x080091a0

08000ebc <h_move_queue_add>:
#include "Services/Home/home_service.h"
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"

// Static adapter functions matching router callbacks
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	68b8      	ldr	r0, [r7, #8]
 8000ecc:	f7ff ff2c 	bl	8000d28 <motion_on_move_queue_add>
}
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8000ee4:	6879      	ldr	r1, [r7, #4]
 8000ee6:	68b8      	ldr	r0, [r7, #8]
 8000ee8:	f7ff ff4e 	bl	8000d88 <motion_on_move_queue_status>
}
 8000eec:	bf00      	nop
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8000f00:	6879      	ldr	r1, [r7, #4]
 8000f02:	68b8      	ldr	r0, [r7, #8]
 8000f04:	f7ff ff66 	bl	8000dd4 <motion_on_start_move>
}
 8000f08:	bf00      	nop
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8000f1c:	6879      	ldr	r1, [r7, #4]
 8000f1e:	68b8      	ldr	r0, [r7, #8]
 8000f20:	f7ff fd78 	bl	8000a14 <home_on_move_home>
}
 8000f24:	bf00      	nop
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	68b8      	ldr	r0, [r7, #8]
 8000f3c:	f7ff ffa0 	bl	8000e80 <probe_on_move_probe_level>
}
 8000f40:	bf00      	nop
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8000f54:	6879      	ldr	r1, [r7, #4]
 8000f56:	68b8      	ldr	r0, [r7, #8]
 8000f58:	f7ff ff6e 	bl	8000e38 <motion_on_move_end>
}
 8000f5c:	bf00      	nop
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8000f70:	6879      	ldr	r1, [r7, #4]
 8000f72:	68b8      	ldr	r0, [r7, #8]
 8000f74:	f7ff fdee 	bl	8000b54 <led_on_led_ctrl>
}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	(void) r;
	(void) f;
	(void) l; /* opcional */
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	if (!h)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d018      	beq.n	8000fd8 <services_register_handlers+0x40>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe4 <services_register_handlers+0x4c>)
 8000faa:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe8 <services_register_handlers+0x50>)
 8000fb0:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <services_register_handlers+0x54>)
 8000fb6:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff0 <services_register_handlers+0x58>)
 8000fbc:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ff4 <services_register_handlers+0x5c>)
 8000fc2:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4a0c      	ldr	r2, [pc, #48]	@ (8000ff8 <services_register_handlers+0x60>)
 8000fc8:	615a      	str	r2, [r3, #20]
	h->on_led_ctrl = h_led_ctrl;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8000ffc <services_register_handlers+0x64>)
 8000fce:	619a      	str	r2, [r3, #24]
	h->on_fpga_status = h_fpga_status;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <services_register_handlers+0x68>)
 8000fd4:	61da      	str	r2, [r3, #28]
 8000fd6:	e000      	b.n	8000fda <services_register_handlers+0x42>
		return;
 8000fd8:	bf00      	nop
}
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	08000ebd 	.word	0x08000ebd
 8000fe8:	08000ed9 	.word	0x08000ed9
 8000fec:	08000ef5 	.word	0x08000ef5
 8000ff0:	08000f11 	.word	0x08000f11
 8000ff4:	08000f2d 	.word	0x08000f2d
 8000ff8:	08000f49 	.word	0x08000f49
 8000ffc:	08000f65 	.word	0x08000f65
 8001000:	08000f81 	.word	0x08000f81

08001004 <app_init>:
static uint8_t g_spi_rx_buf[APP_SPI_RX_BUF_SZ];
static volatile int g_spi_tx_busy = 0;

LOG_SVC_DEFINE(LOG_SVC_APP, "app");

void app_init(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af04      	add	r7, sp, #16
    // Init services (GPIO for LED etc.)
    led_service_init();
 800100a:	f7ff fd21 	bl	8000a50 <led_service_init>
    log_service_init();
 800100e:	f7ff fdd9 	bl	8000bc4 <log_service_init>
    // Boot log (visible on USART1 VCP terminal)
    LOGT_THIS(LOG_STATE_START, PROTO_OK, "start", "ready");
 8001012:	4a15      	ldr	r2, [pc, #84]	@ (8001068 <app_init+0x64>)
 8001014:	4b15      	ldr	r3, [pc, #84]	@ (800106c <app_init+0x68>)
 8001016:	9302      	str	r3, [sp, #8]
 8001018:	4b15      	ldr	r3, [pc, #84]	@ (8001070 <app_init+0x6c>)
 800101a:	9301      	str	r3, [sp, #4]
 800101c:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <app_init+0x70>)
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	4613      	mov	r3, r2
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	2000      	movs	r0, #0
 8001028:	f7ff fe38 	bl	8000c9c <log_event_auto>

    // Prepare router and response FIFO
    g_resp_fifo = resp_fifo_create();
 800102c:	f7ff fc9f 	bl	800096e <resp_fifo_create>
 8001030:	4603      	mov	r3, r0
 8001032:	4a11      	ldr	r2, [pc, #68]	@ (8001078 <app_init+0x74>)
 8001034:	6013      	str	r3, [r2, #0]
    memset(&g_handlers, 0, sizeof g_handlers);
 8001036:	2220      	movs	r2, #32
 8001038:	2100      	movs	r1, #0
 800103a:	4810      	ldr	r0, [pc, #64]	@ (800107c <app_init+0x78>)
 800103c:	f007 f8d8 	bl	80081f0 <memset>
    services_register_handlers(&g_handlers);
 8001040:	480e      	ldr	r0, [pc, #56]	@ (800107c <app_init+0x78>)
 8001042:	f7ff ffa9 	bl	8000f98 <services_register_handlers>
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <app_init+0x74>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a0c      	ldr	r2, [pc, #48]	@ (800107c <app_init+0x78>)
 800104c:	4619      	mov	r1, r3
 800104e:	480c      	ldr	r0, [pc, #48]	@ (8001080 <app_init+0x7c>)
 8001050:	f7ff fb2e 	bl	80006b0 <router_init>

    // Start SPI RX DMA in circular mode to feed router from callbacks
    (void)HAL_SPI_Receive_DMA(&hspi1, g_spi_rx_buf, (uint16_t)APP_SPI_RX_BUF_SZ);
 8001054:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001058:	490a      	ldr	r1, [pc, #40]	@ (8001084 <app_init+0x80>)
 800105a:	480b      	ldr	r0, [pc, #44]	@ (8001088 <app_init+0x84>)
 800105c:	f004 f938 	bl	80052d0 <HAL_SPI_Receive_DMA>
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	080091b4 	.word	0x080091b4
 800106c:	080091b8 	.word	0x080091b8
 8001070:	080091c0 	.word	0x080091c0
 8001074:	080091c4 	.word	0x080091c4
 8001078:	20000114 	.word	0x20000114
 800107c:	200000f4 	.word	0x200000f4
 8001080:	200000ac 	.word	0x200000ac
 8001084:	20000118 	.word	0x20000118
 8001088:	2000021c 	.word	0x2000021c

0800108c <app_poll>:

void app_poll(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b092      	sub	sp, #72	@ 0x48
 8001090:	af00      	add	r7, sp, #0
    // If TX is idle, try to pop one response frame from FIFO and transmit
    if (!g_spi_tx_busy && g_resp_fifo) {
 8001092:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <app_poll+0x50>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d11b      	bne.n	80010d2 <app_poll+0x46>
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <app_poll+0x54>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d017      	beq.n	80010d2 <app_poll+0x46>
        uint8_t out[64];
        int n = resp_fifo_pop(g_resp_fifo, out, sizeof out);
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <app_poll+0x54>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	1d39      	adds	r1, r7, #4
 80010a8:	2240      	movs	r2, #64	@ 0x40
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fc6d 	bl	800098a <resp_fifo_pop>
 80010b0:	6478      	str	r0, [r7, #68]	@ 0x44
        if (n > 0) {
 80010b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	dd0c      	ble.n	80010d2 <app_poll+0x46>
            // Use interrupt-driven TX to avoid DMA mode constraints
            if (HAL_SPI_Transmit_IT(&hspi1, out, (uint16_t)n) == HAL_OK) {
 80010b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4619      	mov	r1, r3
 80010c0:	4808      	ldr	r0, [pc, #32]	@ (80010e4 <app_poll+0x58>)
 80010c2:	f004 f86f 	bl	80051a4 <HAL_SPI_Transmit_IT>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <app_poll+0x46>
                g_spi_tx_busy = 1;
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <app_poll+0x50>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	601a      	str	r2, [r3, #0]
        }
    }

    // Lowest priority: drain log output (non-blocking, only if USART idle)
    //log_poll();
}
 80010d2:	bf00      	nop
 80010d4:	3748      	adds	r7, #72	@ 0x48
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000218 	.word	0x20000218
 80010e0:	20000114 	.word	0x20000114
 80010e4:	2000021c 	.word	0x2000021c

080010e8 <HAL_SPI_RxHalfCpltCallback>:

// HAL callbacks (override weak definitions) to feed the router
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *h) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d009      	beq.n	800110a <HAL_SPI_RxHalfCpltCallback+0x22>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a06      	ldr	r2, [pc, #24]	@ (8001114 <HAL_SPI_RxHalfCpltCallback+0x2c>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d104      	bne.n	800110a <HAL_SPI_RxHalfCpltCallback+0x22>
        router_feed_bytes(&g_router, g_spi_rx_buf, APP_SPI_RX_BUF_SZ / 2);
 8001100:	2280      	movs	r2, #128	@ 0x80
 8001102:	4905      	ldr	r1, [pc, #20]	@ (8001118 <HAL_SPI_RxHalfCpltCallback+0x30>)
 8001104:	4805      	ldr	r0, [pc, #20]	@ (800111c <HAL_SPI_RxHalfCpltCallback+0x34>)
 8001106:	f7ff fbe7 	bl	80008d8 <router_feed_bytes>
    }
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40013000 	.word	0x40013000
 8001118:	20000118 	.word	0x20000118
 800111c:	200000ac 	.word	0x200000ac

08001120 <HAL_SPI_RxCpltCallback>:
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *h) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00a      	beq.n	8001144 <HAL_SPI_RxCpltCallback+0x24>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a06      	ldr	r2, [pc, #24]	@ (800114c <HAL_SPI_RxCpltCallback+0x2c>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d105      	bne.n	8001144 <HAL_SPI_RxCpltCallback+0x24>
        router_feed_bytes(&g_router, g_spi_rx_buf + (APP_SPI_RX_BUF_SZ / 2), APP_SPI_RX_BUF_SZ / 2);
 8001138:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <HAL_SPI_RxCpltCallback+0x30>)
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	4619      	mov	r1, r3
 800113e:	4805      	ldr	r0, [pc, #20]	@ (8001154 <HAL_SPI_RxCpltCallback+0x34>)
 8001140:	f7ff fbca 	bl	80008d8 <router_feed_bytes>
    }
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40013000 	.word	0x40013000
 8001150:	20000198 	.word	0x20000198
 8001154:	200000ac 	.word	0x200000ac

08001158 <HAL_SPI_TxCpltCallback>:
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *h) {
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d007      	beq.n	8001176 <HAL_SPI_TxCpltCallback+0x1e>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a06      	ldr	r2, [pc, #24]	@ (8001184 <HAL_SPI_TxCpltCallback+0x2c>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d102      	bne.n	8001176 <HAL_SPI_TxCpltCallback+0x1e>
        g_spi_tx_busy = 0;
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_SPI_TxCpltCallback+0x30>)
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
    }
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40013000 	.word	0x40013000
 8001188:	20000218 	.word	0x20000218

0800118c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001192:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <MX_DMA_Init+0x48>)
 8001194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001196:	4a0f      	ldr	r2, [pc, #60]	@ (80011d4 <MX_DMA_Init+0x48>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6493      	str	r3, [r2, #72]	@ 0x48
 800119e:	4b0d      	ldr	r3, [pc, #52]	@ (80011d4 <MX_DMA_Init+0x48>)
 80011a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	200c      	movs	r0, #12
 80011b0:	f000 fffe 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011b4:	200c      	movs	r0, #12
 80011b6:	f001 f827 	bl	8002208 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	200d      	movs	r0, #13
 80011c0:	f000 fff6 	bl	80021b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011c4:	200d      	movs	r0, #13
 80011c6:	f001 f81f 	bl	8002208 <HAL_NVIC_EnableIRQ>

}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000

080011d8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08c      	sub	sp, #48	@ 0x30
 80011dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011de:	f107 031c 	add.w	r3, r7, #28
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001324 <MX_GPIO_Init+0x14c>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	4a4c      	ldr	r2, [pc, #304]	@ (8001324 <MX_GPIO_Init+0x14c>)
 80011f4:	f043 0310 	orr.w	r3, r3, #16
 80011f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001324 <MX_GPIO_Init+0x14c>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	f003 0310 	and.w	r3, r3, #16
 8001202:	61bb      	str	r3, [r7, #24]
 8001204:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001206:	4b47      	ldr	r3, [pc, #284]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	4a46      	ldr	r2, [pc, #280]	@ (8001324 <MX_GPIO_Init+0x14c>)
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001212:	4b44      	ldr	r3, [pc, #272]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800121e:	4b41      	ldr	r3, [pc, #260]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	4a40      	ldr	r2, [pc, #256]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001228:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122a:	4b3e      	ldr	r3, [pc, #248]	@ (8001324 <MX_GPIO_Init+0x14c>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001232:	613b      	str	r3, [r7, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001236:	4b3b      	ldr	r3, [pc, #236]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a3a      	ldr	r2, [pc, #232]	@ (8001324 <MX_GPIO_Init+0x14c>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b38      	ldr	r3, [pc, #224]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800124e:	4b35      	ldr	r3, [pc, #212]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a34      	ldr	r2, [pc, #208]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b32      	ldr	r3, [pc, #200]	@ (8001324 <MX_GPIO_Init+0x14c>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	60bb      	str	r3, [r7, #8]
 8001264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001266:	4b2f      	ldr	r3, [pc, #188]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a2e      	ldr	r2, [pc, #184]	@ (8001324 <MX_GPIO_Init+0x14c>)
 800126c:	f043 0308 	orr.w	r3, r3, #8
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b2c      	ldr	r3, [pc, #176]	@ (8001324 <MX_GPIO_Init+0x14c>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0308 	and.w	r3, r3, #8
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE5 PE6 PE7 PE8
                           PE9 PE10 PE11 PE12
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800127e:	f641 73e3 	movw	r3, #8163	@ 0x1fe3
 8001282:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001284:	2303      	movs	r3, #3
 8001286:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	4619      	mov	r1, r3
 8001292:	4825      	ldr	r0, [pc, #148]	@ (8001328 <MX_GPIO_Init+0x150>)
 8001294:	f001 fb22 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8001298:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800129c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800129e:	2303      	movs	r3, #3
 80012a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	4619      	mov	r1, r3
 80012ac:	481f      	ldr	r0, [pc, #124]	@ (800132c <MX_GPIO_Init+0x154>)
 80012ae:	f001 fb15 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012b2:	2303      	movs	r3, #3
 80012b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012b6:	2303      	movs	r3, #3
 80012b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012be:	f107 031c 	add.w	r3, r7, #28
 80012c2:	4619      	mov	r1, r3
 80012c4:	481a      	ldr	r0, [pc, #104]	@ (8001330 <MX_GPIO_Init+0x158>)
 80012c6:	f001 fb09 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9
 80012ca:	f649 730c 	movw	r3, #40716	@ 0x9f0c
 80012ce:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d0:	2303      	movs	r3, #3
 80012d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	f107 031c 	add.w	r3, r7, #28
 80012dc:	4619      	mov	r1, r3
 80012de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e2:	f001 fafb 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80012e6:	f64f 7337 	movw	r3, #65335	@ 0xff37
 80012ea:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ec:	2303      	movs	r3, #3
 80012ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f4:	f107 031c 	add.w	r3, r7, #28
 80012f8:	4619      	mov	r1, r3
 80012fa:	480e      	ldr	r0, [pc, #56]	@ (8001334 <MX_GPIO_Init+0x15c>)
 80012fc:	f001 faee 	bl	80028dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001300:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001304:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001306:	2303      	movs	r3, #3
 8001308:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	4808      	ldr	r0, [pc, #32]	@ (8001338 <MX_GPIO_Init+0x160>)
 8001316:	f001 fae1 	bl	80028dc <HAL_GPIO_Init>

}
 800131a:	bf00      	nop
 800131c:	3730      	adds	r7, #48	@ 0x30
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000
 8001328:	48001000 	.word	0x48001000
 800132c:	48000800 	.word	0x48000800
 8001330:	48001c00 	.word	0x48001c00
 8001334:	48000400 	.word	0x48000400
 8001338:	48000c00 	.word	0x48000c00

0800133c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001340:	f000 fdd1 	bl	8001ee6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001344:	f000 f817 	bl	8001376 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001348:	f7ff ff46 	bl	80011d8 <MX_GPIO_Init>
	MX_DMA_Init();
 800134c:	f7ff ff1e 	bl	800118c <MX_DMA_Init>
	MX_SPI1_Init();
 8001350:	f000 f888 	bl	8001464 <MX_SPI1_Init>
	MX_TIM6_Init();
 8001354:	f000 fba2 	bl	8001a9c <MX_TIM6_Init>
	MX_TIM2_Init();
 8001358:	f000 faa0 	bl	800189c <MX_TIM2_Init>
	MX_TIM5_Init();
 800135c:	f000 fb48 	bl	80019f0 <MX_TIM5_Init>
	MX_TIM7_Init();
 8001360:	f000 fbd2 	bl	8001b08 <MX_TIM7_Init>
	MX_TIM3_Init();
 8001364:	f000 faee 	bl	8001944 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8001368:	f000 fd06 	bl	8001d78 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	app_init();
 800136c:	f7ff fe4a 	bl	8001004 <app_init>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		//printf("oioioioioioi2\r\n");
		//HAL_Delay(1000);
		app_poll();
 8001370:	f7ff fe8c 	bl	800108c <app_poll>
 8001374:	e7fc      	b.n	8001370 <main+0x34>

08001376 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001376:	b580      	push	{r7, lr}
 8001378:	b096      	sub	sp, #88	@ 0x58
 800137a:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	2244      	movs	r2, #68	@ 0x44
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f006 ff33 	bl	80081f0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800138a:	463b      	mov	r3, r7
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001398:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800139c:	f001 fd64 	bl	8002e68 <HAL_PWREx_ControlVoltageScaling>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80013a6:	f000 f839 	bl	800141c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013aa:	2310      	movs	r3, #16
 80013ac:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013ae:	2301      	movs	r3, #1
 80013b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013b6:	2360      	movs	r3, #96	@ 0x60
 80013b8:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ba:	2302      	movs	r3, #2
 80013bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013be:	2301      	movs	r3, #1
 80013c0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80013c2:	2301      	movs	r3, #1
 80013c4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 80013c6:	2328      	movs	r3, #40	@ 0x28
 80013c8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013ca:	2307      	movs	r3, #7
 80013cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013ce:	2302      	movs	r3, #2
 80013d0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013d2:	2302      	movs	r3, #2
 80013d4:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4618      	mov	r0, r3
 80013dc:	f001 fda6 	bl	8002f2c <HAL_RCC_OscConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x74>
		Error_Handler();
 80013e6:	f000 f819 	bl	800141c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013ea:	230f      	movs	r3, #15
 80013ec:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ee:	2303      	movs	r3, #3
 80013f0:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013fa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001400:	463b      	mov	r3, r7
 8001402:	2104      	movs	r1, #4
 8001404:	4618      	mov	r0, r3
 8001406:	f002 fa93 	bl	8003930 <HAL_RCC_ClockConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x9e>
		Error_Handler();
 8001410:	f000 f804 	bl	800141c <Error_Handler>
	}
}
 8001414:	bf00      	nop
 8001416:	3758      	adds	r7, #88	@ 0x58
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8001420:	f04f 32ff 	mov.w	r2, #4294967295
 8001424:	2164      	movs	r1, #100	@ 0x64
 8001426:	2000      	movs	r0, #0
 8001428:	f7ff fbda 	bl	8000be0 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 800142c:	4a04      	ldr	r2, [pc, #16]	@ (8001440 <Error_Handler+0x24>)
 800142e:	4905      	ldr	r1, [pc, #20]	@ (8001444 <Error_Handler+0x28>)
 8001430:	4805      	ldr	r0, [pc, #20]	@ (8001448 <Error_Handler+0x2c>)
 8001432:	f7ff fbe9 	bl	8000c08 <log_event_names>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001436:	b672      	cpsid	i
}
 8001438:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 800143a:	bf00      	nop
 800143c:	e7fd      	b.n	800143a <Error_Handler+0x1e>
 800143e:	bf00      	nop
 8001440:	080091d0 	.word	0x080091d0
 8001444:	080091e0 	.word	0x080091e0
 8001448:	080091cc 	.word	0x080091cc

0800144c <assert_failed>:
 *         where the assert_param error has occurred.
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line) {
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001468:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <MX_SPI1_Init+0x68>)
 800146a:	4a19      	ldr	r2, [pc, #100]	@ (80014d0 <MX_SPI1_Init+0x6c>)
 800146c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800146e:	4b17      	ldr	r3, [pc, #92]	@ (80014cc <MX_SPI1_Init+0x68>)
 8001470:	2200      	movs	r2, #0
 8001472:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001474:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <MX_SPI1_Init+0x68>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800147a:	4b14      	ldr	r3, [pc, #80]	@ (80014cc <MX_SPI1_Init+0x68>)
 800147c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001480:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001482:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <MX_SPI1_Init+0x68>)
 8001484:	2202      	movs	r2, #2
 8001486:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001488:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <MX_SPI1_Init+0x68>)
 800148a:	2201      	movs	r2, #1
 800148c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <MX_SPI1_Init+0x68>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001494:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <MX_SPI1_Init+0x68>)
 8001496:	2200      	movs	r2, #0
 8001498:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800149a:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <MX_SPI1_Init+0x68>)
 800149c:	2200      	movs	r2, #0
 800149e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a0:	4b0a      	ldr	r3, [pc, #40]	@ (80014cc <MX_SPI1_Init+0x68>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80014a6:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <MX_SPI1_Init+0x68>)
 80014a8:	2207      	movs	r2, #7
 80014aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014ac:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <MX_SPI1_Init+0x68>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <MX_SPI1_Init+0x68>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014b8:	4804      	ldr	r0, [pc, #16]	@ (80014cc <MX_SPI1_Init+0x68>)
 80014ba:	f003 fc85 	bl	8004dc8 <HAL_SPI_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80014c4:	f7ff ffaa 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000021c 	.word	0x2000021c
 80014d0:	40013000 	.word	0x40013000

080014d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	@ 0x28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a53      	ldr	r2, [pc, #332]	@ (8001640 <HAL_SPI_MspInit+0x16c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	f040 80a0 	bne.w	8001638 <HAL_SPI_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014f8:	4b52      	ldr	r3, [pc, #328]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 80014fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014fc:	4a51      	ldr	r2, [pc, #324]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 80014fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001502:	6613      	str	r3, [r2, #96]	@ 0x60
 8001504:	4b4f      	ldr	r3, [pc, #316]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 8001506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001508:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001510:	4b4c      	ldr	r3, [pc, #304]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 8001512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001514:	4a4b      	ldr	r2, [pc, #300]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151c:	4b49      	ldr	r3, [pc, #292]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 800151e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001528:	4b46      	ldr	r3, [pc, #280]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 800152a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152c:	4a45      	ldr	r2, [pc, #276]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 800152e:	f043 0310 	orr.w	r3, r3, #16
 8001532:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001534:	4b43      	ldr	r3, [pc, #268]	@ (8001644 <HAL_SPI_MspInit+0x170>)
 8001536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001538:	f003 0310 	and.w	r3, r3, #16
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001540:	2310      	movs	r3, #16
 8001542:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001544:	2302      	movs	r3, #2
 8001546:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154c:	2303      	movs	r3, #3
 800154e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001550:	2305      	movs	r3, #5
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001554:	f107 0314 	add.w	r3, r7, #20
 8001558:	4619      	mov	r1, r3
 800155a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155e:	f001 f9bd 	bl	80028dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001562:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001568:	2302      	movs	r3, #2
 800156a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001570:	2303      	movs	r3, #3
 8001572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001574:	2305      	movs	r3, #5
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	4619      	mov	r1, r3
 800157e:	4832      	ldr	r0, [pc, #200]	@ (8001648 <HAL_SPI_MspInit+0x174>)
 8001580:	f001 f9ac 	bl	80028dc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001584:	4b31      	ldr	r3, [pc, #196]	@ (800164c <HAL_SPI_MspInit+0x178>)
 8001586:	4a32      	ldr	r2, [pc, #200]	@ (8001650 <HAL_SPI_MspInit+0x17c>)
 8001588:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800158a:	4b30      	ldr	r3, [pc, #192]	@ (800164c <HAL_SPI_MspInit+0x178>)
 800158c:	2201      	movs	r2, #1
 800158e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001590:	4b2e      	ldr	r3, [pc, #184]	@ (800164c <HAL_SPI_MspInit+0x178>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001596:	4b2d      	ldr	r3, [pc, #180]	@ (800164c <HAL_SPI_MspInit+0x178>)
 8001598:	2200      	movs	r2, #0
 800159a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800159c:	4b2b      	ldr	r3, [pc, #172]	@ (800164c <HAL_SPI_MspInit+0x178>)
 800159e:	2280      	movs	r2, #128	@ 0x80
 80015a0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015a2:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80015ae:	4b27      	ldr	r3, [pc, #156]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015b0:	2220      	movs	r2, #32
 80015b2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015b4:	4b25      	ldr	r3, [pc, #148]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80015ba:	4824      	ldr	r0, [pc, #144]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015bc:	f000 fe48 	bl	8002250 <HAL_DMA_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 80015c6:	f7ff ff29 	bl	800141c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a1f      	ldr	r2, [pc, #124]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80015d0:	4a1e      	ldr	r2, [pc, #120]	@ (800164c <HAL_SPI_MspInit+0x178>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80015d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015d8:	4a1f      	ldr	r2, [pc, #124]	@ (8001658 <HAL_SPI_MspInit+0x184>)
 80015da:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80015dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015de:	2201      	movs	r2, #1
 80015e0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015e4:	2210      	movs	r2, #16
 80015e6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015ee:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015f0:	2280      	movs	r2, #128	@ 0x80
 80015f2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015f4:	4b17      	ldr	r3, [pc, #92]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015fa:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001600:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 8001602:	2220      	movs	r2, #32
 8001604:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001606:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 8001608:	2200      	movs	r2, #0
 800160a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800160c:	4811      	ldr	r0, [pc, #68]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 800160e:	f000 fe1f 	bl	8002250 <HAL_DMA_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8001618:	f7ff ff00 	bl	800141c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a0d      	ldr	r2, [pc, #52]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 8001620:	655a      	str	r2, [r3, #84]	@ 0x54
 8001622:	4a0c      	ldr	r2, [pc, #48]	@ (8001654 <HAL_SPI_MspInit+0x180>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2100      	movs	r1, #0
 800162c:	2023      	movs	r0, #35	@ 0x23
 800162e:	f000 fdbf 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001632:	2023      	movs	r0, #35	@ 0x23
 8001634:	f000 fde8 	bl	8002208 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001638:	bf00      	nop
 800163a:	3728      	adds	r7, #40	@ 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40013000 	.word	0x40013000
 8001644:	40021000 	.word	0x40021000
 8001648:	48001000 	.word	0x48001000
 800164c:	20000280 	.word	0x20000280
 8001650:	4002001c 	.word	0x4002001c
 8001654:	200002c8 	.word	0x200002c8
 8001658:	40020030 	.word	0x40020030

0800165c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	4b0f      	ldr	r3, [pc, #60]	@ (80016a0 <HAL_MspInit+0x44>)
 8001664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001666:	4a0e      	ldr	r2, [pc, #56]	@ (80016a0 <HAL_MspInit+0x44>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6613      	str	r3, [r2, #96]	@ 0x60
 800166e:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <HAL_MspInit+0x44>)
 8001670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167a:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <HAL_MspInit+0x44>)
 800167c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167e:	4a08      	ldr	r2, [pc, #32]	@ (80016a0 <HAL_MspInit+0x44>)
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001684:	6593      	str	r3, [r2, #88]	@ 0x58
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <HAL_MspInit+0x44>)
 8001688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168e:	603b      	str	r3, [r7, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000

080016a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <NMI_Handler+0x4>

080016ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <HardFault_Handler+0x4>

080016b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <MemManage_Handler+0x4>

080016bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <BusFault_Handler+0x4>

080016c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <UsageFault_Handler+0x4>

080016cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016fa:	f000 fc49 	bl	8001f90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <DMA1_Channel2_IRQHandler+0x10>)
 800170a:	f001 f808 	bl	800271e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000280 	.word	0x20000280

08001718 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800171c:	4802      	ldr	r0, [pc, #8]	@ (8001728 <DMA1_Channel3_IRQHandler+0x10>)
 800171e:	f000 fffe 	bl	800271e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	200002c8 	.word	0x200002c8

0800172c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001730:	4802      	ldr	r0, [pc, #8]	@ (800173c <SPI1_IRQHandler+0x10>)
 8001732:	f004 f8a5 	bl	8005880 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	2000021c 	.word	0x2000021c

08001740 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001744:	4802      	ldr	r0, [pc, #8]	@ (8001750 <TIM6_DAC_IRQHandler+0x10>)
 8001746:	f004 ffb3 	bl	80066b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200003f8 	.word	0x200003f8

08001754 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <TIM7_IRQHandler+0x10>)
 800175a:	f004 ffa9 	bl	80066b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000444 	.word	0x20000444

08001768 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	e00a      	b.n	8001790 <_read+0x28>
		*ptr++ = __io_getchar();
 800177a:	f3af 8000 	nop.w
 800177e:	4601      	mov	r1, r0
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	1c5a      	adds	r2, r3, #1
 8001784:	60ba      	str	r2, [r7, #8]
 8001786:	b2ca      	uxtb	r2, r1
 8001788:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	3301      	adds	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	429a      	cmp	r2, r3
 8001796:	dbf0      	blt.n	800177a <_read+0x12>
	}

	return len;
 8001798:	687b      	ldr	r3, [r7, #4]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_fstat>:

int _fstat(int file, struct stat *st) {
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
 80017c2:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017ca:	605a      	str	r2, [r3, #4]
	return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <_isatty>:

int _isatty(int file) {
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80017e2:	2301      	movs	r3, #1
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
	...

0800180c <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8001814:	4a14      	ldr	r2, [pc, #80]	@ (8001868 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8001816:	4b15      	ldr	r3, [pc, #84]	@ (800186c <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001820:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <_sbrk+0x64>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d102      	bne.n	800182e <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001828:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <_sbrk+0x64>)
 800182a:	4a12      	ldr	r2, [pc, #72]	@ (8001874 <_sbrk+0x68>)
 800182c:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800182e:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	429a      	cmp	r2, r3
 800183a:	d207      	bcs.n	800184c <_sbrk+0x40>
		errno = ENOMEM;
 800183c:	f006 fd36 	bl	80082ac <__errno>
 8001840:	4603      	mov	r3, r0
 8001842:	220c      	movs	r2, #12
 8001844:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8001846:	f04f 33ff 	mov.w	r3, #4294967295
 800184a:	e009      	b.n	8001860 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <_sbrk+0x64>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <_sbrk+0x64>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	4a05      	ldr	r2, [pc, #20]	@ (8001870 <_sbrk+0x64>)
 800185c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800185e:	68fb      	ldr	r3, [r7, #12]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20018000 	.word	0x20018000
 800186c:	00000400 	.word	0x00000400
 8001870:	20000310 	.word	0x20000310
 8001874:	20000668 	.word	0x20000668

08001878 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <SystemInit+0x20>)
 800187e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001882:	4a05      	ldr	r2, [pc, #20]	@ (8001898 <SystemInit+0x20>)
 8001884:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001888:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08c      	sub	sp, #48	@ 0x30
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	2224      	movs	r2, #36	@ 0x24
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f006 fca0 	bl	80081f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b0:	463b      	mov	r3, r7
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <MX_TIM2_Init+0xa4>)
 80018bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80018c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <MX_TIM2_Init+0xa4>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001940 <MX_TIM2_Init+0xa4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001940 <MX_TIM2_Init+0xa4>)
 80018d0:	f04f 32ff 	mov.w	r2, #4294967295
 80018d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001940 <MX_TIM2_Init+0xa4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018dc:	4b18      	ldr	r3, [pc, #96]	@ (8001940 <MX_TIM2_Init+0xa4>)
 80018de:	2200      	movs	r2, #0
 80018e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018e2:	2301      	movs	r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018ea:	2301      	movs	r3, #1
 80018ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018f6:	2300      	movs	r3, #0
 80018f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018fa:	2301      	movs	r3, #1
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001902:	2300      	movs	r3, #0
 8001904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001906:	f107 030c 	add.w	r3, r7, #12
 800190a:	4619      	mov	r1, r3
 800190c:	480c      	ldr	r0, [pc, #48]	@ (8001940 <MX_TIM2_Init+0xa4>)
 800190e:	f004 fd0d 	bl	800632c <HAL_TIM_Encoder_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001918:	f7ff fd80 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800191c:	2300      	movs	r3, #0
 800191e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4619      	mov	r1, r3
 8001928:	4805      	ldr	r0, [pc, #20]	@ (8001940 <MX_TIM2_Init+0xa4>)
 800192a:	f005 f8a1 	bl	8006a70 <HAL_TIMEx_MasterConfigSynchronization>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001934:	f7ff fd72 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	3730      	adds	r7, #48	@ 0x30
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000314 	.word	0x20000314

08001944 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08c      	sub	sp, #48	@ 0x30
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800194a:	f107 030c 	add.w	r3, r7, #12
 800194e:	2224      	movs	r2, #36	@ 0x24
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f006 fc4c 	bl	80081f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001958:	463b      	mov	r3, r7
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001962:	4b21      	ldr	r3, [pc, #132]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 8001964:	4a21      	ldr	r2, [pc, #132]	@ (80019ec <MX_TIM3_Init+0xa8>)
 8001966:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001968:	4b1f      	ldr	r3, [pc, #124]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 800196a:	2200      	movs	r2, #0
 800196c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196e:	4b1e      	ldr	r3, [pc, #120]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001974:	4b1c      	ldr	r3, [pc, #112]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 8001976:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800197a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197c:	4b1a      	ldr	r3, [pc, #104]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001982:	4b19      	ldr	r3, [pc, #100]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001988:	2301      	movs	r3, #1
 800198a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800198c:	2300      	movs	r3, #0
 800198e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001990:	2301      	movs	r3, #1
 8001992:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001994:	2300      	movs	r3, #0
 8001996:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800199c:	2300      	movs	r3, #0
 800199e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019a0:	2301      	movs	r3, #1
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	4619      	mov	r1, r3
 80019b2:	480d      	ldr	r0, [pc, #52]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 80019b4:	f004 fcba 	bl	800632c <HAL_TIM_Encoder_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80019be:	f7ff fd2d 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c2:	2300      	movs	r3, #0
 80019c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019ca:	463b      	mov	r3, r7
 80019cc:	4619      	mov	r1, r3
 80019ce:	4806      	ldr	r0, [pc, #24]	@ (80019e8 <MX_TIM3_Init+0xa4>)
 80019d0:	f005 f84e 	bl	8006a70 <HAL_TIMEx_MasterConfigSynchronization>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80019da:	f7ff fd1f 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	3730      	adds	r7, #48	@ 0x30
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000360 	.word	0x20000360
 80019ec:	40000400 	.word	0x40000400

080019f0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08c      	sub	sp, #48	@ 0x30
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019f6:	f107 030c 	add.w	r3, r7, #12
 80019fa:	2224      	movs	r2, #36	@ 0x24
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f006 fbf6 	bl	80081f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a04:	463b      	mov	r3, r7
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a0e:	4b21      	ldr	r3, [pc, #132]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a10:	4a21      	ldr	r2, [pc, #132]	@ (8001a98 <MX_TIM5_Init+0xa8>)
 8001a12:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a14:	4b1f      	ldr	r3, [pc, #124]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001a20:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a22:	f04f 32ff 	mov.w	r2, #4294967295
 8001a26:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a28:	4b1a      	ldr	r3, [pc, #104]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2e:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a34:	2301      	movs	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	480d      	ldr	r0, [pc, #52]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a60:	f004 fc64 	bl	800632c <HAL_TIM_Encoder_Init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001a6a:	f7ff fcd7 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a76:	463b      	mov	r3, r7
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4806      	ldr	r0, [pc, #24]	@ (8001a94 <MX_TIM5_Init+0xa4>)
 8001a7c:	f004 fff8 	bl	8006a70 <HAL_TIMEx_MasterConfigSynchronization>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001a86:	f7ff fcc9 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a8a:	bf00      	nop
 8001a8c:	3730      	adds	r7, #48	@ 0x30
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200003ac 	.word	0x200003ac
 8001a98:	40000c00 	.word	0x40000c00

08001a9c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001aac:	4b14      	ldr	r3, [pc, #80]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001aae:	4a15      	ldr	r2, [pc, #84]	@ (8001b04 <MX_TIM6_Init+0x68>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ab4:	224f      	movs	r2, #79	@ 0x4f
 8001ab6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8001abe:	4b10      	ldr	r3, [pc, #64]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ac0:	2213      	movs	r2, #19
 8001ac2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ac6:	2280      	movs	r2, #128	@ 0x80
 8001ac8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001acc:	f004 fb24 	bl	8006118 <HAL_TIM_Base_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001ad6:	f7ff fca1 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ada:	2320      	movs	r3, #32
 8001adc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ae8:	f004 ffc2 	bl	8006a70 <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001af2:	f7ff fc93 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200003f8 	.word	0x200003f8
 8001b04:	40001000 	.word	0x40001000

08001b08 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0e:	1d3b      	adds	r3, r7, #4
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001b18:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b1a:	4a15      	ldr	r2, [pc, #84]	@ (8001b70 <MX_TIM7_Init+0x68>)
 8001b1c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8001b1e:	4b13      	ldr	r3, [pc, #76]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b20:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001b24:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b26:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8001b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b2e:	2209      	movs	r2, #9
 8001b30:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b32:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b34:	2280      	movs	r2, #128	@ 0x80
 8001b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001b38:	480c      	ldr	r0, [pc, #48]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b3a:	f004 faed 	bl	8006118 <HAL_TIM_Base_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001b44:	f7ff fc6a 	bl	800141c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001b50:	1d3b      	adds	r3, r7, #4
 8001b52:	4619      	mov	r1, r3
 8001b54:	4805      	ldr	r0, [pc, #20]	@ (8001b6c <MX_TIM7_Init+0x64>)
 8001b56:	f004 ff8b 	bl	8006a70 <HAL_TIMEx_MasterConfigSynchronization>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001b60:	f7ff fc5c 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000444 	.word	0x20000444
 8001b70:	40001400 	.word	0x40001400

08001b74 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08e      	sub	sp, #56	@ 0x38
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b94:	d145      	bne.n	8001c22 <HAL_TIM_Encoder_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b96:	4b53      	ldr	r3, [pc, #332]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9a:	4a52      	ldr	r2, [pc, #328]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ba2:	4b50      	ldr	r3, [pc, #320]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	623b      	str	r3, [r7, #32]
 8001bac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bae:	4b4d      	ldr	r3, [pc, #308]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb2:	4a4c      	ldr	r2, [pc, #304]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bba:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	61fb      	str	r3, [r7, #28]
 8001bc4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc6:	4b47      	ldr	r3, [pc, #284]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bca:	4a46      	ldr	r2, [pc, #280]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001bcc:	f043 0302 	orr.w	r3, r3, #2
 8001bd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd2:	4b44      	ldr	r3, [pc, #272]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	61bb      	str	r3, [r7, #24]
 8001bdc:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bde:	2320      	movs	r3, #32
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	2302      	movs	r3, #2
 8001be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bea:	2300      	movs	r3, #0
 8001bec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bfc:	f000 fe6e 	bl	80028dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c00:	2308      	movs	r3, #8
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c10:	2301      	movs	r3, #1
 8001c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4833      	ldr	r0, [pc, #204]	@ (8001ce8 <HAL_TIM_Encoder_MspInit+0x174>)
 8001c1c:	f000 fe5e 	bl	80028dc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001c20:	e05c      	b.n	8001cdc <HAL_TIM_Encoder_MspInit+0x168>
  else if(tim_encoderHandle->Instance==TIM3)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a31      	ldr	r2, [pc, #196]	@ (8001cec <HAL_TIM_Encoder_MspInit+0x178>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d129      	bne.n	8001c80 <HAL_TIM_Encoder_MspInit+0x10c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c30:	4a2c      	ldr	r2, [pc, #176]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c32:	f043 0302 	orr.w	r3, r3, #2
 8001c36:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c38:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c44:	4b27      	ldr	r3, [pc, #156]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c48:	4a26      	ldr	r2, [pc, #152]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c50:	4b24      	ldr	r3, [pc, #144]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c5c:	23c0      	movs	r3, #192	@ 0xc0
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c60:	2302      	movs	r3, #2
 8001c62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c74:	4619      	mov	r1, r3
 8001c76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c7a:	f000 fe2f 	bl	80028dc <HAL_GPIO_Init>
}
 8001c7e:	e02d      	b.n	8001cdc <HAL_TIM_Encoder_MspInit+0x168>
  else if(tim_encoderHandle->Instance==TIM5)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d128      	bne.n	8001cdc <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c8a:	4b16      	ldr	r3, [pc, #88]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c90:	f043 0308 	orr.w	r3, r3, #8
 8001c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c96:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <HAL_TIM_Encoder_MspInit+0x170>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd8:	f000 fe00 	bl	80028dc <HAL_GPIO_Init>
}
 8001cdc:	bf00      	nop
 8001cde:	3738      	adds	r7, #56	@ 0x38
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	48000400 	.word	0x48000400
 8001cec:	40000400 	.word	0x40000400
 8001cf0:	40000c00 	.word	0x40000c00

08001cf4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1a      	ldr	r2, [pc, #104]	@ (8001d6c <HAL_TIM_Base_MspInit+0x78>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d114      	bne.n	8001d30 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d06:	4b1a      	ldr	r3, [pc, #104]	@ (8001d70 <HAL_TIM_Base_MspInit+0x7c>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	4a19      	ldr	r2, [pc, #100]	@ (8001d70 <HAL_TIM_Base_MspInit+0x7c>)
 8001d0c:	f043 0310 	orr.w	r3, r3, #16
 8001d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d12:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_TIM_Base_MspInit+0x7c>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	f003 0310 	and.w	r3, r3, #16
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2100      	movs	r1, #0
 8001d22:	2036      	movs	r0, #54	@ 0x36
 8001d24:	f000 fa44 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d28:	2036      	movs	r0, #54	@ 0x36
 8001d2a:	f000 fa6d 	bl	8002208 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001d2e:	e018      	b.n	8001d62 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a0f      	ldr	r2, [pc, #60]	@ (8001d74 <HAL_TIM_Base_MspInit+0x80>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d113      	bne.n	8001d62 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d70 <HAL_TIM_Base_MspInit+0x7c>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d70 <HAL_TIM_Base_MspInit+0x7c>)
 8001d40:	f043 0320 	orr.w	r3, r3, #32
 8001d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d46:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <HAL_TIM_Base_MspInit+0x7c>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4a:	f003 0320 	and.w	r3, r3, #32
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	2037      	movs	r0, #55	@ 0x37
 8001d58:	f000 fa2a 	bl	80021b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001d5c:	2037      	movs	r0, #55	@ 0x37
 8001d5e:	f000 fa53 	bl	8002208 <HAL_NVIC_EnableIRQ>
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40001000 	.word	0x40001000
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40001400 	.word	0x40001400

08001d78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d7c:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001d7e:	4a15      	ldr	r2, [pc, #84]	@ (8001dd4 <MX_USART1_UART_Init+0x5c>)
 8001d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d82:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001d84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8a:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d90:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d96:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001d9e:	220c      	movs	r2, #12
 8001da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da2:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da8:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dae:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dba:	4805      	ldr	r0, [pc, #20]	@ (8001dd0 <MX_USART1_UART_Init+0x58>)
 8001dbc:	f004 ffcc 	bl	8006d58 <HAL_UART_Init>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001dc6:	f7ff fb29 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000490 	.word	0x20000490
 8001dd4:	40013800 	.word	0x40013800

08001dd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b0ac      	sub	sp, #176	@ 0xb0
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	2288      	movs	r2, #136	@ 0x88
 8001df6:	2100      	movs	r1, #0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f006 f9f9 	bl	80081f0 <memset>
  if(uartHandle->Instance==USART1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a21      	ldr	r2, [pc, #132]	@ (8001e88 <HAL_UART_MspInit+0xb0>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d13a      	bne.n	8001e7e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e10:	f107 0314 	add.w	r3, r7, #20
 8001e14:	4618      	mov	r0, r3
 8001e16:	f002 f84f 	bl	8003eb8 <HAL_RCCEx_PeriphCLKConfig>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e20:	f7ff fafc 	bl	800141c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e24:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <HAL_UART_MspInit+0xb4>)
 8001e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e28:	4a18      	ldr	r2, [pc, #96]	@ (8001e8c <HAL_UART_MspInit+0xb4>)
 8001e2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e30:	4b16      	ldr	r3, [pc, #88]	@ (8001e8c <HAL_UART_MspInit+0xb4>)
 8001e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3c:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <HAL_UART_MspInit+0xb4>)
 8001e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e40:	4a12      	ldr	r2, [pc, #72]	@ (8001e8c <HAL_UART_MspInit+0xb4>)
 8001e42:	f043 0302 	orr.w	r3, r3, #2
 8001e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e48:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <HAL_UART_MspInit+0xb4>)
 8001e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e54:	23c0      	movs	r3, #192	@ 0xc0
 8001e56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e66:	2303      	movs	r3, #3
 8001e68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e6c:	2307      	movs	r3, #7
 8001e6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e72:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	@ (8001e90 <HAL_UART_MspInit+0xb8>)
 8001e7a:	f000 fd2f 	bl	80028dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e7e:	bf00      	nop
 8001e80:	37b0      	adds	r7, #176	@ 0xb0
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40013800 	.word	0x40013800
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	48000400 	.word	0x48000400

08001e94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ecc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e98:	f7ff fcee 	bl	8001878 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e9c:	480c      	ldr	r0, [pc, #48]	@ (8001ed0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e9e:	490d      	ldr	r1, [pc, #52]	@ (8001ed4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed8 <LoopForever+0xe>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea4:	e002      	b.n	8001eac <LoopCopyDataInit>

08001ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eaa:	3304      	adds	r3, #4

08001eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb0:	d3f9      	bcc.n	8001ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ee0 <LoopForever+0x16>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb8:	e001      	b.n	8001ebe <LoopFillZerobss>

08001eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ebc:	3204      	adds	r2, #4

08001ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec0:	d3fb      	bcc.n	8001eba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f006 f9f9 	bl	80082b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ec6:	f7ff fa39 	bl	800133c <main>

08001eca <LoopForever>:

LoopForever:
    b LoopForever
 8001eca:	e7fe      	b.n	8001eca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ecc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001ed8:	080094bc 	.word	0x080094bc
  ldr r2, =_sbss
 8001edc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001ee0:	20000668 	.word	0x20000668

08001ee4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <ADC1_2_IRQHandler>

08001ee6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef0:	2003      	movs	r0, #3
 8001ef2:	f000 f93d 	bl	8002170 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ef6:	200f      	movs	r0, #15
 8001ef8:	f000 f80e 	bl	8001f18 <HAL_InitTick>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	71fb      	strb	r3, [r7, #7]
 8001f06:	e001      	b.n	8001f0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f08:	f7ff fba8 	bl	800165c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
	...

08001f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f24:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <HAL_InitTick+0x6c>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d023      	beq.n	8001f74 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f2c:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <HAL_InitTick+0x70>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <HAL_InitTick+0x6c>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	4619      	mov	r1, r3
 8001f36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 f978 	bl	8002238 <HAL_SYSTICK_Config>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10f      	bne.n	8001f6e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b0f      	cmp	r3, #15
 8001f52:	d809      	bhi.n	8001f68 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f54:	2200      	movs	r2, #0
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	f04f 30ff 	mov.w	r0, #4294967295
 8001f5c:	f000 f928 	bl	80021b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f60:	4a0a      	ldr	r2, [pc, #40]	@ (8001f8c <HAL_InitTick+0x74>)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	e007      	b.n	8001f78 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	e004      	b.n	8001f78 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	73fb      	strb	r3, [r7, #15]
 8001f72:	e001      	b.n	8001f78 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000008 	.word	0x20000008
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	20000004 	.word	0x20000004

08001f90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f94:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HAL_IncTick+0x20>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <HAL_IncTick+0x24>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	4a04      	ldr	r2, [pc, #16]	@ (8001fb4 <HAL_IncTick+0x24>)
 8001fa2:	6013      	str	r3, [r2, #0]
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	20000008 	.word	0x20000008
 8001fb4:	20000518 	.word	0x20000518

08001fb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  return uwTick;
 8001fbc:	4b03      	ldr	r3, [pc, #12]	@ (8001fcc <HAL_GetTick+0x14>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000518 	.word	0x20000518

08001fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fec:	4013      	ands	r3, r2
 8001fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002002:	4a04      	ldr	r2, [pc, #16]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	60d3      	str	r3, [r2, #12]
}
 8002008:	bf00      	nop
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <__NVIC_GetPriorityGrouping+0x18>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	0a1b      	lsrs	r3, r3, #8
 8002022:	f003 0307 	and.w	r3, r3, #7
}
 8002026:	4618      	mov	r0, r3
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	2b00      	cmp	r3, #0
 8002044:	db0b      	blt.n	800205e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	f003 021f 	and.w	r2, r3, #31
 800204c:	4907      	ldr	r1, [pc, #28]	@ (800206c <__NVIC_EnableIRQ+0x38>)
 800204e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002052:	095b      	lsrs	r3, r3, #5
 8002054:	2001      	movs	r0, #1
 8002056:	fa00 f202 	lsl.w	r2, r0, r2
 800205a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000e100 	.word	0xe000e100

08002070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	6039      	str	r1, [r7, #0]
 800207a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002080:	2b00      	cmp	r3, #0
 8002082:	db0a      	blt.n	800209a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	b2da      	uxtb	r2, r3
 8002088:	490c      	ldr	r1, [pc, #48]	@ (80020bc <__NVIC_SetPriority+0x4c>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	0112      	lsls	r2, r2, #4
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	440b      	add	r3, r1
 8002094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002098:	e00a      	b.n	80020b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4908      	ldr	r1, [pc, #32]	@ (80020c0 <__NVIC_SetPriority+0x50>)
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	3b04      	subs	r3, #4
 80020a8:	0112      	lsls	r2, r2, #4
 80020aa:	b2d2      	uxtb	r2, r2
 80020ac:	440b      	add	r3, r1
 80020ae:	761a      	strb	r2, [r3, #24]
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000e100 	.word	0xe000e100
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b089      	sub	sp, #36	@ 0x24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	f1c3 0307 	rsb	r3, r3, #7
 80020de:	2b04      	cmp	r3, #4
 80020e0:	bf28      	it	cs
 80020e2:	2304      	movcs	r3, #4
 80020e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3304      	adds	r3, #4
 80020ea:	2b06      	cmp	r3, #6
 80020ec:	d902      	bls.n	80020f4 <NVIC_EncodePriority+0x30>
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3b03      	subs	r3, #3
 80020f2:	e000      	b.n	80020f6 <NVIC_EncodePriority+0x32>
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f8:	f04f 32ff 	mov.w	r2, #4294967295
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43da      	mvns	r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	401a      	ands	r2, r3
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800210c:	f04f 31ff 	mov.w	r1, #4294967295
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	43d9      	mvns	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800211c:	4313      	orrs	r3, r2
         );
}
 800211e:	4618      	mov	r0, r3
 8002120:	3724      	adds	r7, #36	@ 0x24
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3b01      	subs	r3, #1
 8002138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800213c:	d301      	bcc.n	8002142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213e:	2301      	movs	r3, #1
 8002140:	e00f      	b.n	8002162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002142:	4a0a      	ldr	r2, [pc, #40]	@ (800216c <SysTick_Config+0x40>)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3b01      	subs	r3, #1
 8002148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214a:	210f      	movs	r1, #15
 800214c:	f04f 30ff 	mov.w	r0, #4294967295
 8002150:	f7ff ff8e 	bl	8002070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002154:	4b05      	ldr	r3, [pc, #20]	@ (800216c <SysTick_Config+0x40>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215a:	4b04      	ldr	r3, [pc, #16]	@ (800216c <SysTick_Config+0x40>)
 800215c:	2207      	movs	r2, #7
 800215e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	e000e010 	.word	0xe000e010

08002170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b07      	cmp	r3, #7
 800217c:	d00f      	beq.n	800219e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2b06      	cmp	r3, #6
 8002182:	d00c      	beq.n	800219e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b05      	cmp	r3, #5
 8002188:	d009      	beq.n	800219e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b04      	cmp	r3, #4
 800218e:	d006      	beq.n	800219e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b03      	cmp	r3, #3
 8002194:	d003      	beq.n	800219e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002196:	21a6      	movs	r1, #166	@ 0xa6
 8002198:	4804      	ldr	r0, [pc, #16]	@ (80021ac <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800219a:	f7ff f957 	bl	800144c <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7ff ff16 	bl	8001fd0 <__NVIC_SetPriorityGrouping>
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	080091e8 	.word	0x080091e8

080021b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021be:	2300      	movs	r3, #0
 80021c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b0f      	cmp	r3, #15
 80021c6:	d903      	bls.n	80021d0 <HAL_NVIC_SetPriority+0x20>
 80021c8:	21be      	movs	r1, #190	@ 0xbe
 80021ca:	480e      	ldr	r0, [pc, #56]	@ (8002204 <HAL_NVIC_SetPriority+0x54>)
 80021cc:	f7ff f93e 	bl	800144c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b0f      	cmp	r3, #15
 80021d4:	d903      	bls.n	80021de <HAL_NVIC_SetPriority+0x2e>
 80021d6:	21bf      	movs	r1, #191	@ 0xbf
 80021d8:	480a      	ldr	r0, [pc, #40]	@ (8002204 <HAL_NVIC_SetPriority+0x54>)
 80021da:	f7ff f937 	bl	800144c <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80021de:	f7ff ff1b 	bl	8002018 <__NVIC_GetPriorityGrouping>
 80021e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	68b9      	ldr	r1, [r7, #8]
 80021e8:	6978      	ldr	r0, [r7, #20]
 80021ea:	f7ff ff6b 	bl	80020c4 <NVIC_EncodePriority>
 80021ee:	4602      	mov	r2, r0
 80021f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f4:	4611      	mov	r1, r2
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff ff3a 	bl	8002070 <__NVIC_SetPriority>
}
 80021fc:	bf00      	nop
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	080091e8 	.word	0x080091e8

08002208 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	2b00      	cmp	r3, #0
 8002218:	da03      	bge.n	8002222 <HAL_NVIC_EnableIRQ+0x1a>
 800221a:	21d2      	movs	r1, #210	@ 0xd2
 800221c:	4805      	ldr	r0, [pc, #20]	@ (8002234 <HAL_NVIC_EnableIRQ+0x2c>)
 800221e:	f7ff f915 	bl	800144c <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff04 	bl	8002034 <__NVIC_EnableIRQ>
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	080091e8 	.word	0x080091e8

08002238 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ff73 	bl	800212c <SysTick_Config>
 8002246:	4603      	mov	r3, r0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e19d      	b.n	800259e <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a79      	ldr	r2, [pc, #484]	@ (800244c <HAL_DMA_Init+0x1fc>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d044      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a77      	ldr	r2, [pc, #476]	@ (8002450 <HAL_DMA_Init+0x200>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d03f      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a76      	ldr	r2, [pc, #472]	@ (8002454 <HAL_DMA_Init+0x204>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d03a      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a74      	ldr	r2, [pc, #464]	@ (8002458 <HAL_DMA_Init+0x208>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d035      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a73      	ldr	r2, [pc, #460]	@ (800245c <HAL_DMA_Init+0x20c>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d030      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a71      	ldr	r2, [pc, #452]	@ (8002460 <HAL_DMA_Init+0x210>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d02b      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a70      	ldr	r2, [pc, #448]	@ (8002464 <HAL_DMA_Init+0x214>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d026      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002468 <HAL_DMA_Init+0x218>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d021      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a6d      	ldr	r2, [pc, #436]	@ (800246c <HAL_DMA_Init+0x21c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d01c      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a6b      	ldr	r2, [pc, #428]	@ (8002470 <HAL_DMA_Init+0x220>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d017      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a6a      	ldr	r2, [pc, #424]	@ (8002474 <HAL_DMA_Init+0x224>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d012      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a68      	ldr	r2, [pc, #416]	@ (8002478 <HAL_DMA_Init+0x228>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d00d      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a67      	ldr	r2, [pc, #412]	@ (800247c <HAL_DMA_Init+0x22c>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d008      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a65      	ldr	r2, [pc, #404]	@ (8002480 <HAL_DMA_Init+0x230>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d003      	beq.n	80022f6 <HAL_DMA_Init+0xa6>
 80022ee:	21a5      	movs	r1, #165	@ 0xa5
 80022f0:	4864      	ldr	r0, [pc, #400]	@ (8002484 <HAL_DMA_Init+0x234>)
 80022f2:	f7ff f8ab 	bl	800144c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00c      	beq.n	8002318 <HAL_DMA_Init+0xc8>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	2b10      	cmp	r3, #16
 8002304:	d008      	beq.n	8002318 <HAL_DMA_Init+0xc8>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800230e:	d003      	beq.n	8002318 <HAL_DMA_Init+0xc8>
 8002310:	21a6      	movs	r1, #166	@ 0xa6
 8002312:	485c      	ldr	r0, [pc, #368]	@ (8002484 <HAL_DMA_Init+0x234>)
 8002314:	f7ff f89a 	bl	800144c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	2b40      	cmp	r3, #64	@ 0x40
 800231e:	d007      	beq.n	8002330 <HAL_DMA_Init+0xe0>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d003      	beq.n	8002330 <HAL_DMA_Init+0xe0>
 8002328:	21a7      	movs	r1, #167	@ 0xa7
 800232a:	4856      	ldr	r0, [pc, #344]	@ (8002484 <HAL_DMA_Init+0x234>)
 800232c:	f7ff f88e 	bl	800144c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	2b80      	cmp	r3, #128	@ 0x80
 8002336:	d007      	beq.n	8002348 <HAL_DMA_Init+0xf8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_DMA_Init+0xf8>
 8002340:	21a8      	movs	r1, #168	@ 0xa8
 8002342:	4850      	ldr	r0, [pc, #320]	@ (8002484 <HAL_DMA_Init+0x234>)
 8002344:	f7ff f882 	bl	800144c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d00d      	beq.n	800236c <HAL_DMA_Init+0x11c>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002358:	d008      	beq.n	800236c <HAL_DMA_Init+0x11c>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002362:	d003      	beq.n	800236c <HAL_DMA_Init+0x11c>
 8002364:	21a9      	movs	r1, #169	@ 0xa9
 8002366:	4847      	ldr	r0, [pc, #284]	@ (8002484 <HAL_DMA_Init+0x234>)
 8002368:	f7ff f870 	bl	800144c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00d      	beq.n	8002390 <HAL_DMA_Init+0x140>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800237c:	d008      	beq.n	8002390 <HAL_DMA_Init+0x140>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002386:	d003      	beq.n	8002390 <HAL_DMA_Init+0x140>
 8002388:	21aa      	movs	r1, #170	@ 0xaa
 800238a:	483e      	ldr	r0, [pc, #248]	@ (8002484 <HAL_DMA_Init+0x234>)
 800238c:	f7ff f85e 	bl	800144c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d007      	beq.n	80023a8 <HAL_DMA_Init+0x158>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	2b20      	cmp	r3, #32
 800239e:	d003      	beq.n	80023a8 <HAL_DMA_Init+0x158>
 80023a0:	21ab      	movs	r1, #171	@ 0xab
 80023a2:	4838      	ldr	r0, [pc, #224]	@ (8002484 <HAL_DMA_Init+0x234>)
 80023a4:	f7ff f852 	bl	800144c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d012      	beq.n	80023d6 <HAL_DMA_Init+0x186>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023b8:	d00d      	beq.n	80023d6 <HAL_DMA_Init+0x186>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023c2:	d008      	beq.n	80023d6 <HAL_DMA_Init+0x186>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80023cc:	d003      	beq.n	80023d6 <HAL_DMA_Init+0x186>
 80023ce:	21ac      	movs	r1, #172	@ 0xac
 80023d0:	482c      	ldr	r0, [pc, #176]	@ (8002484 <HAL_DMA_Init+0x234>)
 80023d2:	f7ff f83b 	bl	800144c <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d01f      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d01b      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d017      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	d013      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d00f      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b05      	cmp	r3, #5
 8002404:	d00b      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b06      	cmp	r3, #6
 800240c:	d007      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b07      	cmp	r3, #7
 8002414:	d003      	beq.n	800241e <HAL_DMA_Init+0x1ce>
 8002416:	21ae      	movs	r1, #174	@ 0xae
 8002418:	481a      	ldr	r0, [pc, #104]	@ (8002484 <HAL_DMA_Init+0x234>)
 800241a:	f7ff f817 	bl	800144c <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	4b18      	ldr	r3, [pc, #96]	@ (8002488 <HAL_DMA_Init+0x238>)
 8002426:	429a      	cmp	r2, r3
 8002428:	d836      	bhi.n	8002498 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	461a      	mov	r2, r3
 8002430:	4b16      	ldr	r3, [pc, #88]	@ (800248c <HAL_DMA_Init+0x23c>)
 8002432:	4413      	add	r3, r2
 8002434:	4a16      	ldr	r2, [pc, #88]	@ (8002490 <HAL_DMA_Init+0x240>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	091b      	lsrs	r3, r3, #4
 800243c:	009a      	lsls	r2, r3, #2
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a13      	ldr	r2, [pc, #76]	@ (8002494 <HAL_DMA_Init+0x244>)
 8002446:	641a      	str	r2, [r3, #64]	@ 0x40
 8002448:	e035      	b.n	80024b6 <HAL_DMA_Init+0x266>
 800244a:	bf00      	nop
 800244c:	40020008 	.word	0x40020008
 8002450:	4002001c 	.word	0x4002001c
 8002454:	40020030 	.word	0x40020030
 8002458:	40020044 	.word	0x40020044
 800245c:	40020058 	.word	0x40020058
 8002460:	4002006c 	.word	0x4002006c
 8002464:	40020080 	.word	0x40020080
 8002468:	40020408 	.word	0x40020408
 800246c:	4002041c 	.word	0x4002041c
 8002470:	40020430 	.word	0x40020430
 8002474:	40020444 	.word	0x40020444
 8002478:	40020458 	.word	0x40020458
 800247c:	4002046c 	.word	0x4002046c
 8002480:	40020480 	.word	0x40020480
 8002484:	08009224 	.word	0x08009224
 8002488:	40020407 	.word	0x40020407
 800248c:	bffdfff8 	.word	0xbffdfff8
 8002490:	cccccccd 	.word	0xcccccccd
 8002494:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	4b42      	ldr	r3, [pc, #264]	@ (80025a8 <HAL_DMA_Init+0x358>)
 80024a0:	4413      	add	r3, r2
 80024a2:	4a42      	ldr	r2, [pc, #264]	@ (80025ac <HAL_DMA_Init+0x35c>)
 80024a4:	fba2 2303 	umull	r2, r3, r2, r3
 80024a8:	091b      	lsrs	r3, r3, #4
 80024aa:	009a      	lsls	r2, r3, #2
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a3f      	ldr	r2, [pc, #252]	@ (80025b0 <HAL_DMA_Init+0x360>)
 80024b4:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2202      	movs	r2, #2
 80024ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80024cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024d0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80024da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002510:	d039      	beq.n	8002586 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	4a27      	ldr	r2, [pc, #156]	@ (80025b4 <HAL_DMA_Init+0x364>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d11a      	bne.n	8002552 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800251c:	4b26      	ldr	r3, [pc, #152]	@ (80025b8 <HAL_DMA_Init+0x368>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002524:	f003 031c 	and.w	r3, r3, #28
 8002528:	210f      	movs	r1, #15
 800252a:	fa01 f303 	lsl.w	r3, r1, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	4921      	ldr	r1, [pc, #132]	@ (80025b8 <HAL_DMA_Init+0x368>)
 8002532:	4013      	ands	r3, r2
 8002534:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002536:	4b20      	ldr	r3, [pc, #128]	@ (80025b8 <HAL_DMA_Init+0x368>)
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6859      	ldr	r1, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	f003 031c 	and.w	r3, r3, #28
 8002546:	fa01 f303 	lsl.w	r3, r1, r3
 800254a:	491b      	ldr	r1, [pc, #108]	@ (80025b8 <HAL_DMA_Init+0x368>)
 800254c:	4313      	orrs	r3, r2
 800254e:	600b      	str	r3, [r1, #0]
 8002550:	e019      	b.n	8002586 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002552:	4b1a      	ldr	r3, [pc, #104]	@ (80025bc <HAL_DMA_Init+0x36c>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f003 031c 	and.w	r3, r3, #28
 800255e:	210f      	movs	r1, #15
 8002560:	fa01 f303 	lsl.w	r3, r1, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	4915      	ldr	r1, [pc, #84]	@ (80025bc <HAL_DMA_Init+0x36c>)
 8002568:	4013      	ands	r3, r2
 800256a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800256c:	4b13      	ldr	r3, [pc, #76]	@ (80025bc <HAL_DMA_Init+0x36c>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6859      	ldr	r1, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002578:	f003 031c 	and.w	r3, r3, #28
 800257c:	fa01 f303 	lsl.w	r3, r1, r3
 8002580:	490e      	ldr	r1, [pc, #56]	@ (80025bc <HAL_DMA_Init+0x36c>)
 8002582:	4313      	orrs	r3, r2
 8002584:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	bffdfbf8 	.word	0xbffdfbf8
 80025ac:	cccccccd 	.word	0xcccccccd
 80025b0:	40020400 	.word	0x40020400
 80025b4:	40020000 	.word	0x40020000
 80025b8:	400200a8 	.word	0x400200a8
 80025bc:	400204a8 	.word	0x400204a8

080025c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
 80025cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_DMA_Start_IT+0x20>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025de:	d304      	bcc.n	80025ea <HAL_DMA_Start_IT+0x2a>
 80025e0:	f240 11df 	movw	r1, #479	@ 0x1df
 80025e4:	482c      	ldr	r0, [pc, #176]	@ (8002698 <HAL_DMA_Start_IT+0xd8>)
 80025e6:	f7fe ff31 	bl	800144c <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_DMA_Start_IT+0x38>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e04b      	b.n	8002690 <HAL_DMA_Start_IT+0xd0>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b01      	cmp	r3, #1
 800260a:	d13a      	bne.n	8002682 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0201 	bic.w	r2, r2, #1
 8002628:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	68b9      	ldr	r1, [r7, #8]
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 f923 	bl	800287c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	2b00      	cmp	r3, #0
 800263c:	d008      	beq.n	8002650 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 020e 	orr.w	r2, r2, #14
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e00f      	b.n	8002670 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0204 	bic.w	r2, r2, #4
 800265e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 020a 	orr.w	r2, r2, #10
 800266e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0201 	orr.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	e005      	b.n	800268e <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800268a:	2302      	movs	r3, #2
 800268c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800268e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	08009224 	.word	0x08009224

0800269c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026a4:	2300      	movs	r3, #0
 80026a6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d005      	beq.n	80026c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2204      	movs	r2, #4
 80026b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	73fb      	strb	r3, [r7, #15]
 80026be:	e029      	b.n	8002714 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 020e 	bic.w	r2, r2, #14
 80026ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0201 	bic.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e4:	f003 021c 	and.w	r2, r3, #28
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ec:	2101      	movs	r1, #1
 80026ee:	fa01 f202 	lsl.w	r2, r1, r2
 80026f2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	4798      	blx	r3
    }
  }
  return status;
 8002714:	7bfb      	ldrb	r3, [r7, #15]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273a:	f003 031c 	and.w	r3, r3, #28
 800273e:	2204      	movs	r2, #4
 8002740:	409a      	lsls	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4013      	ands	r3, r2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d026      	beq.n	8002798 <HAL_DMA_IRQHandler+0x7a>
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	2b00      	cmp	r3, #0
 8002752:	d021      	beq.n	8002798 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d107      	bne.n	8002772 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0204 	bic.w	r2, r2, #4
 8002770:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	f003 021c 	and.w	r2, r3, #28
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	2104      	movs	r1, #4
 8002780:	fa01 f202 	lsl.w	r2, r1, r2
 8002784:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	2b00      	cmp	r3, #0
 800278c:	d071      	beq.n	8002872 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002796:	e06c      	b.n	8002872 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279c:	f003 031c 	and.w	r3, r3, #28
 80027a0:	2202      	movs	r2, #2
 80027a2:	409a      	lsls	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d02e      	beq.n	800280a <HAL_DMA_IRQHandler+0xec>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d029      	beq.n	800280a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0320 	and.w	r3, r3, #32
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10b      	bne.n	80027dc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f022 020a 	bic.w	r2, r2, #10
 80027d2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e0:	f003 021c 	and.w	r2, r3, #28
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e8:	2102      	movs	r1, #2
 80027ea:	fa01 f202 	lsl.w	r2, r1, r2
 80027ee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d038      	beq.n	8002872 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002808:	e033      	b.n	8002872 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280e:	f003 031c 	and.w	r3, r3, #28
 8002812:	2208      	movs	r2, #8
 8002814:	409a      	lsls	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	4013      	ands	r3, r2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d02a      	beq.n	8002874 <HAL_DMA_IRQHandler+0x156>
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b00      	cmp	r3, #0
 8002826:	d025      	beq.n	8002874 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 020e 	bic.w	r2, r2, #14
 8002836:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283c:	f003 021c 	and.w	r2, r3, #28
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002844:	2101      	movs	r1, #1
 8002846:	fa01 f202 	lsl.w	r2, r1, r2
 800284a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002866:	2b00      	cmp	r3, #0
 8002868:	d004      	beq.n	8002874 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002872:	bf00      	nop
 8002874:	bf00      	nop
}
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
 8002888:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288e:	f003 021c 	and.w	r2, r3, #28
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	2101      	movs	r1, #1
 8002898:	fa01 f202 	lsl.w	r2, r1, r2
 800289c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2b10      	cmp	r3, #16
 80028ac:	d108      	bne.n	80028c0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028be:	e007      	b.n	80028d0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68ba      	ldr	r2, [r7, #8]
 80028c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	60da      	str	r2, [r3, #12]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028f0:	d01f      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a3c      	ldr	r2, [pc, #240]	@ (80029e8 <HAL_GPIO_Init+0x10c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d01b      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a3b      	ldr	r2, [pc, #236]	@ (80029ec <HAL_GPIO_Init+0x110>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d017      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a3a      	ldr	r2, [pc, #232]	@ (80029f0 <HAL_GPIO_Init+0x114>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d013      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a39      	ldr	r2, [pc, #228]	@ (80029f4 <HAL_GPIO_Init+0x118>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d00f      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a38      	ldr	r2, [pc, #224]	@ (80029f8 <HAL_GPIO_Init+0x11c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d00b      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a37      	ldr	r2, [pc, #220]	@ (80029fc <HAL_GPIO_Init+0x120>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d007      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a36      	ldr	r2, [pc, #216]	@ (8002a00 <HAL_GPIO_Init+0x124>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_Init+0x56>
 800292a:	21aa      	movs	r1, #170	@ 0xaa
 800292c:	4835      	ldr	r0, [pc, #212]	@ (8002a04 <HAL_GPIO_Init+0x128>)
 800292e:	f7fe fd8d 	bl	800144c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	2b00      	cmp	r3, #0
 800293a:	d004      	beq.n	8002946 <HAL_GPIO_Init+0x6a>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002944:	d303      	bcc.n	800294e <HAL_GPIO_Init+0x72>
 8002946:	21ab      	movs	r1, #171	@ 0xab
 8002948:	482e      	ldr	r0, [pc, #184]	@ (8002a04 <HAL_GPIO_Init+0x128>)
 800294a:	f7fe fd7f 	bl	800144c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 823d 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b01      	cmp	r3, #1
 800295e:	f000 8238 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b11      	cmp	r3, #17
 8002968:	f000 8233 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b02      	cmp	r3, #2
 8002972:	f000 822e 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b12      	cmp	r3, #18
 800297c:	f000 8229 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8002988:	f000 8223 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002994:	f000 821d 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80029a0:	f000 8217 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80029ac:	f000 8211 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80029b8:	f000 820b 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 80029c4:	f000 8205 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	2b03      	cmp	r3, #3
 80029ce:	f000 8200 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b0b      	cmp	r3, #11
 80029d8:	f000 81fb 	beq.w	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029dc:	21ac      	movs	r1, #172	@ 0xac
 80029de:	4809      	ldr	r0, [pc, #36]	@ (8002a04 <HAL_GPIO_Init+0x128>)
 80029e0:	f7fe fd34 	bl	800144c <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e4:	e1f5      	b.n	8002dd2 <HAL_GPIO_Init+0x4f6>
 80029e6:	bf00      	nop
 80029e8:	48000400 	.word	0x48000400
 80029ec:	48000800 	.word	0x48000800
 80029f0:	48000c00 	.word	0x48000c00
 80029f4:	48001000 	.word	0x48001000
 80029f8:	48001400 	.word	0x48001400
 80029fc:	48001800 	.word	0x48001800
 8002a00:	48001c00 	.word	0x48001c00
 8002a04:	0800925c 	.word	0x0800925c
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 81d6 	beq.w	8002dcc <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d005      	beq.n	8002a38 <HAL_GPIO_Init+0x15c>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d144      	bne.n	8002ac2 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00f      	beq.n	8002a60 <HAL_GPIO_Init+0x184>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d00b      	beq.n	8002a60 <HAL_GPIO_Init+0x184>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d007      	beq.n	8002a60 <HAL_GPIO_Init+0x184>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	2b03      	cmp	r3, #3
 8002a56:	d003      	beq.n	8002a60 <HAL_GPIO_Init+0x184>
 8002a58:	21bb      	movs	r1, #187	@ 0xbb
 8002a5a:	489c      	ldr	r0, [pc, #624]	@ (8002ccc <HAL_GPIO_Init+0x3f0>)
 8002a5c:	f7fe fcf6 	bl	800144c <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	68da      	ldr	r2, [r3, #12]
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a96:	2201      	movs	r2, #1
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	091b      	lsrs	r3, r3, #4
 8002aac:	f003 0201 	and.w	r2, r3, #1
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	d118      	bne.n	8002b00 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	08db      	lsrs	r3, r3, #3
 8002aea:	f003 0201 	and.w	r2, r3, #1
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	2b03      	cmp	r3, #3
 8002b0a:	d027      	beq.n	8002b5c <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00b      	beq.n	8002b2c <HAL_GPIO_Init+0x250>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d007      	beq.n	8002b2c <HAL_GPIO_Init+0x250>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x250>
 8002b24:	21dc      	movs	r1, #220	@ 0xdc
 8002b26:	4869      	ldr	r0, [pc, #420]	@ (8002ccc <HAL_GPIO_Init+0x3f0>)
 8002b28:	f7fe fc90 	bl	800144c <assert_failed>

        temp = GPIOx->PUPDR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	2203      	movs	r2, #3
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	4013      	ands	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 0303 	and.w	r3, r3, #3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d14f      	bne.n	8002c08 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b6e:	d01f      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a57      	ldr	r2, [pc, #348]	@ (8002cd0 <HAL_GPIO_Init+0x3f4>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d01b      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a56      	ldr	r2, [pc, #344]	@ (8002cd4 <HAL_GPIO_Init+0x3f8>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d017      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a55      	ldr	r2, [pc, #340]	@ (8002cd8 <HAL_GPIO_Init+0x3fc>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d013      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a54      	ldr	r2, [pc, #336]	@ (8002cdc <HAL_GPIO_Init+0x400>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d00f      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a53      	ldr	r2, [pc, #332]	@ (8002ce0 <HAL_GPIO_Init+0x404>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d00b      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a52      	ldr	r2, [pc, #328]	@ (8002ce4 <HAL_GPIO_Init+0x408>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d007      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a51      	ldr	r2, [pc, #324]	@ (8002ce8 <HAL_GPIO_Init+0x40c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d003      	beq.n	8002bb0 <HAL_GPIO_Init+0x2d4>
 8002ba8:	21e8      	movs	r1, #232	@ 0xe8
 8002baa:	4848      	ldr	r0, [pc, #288]	@ (8002ccc <HAL_GPIO_Init+0x3f0>)
 8002bac:	f7fe fc4e 	bl	800144c <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	2b0f      	cmp	r3, #15
 8002bb6:	d903      	bls.n	8002bc0 <HAL_GPIO_Init+0x2e4>
 8002bb8:	21e9      	movs	r1, #233	@ 0xe9
 8002bba:	4844      	ldr	r0, [pc, #272]	@ (8002ccc <HAL_GPIO_Init+0x3f0>)
 8002bbc:	f7fe fc46 	bl	800144c <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	08da      	lsrs	r2, r3, #3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3208      	adds	r2, #8
 8002bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	220f      	movs	r2, #15
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	4013      	ands	r3, r2
 8002be2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	691a      	ldr	r2, [r3, #16]
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	08da      	lsrs	r2, r3, #3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	3208      	adds	r2, #8
 8002c02:	6939      	ldr	r1, [r7, #16]
 8002c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	2203      	movs	r2, #3
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f003 0203 	and.w	r2, r3, #3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80c1 	beq.w	8002dcc <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4a:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <HAL_GPIO_Init+0x410>)
 8002c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c4e:	4a27      	ldr	r2, [pc, #156]	@ (8002cec <HAL_GPIO_Init+0x410>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c56:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <HAL_GPIO_Init+0x410>)
 8002c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	60bb      	str	r3, [r7, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c62:	4a23      	ldr	r2, [pc, #140]	@ (8002cf0 <HAL_GPIO_Init+0x414>)
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	089b      	lsrs	r3, r3, #2
 8002c68:	3302      	adds	r3, #2
 8002c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	220f      	movs	r2, #15
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	693a      	ldr	r2, [r7, #16]
 8002c82:	4013      	ands	r3, r2
 8002c84:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c8c:	d03a      	beq.n	8002d04 <HAL_GPIO_Init+0x428>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a0f      	ldr	r2, [pc, #60]	@ (8002cd0 <HAL_GPIO_Init+0x3f4>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d034      	beq.n	8002d00 <HAL_GPIO_Init+0x424>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a0e      	ldr	r2, [pc, #56]	@ (8002cd4 <HAL_GPIO_Init+0x3f8>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d02e      	beq.n	8002cfc <HAL_GPIO_Init+0x420>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd8 <HAL_GPIO_Init+0x3fc>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d028      	beq.n	8002cf8 <HAL_GPIO_Init+0x41c>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a0c      	ldr	r2, [pc, #48]	@ (8002cdc <HAL_GPIO_Init+0x400>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d022      	beq.n	8002cf4 <HAL_GPIO_Init+0x418>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a0b      	ldr	r2, [pc, #44]	@ (8002ce0 <HAL_GPIO_Init+0x404>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d007      	beq.n	8002cc6 <HAL_GPIO_Init+0x3ea>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <HAL_GPIO_Init+0x408>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d101      	bne.n	8002cc2 <HAL_GPIO_Init+0x3e6>
 8002cbe:	2306      	movs	r3, #6
 8002cc0:	e021      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002cc2:	2307      	movs	r3, #7
 8002cc4:	e01f      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002cc6:	2305      	movs	r3, #5
 8002cc8:	e01d      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002cca:	bf00      	nop
 8002ccc:	0800925c 	.word	0x0800925c
 8002cd0:	48000400 	.word	0x48000400
 8002cd4:	48000800 	.word	0x48000800
 8002cd8:	48000c00 	.word	0x48000c00
 8002cdc:	48001000 	.word	0x48001000
 8002ce0:	48001400 	.word	0x48001400
 8002ce4:	48001800 	.word	0x48001800
 8002ce8:	48001c00 	.word	0x48001c00
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40010000 	.word	0x40010000
 8002cf4:	2304      	movs	r3, #4
 8002cf6:	e006      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e004      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e002      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002d00:	2301      	movs	r3, #1
 8002d02:	e000      	b.n	8002d06 <HAL_GPIO_Init+0x42a>
 8002d04:	2300      	movs	r3, #0
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	f002 0203 	and.w	r2, r2, #3
 8002d0c:	0092      	lsls	r2, r2, #2
 8002d0e:	4093      	lsls	r3, r2
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d16:	4935      	ldr	r1, [pc, #212]	@ (8002dec <HAL_GPIO_Init+0x510>)
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	089b      	lsrs	r3, r3, #2
 8002d1c:	3302      	adds	r3, #2
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d24:	4b32      	ldr	r3, [pc, #200]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	4013      	ands	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d48:	4a29      	ldr	r2, [pc, #164]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d4e:	4b28      	ldr	r3, [pc, #160]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	43db      	mvns	r3, r3
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d72:	4a1f      	ldr	r2, [pc, #124]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d78:	4b1d      	ldr	r3, [pc, #116]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	43db      	mvns	r3, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002da2:	4b13      	ldr	r3, [pc, #76]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	43db      	mvns	r3, r3
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	4013      	ands	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002df0 <HAL_GPIO_Init+0x514>)
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f47f ae13 	bne.w	8002a08 <HAL_GPIO_Init+0x12c>
  }
}
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40010000 	.word	0x40010000
 8002df0:	40010400 	.word	0x40010400

08002df4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	807b      	strh	r3, [r7, #2]
 8002e00:	4613      	mov	r3, r2
 8002e02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002e04:	887b      	ldrh	r3, [r7, #2]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d104      	bne.n	8002e14 <HAL_GPIO_WritePin+0x20>
 8002e0a:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8002e0e:	480e      	ldr	r0, [pc, #56]	@ (8002e48 <HAL_GPIO_WritePin+0x54>)
 8002e10:	f7fe fb1c 	bl	800144c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002e14:	787b      	ldrb	r3, [r7, #1]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d007      	beq.n	8002e2a <HAL_GPIO_WritePin+0x36>
 8002e1a:	787b      	ldrb	r3, [r7, #1]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d004      	beq.n	8002e2a <HAL_GPIO_WritePin+0x36>
 8002e20:	f240 11af 	movw	r1, #431	@ 0x1af
 8002e24:	4808      	ldr	r0, [pc, #32]	@ (8002e48 <HAL_GPIO_WritePin+0x54>)
 8002e26:	f7fe fb11 	bl	800144c <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002e2a:	787b      	ldrb	r3, [r7, #1]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e30:	887a      	ldrh	r2, [r7, #2]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e36:	e002      	b.n	8002e3e <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e38:	887a      	ldrh	r2, [r7, #2]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	0800925c 	.word	0x0800925c

08002e4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e50:	4b04      	ldr	r3, [pc, #16]	@ (8002e64 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	40007000 	.word	0x40007000

08002e68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e76:	d007      	beq.n	8002e88 <HAL_PWREx_ControlVoltageScaling+0x20>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e7e:	d003      	beq.n	8002e88 <HAL_PWREx_ControlVoltageScaling+0x20>
 8002e80:	21a7      	movs	r1, #167	@ 0xa7
 8002e82:	4826      	ldr	r0, [pc, #152]	@ (8002f1c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8002e84:	f7fe fae2 	bl	800144c <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e8e:	d130      	bne.n	8002ef2 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e90:	4b23      	ldr	r3, [pc, #140]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e9c:	d038      	beq.n	8002f10 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e9e:	4b20      	ldr	r3, [pc, #128]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ea8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002eac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002eae:	4b1d      	ldr	r3, [pc, #116]	@ (8002f24 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2232      	movs	r2, #50	@ 0x32
 8002eb4:	fb02 f303 	mul.w	r3, r2, r3
 8002eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8002f28 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	0c9b      	lsrs	r3, r3, #18
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ec4:	e002      	b.n	8002ecc <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ecc:	4b14      	ldr	r3, [pc, #80]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ed8:	d102      	bne.n	8002ee0 <HAL_PWREx_ControlVoltageScaling+0x78>
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1f2      	bne.n	8002ec6 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eec:	d110      	bne.n	8002f10 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e00f      	b.n	8002f12 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002efe:	d007      	beq.n	8002f10 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f00:	4b07      	ldr	r3, [pc, #28]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f08:	4a05      	ldr	r2, [pc, #20]	@ (8002f20 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	08009298 	.word	0x08009298
 8002f20:	40007000 	.word	0x40007000
 8002f24:	20000000 	.word	0x20000000
 8002f28:	431bde83 	.word	0x431bde83

08002f2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d102      	bne.n	8002f40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	f000 bcef 	b.w	800391e <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d008      	beq.n	8002f5a <HAL_RCC_OscConfig+0x2e>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b1f      	cmp	r3, #31
 8002f4e:	d904      	bls.n	8002f5a <HAL_RCC_OscConfig+0x2e>
 8002f50:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8002f54:	489a      	ldr	r0, [pc, #616]	@ (80031c0 <HAL_RCC_OscConfig+0x294>)
 8002f56:	f7fe fa79 	bl	800144c <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f5a:	4b9a      	ldr	r3, [pc, #616]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 030c 	and.w	r3, r3, #12
 8002f62:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f64:	4b97      	ldr	r3, [pc, #604]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0310 	and.w	r3, r3, #16
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f000 813d 	beq.w	80031f6 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d008      	beq.n	8002f96 <HAL_RCC_OscConfig+0x6a>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d004      	beq.n	8002f96 <HAL_RCC_OscConfig+0x6a>
 8002f8c:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002f90:	488b      	ldr	r0, [pc, #556]	@ (80031c0 <HAL_RCC_OscConfig+0x294>)
 8002f92:	f7fe fa5b 	bl	800144c <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	2bff      	cmp	r3, #255	@ 0xff
 8002f9c:	d904      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x7c>
 8002f9e:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8002fa2:	4887      	ldr	r0, [pc, #540]	@ (80031c0 <HAL_RCC_OscConfig+0x294>)
 8002fa4:	f7fe fa52 	bl	800144c <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d030      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a1b      	ldr	r3, [r3, #32]
 8002fb4:	2b10      	cmp	r3, #16
 8002fb6:	d02c      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	d028      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	2b30      	cmp	r3, #48	@ 0x30
 8002fc6:	d024      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	2b40      	cmp	r3, #64	@ 0x40
 8002fce:	d020      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	2b50      	cmp	r3, #80	@ 0x50
 8002fd6:	d01c      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	2b60      	cmp	r3, #96	@ 0x60
 8002fde:	d018      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	2b70      	cmp	r3, #112	@ 0x70
 8002fe6:	d014      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	2b80      	cmp	r3, #128	@ 0x80
 8002fee:	d010      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	2b90      	cmp	r3, #144	@ 0x90
 8002ff6:	d00c      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	2ba0      	cmp	r3, #160	@ 0xa0
 8002ffe:	d008      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	2bb0      	cmp	r3, #176	@ 0xb0
 8003006:	d004      	beq.n	8003012 <HAL_RCC_OscConfig+0xe6>
 8003008:	f240 11ad 	movw	r1, #429	@ 0x1ad
 800300c:	486c      	ldr	r0, [pc, #432]	@ (80031c0 <HAL_RCC_OscConfig+0x294>)
 800300e:	f7fe fa1d 	bl	800144c <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d007      	beq.n	8003028 <HAL_RCC_OscConfig+0xfc>
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	2b0c      	cmp	r3, #12
 800301c:	f040 808e 	bne.w	800313c <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2b01      	cmp	r3, #1
 8003024:	f040 808a 	bne.w	800313c <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003028:	4b66      	ldr	r3, [pc, #408]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d006      	beq.n	8003042 <HAL_RCC_OscConfig+0x116>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d102      	bne.n	8003042 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	f000 bc6e 	b.w	800391e <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a1a      	ldr	r2, [r3, #32]
 8003046:	4b5f      	ldr	r3, [pc, #380]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d004      	beq.n	800305c <HAL_RCC_OscConfig+0x130>
 8003052:	4b5c      	ldr	r3, [pc, #368]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800305a:	e005      	b.n	8003068 <HAL_RCC_OscConfig+0x13c>
 800305c:	4b59      	ldr	r3, [pc, #356]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800305e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003062:	091b      	lsrs	r3, r3, #4
 8003064:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003068:	4293      	cmp	r3, r2
 800306a:	d224      	bcs.n	80030b6 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	4618      	mov	r0, r3
 8003072:	f000 fec1 	bl	8003df8 <RCC_SetFlashLatencyFromMSIRange>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d002      	beq.n	8003082 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	f000 bc4e 	b.w	800391e <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003082:	4b50      	ldr	r3, [pc, #320]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a4f      	ldr	r2, [pc, #316]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003088:	f043 0308 	orr.w	r3, r3, #8
 800308c:	6013      	str	r3, [r2, #0]
 800308e:	4b4d      	ldr	r3, [pc, #308]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	494a      	ldr	r1, [pc, #296]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800309c:	4313      	orrs	r3, r2
 800309e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030a0:	4b48      	ldr	r3, [pc, #288]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	021b      	lsls	r3, r3, #8
 80030ae:	4945      	ldr	r1, [pc, #276]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]
 80030b4:	e026      	b.n	8003104 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030b6:	4b43      	ldr	r3, [pc, #268]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a42      	ldr	r2, [pc, #264]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030bc:	f043 0308 	orr.w	r3, r3, #8
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	4b40      	ldr	r3, [pc, #256]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	493d      	ldr	r1, [pc, #244]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030d4:	4b3b      	ldr	r3, [pc, #236]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	021b      	lsls	r3, r3, #8
 80030e2:	4938      	ldr	r1, [pc, #224]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10a      	bne.n	8003104 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 fe80 	bl	8003df8 <RCC_SetFlashLatencyFromMSIRange>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d002      	beq.n	8003104 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	f000 bc0d 	b.w	800391e <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003104:	f000 fdb4 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003108:	4602      	mov	r2, r0
 800310a:	4b2e      	ldr	r3, [pc, #184]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	091b      	lsrs	r3, r3, #4
 8003110:	f003 030f 	and.w	r3, r3, #15
 8003114:	492c      	ldr	r1, [pc, #176]	@ (80031c8 <HAL_RCC_OscConfig+0x29c>)
 8003116:	5ccb      	ldrb	r3, [r1, r3]
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	fa22 f303 	lsr.w	r3, r2, r3
 8003120:	4a2a      	ldr	r2, [pc, #168]	@ (80031cc <HAL_RCC_OscConfig+0x2a0>)
 8003122:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003124:	4b2a      	ldr	r3, [pc, #168]	@ (80031d0 <HAL_RCC_OscConfig+0x2a4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4618      	mov	r0, r3
 800312a:	f7fe fef5 	bl	8001f18 <HAL_InitTick>
 800312e:	4603      	mov	r3, r0
 8003130:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003132:	7bfb      	ldrb	r3, [r7, #15]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d05d      	beq.n	80031f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8003138:	7bfb      	ldrb	r3, [r7, #15]
 800313a:	e3f0      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d032      	beq.n	80031aa <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003144:	4b1f      	ldr	r3, [pc, #124]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a1e      	ldr	r2, [pc, #120]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800314a:	f043 0301 	orr.w	r3, r3, #1
 800314e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003150:	f7fe ff32 	bl	8001fb8 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003158:	f7fe ff2e 	bl	8001fb8 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b02      	cmp	r3, #2
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e3d9      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800316a:	4b16      	ldr	r3, [pc, #88]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d0f0      	beq.n	8003158 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003176:	4b13      	ldr	r3, [pc, #76]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a12      	ldr	r2, [pc, #72]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 800317c:	f043 0308 	orr.w	r3, r3, #8
 8003180:	6013      	str	r3, [r2, #0]
 8003182:	4b10      	ldr	r3, [pc, #64]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	490d      	ldr	r1, [pc, #52]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003190:	4313      	orrs	r3, r2
 8003192:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	4908      	ldr	r1, [pc, #32]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	604b      	str	r3, [r1, #4]
 80031a8:	e025      	b.n	80031f6 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031aa:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a05      	ldr	r2, [pc, #20]	@ (80031c4 <HAL_RCC_OscConfig+0x298>)
 80031b0:	f023 0301 	bic.w	r3, r3, #1
 80031b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031b6:	f7fe feff 	bl	8001fb8 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031bc:	e013      	b.n	80031e6 <HAL_RCC_OscConfig+0x2ba>
 80031be:	bf00      	nop
 80031c0:	080092d4 	.word	0x080092d4
 80031c4:	40021000 	.word	0x40021000
 80031c8:	08009430 	.word	0x08009430
 80031cc:	20000000 	.word	0x20000000
 80031d0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031d4:	f7fe fef0 	bl	8001fb8 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e39b      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031e6:	4b97      	ldr	r3, [pc, #604]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0x2a8>
 80031f2:	e000      	b.n	80031f6 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d07e      	beq.n	8003300 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00e      	beq.n	8003228 <HAL_RCC_OscConfig+0x2fc>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003212:	d009      	beq.n	8003228 <HAL_RCC_OscConfig+0x2fc>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800321c:	d004      	beq.n	8003228 <HAL_RCC_OscConfig+0x2fc>
 800321e:	f240 2119 	movw	r1, #537	@ 0x219
 8003222:	4889      	ldr	r0, [pc, #548]	@ (8003448 <HAL_RCC_OscConfig+0x51c>)
 8003224:	f7fe f912 	bl	800144c <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	2b08      	cmp	r3, #8
 800322c:	d005      	beq.n	800323a <HAL_RCC_OscConfig+0x30e>
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	2b0c      	cmp	r3, #12
 8003232:	d10e      	bne.n	8003252 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b03      	cmp	r3, #3
 8003238:	d10b      	bne.n	8003252 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800323a:	4b82      	ldr	r3, [pc, #520]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d05b      	beq.n	80032fe <HAL_RCC_OscConfig+0x3d2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d157      	bne.n	80032fe <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e365      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800325a:	d106      	bne.n	800326a <HAL_RCC_OscConfig+0x33e>
 800325c:	4b79      	ldr	r3, [pc, #484]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a78      	ldr	r2, [pc, #480]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003262:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003266:	6013      	str	r3, [r2, #0]
 8003268:	e01d      	b.n	80032a6 <HAL_RCC_OscConfig+0x37a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003272:	d10c      	bne.n	800328e <HAL_RCC_OscConfig+0x362>
 8003274:	4b73      	ldr	r3, [pc, #460]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a72      	ldr	r2, [pc, #456]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 800327a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800327e:	6013      	str	r3, [r2, #0]
 8003280:	4b70      	ldr	r3, [pc, #448]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a6f      	ldr	r2, [pc, #444]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003286:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	e00b      	b.n	80032a6 <HAL_RCC_OscConfig+0x37a>
 800328e:	4b6d      	ldr	r3, [pc, #436]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a6c      	ldr	r2, [pc, #432]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003294:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	4b6a      	ldr	r3, [pc, #424]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a69      	ldr	r2, [pc, #420]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80032a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032a4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d013      	beq.n	80032d6 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7fe fe83 	bl	8001fb8 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032b6:	f7fe fe7f 	bl	8001fb8 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b64      	cmp	r3, #100	@ 0x64
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e32a      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x38a>
 80032d4:	e014      	b.n	8003300 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d6:	f7fe fe6f 	bl	8001fb8 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032de:	f7fe fe6b 	bl	8001fb8 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b64      	cmp	r3, #100	@ 0x64
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e316      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032f0:	4b54      	ldr	r3, [pc, #336]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1f0      	bne.n	80032de <HAL_RCC_OscConfig+0x3b2>
 80032fc:	e000      	b.n	8003300 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032fe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d077      	beq.n	80033fc <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d009      	beq.n	8003328 <HAL_RCC_OscConfig+0x3fc>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800331c:	d004      	beq.n	8003328 <HAL_RCC_OscConfig+0x3fc>
 800331e:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8003322:	4849      	ldr	r0, [pc, #292]	@ (8003448 <HAL_RCC_OscConfig+0x51c>)
 8003324:	f7fe f892 	bl	800144c <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	2b1f      	cmp	r3, #31
 800332e:	d904      	bls.n	800333a <HAL_RCC_OscConfig+0x40e>
 8003330:	f240 214d 	movw	r1, #589	@ 0x24d
 8003334:	4844      	ldr	r0, [pc, #272]	@ (8003448 <HAL_RCC_OscConfig+0x51c>)
 8003336:	f7fe f889 	bl	800144c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	2b04      	cmp	r3, #4
 800333e:	d005      	beq.n	800334c <HAL_RCC_OscConfig+0x420>
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	2b0c      	cmp	r3, #12
 8003344:	d119      	bne.n	800337a <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2b02      	cmp	r3, #2
 800334a:	d116      	bne.n	800337a <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800334c:	4b3d      	ldr	r3, [pc, #244]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003354:	2b00      	cmp	r3, #0
 8003356:	d005      	beq.n	8003364 <HAL_RCC_OscConfig+0x438>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e2dc      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003364:	4b37      	ldr	r3, [pc, #220]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	061b      	lsls	r3, r3, #24
 8003372:	4934      	ldr	r1, [pc, #208]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003374:	4313      	orrs	r3, r2
 8003376:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003378:	e040      	b.n	80033fc <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d023      	beq.n	80033ca <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003382:	4b30      	ldr	r3, [pc, #192]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a2f      	ldr	r2, [pc, #188]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800338c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338e:	f7fe fe13 	bl	8001fb8 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003396:	f7fe fe0f 	bl	8001fb8 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e2ba      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033a8:	4b26      	ldr	r3, [pc, #152]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b4:	4b23      	ldr	r3, [pc, #140]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	061b      	lsls	r3, r3, #24
 80033c2:	4920      	ldr	r1, [pc, #128]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	604b      	str	r3, [r1, #4]
 80033c8:	e018      	b.n	80033fc <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80033d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d6:	f7fe fdef 	bl	8001fb8 <HAL_GetTick>
 80033da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033dc:	e008      	b.n	80033f0 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033de:	f7fe fdeb 	bl	8001fb8 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d901      	bls.n	80033f0 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e296      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033f0:	4b14      	ldr	r3, [pc, #80]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1f0      	bne.n	80033de <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0308 	and.w	r3, r3, #8
 8003404:	2b00      	cmp	r3, #0
 8003406:	d04e      	beq.n	80034a6 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d008      	beq.n	8003422 <HAL_RCC_OscConfig+0x4f6>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d004      	beq.n	8003422 <HAL_RCC_OscConfig+0x4f6>
 8003418:	f240 218d 	movw	r1, #653	@ 0x28d
 800341c:	480a      	ldr	r0, [pc, #40]	@ (8003448 <HAL_RCC_OscConfig+0x51c>)
 800341e:	f7fe f815 	bl	800144c <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d021      	beq.n	800346e <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800342a:	4b06      	ldr	r3, [pc, #24]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 800342c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003430:	4a04      	ldr	r2, [pc, #16]	@ (8003444 <HAL_RCC_OscConfig+0x518>)
 8003432:	f043 0301 	orr.w	r3, r3, #1
 8003436:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343a:	f7fe fdbd 	bl	8001fb8 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003440:	e00d      	b.n	800345e <HAL_RCC_OscConfig+0x532>
 8003442:	bf00      	nop
 8003444:	40021000 	.word	0x40021000
 8003448:	080092d4 	.word	0x080092d4
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800344c:	f7fe fdb4 	bl	8001fb8 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e25f      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800345e:	4b66      	ldr	r3, [pc, #408]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0ef      	beq.n	800344c <HAL_RCC_OscConfig+0x520>
 800346c:	e01b      	b.n	80034a6 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800346e:	4b62      	ldr	r3, [pc, #392]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003470:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003474:	4a60      	ldr	r2, [pc, #384]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003476:	f023 0301 	bic.w	r3, r3, #1
 800347a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347e:	f7fe fd9b 	bl	8001fb8 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003486:	f7fe fd97 	bl	8001fb8 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e242      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003498:	4b57      	ldr	r3, [pc, #348]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 800349a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1ef      	bne.n	8003486 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 80b8 	beq.w	8003624 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034b4:	2300      	movs	r3, #0
 80034b6:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00c      	beq.n	80034da <HAL_RCC_OscConfig+0x5ae>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d008      	beq.n	80034da <HAL_RCC_OscConfig+0x5ae>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b05      	cmp	r3, #5
 80034ce:	d004      	beq.n	80034da <HAL_RCC_OscConfig+0x5ae>
 80034d0:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80034d4:	4849      	ldr	r0, [pc, #292]	@ (80035fc <HAL_RCC_OscConfig+0x6d0>)
 80034d6:	f7fd ffb9 	bl	800144c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034da:	4b47      	ldr	r3, [pc, #284]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 80034dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10d      	bne.n	8003502 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034e6:	4b44      	ldr	r3, [pc, #272]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	4a43      	ldr	r2, [pc, #268]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 80034ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034f2:	4b41      	ldr	r3, [pc, #260]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 80034f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	60bb      	str	r3, [r7, #8]
 80034fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034fe:	2301      	movs	r3, #1
 8003500:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003502:	4b3f      	ldr	r3, [pc, #252]	@ (8003600 <HAL_RCC_OscConfig+0x6d4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350a:	2b00      	cmp	r3, #0
 800350c:	d118      	bne.n	8003540 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800350e:	4b3c      	ldr	r3, [pc, #240]	@ (8003600 <HAL_RCC_OscConfig+0x6d4>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a3b      	ldr	r2, [pc, #236]	@ (8003600 <HAL_RCC_OscConfig+0x6d4>)
 8003514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800351a:	f7fe fd4d 	bl	8001fb8 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003522:	f7fe fd49 	bl	8001fb8 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e1f4      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003534:	4b32      	ldr	r3, [pc, #200]	@ (8003600 <HAL_RCC_OscConfig+0x6d4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d108      	bne.n	800355a <HAL_RCC_OscConfig+0x62e>
 8003548:	4b2b      	ldr	r3, [pc, #172]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 800354a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354e:	4a2a      	ldr	r2, [pc, #168]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003558:	e024      	b.n	80035a4 <HAL_RCC_OscConfig+0x678>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	2b05      	cmp	r3, #5
 8003560:	d110      	bne.n	8003584 <HAL_RCC_OscConfig+0x658>
 8003562:	4b25      	ldr	r3, [pc, #148]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003568:	4a23      	ldr	r2, [pc, #140]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 800356a:	f043 0304 	orr.w	r3, r3, #4
 800356e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003572:	4b21      	ldr	r3, [pc, #132]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003578:	4a1f      	ldr	r2, [pc, #124]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003582:	e00f      	b.n	80035a4 <HAL_RCC_OscConfig+0x678>
 8003584:	4b1c      	ldr	r3, [pc, #112]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358a:	4a1b      	ldr	r2, [pc, #108]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 800358c:	f023 0301 	bic.w	r3, r3, #1
 8003590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003594:	4b18      	ldr	r3, [pc, #96]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359a:	4a17      	ldr	r2, [pc, #92]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 800359c:	f023 0304 	bic.w	r3, r3, #4
 80035a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d016      	beq.n	80035da <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ac:	f7fe fd04 	bl	8001fb8 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b4:	f7fe fd00 	bl	8001fb8 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e1a9      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ca:	4b0b      	ldr	r3, [pc, #44]	@ (80035f8 <HAL_RCC_OscConfig+0x6cc>)
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0ed      	beq.n	80035b4 <HAL_RCC_OscConfig+0x688>
 80035d8:	e01b      	b.n	8003612 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035da:	f7fe fced 	bl	8001fb8 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035e0:	e010      	b.n	8003604 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e2:	f7fe fce9 	bl	8001fb8 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d907      	bls.n	8003604 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e192      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
 80035f8:	40021000 	.word	0x40021000
 80035fc:	080092d4 	.word	0x080092d4
 8003600:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003604:	4b98      	ldr	r3, [pc, #608]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1e7      	bne.n	80035e2 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003612:	7ffb      	ldrb	r3, [r7, #31]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d105      	bne.n	8003624 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003618:	4b93      	ldr	r3, [pc, #588]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 800361a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361c:	4a92      	ldr	r2, [pc, #584]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 800361e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003622:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00c      	beq.n	8003646 <HAL_RCC_OscConfig+0x71a>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003630:	2b01      	cmp	r3, #1
 8003632:	d008      	beq.n	8003646 <HAL_RCC_OscConfig+0x71a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003638:	2b02      	cmp	r3, #2
 800363a:	d004      	beq.n	8003646 <HAL_RCC_OscConfig+0x71a>
 800363c:	f240 316e 	movw	r1, #878	@ 0x36e
 8003640:	488a      	ldr	r0, [pc, #552]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 8003642:	f7fd ff03 	bl	800144c <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 8166 	beq.w	800391c <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003654:	2b02      	cmp	r3, #2
 8003656:	f040 813c 	bne.w	80038d2 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	2b00      	cmp	r3, #0
 8003660:	d010      	beq.n	8003684 <HAL_RCC_OscConfig+0x758>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003666:	2b01      	cmp	r3, #1
 8003668:	d00c      	beq.n	8003684 <HAL_RCC_OscConfig+0x758>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366e:	2b02      	cmp	r3, #2
 8003670:	d008      	beq.n	8003684 <HAL_RCC_OscConfig+0x758>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003676:	2b03      	cmp	r3, #3
 8003678:	d004      	beq.n	8003684 <HAL_RCC_OscConfig+0x758>
 800367a:	f240 3176 	movw	r1, #886	@ 0x376
 800367e:	487b      	ldr	r0, [pc, #492]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 8003680:	f7fd fee4 	bl	800144c <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <HAL_RCC_OscConfig+0x768>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003690:	2b08      	cmp	r3, #8
 8003692:	d904      	bls.n	800369e <HAL_RCC_OscConfig+0x772>
 8003694:	f240 3177 	movw	r1, #887	@ 0x377
 8003698:	4874      	ldr	r0, [pc, #464]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 800369a:	f7fd fed7 	bl	800144c <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a2:	2b07      	cmp	r3, #7
 80036a4:	d903      	bls.n	80036ae <HAL_RCC_OscConfig+0x782>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036aa:	2b56      	cmp	r3, #86	@ 0x56
 80036ac:	d904      	bls.n	80036b8 <HAL_RCC_OscConfig+0x78c>
 80036ae:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80036b2:	486e      	ldr	r0, [pc, #440]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 80036b4:	f7fd feca 	bl	800144c <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036bc:	2b07      	cmp	r3, #7
 80036be:	d008      	beq.n	80036d2 <HAL_RCC_OscConfig+0x7a6>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c4:	2b11      	cmp	r3, #17
 80036c6:	d004      	beq.n	80036d2 <HAL_RCC_OscConfig+0x7a6>
 80036c8:	f240 317a 	movw	r1, #890	@ 0x37a
 80036cc:	4867      	ldr	r0, [pc, #412]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 80036ce:	f7fd febd 	bl	800144c <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d010      	beq.n	80036fc <HAL_RCC_OscConfig+0x7d0>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d00c      	beq.n	80036fc <HAL_RCC_OscConfig+0x7d0>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e6:	2b06      	cmp	r3, #6
 80036e8:	d008      	beq.n	80036fc <HAL_RCC_OscConfig+0x7d0>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	d004      	beq.n	80036fc <HAL_RCC_OscConfig+0x7d0>
 80036f2:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 80036f6:	485d      	ldr	r0, [pc, #372]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 80036f8:	f7fd fea8 	bl	800144c <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003700:	2b02      	cmp	r3, #2
 8003702:	d010      	beq.n	8003726 <HAL_RCC_OscConfig+0x7fa>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	2b04      	cmp	r3, #4
 800370a:	d00c      	beq.n	8003726 <HAL_RCC_OscConfig+0x7fa>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003710:	2b06      	cmp	r3, #6
 8003712:	d008      	beq.n	8003726 <HAL_RCC_OscConfig+0x7fa>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003718:	2b08      	cmp	r3, #8
 800371a:	d004      	beq.n	8003726 <HAL_RCC_OscConfig+0x7fa>
 800371c:	f240 317d 	movw	r1, #893	@ 0x37d
 8003720:	4852      	ldr	r0, [pc, #328]	@ (800386c <HAL_RCC_OscConfig+0x940>)
 8003722:	f7fd fe93 	bl	800144c <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003726:	4b50      	ldr	r3, [pc, #320]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	f003 0203 	and.w	r2, r3, #3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003736:	429a      	cmp	r2, r3
 8003738:	d130      	bne.n	800379c <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003744:	3b01      	subs	r3, #1
 8003746:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003748:	429a      	cmp	r2, r3
 800374a:	d127      	bne.n	800379c <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003756:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003758:	429a      	cmp	r2, r3
 800375a:	d11f      	bne.n	800379c <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003766:	2a07      	cmp	r2, #7
 8003768:	bf14      	ite	ne
 800376a:	2201      	movne	r2, #1
 800376c:	2200      	moveq	r2, #0
 800376e:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003770:	4293      	cmp	r3, r2
 8003772:	d113      	bne.n	800379c <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377e:	085b      	lsrs	r3, r3, #1
 8003780:	3b01      	subs	r3, #1
 8003782:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003784:	429a      	cmp	r2, r3
 8003786:	d109      	bne.n	800379c <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003792:	085b      	lsrs	r3, r3, #1
 8003794:	3b01      	subs	r3, #1
 8003796:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003798:	429a      	cmp	r2, r3
 800379a:	d074      	beq.n	8003886 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	2b0c      	cmp	r3, #12
 80037a0:	d06f      	beq.n	8003882 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037a2:	4b31      	ldr	r3, [pc, #196]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d105      	bne.n	80037ba <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80037ae:	4b2e      	ldr	r3, [pc, #184]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e0af      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80037be:	4b2a      	ldr	r3, [pc, #168]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a29      	ldr	r2, [pc, #164]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 80037c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037c8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037ca:	f7fe fbf5 	bl	8001fb8 <HAL_GetTick>
 80037ce:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037d0:	e008      	b.n	80037e4 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d2:	f7fe fbf1 	bl	8001fb8 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d901      	bls.n	80037e4 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e09c      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037e4:	4b20      	ldr	r3, [pc, #128]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1f0      	bne.n	80037d2 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003870 <HAL_RCC_OscConfig+0x944>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003800:	3a01      	subs	r2, #1
 8003802:	0112      	lsls	r2, r2, #4
 8003804:	4311      	orrs	r1, r2
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800380a:	0212      	lsls	r2, r2, #8
 800380c:	4311      	orrs	r1, r2
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003812:	0852      	lsrs	r2, r2, #1
 8003814:	3a01      	subs	r2, #1
 8003816:	0552      	lsls	r2, r2, #21
 8003818:	4311      	orrs	r1, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800381e:	0852      	lsrs	r2, r2, #1
 8003820:	3a01      	subs	r2, #1
 8003822:	0652      	lsls	r2, r2, #25
 8003824:	4311      	orrs	r1, r2
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800382a:	0912      	lsrs	r2, r2, #4
 800382c:	0452      	lsls	r2, r2, #17
 800382e:	430a      	orrs	r2, r1
 8003830:	490d      	ldr	r1, [pc, #52]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 8003832:	4313      	orrs	r3, r2
 8003834:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003836:	4b0c      	ldr	r3, [pc, #48]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a0b      	ldr	r2, [pc, #44]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 800383c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003840:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003842:	4b09      	ldr	r3, [pc, #36]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	4a08      	ldr	r2, [pc, #32]	@ (8003868 <HAL_RCC_OscConfig+0x93c>)
 8003848:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800384c:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800384e:	f7fe fbb3 	bl	8001fb8 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003854:	e00e      	b.n	8003874 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003856:	f7fe fbaf 	bl	8001fb8 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d907      	bls.n	8003874 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e05a      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
 8003868:	40021000 	.word	0x40021000
 800386c:	080092d4 	.word	0x080092d4
 8003870:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003874:	4b2c      	ldr	r3, [pc, #176]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0ea      	beq.n	8003856 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003880:	e04c      	b.n	800391c <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e04b      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003886:	4b28      	ldr	r3, [pc, #160]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d144      	bne.n	800391c <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003892:	4b25      	ldr	r3, [pc, #148]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a24      	ldr	r2, [pc, #144]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 8003898:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800389c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800389e:	4b22      	ldr	r3, [pc, #136]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	4a21      	ldr	r2, [pc, #132]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 80038a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038a8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038aa:	f7fe fb85 	bl	8001fb8 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b2:	f7fe fb81 	bl	8001fb8 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e02c      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038c4:	4b18      	ldr	r3, [pc, #96]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0f0      	beq.n	80038b2 <HAL_RCC_OscConfig+0x986>
 80038d0:	e024      	b.n	800391c <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	2b0c      	cmp	r3, #12
 80038d6:	d01f      	beq.n	8003918 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d8:	4b13      	ldr	r3, [pc, #76]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a12      	ldr	r2, [pc, #72]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 80038de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fb68 	bl	8001fb8 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ec:	f7fe fb64 	bl	8001fb8 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e00f      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1f0      	bne.n	80038ec <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800390a:	4b07      	ldr	r3, [pc, #28]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 800390c:	68da      	ldr	r2, [r3, #12]
 800390e:	4906      	ldr	r1, [pc, #24]	@ (8003928 <HAL_RCC_OscConfig+0x9fc>)
 8003910:	4b06      	ldr	r3, [pc, #24]	@ (800392c <HAL_RCC_OscConfig+0xa00>)
 8003912:	4013      	ands	r3, r2
 8003914:	60cb      	str	r3, [r1, #12]
 8003916:	e001      	b.n	800391c <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3720      	adds	r7, #32
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40021000 	.word	0x40021000
 800392c:	feeefffc 	.word	0xfeeefffc

08003930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e186      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_RCC_ClockConfig+0x24>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	d904      	bls.n	800395e <HAL_RCC_ClockConfig+0x2e>
 8003954:	f240 4159 	movw	r1, #1113	@ 0x459
 8003958:	4882      	ldr	r0, [pc, #520]	@ (8003b64 <HAL_RCC_ClockConfig+0x234>)
 800395a:	f7fd fd77 	bl	800144c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d010      	beq.n	8003986 <HAL_RCC_ClockConfig+0x56>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d00d      	beq.n	8003986 <HAL_RCC_ClockConfig+0x56>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d00a      	beq.n	8003986 <HAL_RCC_ClockConfig+0x56>
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	2b03      	cmp	r3, #3
 8003974:	d007      	beq.n	8003986 <HAL_RCC_ClockConfig+0x56>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d004      	beq.n	8003986 <HAL_RCC_ClockConfig+0x56>
 800397c:	f240 415a 	movw	r1, #1114	@ 0x45a
 8003980:	4878      	ldr	r0, [pc, #480]	@ (8003b64 <HAL_RCC_ClockConfig+0x234>)
 8003982:	f7fd fd63 	bl	800144c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003986:	4b78      	ldr	r3, [pc, #480]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0307 	and.w	r3, r3, #7
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	429a      	cmp	r2, r3
 8003992:	d910      	bls.n	80039b6 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003994:	4b74      	ldr	r3, [pc, #464]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f023 0207 	bic.w	r2, r3, #7
 800399c:	4972      	ldr	r1, [pc, #456]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a4:	4b70      	ldr	r3, [pc, #448]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d001      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e14d      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d039      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d024      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2b80      	cmp	r3, #128	@ 0x80
 80039d0:	d020      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	2b90      	cmp	r3, #144	@ 0x90
 80039d8:	d01c      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2ba0      	cmp	r3, #160	@ 0xa0
 80039e0:	d018      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2bb0      	cmp	r3, #176	@ 0xb0
 80039e8:	d014      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80039f0:	d010      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2bd0      	cmp	r3, #208	@ 0xd0
 80039f8:	d00c      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2be0      	cmp	r3, #224	@ 0xe0
 8003a00:	d008      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2bf0      	cmp	r3, #240	@ 0xf0
 8003a08:	d004      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xe4>
 8003a0a:	f240 4172 	movw	r1, #1138	@ 0x472
 8003a0e:	4855      	ldr	r0, [pc, #340]	@ (8003b64 <HAL_RCC_ClockConfig+0x234>)
 8003a10:	f7fd fd1c 	bl	800144c <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	4b54      	ldr	r3, [pc, #336]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d908      	bls.n	8003a36 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a24:	4b51      	ldr	r3, [pc, #324]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	494e      	ldr	r1, [pc, #312]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d061      	beq.n	8003b06 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d010      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x13c>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d00c      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x13c>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d008      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x13c>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d004      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x13c>
 8003a62:	f240 417d 	movw	r1, #1149	@ 0x47d
 8003a66:	483f      	ldr	r0, [pc, #252]	@ (8003b64 <HAL_RCC_ClockConfig+0x234>)
 8003a68:	f7fd fcf0 	bl	800144c <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b03      	cmp	r3, #3
 8003a72:	d107      	bne.n	8003a84 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a74:	4b3d      	ldr	r3, [pc, #244]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d121      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e0e6      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d107      	bne.n	8003a9c <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a8c:	4b37      	ldr	r3, [pc, #220]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d115      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e0da      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d107      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003aa4:	4b31      	ldr	r3, [pc, #196]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d109      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0ce      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e0c6      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ac4:	4b29      	ldr	r3, [pc, #164]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f023 0203 	bic.w	r2, r3, #3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	4926      	ldr	r1, [pc, #152]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ad6:	f7fe fa6f 	bl	8001fb8 <HAL_GetTick>
 8003ada:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003adc:	e00a      	b.n	8003af4 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ade:	f7fe fa6b 	bl	8001fb8 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e0ae      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 020c 	and.w	r2, r3, #12
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d1eb      	bne.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d010      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	4b15      	ldr	r3, [pc, #84]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d208      	bcs.n	8003b34 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b22:	4b12      	ldr	r3, [pc, #72]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	490f      	ldr	r1, [pc, #60]	@ (8003b6c <HAL_RCC_ClockConfig+0x23c>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b34:	4b0c      	ldr	r3, [pc, #48]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d216      	bcs.n	8003b70 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b42:	4b09      	ldr	r3, [pc, #36]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 0207 	bic.w	r2, r3, #7
 8003b4a:	4907      	ldr	r1, [pc, #28]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b52:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <HAL_RCC_ClockConfig+0x238>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d007      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e076      	b.n	8003c52 <HAL_RCC_ClockConfig+0x322>
 8003b64:	080092d4 	.word	0x080092d4
 8003b68:	40022000 	.word	0x40022000
 8003b6c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0304 	and.w	r3, r3, #4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d025      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d018      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0x286>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8c:	d013      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0x286>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b96:	d00e      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0x286>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ba0:	d009      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0x286>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003baa:	d004      	beq.n	8003bb6 <HAL_RCC_ClockConfig+0x286>
 8003bac:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8003bb0:	482a      	ldr	r0, [pc, #168]	@ (8003c5c <HAL_RCC_ClockConfig+0x32c>)
 8003bb2:	f7fd fc4b 	bl	800144c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bb6:	4b2a      	ldr	r3, [pc, #168]	@ (8003c60 <HAL_RCC_ClockConfig+0x330>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	4927      	ldr	r1, [pc, #156]	@ (8003c60 <HAL_RCC_ClockConfig+0x330>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d026      	beq.n	8003c22 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d018      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x2de>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003be4:	d013      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x2de>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003bee:	d00e      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x2de>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003bf8:	d009      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x2de>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c02:	d004      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x2de>
 8003c04:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8003c08:	4814      	ldr	r0, [pc, #80]	@ (8003c5c <HAL_RCC_ClockConfig+0x32c>)
 8003c0a:	f7fd fc1f 	bl	800144c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c0e:	4b14      	ldr	r3, [pc, #80]	@ (8003c60 <HAL_RCC_ClockConfig+0x330>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	4910      	ldr	r1, [pc, #64]	@ (8003c60 <HAL_RCC_ClockConfig+0x330>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c22:	f000 f825 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003c26:	4602      	mov	r2, r0
 8003c28:	4b0d      	ldr	r3, [pc, #52]	@ (8003c60 <HAL_RCC_ClockConfig+0x330>)
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	490c      	ldr	r1, [pc, #48]	@ (8003c64 <HAL_RCC_ClockConfig+0x334>)
 8003c34:	5ccb      	ldrb	r3, [r1, r3]
 8003c36:	f003 031f 	and.w	r3, r3, #31
 8003c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c68 <HAL_RCC_ClockConfig+0x338>)
 8003c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c42:	4b0a      	ldr	r3, [pc, #40]	@ (8003c6c <HAL_RCC_ClockConfig+0x33c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fe f966 	bl	8001f18 <HAL_InitTick>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c50:	7afb      	ldrb	r3, [r7, #11]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	080092d4 	.word	0x080092d4
 8003c60:	40021000 	.word	0x40021000
 8003c64:	08009430 	.word	0x08009430
 8003c68:	20000000 	.word	0x20000000
 8003c6c:	20000004 	.word	0x20000004

08003c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b089      	sub	sp, #36	@ 0x24
 8003c74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61fb      	str	r3, [r7, #28]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
 8003c86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c88:	4b3b      	ldr	r3, [pc, #236]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	f003 0303 	and.w	r3, r3, #3
 8003c90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x34>
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	2b0c      	cmp	r3, #12
 8003c9c:	d121      	bne.n	8003ce2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d11e      	bne.n	8003ce2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ca4:	4b34      	ldr	r3, [pc, #208]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d107      	bne.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cb0:	4b31      	ldr	r3, [pc, #196]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cb6:	0a1b      	lsrs	r3, r3, #8
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	61fb      	str	r3, [r7, #28]
 8003cbe:	e005      	b.n	8003ccc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	091b      	lsrs	r3, r3, #4
 8003cc6:	f003 030f 	and.w	r3, r3, #15
 8003cca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ccc:	4a2b      	ldr	r2, [pc, #172]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10d      	bne.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ce0:	e00a      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d102      	bne.n	8003cee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ce8:	4b25      	ldr	r3, [pc, #148]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cea:	61bb      	str	r3, [r7, #24]
 8003cec:	e004      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d101      	bne.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003cf4:	4b23      	ldr	r3, [pc, #140]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cf6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	2b0c      	cmp	r3, #12
 8003cfc:	d134      	bne.n	8003d68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d003      	beq.n	8003d16 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b03      	cmp	r3, #3
 8003d12:	d003      	beq.n	8003d1c <HAL_RCC_GetSysClockFreq+0xac>
 8003d14:	e005      	b.n	8003d22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d16:	4b1a      	ldr	r3, [pc, #104]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d18:	617b      	str	r3, [r7, #20]
      break;
 8003d1a:	e005      	b.n	8003d28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d1c:	4b19      	ldr	r3, [pc, #100]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d1e:	617b      	str	r3, [r7, #20]
      break;
 8003d20:	e002      	b.n	8003d28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	617b      	str	r3, [r7, #20]
      break;
 8003d26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d28:	4b13      	ldr	r3, [pc, #76]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	091b      	lsrs	r3, r3, #4
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	3301      	adds	r3, #1
 8003d34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d36:	4b10      	ldr	r3, [pc, #64]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	0a1b      	lsrs	r3, r3, #8
 8003d3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	fb03 f202 	mul.w	r2, r3, r2
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	0e5b      	lsrs	r3, r3, #25
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	3301      	adds	r3, #1
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d68:	69bb      	ldr	r3, [r7, #24]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3724      	adds	r7, #36	@ 0x24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	08009448 	.word	0x08009448
 8003d80:	00f42400 	.word	0x00f42400
 8003d84:	007a1200 	.word	0x007a1200

08003d88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d8c:	4b03      	ldr	r3, [pc, #12]	@ (8003d9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	20000000 	.word	0x20000000

08003da0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003da4:	f7ff fff0 	bl	8003d88 <HAL_RCC_GetHCLKFreq>
 8003da8:	4602      	mov	r2, r0
 8003daa:	4b06      	ldr	r3, [pc, #24]	@ (8003dc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	0a1b      	lsrs	r3, r3, #8
 8003db0:	f003 0307 	and.w	r3, r3, #7
 8003db4:	4904      	ldr	r1, [pc, #16]	@ (8003dc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003db6:	5ccb      	ldrb	r3, [r1, r3]
 8003db8:	f003 031f 	and.w	r3, r3, #31
 8003dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	08009440 	.word	0x08009440

08003dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003dd0:	f7ff ffda 	bl	8003d88 <HAL_RCC_GetHCLKFreq>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	4b06      	ldr	r3, [pc, #24]	@ (8003df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	0adb      	lsrs	r3, r3, #11
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	4904      	ldr	r1, [pc, #16]	@ (8003df4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003de2:	5ccb      	ldrb	r3, [r1, r3]
 8003de4:	f003 031f 	and.w	r3, r3, #31
 8003de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40021000 	.word	0x40021000
 8003df4:	08009440 	.word	0x08009440

08003df8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e00:	2300      	movs	r3, #0
 8003e02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e04:	4b2a      	ldr	r3, [pc, #168]	@ (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e10:	f7ff f81c 	bl	8002e4c <HAL_PWREx_GetVoltageRange>
 8003e14:	6178      	str	r0, [r7, #20]
 8003e16:	e014      	b.n	8003e42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e18:	4b25      	ldr	r3, [pc, #148]	@ (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e1c:	4a24      	ldr	r2, [pc, #144]	@ (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e22:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e24:	4b22      	ldr	r3, [pc, #136]	@ (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e30:	f7ff f80c 	bl	8002e4c <HAL_PWREx_GetVoltageRange>
 8003e34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e36:	4b1e      	ldr	r3, [pc, #120]	@ (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3a:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e40:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e48:	d10b      	bne.n	8003e62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b80      	cmp	r3, #128	@ 0x80
 8003e4e:	d919      	bls.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e54:	d902      	bls.n	8003e5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e56:	2302      	movs	r3, #2
 8003e58:	613b      	str	r3, [r7, #16]
 8003e5a:	e013      	b.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	613b      	str	r3, [r7, #16]
 8003e60:	e010      	b.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b80      	cmp	r3, #128	@ 0x80
 8003e66:	d902      	bls.n	8003e6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e68:	2303      	movs	r3, #3
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	e00a      	b.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b80      	cmp	r3, #128	@ 0x80
 8003e72:	d102      	bne.n	8003e7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e74:	2302      	movs	r3, #2
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	e004      	b.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b70      	cmp	r3, #112	@ 0x70
 8003e7e:	d101      	bne.n	8003e84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e80:	2301      	movs	r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e84:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f023 0207 	bic.w	r2, r3, #7
 8003e8c:	4909      	ldr	r1, [pc, #36]	@ (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e94:	4b07      	ldr	r3, [pc, #28]	@ (8003eb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d001      	beq.n	8003ea6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3718      	adds	r7, #24
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	40022000 	.word	0x40022000

08003eb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d004      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003edc:	d303      	bcc.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8003ede:	21c9      	movs	r1, #201	@ 0xc9
 8003ee0:	4889      	ldr	r0, [pc, #548]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003ee2:	f7fd fab3 	bl	800144c <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d058      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d012      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003efe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f02:	d00d      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f08:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f0c:	d008      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f12:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f16:	d003      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f18:	21d1      	movs	r1, #209	@ 0xd1
 8003f1a:	487b      	ldr	r0, [pc, #492]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003f1c:	f7fd fa96 	bl	800144c <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f24:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f28:	d02a      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8003f2a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f2e:	d824      	bhi.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8003f30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f34:	d008      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f3a:	d81e      	bhi.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8003f40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f44:	d010      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8003f46:	e018      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f48:	4b70      	ldr	r3, [pc, #448]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	4a6f      	ldr	r2, [pc, #444]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f54:	e015      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 fc69 	bl	8004834 <RCCEx_PLLSAI1_Config>
 8003f62:	4603      	mov	r3, r0
 8003f64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f66:	e00c      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3320      	adds	r3, #32
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fde0 	bl	8004b34 <RCCEx_PLLSAI2_Config>
 8003f74:	4603      	mov	r3, r0
 8003f76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f78:	e003      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	74fb      	strb	r3, [r7, #19]
      break;
 8003f7e:	e000      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 8003f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f82:	7cfb      	ldrb	r3, [r7, #19]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10b      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f88:	4b60      	ldr	r3, [pc, #384]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f96:	495d      	ldr	r1, [pc, #372]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f9e:	e001      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa0:	7cfb      	ldrb	r3, [r7, #19]
 8003fa2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d059      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d013      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fca:	d009      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003fd4:	d004      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003fd6:	f240 110f 	movw	r1, #271	@ 0x10f
 8003fda:	484b      	ldr	r0, [pc, #300]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003fdc:	f7fd fa36 	bl	800144c <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fe4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003fe8:	d02a      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8003fea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003fee:	d824      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003ff0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ff4:	d008      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003ff6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ffa:	d81e      	bhi.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00a      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004000:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004004:	d010      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8004006:	e018      	b.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004008:	4b40      	ldr	r3, [pc, #256]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	4a3f      	ldr	r2, [pc, #252]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800400e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004012:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004014:	e015      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	3304      	adds	r3, #4
 800401a:	2100      	movs	r1, #0
 800401c:	4618      	mov	r0, r3
 800401e:	f000 fc09 	bl	8004834 <RCCEx_PLLSAI1_Config>
 8004022:	4603      	mov	r3, r0
 8004024:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004026:	e00c      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3320      	adds	r3, #32
 800402c:	2100      	movs	r1, #0
 800402e:	4618      	mov	r0, r3
 8004030:	f000 fd80 	bl	8004b34 <RCCEx_PLLSAI2_Config>
 8004034:	4603      	mov	r3, r0
 8004036:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004038:	e003      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	74fb      	strb	r3, [r7, #19]
      break;
 800403e:	e000      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 8004040:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004042:	7cfb      	ldrb	r3, [r7, #19]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10b      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004048:	4b30      	ldr	r3, [pc, #192]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004056:	492d      	ldr	r1, [pc, #180]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800405e:	e001      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004060:	7cfb      	ldrb	r3, [r7, #19]
 8004062:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80c2 	beq.w	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004072:	2300      	movs	r3, #0
 8004074:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800407c:	2b00      	cmp	r3, #0
 800407e:	d016      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800408a:	d010      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004092:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004096:	d00a      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800409e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040a2:	d004      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80040a4:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 80040a8:	4817      	ldr	r0, [pc, #92]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80040aa:	f7fd f9cf 	bl	800144c <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040ae:	4b17      	ldr	r3, [pc, #92]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x206>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80040be:	2300      	movs	r3, #0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00d      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040c4:	4b11      	ldr	r3, [pc, #68]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c8:	4a10      	ldr	r2, [pc, #64]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80040d0:	4b0e      	ldr	r3, [pc, #56]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040dc:	2301      	movs	r3, #1
 80040de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a0a      	ldr	r2, [pc, #40]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040ec:	f7fd ff64 	bl	8001fb8 <HAL_GetTick>
 80040f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040f2:	e00f      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f4:	f7fd ff60 	bl	8001fb8 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d908      	bls.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	74fb      	strb	r3, [r7, #19]
        break;
 8004106:	e00b      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8004108:	0800930c 	.word	0x0800930c
 800410c:	40021000 	.word	0x40021000
 8004110:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004114:	4b30      	ldr	r3, [pc, #192]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0e9      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 8004120:	7cfb      	ldrb	r3, [r7, #19]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d15c      	bne.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004126:	4b2d      	ldr	r3, [pc, #180]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004130:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01f      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800413e:	697a      	ldr	r2, [r7, #20]
 8004140:	429a      	cmp	r2, r3
 8004142:	d019      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004144:	4b25      	ldr	r3, [pc, #148]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800414a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800414e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004150:	4b22      	ldr	r3, [pc, #136]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004156:	4a21      	ldr	r2, [pc, #132]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800415c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004160:	4b1e      	ldr	r3, [pc, #120]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004166:	4a1d      	ldr	r2, [pc, #116]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800416c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004170:	4a1a      	ldr	r2, [pc, #104]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d016      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004182:	f7fd ff19 	bl	8001fb8 <HAL_GetTick>
 8004186:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004188:	e00b      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800418a:	f7fd ff15 	bl	8001fb8 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004198:	4293      	cmp	r3, r2
 800419a:	d902      	bls.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	74fb      	strb	r3, [r7, #19]
            break;
 80041a0:	e006      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041a2:	4b0e      	ldr	r3, [pc, #56]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0ec      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 80041b0:	7cfb      	ldrb	r3, [r7, #19]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b6:	4b09      	ldr	r3, [pc, #36]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c6:	4905      	ldr	r1, [pc, #20]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80041ce:	e009      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041d0:	7cfb      	ldrb	r3, [r7, #19]
 80041d2:	74bb      	strb	r3, [r7, #18]
 80041d4:	e006      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 80041d6:	bf00      	nop
 80041d8:	40007000 	.word	0x40007000
 80041dc:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e0:	7cfb      	ldrb	r3, [r7, #19]
 80041e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041e4:	7c7b      	ldrb	r3, [r7, #17]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ea:	4b8d      	ldr	r3, [pc, #564]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80041ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ee:	4a8c      	ldr	r2, [pc, #560]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80041f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d01f      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004206:	2b00      	cmp	r3, #0
 8004208:	d010      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420e:	2b01      	cmp	r3, #1
 8004210:	d00c      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x374>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004216:	2b03      	cmp	r3, #3
 8004218:	d008      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421e:	2b02      	cmp	r3, #2
 8004220:	d004      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x374>
 8004222:	f240 1199 	movw	r1, #409	@ 0x199
 8004226:	487f      	ldr	r0, [pc, #508]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8004228:	f7fd f910 	bl	800144c <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800422c:	4b7c      	ldr	r3, [pc, #496]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800422e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004232:	f023 0203 	bic.w	r2, r3, #3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423a:	4979      	ldr	r1, [pc, #484]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800423c:	4313      	orrs	r3, r2
 800423e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d01f      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004252:	2b00      	cmp	r3, #0
 8004254:	d010      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425a:	2b04      	cmp	r3, #4
 800425c:	d00c      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004262:	2b0c      	cmp	r3, #12
 8004264:	d008      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426a:	2b08      	cmp	r3, #8
 800426c:	d004      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800426e:	f240 11a3 	movw	r1, #419	@ 0x1a3
 8004272:	486c      	ldr	r0, [pc, #432]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8004274:	f7fd f8ea 	bl	800144c <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004278:	4b69      	ldr	r3, [pc, #420]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800427a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800427e:	f023 020c 	bic.w	r2, r3, #12
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004286:	4966      	ldr	r1, [pc, #408]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d01f      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d010      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	2b10      	cmp	r3, #16
 80042a8:	d00c      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ae:	2b30      	cmp	r3, #48	@ 0x30
 80042b0:	d008      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	2b20      	cmp	r3, #32
 80042b8:	d004      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80042be:	4859      	ldr	r0, [pc, #356]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80042c0:	f7fd f8c4 	bl	800144c <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042c4:	4b56      	ldr	r3, [pc, #344]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80042c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d2:	4953      	ldr	r1, [pc, #332]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d01f      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d010      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x458>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	2b40      	cmp	r3, #64	@ 0x40
 80042f4:	d00c      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x458>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80042fc:	d008      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x458>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004302:	2b80      	cmp	r3, #128	@ 0x80
 8004304:	d004      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8004306:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800430a:	4846      	ldr	r0, [pc, #280]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800430c:	f7fd f89e 	bl	800144c <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004310:	4b43      	ldr	r3, [pc, #268]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004316:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800431e:	4940      	ldr	r1, [pc, #256]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0310 	and.w	r3, r3, #16
 800432e:	2b00      	cmp	r3, #0
 8004330:	d022      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004336:	2b00      	cmp	r3, #0
 8004338:	d013      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800433e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004342:	d00e      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004348:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800434c:	d009      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004356:	d004      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004358:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800435c:	4831      	ldr	r0, [pc, #196]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800435e:	f7fd f875 	bl	800144c <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004362:	4b2f      	ldr	r3, [pc, #188]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004368:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004370:	492b      	ldr	r1, [pc, #172]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004372:	4313      	orrs	r3, r2
 8004374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0320 	and.w	r3, r3, #32
 8004380:	2b00      	cmp	r3, #0
 8004382:	d022      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004388:	2b00      	cmp	r3, #0
 800438a:	d013      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004390:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004394:	d00e      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800439e:	d009      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043a8:	d004      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80043aa:	f240 11d7 	movw	r1, #471	@ 0x1d7
 80043ae:	481d      	ldr	r0, [pc, #116]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80043b0:	f7fd f84c 	bl	800144c <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80043b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c2:	4917      	ldr	r1, [pc, #92]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d028      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d013      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043e6:	d00e      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043f0:	d009      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80043fa:	d004      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80043fc:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8004400:	4808      	ldr	r0, [pc, #32]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8004402:	f7fd f823 	bl	800144c <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004406:	4b06      	ldr	r3, [pc, #24]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004414:	4902      	ldr	r1, [pc, #8]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004416:	4313      	orrs	r3, r2
 8004418:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800441c:	e004      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800441e:	bf00      	nop
 8004420:	40021000 	.word	0x40021000
 8004424:	0800930c 	.word	0x0800930c
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004430:	2b00      	cmp	r3, #0
 8004432:	d022      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004438:	2b00      	cmp	r3, #0
 800443a:	d013      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004440:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004444:	d00e      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800444a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800444e:	d009      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004454:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004458:	d004      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800445a:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800445e:	489e      	ldr	r0, [pc, #632]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8004460:	f7fc fff4 	bl	800144c <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004464:	4b9d      	ldr	r3, [pc, #628]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004472:	499a      	ldr	r1, [pc, #616]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004474:	4313      	orrs	r3, r2
 8004476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004482:	2b00      	cmp	r3, #0
 8004484:	d01d      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00e      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004496:	d009      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800449c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a0:	d004      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80044a2:	f240 11ef 	movw	r1, #495	@ 0x1ef
 80044a6:	488c      	ldr	r0, [pc, #560]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80044a8:	f7fc ffd0 	bl	800144c <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044ac:	4b8b      	ldr	r3, [pc, #556]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ba:	4988      	ldr	r1, [pc, #544]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d01d      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00e      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044de:	d009      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044e8:	d004      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80044ea:	f240 11fb 	movw	r1, #507	@ 0x1fb
 80044ee:	487a      	ldr	r0, [pc, #488]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80044f0:	f7fc ffac 	bl	800144c <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044f4:	4b79      	ldr	r3, [pc, #484]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004502:	4976      	ldr	r1, [pc, #472]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d01d      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00e      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004526:	d009      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800452c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004530:	d004      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004532:	f240 2107 	movw	r1, #519	@ 0x207
 8004536:	4868      	ldr	r0, [pc, #416]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8004538:	f7fc ff88 	bl	800144c <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800453c:	4b67      	ldr	r3, [pc, #412]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800453e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004542:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454a:	4964      	ldr	r1, [pc, #400]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800454c:	4313      	orrs	r3, r2
 800454e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d040      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004562:	2b00      	cmp	r3, #0
 8004564:	d013      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800456a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800456e:	d00e      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004574:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004578:	d009      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800457e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004582:	d004      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8004584:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8004588:	4853      	ldr	r0, [pc, #332]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800458a:	f7fc ff5f 	bl	800144c <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800458e:	4b53      	ldr	r3, [pc, #332]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004594:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800459c:	494f      	ldr	r1, [pc, #316]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ac:	d106      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045ae:	4b4b      	ldr	r3, [pc, #300]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	4a4a      	ldr	r2, [pc, #296]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80045b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045b8:	60d3      	str	r3, [r2, #12]
 80045ba:	e011      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045c4:	d10c      	bne.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	3304      	adds	r3, #4
 80045ca:	2101      	movs	r1, #1
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 f931 	bl	8004834 <RCCEx_PLLSAI1_Config>
 80045d2:	4603      	mov	r3, r0
 80045d4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045d6:	7cfb      	ldrb	r3, [r7, #19]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 80045dc:	7cfb      	ldrb	r3, [r7, #19]
 80045de:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d040      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d013      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x764>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045fc:	d00e      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x764>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004602:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004606:	d009      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004610:	d004      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004612:	f240 2141 	movw	r1, #577	@ 0x241
 8004616:	4830      	ldr	r0, [pc, #192]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8004618:	f7fc ff18 	bl	800144c <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800461c:	4b2f      	ldr	r3, [pc, #188]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004622:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462a:	492c      	ldr	r1, [pc, #176]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004636:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800463a:	d106      	bne.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800463c:	4b27      	ldr	r3, [pc, #156]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	4a26      	ldr	r2, [pc, #152]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004642:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004646:	60d3      	str	r3, [r2, #12]
 8004648:	e011      	b.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004652:	d10c      	bne.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3304      	adds	r3, #4
 8004658:	2101      	movs	r1, #1
 800465a:	4618      	mov	r0, r3
 800465c:	f000 f8ea 	bl	8004834 <RCCEx_PLLSAI1_Config>
 8004660:	4603      	mov	r3, r0
 8004662:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004664:	7cfb      	ldrb	r3, [r7, #19]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800466a:	7cfb      	ldrb	r3, [r7, #19]
 800466c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d044      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800467e:	2b00      	cmp	r3, #0
 8004680:	d013      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004686:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800468a:	d00e      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004690:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004694:	d009      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800469a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800469e:	d004      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80046a0:	f240 2166 	movw	r1, #614	@ 0x266
 80046a4:	480c      	ldr	r0, [pc, #48]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80046a6:	f7fc fed1 	bl	800144c <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046aa:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80046ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046b8:	4908      	ldr	r1, [pc, #32]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c8:	d10a      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ca:	4b04      	ldr	r3, [pc, #16]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	4a03      	ldr	r2, [pc, #12]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80046d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046d4:	60d3      	str	r3, [r2, #12]
 80046d6:	e015      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80046d8:	0800930c 	.word	0x0800930c
 80046dc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046e8:	d10c      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3304      	adds	r3, #4
 80046ee:	2101      	movs	r1, #1
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 f89f 	bl	8004834 <RCCEx_PLLSAI1_Config>
 80046f6:	4603      	mov	r3, r0
 80046f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046fa:	7cfb      	ldrb	r3, [r7, #19]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 8004700:	7cfb      	ldrb	r3, [r7, #19]
 8004702:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d047      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004714:	2b00      	cmp	r3, #0
 8004716:	d013      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800471c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004720:	d00e      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004726:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800472a:	d009      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004730:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004734:	d004      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004736:	f240 2186 	movw	r1, #646	@ 0x286
 800473a:	483c      	ldr	r0, [pc, #240]	@ (800482c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800473c:	f7fc fe86 	bl	800144c <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004740:	4b3b      	ldr	r3, [pc, #236]	@ (8004830 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8004742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004746:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800474e:	4938      	ldr	r1, [pc, #224]	@ (8004830 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8004750:	4313      	orrs	r3, r2
 8004752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800475a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800475e:	d10d      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	3304      	adds	r3, #4
 8004764:	2102      	movs	r1, #2
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f864 	bl	8004834 <RCCEx_PLLSAI1_Config>
 800476c:	4603      	mov	r3, r0
 800476e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004770:	7cfb      	ldrb	r3, [r7, #19]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d014      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 8004776:	7cfb      	ldrb	r3, [r7, #19]
 8004778:	74bb      	strb	r3, [r7, #18]
 800477a:	e011      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004784:	d10c      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3320      	adds	r3, #32
 800478a:	2102      	movs	r1, #2
 800478c:	4618      	mov	r0, r3
 800478e:	f000 f9d1 	bl	8004b34 <RCCEx_PLLSAI2_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004796:	7cfb      	ldrb	r3, [r7, #19]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800479c:	7cfb      	ldrb	r3, [r7, #19]
 800479e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d018      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d009      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047bc:	d004      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80047be:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80047c2:	481a      	ldr	r0, [pc, #104]	@ (800482c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 80047c4:	f7fc fe42 	bl	800144c <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80047c8:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80047ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047d6:	4916      	ldr	r1, [pc, #88]	@ (8004830 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d01b      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x952>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047fe:	d004      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x952>
 8004800:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8004804:	4809      	ldr	r0, [pc, #36]	@ (800482c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8004806:	f7fc fe21 	bl	800144c <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800480a:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004810:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800481a:	4905      	ldr	r1, [pc, #20]	@ (8004830 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800481c:	4313      	orrs	r3, r2
 800481e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004822:	7cbb      	ldrb	r3, [r7, #18]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	0800930c 	.word	0x0800930c
 8004830:	40021000 	.word	0x40021000

08004834 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d010      	beq.n	800486c <RCCEx_PLLSAI1_Config+0x38>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d00c      	beq.n	800486c <RCCEx_PLLSAI1_Config+0x38>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d008      	beq.n	800486c <RCCEx_PLLSAI1_Config+0x38>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b03      	cmp	r3, #3
 8004860:	d004      	beq.n	800486c <RCCEx_PLLSAI1_Config+0x38>
 8004862:	f640 3162 	movw	r1, #2914	@ 0xb62
 8004866:	4887      	ldr	r0, [pc, #540]	@ (8004a84 <RCCEx_PLLSAI1_Config+0x250>)
 8004868:	f7fc fdf0 	bl	800144c <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d003      	beq.n	800487c <RCCEx_PLLSAI1_Config+0x48>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b08      	cmp	r3, #8
 800487a:	d904      	bls.n	8004886 <RCCEx_PLLSAI1_Config+0x52>
 800487c:	f640 3163 	movw	r1, #2915	@ 0xb63
 8004880:	4880      	ldr	r0, [pc, #512]	@ (8004a84 <RCCEx_PLLSAI1_Config+0x250>)
 8004882:	f7fc fde3 	bl	800144c <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b07      	cmp	r3, #7
 800488c:	d903      	bls.n	8004896 <RCCEx_PLLSAI1_Config+0x62>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	2b56      	cmp	r3, #86	@ 0x56
 8004894:	d904      	bls.n	80048a0 <RCCEx_PLLSAI1_Config+0x6c>
 8004896:	f640 3164 	movw	r1, #2916	@ 0xb64
 800489a:	487a      	ldr	r0, [pc, #488]	@ (8004a84 <RCCEx_PLLSAI1_Config+0x250>)
 800489c:	f7fc fdd6 	bl	800144c <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d10b      	bne.n	80048c4 <RCCEx_PLLSAI1_Config+0x90>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d105      	bne.n	80048c4 <RCCEx_PLLSAI1_Config+0x90>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d007      	beq.n	80048d4 <RCCEx_PLLSAI1_Config+0xa0>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80048cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d004      	beq.n	80048de <RCCEx_PLLSAI1_Config+0xaa>
 80048d4:	f640 3165 	movw	r1, #2917	@ 0xb65
 80048d8:	486a      	ldr	r0, [pc, #424]	@ (8004a84 <RCCEx_PLLSAI1_Config+0x250>)
 80048da:	f7fc fdb7 	bl	800144c <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048de:	4b6a      	ldr	r3, [pc, #424]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d018      	beq.n	800491c <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048ea:	4b67      	ldr	r3, [pc, #412]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	f003 0203 	and.w	r2, r3, #3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d10d      	bne.n	8004916 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
       ||
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d009      	beq.n	8004916 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004902:	4b61      	ldr	r3, [pc, #388]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	091b      	lsrs	r3, r3, #4
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	1c5a      	adds	r2, r3, #1
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
       ||
 8004912:	429a      	cmp	r2, r3
 8004914:	d047      	beq.n	80049a6 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	73fb      	strb	r3, [r7, #15]
 800491a:	e044      	b.n	80049a6 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b03      	cmp	r3, #3
 8004922:	d018      	beq.n	8004956 <RCCEx_PLLSAI1_Config+0x122>
 8004924:	2b03      	cmp	r3, #3
 8004926:	d825      	bhi.n	8004974 <RCCEx_PLLSAI1_Config+0x140>
 8004928:	2b01      	cmp	r3, #1
 800492a:	d002      	beq.n	8004932 <RCCEx_PLLSAI1_Config+0xfe>
 800492c:	2b02      	cmp	r3, #2
 800492e:	d009      	beq.n	8004944 <RCCEx_PLLSAI1_Config+0x110>
 8004930:	e020      	b.n	8004974 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004932:	4b55      	ldr	r3, [pc, #340]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d11d      	bne.n	800497a <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004942:	e01a      	b.n	800497a <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004944:	4b50      	ldr	r3, [pc, #320]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800494c:	2b00      	cmp	r3, #0
 800494e:	d116      	bne.n	800497e <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004954:	e013      	b.n	800497e <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004956:	4b4c      	ldr	r3, [pc, #304]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10f      	bne.n	8004982 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004962:	4b49      	ldr	r3, [pc, #292]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d109      	bne.n	8004982 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004972:	e006      	b.n	8004982 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	73fb      	strb	r3, [r7, #15]
      break;
 8004978:	e004      	b.n	8004984 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800497a:	bf00      	nop
 800497c:	e002      	b.n	8004984 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800497e:	bf00      	nop
 8004980:	e000      	b.n	8004984 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8004982:	bf00      	nop
    }

    if(status == HAL_OK)
 8004984:	7bfb      	ldrb	r3, [r7, #15]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10d      	bne.n	80049a6 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800498a:	4b3f      	ldr	r3, [pc, #252]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6819      	ldr	r1, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	3b01      	subs	r3, #1
 800499c:	011b      	lsls	r3, r3, #4
 800499e:	430b      	orrs	r3, r1
 80049a0:	4939      	ldr	r1, [pc, #228]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f040 80ba 	bne.w	8004b22 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80049ae:	4b36      	ldr	r3, [pc, #216]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a35      	ldr	r2, [pc, #212]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 80049b4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049ba:	f7fd fafd 	bl	8001fb8 <HAL_GetTick>
 80049be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049c0:	e009      	b.n	80049d6 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049c2:	f7fd faf9 	bl	8001fb8 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d902      	bls.n	80049d6 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	73fb      	strb	r3, [r7, #15]
        break;
 80049d4:	e005      	b.n	80049e2 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049d6:	4b2c      	ldr	r3, [pc, #176]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1ef      	bne.n	80049c2 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f040 809c 	bne.w	8004b22 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d11e      	bne.n	8004a2e <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	2b07      	cmp	r3, #7
 80049f6:	d008      	beq.n	8004a0a <RCCEx_PLLSAI1_Config+0x1d6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	2b11      	cmp	r3, #17
 80049fe:	d004      	beq.n	8004a0a <RCCEx_PLLSAI1_Config+0x1d6>
 8004a00:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8004a04:	481f      	ldr	r0, [pc, #124]	@ (8004a84 <RCCEx_PLLSAI1_Config+0x250>)
 8004a06:	f7fc fd21 	bl	800144c <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6892      	ldr	r2, [r2, #8]
 8004a1a:	0211      	lsls	r1, r2, #8
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	68d2      	ldr	r2, [r2, #12]
 8004a20:	0912      	lsrs	r2, r2, #4
 8004a22:	0452      	lsls	r2, r2, #17
 8004a24:	430a      	orrs	r2, r1
 8004a26:	4918      	ldr	r1, [pc, #96]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	610b      	str	r3, [r1, #16]
 8004a2c:	e055      	b.n	8004ada <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d12b      	bne.n	8004a8c <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d010      	beq.n	8004a5e <RCCEx_PLLSAI1_Config+0x22a>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d00c      	beq.n	8004a5e <RCCEx_PLLSAI1_Config+0x22a>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	2b06      	cmp	r3, #6
 8004a4a:	d008      	beq.n	8004a5e <RCCEx_PLLSAI1_Config+0x22a>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d004      	beq.n	8004a5e <RCCEx_PLLSAI1_Config+0x22a>
 8004a54:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 8004a58:	480a      	ldr	r0, [pc, #40]	@ (8004a84 <RCCEx_PLLSAI1_Config+0x250>)
 8004a5a:	f7fc fcf7 	bl	800144c <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004a66:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6892      	ldr	r2, [r2, #8]
 8004a6e:	0211      	lsls	r1, r2, #8
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6912      	ldr	r2, [r2, #16]
 8004a74:	0852      	lsrs	r2, r2, #1
 8004a76:	3a01      	subs	r2, #1
 8004a78:	0552      	lsls	r2, r2, #21
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	4902      	ldr	r1, [pc, #8]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x254>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	610b      	str	r3, [r1, #16]
 8004a82:	e02a      	b.n	8004ada <RCCEx_PLLSAI1_Config+0x2a6>
 8004a84:	0800930c 	.word	0x0800930c
 8004a88:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d010      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x282>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d00c      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x282>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	2b06      	cmp	r3, #6
 8004aa2:	d008      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x282>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d004      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x282>
 8004aac:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8004ab0:	481e      	ldr	r0, [pc, #120]	@ (8004b2c <RCCEx_PLLSAI1_Config+0x2f8>)
 8004ab2:	f7fc fccb 	bl	800144c <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004abe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6892      	ldr	r2, [r2, #8]
 8004ac6:	0211      	lsls	r1, r2, #8
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6952      	ldr	r2, [r2, #20]
 8004acc:	0852      	lsrs	r2, r2, #1
 8004ace:	3a01      	subs	r2, #1
 8004ad0:	0652      	lsls	r2, r2, #25
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	4916      	ldr	r1, [pc, #88]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ada:	4b15      	ldr	r3, [pc, #84]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a14      	ldr	r2, [pc, #80]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004ae0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ae4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae6:	f7fd fa67 	bl	8001fb8 <HAL_GetTick>
 8004aea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004aec:	e009      	b.n	8004b02 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004aee:	f7fd fa63 	bl	8001fb8 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d902      	bls.n	8004b02 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	73fb      	strb	r3, [r7, #15]
          break;
 8004b00:	e005      	b.n	8004b0e <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b02:	4b0b      	ldr	r3, [pc, #44]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0ef      	beq.n	8004aee <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 8004b0e:	7bfb      	ldrb	r3, [r7, #15]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d106      	bne.n	8004b22 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b14:	4b06      	ldr	r3, [pc, #24]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b16:	691a      	ldr	r2, [r3, #16]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	4904      	ldr	r1, [pc, #16]	@ (8004b30 <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	0800930c 	.word	0x0800930c
 8004b30:	40021000 	.word	0x40021000

08004b34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d010      	beq.n	8004b6c <RCCEx_PLLSAI2_Config+0x38>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d00c      	beq.n	8004b6c <RCCEx_PLLSAI2_Config+0x38>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d008      	beq.n	8004b6c <RCCEx_PLLSAI2_Config+0x38>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d004      	beq.n	8004b6c <RCCEx_PLLSAI2_Config+0x38>
 8004b62:	f640 412f 	movw	r1, #3119	@ 0xc2f
 8004b66:	4896      	ldr	r0, [pc, #600]	@ (8004dc0 <RCCEx_PLLSAI2_Config+0x28c>)
 8004b68:	f7fc fc70 	bl	800144c <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <RCCEx_PLLSAI2_Config+0x48>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d904      	bls.n	8004b86 <RCCEx_PLLSAI2_Config+0x52>
 8004b7c:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8004b80:	488f      	ldr	r0, [pc, #572]	@ (8004dc0 <RCCEx_PLLSAI2_Config+0x28c>)
 8004b82:	f7fc fc63 	bl	800144c <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	2b07      	cmp	r3, #7
 8004b8c:	d903      	bls.n	8004b96 <RCCEx_PLLSAI2_Config+0x62>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	2b56      	cmp	r3, #86	@ 0x56
 8004b94:	d904      	bls.n	8004ba0 <RCCEx_PLLSAI2_Config+0x6c>
 8004b96:	f640 4131 	movw	r1, #3121	@ 0xc31
 8004b9a:	4889      	ldr	r0, [pc, #548]	@ (8004dc0 <RCCEx_PLLSAI2_Config+0x28c>)
 8004b9c:	f7fc fc56 	bl	800144c <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d105      	bne.n	8004bb8 <RCCEx_PLLSAI2_Config+0x84>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d007      	beq.n	8004bc8 <RCCEx_PLLSAI2_Config+0x94>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d004      	beq.n	8004bd2 <RCCEx_PLLSAI2_Config+0x9e>
 8004bc8:	f640 4132 	movw	r1, #3122	@ 0xc32
 8004bcc:	487c      	ldr	r0, [pc, #496]	@ (8004dc0 <RCCEx_PLLSAI2_Config+0x28c>)
 8004bce:	f7fc fc3d 	bl	800144c <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bd2:	4b7c      	ldr	r3, [pc, #496]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	f003 0303 	and.w	r3, r3, #3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d018      	beq.n	8004c10 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004bde:	4b79      	ldr	r3, [pc, #484]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f003 0203 	and.w	r2, r3, #3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d10d      	bne.n	8004c0a <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
       ||
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d009      	beq.n	8004c0a <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004bf6:	4b73      	ldr	r3, [pc, #460]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	091b      	lsrs	r3, r3, #4
 8004bfc:	f003 0307 	and.w	r3, r3, #7
 8004c00:	1c5a      	adds	r2, r3, #1
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
       ||
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d047      	beq.n	8004c9a <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	73fb      	strb	r3, [r7, #15]
 8004c0e:	e044      	b.n	8004c9a <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b03      	cmp	r3, #3
 8004c16:	d018      	beq.n	8004c4a <RCCEx_PLLSAI2_Config+0x116>
 8004c18:	2b03      	cmp	r3, #3
 8004c1a:	d825      	bhi.n	8004c68 <RCCEx_PLLSAI2_Config+0x134>
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d002      	beq.n	8004c26 <RCCEx_PLLSAI2_Config+0xf2>
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d009      	beq.n	8004c38 <RCCEx_PLLSAI2_Config+0x104>
 8004c24:	e020      	b.n	8004c68 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c26:	4b67      	ldr	r3, [pc, #412]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d11d      	bne.n	8004c6e <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c36:	e01a      	b.n	8004c6e <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c38:	4b62      	ldr	r3, [pc, #392]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d116      	bne.n	8004c72 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c48:	e013      	b.n	8004c72 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c4a:	4b5e      	ldr	r3, [pc, #376]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10f      	bne.n	8004c76 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c56:	4b5b      	ldr	r3, [pc, #364]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d109      	bne.n	8004c76 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c66:	e006      	b.n	8004c76 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c6c:	e004      	b.n	8004c78 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8004c6e:	bf00      	nop
 8004c70:	e002      	b.n	8004c78 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8004c72:	bf00      	nop
 8004c74:	e000      	b.n	8004c78 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8004c76:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c78:	7bfb      	ldrb	r3, [r7, #15]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10d      	bne.n	8004c9a <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c7e:	4b51      	ldr	r3, [pc, #324]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6819      	ldr	r1, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	430b      	orrs	r3, r1
 8004c94:	494b      	ldr	r1, [pc, #300]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f040 808a 	bne.w	8004db6 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004ca2:	4b48      	ldr	r3, [pc, #288]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a47      	ldr	r2, [pc, #284]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004ca8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cae:	f7fd f983 	bl	8001fb8 <HAL_GetTick>
 8004cb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cb4:	e009      	b.n	8004cca <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cb6:	f7fd f97f 	bl	8001fb8 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d902      	bls.n	8004cca <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc8:	e005      	b.n	8004cd6 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cca:	4b3e      	ldr	r3, [pc, #248]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1ef      	bne.n	8004cb6 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d16c      	bne.n	8004db6 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d11e      	bne.n	8004d20 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	2b07      	cmp	r3, #7
 8004ce8:	d008      	beq.n	8004cfc <RCCEx_PLLSAI2_Config+0x1c8>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	2b11      	cmp	r3, #17
 8004cf0:	d004      	beq.n	8004cfc <RCCEx_PLLSAI2_Config+0x1c8>
 8004cf2:	f640 4185 	movw	r1, #3205	@ 0xc85
 8004cf6:	4832      	ldr	r0, [pc, #200]	@ (8004dc0 <RCCEx_PLLSAI2_Config+0x28c>)
 8004cf8:	f7fc fba8 	bl	800144c <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cfc:	4b31      	ldr	r3, [pc, #196]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6892      	ldr	r2, [r2, #8]
 8004d0c:	0211      	lsls	r1, r2, #8
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	68d2      	ldr	r2, [r2, #12]
 8004d12:	0912      	lsrs	r2, r2, #4
 8004d14:	0452      	lsls	r2, r2, #17
 8004d16:	430a      	orrs	r2, r1
 8004d18:	492a      	ldr	r1, [pc, #168]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	614b      	str	r3, [r1, #20]
 8004d1e:	e026      	b.n	8004d6e <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d010      	beq.n	8004d4a <RCCEx_PLLSAI2_Config+0x216>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d00c      	beq.n	8004d4a <RCCEx_PLLSAI2_Config+0x216>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	2b06      	cmp	r3, #6
 8004d36:	d008      	beq.n	8004d4a <RCCEx_PLLSAI2_Config+0x216>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d004      	beq.n	8004d4a <RCCEx_PLLSAI2_Config+0x216>
 8004d40:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 8004d44:	481e      	ldr	r0, [pc, #120]	@ (8004dc0 <RCCEx_PLLSAI2_Config+0x28c>)
 8004d46:	f7fc fb81 	bl	800144c <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d52:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	6892      	ldr	r2, [r2, #8]
 8004d5a:	0211      	lsls	r1, r2, #8
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6912      	ldr	r2, [r2, #16]
 8004d60:	0852      	lsrs	r2, r2, #1
 8004d62:	3a01      	subs	r2, #1
 8004d64:	0652      	lsls	r2, r2, #25
 8004d66:	430a      	orrs	r2, r1
 8004d68:	4916      	ldr	r1, [pc, #88]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d6e:	4b15      	ldr	r3, [pc, #84]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a14      	ldr	r2, [pc, #80]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004d74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d78:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7a:	f7fd f91d 	bl	8001fb8 <HAL_GetTick>
 8004d7e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d80:	e009      	b.n	8004d96 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d82:	f7fd f919 	bl	8001fb8 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d902      	bls.n	8004d96 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	73fb      	strb	r3, [r7, #15]
          break;
 8004d94:	e005      	b.n	8004da2 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d96:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d0ef      	beq.n	8004d82 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004da8:	4b06      	ldr	r3, [pc, #24]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004daa:	695a      	ldr	r2, [r3, #20]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	4904      	ldr	r1, [pc, #16]	@ (8004dc4 <RCCEx_PLLSAI2_Config+0x290>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	0800930c 	.word	0x0800930c
 8004dc4:	40021000 	.word	0x40021000

08004dc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e1dd      	b.n	8005196 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a7b      	ldr	r2, [pc, #492]	@ (8004fcc <HAL_SPI_Init+0x204>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d00e      	beq.n	8004e02 <HAL_SPI_Init+0x3a>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a79      	ldr	r2, [pc, #484]	@ (8004fd0 <HAL_SPI_Init+0x208>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d009      	beq.n	8004e02 <HAL_SPI_Init+0x3a>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a78      	ldr	r2, [pc, #480]	@ (8004fd4 <HAL_SPI_Init+0x20c>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d004      	beq.n	8004e02 <HAL_SPI_Init+0x3a>
 8004df8:	f240 1147 	movw	r1, #327	@ 0x147
 8004dfc:	4876      	ldr	r0, [pc, #472]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004dfe:	f7fc fb25 	bl	800144c <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d009      	beq.n	8004e1e <HAL_SPI_Init+0x56>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e12:	d004      	beq.n	8004e1e <HAL_SPI_Init+0x56>
 8004e14:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8004e18:	486f      	ldr	r0, [pc, #444]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004e1a:	f7fc fb17 	bl	800144c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00e      	beq.n	8004e44 <HAL_SPI_Init+0x7c>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2e:	d009      	beq.n	8004e44 <HAL_SPI_Init+0x7c>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e38:	d004      	beq.n	8004e44 <HAL_SPI_Init+0x7c>
 8004e3a:	f240 1149 	movw	r1, #329	@ 0x149
 8004e3e:	4866      	ldr	r0, [pc, #408]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004e40:	f7fc fb04 	bl	800144c <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e4c:	d040      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8004e56:	d03b      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 8004e60:	d036      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e6a:	d031      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8004e74:	d02c      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004e7e:	d027      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8004e88:	d022      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e92:	d01d      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e9c:	d018      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ea6:	d013      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004eb0:	d00e      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eba:	d009      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ec4:	d004      	beq.n	8004ed0 <HAL_SPI_Init+0x108>
 8004ec6:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8004eca:	4843      	ldr	r0, [pc, #268]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004ecc:	f7fc fabe 	bl	800144c <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ed8:	d00d      	beq.n	8004ef6 <HAL_SPI_Init+0x12e>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d009      	beq.n	8004ef6 <HAL_SPI_Init+0x12e>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004eea:	d004      	beq.n	8004ef6 <HAL_SPI_Init+0x12e>
 8004eec:	f240 114b 	movw	r1, #331	@ 0x14b
 8004ef0:	4839      	ldr	r0, [pc, #228]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004ef2:	f7fc faab 	bl	800144c <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d008      	beq.n	8004f10 <HAL_SPI_Init+0x148>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d004      	beq.n	8004f10 <HAL_SPI_Init+0x148>
 8004f06:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8004f0a:	4833      	ldr	r0, [pc, #204]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004f0c:	f7fc fa9e 	bl	800144c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d020      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	69db      	ldr	r3, [r3, #28]
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d01c      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	69db      	ldr	r3, [r3, #28]
 8004f24:	2b10      	cmp	r3, #16
 8004f26:	d018      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	2b18      	cmp	r3, #24
 8004f2e:	d014      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	69db      	ldr	r3, [r3, #28]
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d010      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	2b28      	cmp	r3, #40	@ 0x28
 8004f3e:	d00c      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	69db      	ldr	r3, [r3, #28]
 8004f44:	2b30      	cmp	r3, #48	@ 0x30
 8004f46:	d008      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69db      	ldr	r3, [r3, #28]
 8004f4c:	2b38      	cmp	r3, #56	@ 0x38
 8004f4e:	d004      	beq.n	8004f5a <HAL_SPI_Init+0x192>
 8004f50:	f240 114d 	movw	r1, #333	@ 0x14d
 8004f54:	4820      	ldr	r0, [pc, #128]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004f56:	f7fc fa79 	bl	800144c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d008      	beq.n	8004f74 <HAL_SPI_Init+0x1ac>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	2b80      	cmp	r3, #128	@ 0x80
 8004f68:	d004      	beq.n	8004f74 <HAL_SPI_Init+0x1ac>
 8004f6a:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8004f6e:	481a      	ldr	r0, [pc, #104]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004f70:	f7fc fa6c 	bl	800144c <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d008      	beq.n	8004f8e <HAL_SPI_Init+0x1c6>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	d004      	beq.n	8004f8e <HAL_SPI_Init+0x1c6>
 8004f84:	f240 114f 	movw	r1, #335	@ 0x14f
 8004f88:	4813      	ldr	r0, [pc, #76]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004f8a:	f7fc fa5f 	bl	800144c <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d151      	bne.n	800503a <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d008      	beq.n	8004fb0 <HAL_SPI_Init+0x1e8>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d004      	beq.n	8004fb0 <HAL_SPI_Init+0x1e8>
 8004fa6:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8004faa:	480b      	ldr	r0, [pc, #44]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004fac:	f7fc fa4e 	bl	800144c <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d011      	beq.n	8004fdc <HAL_SPI_Init+0x214>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d00d      	beq.n	8004fdc <HAL_SPI_Init+0x214>
 8004fc0:	f240 1153 	movw	r1, #339	@ 0x153
 8004fc4:	4804      	ldr	r0, [pc, #16]	@ (8004fd8 <HAL_SPI_Init+0x210>)
 8004fc6:	f7fc fa41 	bl	800144c <assert_failed>
 8004fca:	e007      	b.n	8004fdc <HAL_SPI_Init+0x214>
 8004fcc:	40013000 	.word	0x40013000
 8004fd0:	40003800 	.word	0x40003800
 8004fd4:	40003c00 	.word	0x40003c00
 8004fd8:	08009348 	.word	0x08009348

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fe4:	d125      	bne.n	8005032 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	69db      	ldr	r3, [r3, #28]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d050      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	d04c      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	2b10      	cmp	r3, #16
 8004ffc:	d048      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	2b18      	cmp	r3, #24
 8005004:	d044      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	2b20      	cmp	r3, #32
 800500c:	d040      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	2b28      	cmp	r3, #40	@ 0x28
 8005014:	d03c      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	2b30      	cmp	r3, #48	@ 0x30
 800501c:	d038      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	2b38      	cmp	r3, #56	@ 0x38
 8005024:	d034      	beq.n	8005090 <HAL_SPI_Init+0x2c8>
 8005026:	f240 1157 	movw	r1, #343	@ 0x157
 800502a:	485d      	ldr	r0, [pc, #372]	@ (80051a0 <HAL_SPI_Init+0x3d8>)
 800502c:	f7fc fa0e 	bl	800144c <assert_failed>
 8005030:	e02e      	b.n	8005090 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	61da      	str	r2, [r3, #28]
 8005038:	e02a      	b.n	8005090 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d020      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	2b08      	cmp	r3, #8
 8005048:	d01c      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	2b10      	cmp	r3, #16
 8005050:	d018      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	2b18      	cmp	r3, #24
 8005058:	d014      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	2b20      	cmp	r3, #32
 8005060:	d010      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	2b28      	cmp	r3, #40	@ 0x28
 8005068:	d00c      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	69db      	ldr	r3, [r3, #28]
 800506e:	2b30      	cmp	r3, #48	@ 0x30
 8005070:	d008      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	2b38      	cmp	r3, #56	@ 0x38
 8005078:	d004      	beq.n	8005084 <HAL_SPI_Init+0x2bc>
 800507a:	f240 1161 	movw	r1, #353	@ 0x161
 800507e:	4848      	ldr	r0, [pc, #288]	@ (80051a0 <HAL_SPI_Init+0x3d8>)
 8005080:	f7fc f9e4 	bl	800144c <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d106      	bne.n	80050b0 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7fc fa12 	bl	80014d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050d0:	d902      	bls.n	80050d8 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80050d2:	2300      	movs	r3, #0
 80050d4:	60fb      	str	r3, [r7, #12]
 80050d6:	e002      	b.n	80050de <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80050d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80050e6:	d007      	beq.n	80050f8 <HAL_SPI_Init+0x330>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050f0:	d002      	beq.n	80050f8 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005108:	431a      	orrs	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	431a      	orrs	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513a:	ea42 0103 	orr.w	r1, r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005142:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	0c1b      	lsrs	r3, r3, #16
 8005154:	f003 0204 	and.w	r2, r3, #4
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515c:	f003 0310 	and.w	r3, r3, #16
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005166:	f003 0308 	and.w	r3, r3, #8
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005174:	ea42 0103 	orr.w	r1, r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	08009348 	.word	0x08009348

080051a4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	4613      	mov	r3, r2
 80051b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d009      	beq.n	80051ce <HAL_SPI_Transmit_IT+0x2a>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051c2:	d004      	beq.n	80051ce <HAL_SPI_Transmit_IT+0x2a>
 80051c4:	f240 6144 	movw	r1, #1604	@ 0x644
 80051c8:	483e      	ldr	r0, [pc, #248]	@ (80052c4 <HAL_SPI_Transmit_IT+0x120>)
 80051ca:	f7fc f93f 	bl	800144c <assert_failed>


  if ((pData == NULL) || (Size == 0U))
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d002      	beq.n	80051da <HAL_SPI_Transmit_IT+0x36>
 80051d4:	88fb      	ldrh	r3, [r7, #6]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <HAL_SPI_Transmit_IT+0x3a>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e06d      	b.n	80052ba <HAL_SPI_Transmit_IT+0x116>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d001      	beq.n	80051ee <HAL_SPI_Transmit_IT+0x4a>
  {
    return HAL_BUSY;
 80051ea:	2302      	movs	r3, #2
 80051ec:	e065      	b.n	80052ba <HAL_SPI_Transmit_IT+0x116>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d101      	bne.n	80051fc <HAL_SPI_Transmit_IT+0x58>
 80051f8:	2302      	movs	r3, #2
 80051fa:	e05e      	b.n	80052ba <HAL_SPI_Transmit_IT+0x116>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2203      	movs	r2, #3
 8005208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	88fa      	ldrh	r2, [r7, #6]
 800521c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	88fa      	ldrh	r2, [r7, #6]
 8005222:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005248:	d903      	bls.n	8005252 <HAL_SPI_Transmit_IT+0xae>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4a1e      	ldr	r2, [pc, #120]	@ (80052c8 <HAL_SPI_Transmit_IT+0x124>)
 800524e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005250:	e002      	b.n	8005258 <HAL_SPI_Transmit_IT+0xb4>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	4a1d      	ldr	r2, [pc, #116]	@ (80052cc <HAL_SPI_Transmit_IT+0x128>)
 8005256:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005260:	d10f      	bne.n	8005282 <HAL_SPI_Transmit_IT+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005270:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005280:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528c:	2b40      	cmp	r3, #64	@ 0x40
 800528e:	d007      	beq.n	80052a0 <HAL_SPI_Transmit_IT+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800529e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80052b6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	08009348 	.word	0x08009348
 80052c8:	08005cdd 	.word	0x08005cdd
 80052cc:	08005c97 	.word	0x08005c97

080052d0 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	4613      	mov	r3, r2
 80052dc:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d104      	bne.n	80052f0 <HAL_SPI_Receive_DMA+0x20>
 80052e6:	f240 71e2 	movw	r1, #2018	@ 0x7e2
 80052ea:	488f      	ldr	r0, [pc, #572]	@ (8005528 <HAL_SPI_Receive_DMA+0x258>)
 80052ec:	f7fc f8ae 	bl	800144c <assert_failed>

  if (hspi->State != HAL_SPI_STATE_READY)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d001      	beq.n	8005300 <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_BUSY;
 80052fc:	2302      	movs	r3, #2
 80052fe:	e10e      	b.n	800551e <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d119      	bne.n	800533c <HAL_SPI_Receive_DMA+0x6c>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005310:	d114      	bne.n	800533c <HAL_SPI_Receive_DMA+0x6c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2204      	movs	r2, #4
 8005316:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531e:	2b00      	cmp	r3, #0
 8005320:	d104      	bne.n	800532c <HAL_SPI_Receive_DMA+0x5c>
 8005322:	f240 71ee 	movw	r1, #2030	@ 0x7ee
 8005326:	4880      	ldr	r0, [pc, #512]	@ (8005528 <HAL_SPI_Receive_DMA+0x258>)
 8005328:	f7fc f890 	bl	800144c <assert_failed>

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800532c:	88fb      	ldrh	r3, [r7, #6]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	68b9      	ldr	r1, [r7, #8]
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f900 	bl	8005538 <HAL_SPI_TransmitReceive_DMA>
 8005338:	4603      	mov	r3, r0
 800533a:	e0f0      	b.n	800551e <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d002      	beq.n	8005348 <HAL_SPI_Receive_DMA+0x78>
 8005342:	88fb      	ldrh	r3, [r7, #6]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d101      	bne.n	800534c <HAL_SPI_Receive_DMA+0x7c>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e0e8      	b.n	800551e <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005352:	2b01      	cmp	r3, #1
 8005354:	d101      	bne.n	800535a <HAL_SPI_Receive_DMA+0x8a>
 8005356:	2302      	movs	r3, #2
 8005358:	e0e1      	b.n	800551e <HAL_SPI_Receive_DMA+0x24e>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2204      	movs	r2, #4
 8005366:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	88fa      	ldrh	r2, [r7, #6]
 800537a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	88fa      	ldrh	r2, [r7, #6]
 8005382:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053a6:	d10f      	bne.n	80053c8 <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053d6:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053e0:	d908      	bls.n	80053f4 <HAL_SPI_Receive_DMA+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80053f0:	605a      	str	r2, [r3, #4]
 80053f2:	e042      	b.n	800547a <HAL_SPI_Receive_DMA+0x1aa>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005402:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800540e:	d134      	bne.n	800547a <HAL_SPI_Receive_DMA+0x1aa>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800541e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005426:	b29b      	uxth	r3, r3
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b00      	cmp	r3, #0
 800542e:	d111      	bne.n	8005454 <HAL_SPI_Receive_DMA+0x184>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800543e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005446:	b29b      	uxth	r3, r3
 8005448:	085b      	lsrs	r3, r3, #1
 800544a:	b29a      	uxth	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005452:	e012      	b.n	800547a <HAL_SPI_Receive_DMA+0x1aa>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685a      	ldr	r2, [r3, #4]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005462:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800546a:	b29b      	uxth	r3, r3
 800546c:	085b      	lsrs	r3, r3, #1
 800546e:	b29b      	uxth	r3, r3
 8005470:	3301      	adds	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800547e:	4a2b      	ldr	r2, [pc, #172]	@ (800552c <HAL_SPI_Receive_DMA+0x25c>)
 8005480:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005486:	4a2a      	ldr	r2, [pc, #168]	@ (8005530 <HAL_SPI_Receive_DMA+0x260>)
 8005488:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800548e:	4a29      	ldr	r2, [pc, #164]	@ (8005534 <HAL_SPI_Receive_DMA+0x264>)
 8005490:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005496:	2200      	movs	r2, #0
 8005498:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	330c      	adds	r3, #12
 80054a4:	4619      	mov	r1, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054b2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80054b4:	f7fd f884 	bl	80025c0 <HAL_DMA_Start_IT>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00b      	beq.n	80054d6 <HAL_SPI_Receive_DMA+0x206>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054c2:	f043 0210 	orr.w	r2, r3, #16
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e023      	b.n	800551e <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e0:	2b40      	cmp	r3, #64	@ 0x40
 80054e2:	d007      	beq.n	80054f4 <HAL_SPI_Receive_DMA+0x224>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054f2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0220 	orr.w	r2, r2, #32
 800550a:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0201 	orr.w	r2, r2, #1
 800551a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	08009348 	.word	0x08009348
 800552c:	08005bf5 	.word	0x08005bf5
 8005530:	08005abd 	.word	0x08005abd
 8005534:	08005c2d 	.word	0x08005c2d

08005538 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
 8005544:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800554a:	2b00      	cmp	r3, #0
 800554c:	d104      	bne.n	8005558 <HAL_SPI_TransmitReceive_DMA+0x20>
 800554e:	f640 0172 	movw	r1, #2162	@ 0x872
 8005552:	487f      	ldr	r0, [pc, #508]	@ (8005750 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8005554:	f7fb ff7a 	bl	800144c <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555c:	2b00      	cmp	r3, #0
 800555e:	d104      	bne.n	800556a <HAL_SPI_TransmitReceive_DMA+0x32>
 8005560:	f640 0173 	movw	r1, #2163	@ 0x873
 8005564:	487a      	ldr	r0, [pc, #488]	@ (8005750 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8005566:	f7fb ff71 	bl	800144c <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d004      	beq.n	800557c <HAL_SPI_TransmitReceive_DMA+0x44>
 8005572:	f640 0176 	movw	r1, #2166	@ 0x876
 8005576:	4876      	ldr	r0, [pc, #472]	@ (8005750 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8005578:	f7fb ff68 	bl	800144c <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005582:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800558a:	7dfb      	ldrb	r3, [r7, #23]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d00c      	beq.n	80055aa <HAL_SPI_TransmitReceive_DMA+0x72>
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005596:	d106      	bne.n	80055a6 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d102      	bne.n	80055a6 <HAL_SPI_TransmitReceive_DMA+0x6e>
 80055a0:	7dfb      	ldrb	r3, [r7, #23]
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d001      	beq.n	80055aa <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80055a6:	2302      	movs	r3, #2
 80055a8:	e15f      	b.n	800586a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <HAL_SPI_TransmitReceive_DMA+0x84>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d002      	beq.n	80055bc <HAL_SPI_TransmitReceive_DMA+0x84>
 80055b6:	887b      	ldrh	r3, [r7, #2]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e154      	b.n	800586a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d101      	bne.n	80055ce <HAL_SPI_TransmitReceive_DMA+0x96>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e14d      	b.n	800586a <HAL_SPI_TransmitReceive_DMA+0x332>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d003      	beq.n	80055ea <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2205      	movs	r2, #5
 80055e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	887a      	ldrh	r2, [r7, #2]
 80055fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	887a      	ldrh	r2, [r7, #2]
 8005600:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	887a      	ldrh	r2, [r7, #2]
 800560c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	887a      	ldrh	r2, [r7, #2]
 8005614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8005632:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800563c:	d908      	bls.n	8005650 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	e06f      	b.n	8005730 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800565e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800566a:	d126      	bne.n	80056ba <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10f      	bne.n	8005698 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005686:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800568c:	b29b      	uxth	r3, r3
 800568e:	085b      	lsrs	r3, r3, #1
 8005690:	b29a      	uxth	r2, r3
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005696:	e010      	b.n	80056ba <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056a6:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	3301      	adds	r3, #1
 80056b4:	b29a      	uxth	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056c4:	d134      	bne.n	8005730 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056d4:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056dc:	b29b      	uxth	r3, r3
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d111      	bne.n	800570a <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056f4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	085b      	lsrs	r3, r3, #1
 8005700:	b29a      	uxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005708:	e012      	b.n	8005730 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005718:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005720:	b29b      	uxth	r3, r3
 8005722:	085b      	lsrs	r3, r3, #1
 8005724:	b29b      	uxth	r3, r3
 8005726:	3301      	adds	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b04      	cmp	r3, #4
 800573a:	d10f      	bne.n	800575c <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005740:	4a04      	ldr	r2, [pc, #16]	@ (8005754 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8005742:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005748:	4a03      	ldr	r2, [pc, #12]	@ (8005758 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800574a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800574c:	e00e      	b.n	800576c <HAL_SPI_TransmitReceive_DMA+0x234>
 800574e:	bf00      	nop
 8005750:	08009348 	.word	0x08009348
 8005754:	08005bf5 	.word	0x08005bf5
 8005758:	08005abd 	.word	0x08005abd
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005760:	4a44      	ldr	r2, [pc, #272]	@ (8005874 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8005762:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005768:	4a43      	ldr	r2, [pc, #268]	@ (8005878 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800576a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005770:	4a42      	ldr	r2, [pc, #264]	@ (800587c <HAL_SPI_TransmitReceive_DMA+0x344>)
 8005772:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005778:	2200      	movs	r2, #0
 800577a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	330c      	adds	r3, #12
 8005786:	4619      	mov	r1, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005794:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005796:	f7fc ff13 	bl	80025c0 <HAL_DMA_Start_IT>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00b      	beq.n	80057b8 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a4:	f043 0210 	orr.w	r2, r3, #16
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e058      	b.n	800586a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0201 	orr.w	r2, r2, #1
 80057c6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057cc:	2200      	movs	r2, #0
 80057ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057d4:	2200      	movs	r2, #0
 80057d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057dc:	2200      	movs	r2, #0
 80057de:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e4:	2200      	movs	r2, #0
 80057e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f0:	4619      	mov	r1, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	330c      	adds	r3, #12
 80057f8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005800:	f7fc fede 	bl	80025c0 <HAL_DMA_Start_IT>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00b      	beq.n	8005822 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800580e:	f043 0210 	orr.w	r2, r3, #16
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e023      	b.n	800586a <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800582c:	2b40      	cmp	r3, #64	@ 0x40
 800582e:	d007      	beq.n	8005840 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800583e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0220 	orr.w	r2, r2, #32
 8005856:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0202 	orr.w	r2, r2, #2
 8005866:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	08005c11 	.word	0x08005c11
 8005878:	08005b65 	.word	0x08005b65
 800587c:	08005c2d 	.word	0x08005c2d

08005880 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b088      	sub	sp, #32
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	099b      	lsrs	r3, r3, #6
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10f      	bne.n	80058c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00a      	beq.n	80058c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	099b      	lsrs	r3, r3, #6
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d004      	beq.n	80058c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	4798      	blx	r3
    return;
 80058c2:	e0d7      	b.n	8005a74 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	085b      	lsrs	r3, r3, #1
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00a      	beq.n	80058e6 <HAL_SPI_IRQHandler+0x66>
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	09db      	lsrs	r3, r3, #7
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d004      	beq.n	80058e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	4798      	blx	r3
    return;
 80058e4:	e0c6      	b.n	8005a74 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	095b      	lsrs	r3, r3, #5
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10c      	bne.n	800590c <HAL_SPI_IRQHandler+0x8c>
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	099b      	lsrs	r3, r3, #6
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d106      	bne.n	800590c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	0a1b      	lsrs	r3, r3, #8
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 80b4 	beq.w	8005a74 <HAL_SPI_IRQHandler+0x1f4>
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	095b      	lsrs	r3, r3, #5
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 80ad 	beq.w	8005a74 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	099b      	lsrs	r3, r3, #6
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d023      	beq.n	800596e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b03      	cmp	r3, #3
 8005930:	d011      	beq.n	8005956 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005936:	f043 0204 	orr.w	r2, r3, #4
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800593e:	2300      	movs	r3, #0
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	e00b      	b.n	800596e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005956:	2300      	movs	r3, #0
 8005958:	613b      	str	r3, [r7, #16]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	613b      	str	r3, [r7, #16]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	613b      	str	r3, [r7, #16]
 800596a:	693b      	ldr	r3, [r7, #16]
        return;
 800596c:	e082      	b.n	8005a74 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	095b      	lsrs	r3, r3, #5
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d014      	beq.n	80059a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800597e:	f043 0201 	orr.w	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005986:	2300      	movs	r3, #0
 8005988:	60fb      	str	r3, [r7, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059a0:	601a      	str	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	0a1b      	lsrs	r3, r3, #8
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00c      	beq.n	80059ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059b4:	f043 0208 	orr.w	r2, r3, #8
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80059bc:	2300      	movs	r3, #0
 80059be:	60bb      	str	r3, [r7, #8]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	60bb      	str	r3, [r7, #8]
 80059c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d04f      	beq.n	8005a72 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d104      	bne.n	80059fe <HAL_SPI_IRQHandler+0x17e>
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d034      	beq.n	8005a68 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f022 0203 	bic.w	r2, r2, #3
 8005a0c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d011      	beq.n	8005a3a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a1a:	4a18      	ldr	r2, [pc, #96]	@ (8005a7c <HAL_SPI_IRQHandler+0x1fc>)
 8005a1c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fc fe3a 	bl	800269c <HAL_DMA_Abort_IT>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a32:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d016      	beq.n	8005a70 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a46:	4a0d      	ldr	r2, [pc, #52]	@ (8005a7c <HAL_SPI_IRQHandler+0x1fc>)
 8005a48:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fc fe24 	bl	800269c <HAL_DMA_Abort_IT>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00a      	beq.n	8005a70 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a5e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8005a66:	e003      	b.n	8005a70 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 f81d 	bl	8005aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005a6e:	e000      	b.n	8005a72 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005a70:	bf00      	nop
    return;
 8005a72:	bf00      	nop
  }
}
 8005a74:	3720      	adds	r7, #32
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	08005c6d 	.word	0x08005c6d

08005a80 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aca:	f7fc fa75 	bl	8001fb8 <HAL_GetTick>
 8005ace:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0320 	and.w	r3, r3, #32
 8005ada:	2b20      	cmp	r3, #32
 8005adc:	d03c      	beq.n	8005b58 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0220 	bic.w	r2, r2, #32
 8005aec:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10d      	bne.n	8005b12 <SPI_DMAReceiveCplt+0x56>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005afe:	d108      	bne.n	8005b12 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0203 	bic.w	r2, r2, #3
 8005b0e:	605a      	str	r2, [r3, #4]
 8005b10:	e007      	b.n	8005b22 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0201 	bic.w	r2, r2, #1
 8005b20:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	2164      	movs	r1, #100	@ 0x64
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f000 fa18 	bl	8005f5c <SPI_EndRxTransaction>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2220      	movs	r2, #32
 8005b36:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f7ff ffa9 	bl	8005aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005b56:	e002      	b.n	8005b5e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f7fb fae1 	bl	8001120 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b70:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b72:	f7fc fa21 	bl	8001fb8 <HAL_GetTick>
 8005b76:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b20      	cmp	r3, #32
 8005b84:	d030      	beq.n	8005be8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0220 	bic.w	r2, r2, #32
 8005b94:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	2164      	movs	r1, #100	@ 0x64
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 fa36 	bl	800600c <SPI_EndRxTxTransaction>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d005      	beq.n	8005bb2 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005baa:	f043 0220 	orr.w	r2, r3, #32
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 0203 	bic.w	r2, r2, #3
 8005bc0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005be0:	68f8      	ldr	r0, [r7, #12]
 8005be2:	f7ff ff61 	bl	8005aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005be6:	e002      	b.n	8005bee <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f7ff ff49 	bl	8005a80 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f7fb fa70 	bl	80010e8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c08:	bf00      	nop
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f7ff ff38 	bl	8005a94 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c24:	bf00      	nop
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c38:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0203 	bic.w	r2, r2, #3
 8005c48:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c4e:	f043 0210 	orr.w	r2, r3, #16
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f7ff ff22 	bl	8005aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c64:	bf00      	nop
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f7ff ff0d 	bl	8005aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c8e:	bf00      	nop
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b082      	sub	sp, #8
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	330c      	adds	r3, #12
 8005ca8:	7812      	ldrb	r2, [r2, #0]
 8005caa:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d102      	bne.n	8005cd4 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f9e2 	bl	8006098 <SPI_CloseTx_ISR>
  }
}
 8005cd4:	bf00      	nop
 8005cd6:	3708      	adds	r7, #8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce8:	881a      	ldrh	r2, [r3, #0]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf4:	1c9a      	adds	r2, r3, #2
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	3b01      	subs	r3, #1
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d102      	bne.n	8005d18 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f9c0 	bl	8006098 <SPI_CloseTx_ISR>
  }
}
 8005d18:	bf00      	nop
 8005d1a:	3708      	adds	r7, #8
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b088      	sub	sp, #32
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d30:	f7fc f942 	bl	8001fb8 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d38:	1a9b      	subs	r3, r3, r2
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d40:	f7fc f93a 	bl	8001fb8 <HAL_GetTick>
 8005d44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d46:	4b39      	ldr	r3, [pc, #228]	@ (8005e2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	015b      	lsls	r3, r3, #5
 8005d4c:	0d1b      	lsrs	r3, r3, #20
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	fb02 f303 	mul.w	r3, r2, r3
 8005d54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d56:	e054      	b.n	8005e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d5e:	d050      	beq.n	8005e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d60:	f7fc f92a 	bl	8001fb8 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	69fa      	ldr	r2, [r7, #28]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d902      	bls.n	8005d76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d13d      	bne.n	8005df2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685a      	ldr	r2, [r3, #4]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d8e:	d111      	bne.n	8005db4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d98:	d004      	beq.n	8005da4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005da2:	d107      	bne.n	8005db4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005db2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dbc:	d10f      	bne.n	8005dde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ddc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e017      	b.n	8005e22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	3b01      	subs	r3, #1
 8005e00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	689a      	ldr	r2, [r3, #8]
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	bf0c      	ite	eq
 8005e12:	2301      	moveq	r3, #1
 8005e14:	2300      	movne	r3, #0
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	461a      	mov	r2, r3
 8005e1a:	79fb      	ldrb	r3, [r7, #7]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d19b      	bne.n	8005d58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3720      	adds	r7, #32
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	20000000 	.word	0x20000000

08005e30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b08a      	sub	sp, #40	@ 0x28
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	607a      	str	r2, [r7, #4]
 8005e3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e42:	f7fc f8b9 	bl	8001fb8 <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	683a      	ldr	r2, [r7, #0]
 8005e4e:	4413      	add	r3, r2
 8005e50:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005e52:	f7fc f8b1 	bl	8001fb8 <HAL_GetTick>
 8005e56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	330c      	adds	r3, #12
 8005e5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e60:	4b3d      	ldr	r3, [pc, #244]	@ (8005f58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	00da      	lsls	r2, r3, #3
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	0d1b      	lsrs	r3, r3, #20
 8005e70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e72:	fb02 f303 	mul.w	r3, r2, r3
 8005e76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e78:	e060      	b.n	8005f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e80:	d107      	bne.n	8005e92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d104      	bne.n	8005e92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e98:	d050      	beq.n	8005f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e9a:	f7fc f88d 	bl	8001fb8 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	6a3b      	ldr	r3, [r7, #32]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d902      	bls.n	8005eb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d13d      	bne.n	8005f2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685a      	ldr	r2, [r3, #4]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ebe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ec8:	d111      	bne.n	8005eee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed2:	d004      	beq.n	8005ede <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005edc:	d107      	bne.n	8005eee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ef6:	d10f      	bne.n	8005f18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e010      	b.n	8005f4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689a      	ldr	r2, [r3, #8]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	4013      	ands	r3, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d196      	bne.n	8005e7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3728      	adds	r7, #40	@ 0x28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	20000000 	.word	0x20000000

08005f5c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af02      	add	r7, sp, #8
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f70:	d111      	bne.n	8005f96 <SPI_EndRxTransaction+0x3a>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f7a:	d004      	beq.n	8005f86 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f84:	d107      	bne.n	8005f96 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f94:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	2180      	movs	r1, #128	@ 0x80
 8005fa0:	68f8      	ldr	r0, [r7, #12]
 8005fa2:	f7ff febd 	bl	8005d20 <SPI_WaitFlagStateUntilTimeout>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d007      	beq.n	8005fbc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fb0:	f043 0220 	orr.w	r2, r3, #32
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e023      	b.n	8006004 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fc4:	d11d      	bne.n	8006002 <SPI_EndRxTransaction+0xa6>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fce:	d004      	beq.n	8005fda <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd8:	d113      	bne.n	8006002 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	9300      	str	r3, [sp, #0]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f7ff ff22 	bl	8005e30 <SPI_WaitFifoStateUntilTimeout>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d007      	beq.n	8006002 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ff6:	f043 0220 	orr.w	r2, r3, #32
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e000      	b.n	8006004 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3710      	adds	r7, #16
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af02      	add	r7, sp, #8
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2200      	movs	r2, #0
 8006020:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f7ff ff03 	bl	8005e30 <SPI_WaitFifoStateUntilTimeout>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d007      	beq.n	8006040 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006034:	f043 0220 	orr.w	r2, r3, #32
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e027      	b.n	8006090 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	2200      	movs	r2, #0
 8006048:	2180      	movs	r1, #128	@ 0x80
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f7ff fe68 	bl	8005d20 <SPI_WaitFlagStateUntilTimeout>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d007      	beq.n	8006066 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800605a:	f043 0220 	orr.w	r2, r3, #32
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e014      	b.n	8006090 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2200      	movs	r2, #0
 800606e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f7ff fedc 	bl	8005e30 <SPI_WaitFifoStateUntilTimeout>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d007      	beq.n	800608e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006082:	f043 0220 	orr.w	r2, r3, #32
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e000      	b.n	8006090 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3710      	adds	r7, #16
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060a0:	f7fb ff8a 	bl	8001fb8 <HAL_GetTick>
 80060a4:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060b4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	2164      	movs	r1, #100	@ 0x64
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff ffa6 	bl	800600c <SPI_EndRxTxTransaction>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d005      	beq.n	80060d2 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ca:	f043 0220 	orr.w	r2, r3, #32
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10a      	bne.n	80060f0 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060da:	2300      	movs	r3, #0
 80060dc:	60bb      	str	r3, [r7, #8]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	60bb      	str	r3, [r7, #8]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	60bb      	str	r3, [r7, #8]
 80060ee:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f7ff fcd1 	bl	8005aa8 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006106:	e002      	b.n	800610e <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7fb f825 	bl	8001158 <HAL_SPI_TxCpltCallback>
}
 800610e:	bf00      	nop
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
	...

08006118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e0e6      	b.n	80062f8 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a74      	ldr	r2, [pc, #464]	@ (8006300 <HAL_TIM_Base_Init+0x1e8>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d036      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613c:	d031      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a70      	ldr	r2, [pc, #448]	@ (8006304 <HAL_TIM_Base_Init+0x1ec>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d02c      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a6e      	ldr	r2, [pc, #440]	@ (8006308 <HAL_TIM_Base_Init+0x1f0>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d027      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a6d      	ldr	r2, [pc, #436]	@ (800630c <HAL_TIM_Base_Init+0x1f4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d022      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a6b      	ldr	r2, [pc, #428]	@ (8006310 <HAL_TIM_Base_Init+0x1f8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d01d      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a6a      	ldr	r2, [pc, #424]	@ (8006314 <HAL_TIM_Base_Init+0x1fc>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d018      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a68      	ldr	r2, [pc, #416]	@ (8006318 <HAL_TIM_Base_Init+0x200>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d013      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a67      	ldr	r2, [pc, #412]	@ (800631c <HAL_TIM_Base_Init+0x204>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d00e      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a65      	ldr	r2, [pc, #404]	@ (8006320 <HAL_TIM_Base_Init+0x208>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d009      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a64      	ldr	r2, [pc, #400]	@ (8006324 <HAL_TIM_Base_Init+0x20c>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d004      	beq.n	80061a2 <HAL_TIM_Base_Init+0x8a>
 8006198:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800619c:	4862      	ldr	r0, [pc, #392]	@ (8006328 <HAL_TIM_Base_Init+0x210>)
 800619e:	f7fb f955 	bl	800144c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d014      	beq.n	80061d4 <HAL_TIM_Base_Init+0xbc>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2b10      	cmp	r3, #16
 80061b0:	d010      	beq.n	80061d4 <HAL_TIM_Base_Init+0xbc>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	2b20      	cmp	r3, #32
 80061b8:	d00c      	beq.n	80061d4 <HAL_TIM_Base_Init+0xbc>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	2b40      	cmp	r3, #64	@ 0x40
 80061c0:	d008      	beq.n	80061d4 <HAL_TIM_Base_Init+0xbc>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	2b60      	cmp	r3, #96	@ 0x60
 80061c8:	d004      	beq.n	80061d4 <HAL_TIM_Base_Init+0xbc>
 80061ca:	f240 1117 	movw	r1, #279	@ 0x117
 80061ce:	4856      	ldr	r0, [pc, #344]	@ (8006328 <HAL_TIM_Base_Init+0x210>)
 80061d0:	f7fb f93c 	bl	800144c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00e      	beq.n	80061fa <HAL_TIM_Base_Init+0xe2>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061e4:	d009      	beq.n	80061fa <HAL_TIM_Base_Init+0xe2>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061ee:	d004      	beq.n	80061fa <HAL_TIM_Base_Init+0xe2>
 80061f0:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80061f4:	484c      	ldr	r0, [pc, #304]	@ (8006328 <HAL_TIM_Base_Init+0x210>)
 80061f6:	f7fb f929 	bl	800144c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006202:	d004      	beq.n	800620e <HAL_TIM_Base_Init+0xf6>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a40      	ldr	r2, [pc, #256]	@ (800630c <HAL_TIM_Base_Init+0x1f4>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d107      	bne.n	800621e <HAL_TIM_Base_Init+0x106>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	2b00      	cmp	r3, #0
 8006214:	bf14      	ite	ne
 8006216:	2301      	movne	r3, #1
 8006218:	2300      	moveq	r3, #0
 800621a:	b2db      	uxtb	r3, r3
 800621c:	e00e      	b.n	800623c <HAL_TIM_Base_Init+0x124>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d006      	beq.n	8006234 <HAL_TIM_Base_Init+0x11c>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800622e:	d201      	bcs.n	8006234 <HAL_TIM_Base_Init+0x11c>
 8006230:	2301      	movs	r3, #1
 8006232:	e000      	b.n	8006236 <HAL_TIM_Base_Init+0x11e>
 8006234:	2300      	movs	r3, #0
 8006236:	f003 0301 	and.w	r3, r3, #1
 800623a:	b2db      	uxtb	r3, r3
 800623c:	2b00      	cmp	r3, #0
 800623e:	d104      	bne.n	800624a <HAL_TIM_Base_Init+0x132>
 8006240:	f240 1119 	movw	r1, #281	@ 0x119
 8006244:	4838      	ldr	r0, [pc, #224]	@ (8006328 <HAL_TIM_Base_Init+0x210>)
 8006246:	f7fb f901 	bl	800144c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d008      	beq.n	8006264 <HAL_TIM_Base_Init+0x14c>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	2b80      	cmp	r3, #128	@ 0x80
 8006258:	d004      	beq.n	8006264 <HAL_TIM_Base_Init+0x14c>
 800625a:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800625e:	4832      	ldr	r0, [pc, #200]	@ (8006328 <HAL_TIM_Base_Init+0x210>)
 8006260:	f7fb f8f4 	bl	800144c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b00      	cmp	r3, #0
 800626e:	d106      	bne.n	800627e <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7fb fd3b 	bl	8001cf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2202      	movs	r2, #2
 8006282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	3304      	adds	r3, #4
 800628e:	4619      	mov	r1, r3
 8006290:	4610      	mov	r0, r2
 8006292:	f000 fb47 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3708      	adds	r7, #8
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	40012c00 	.word	0x40012c00
 8006304:	40000400 	.word	0x40000400
 8006308:	40000800 	.word	0x40000800
 800630c:	40000c00 	.word	0x40000c00
 8006310:	40001000 	.word	0x40001000
 8006314:	40001400 	.word	0x40001400
 8006318:	40013400 	.word	0x40013400
 800631c:	40014000 	.word	0x40014000
 8006320:	40014400 	.word	0x40014400
 8006324:	40014800 	.word	0x40014800
 8006328:	08009380 	.word	0x08009380

0800632c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e1b0      	b.n	80066a2 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a7f      	ldr	r2, [pc, #508]	@ (8006544 <HAL_TIM_Encoder_Init+0x218>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d01d      	beq.n	8006386 <HAL_TIM_Encoder_Init+0x5a>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006352:	d018      	beq.n	8006386 <HAL_TIM_Encoder_Init+0x5a>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a7b      	ldr	r2, [pc, #492]	@ (8006548 <HAL_TIM_Encoder_Init+0x21c>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d013      	beq.n	8006386 <HAL_TIM_Encoder_Init+0x5a>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a7a      	ldr	r2, [pc, #488]	@ (800654c <HAL_TIM_Encoder_Init+0x220>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d00e      	beq.n	8006386 <HAL_TIM_Encoder_Init+0x5a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a78      	ldr	r2, [pc, #480]	@ (8006550 <HAL_TIM_Encoder_Init+0x224>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d009      	beq.n	8006386 <HAL_TIM_Encoder_Init+0x5a>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a77      	ldr	r2, [pc, #476]	@ (8006554 <HAL_TIM_Encoder_Init+0x228>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d004      	beq.n	8006386 <HAL_TIM_Encoder_Init+0x5a>
 800637c:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 8006380:	4875      	ldr	r0, [pc, #468]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 8006382:	f7fb f863 	bl	800144c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d014      	beq.n	80063b8 <HAL_TIM_Encoder_Init+0x8c>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	2b10      	cmp	r3, #16
 8006394:	d010      	beq.n	80063b8 <HAL_TIM_Encoder_Init+0x8c>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	2b20      	cmp	r3, #32
 800639c:	d00c      	beq.n	80063b8 <HAL_TIM_Encoder_Init+0x8c>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	2b40      	cmp	r3, #64	@ 0x40
 80063a4:	d008      	beq.n	80063b8 <HAL_TIM_Encoder_Init+0x8c>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	2b60      	cmp	r3, #96	@ 0x60
 80063ac:	d004      	beq.n	80063b8 <HAL_TIM_Encoder_Init+0x8c>
 80063ae:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 80063b2:	4869      	ldr	r0, [pc, #420]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 80063b4:	f7fb f84a 	bl	800144c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00e      	beq.n	80063de <HAL_TIM_Encoder_Init+0xb2>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c8:	d009      	beq.n	80063de <HAL_TIM_Encoder_Init+0xb2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063d2:	d004      	beq.n	80063de <HAL_TIM_Encoder_Init+0xb2>
 80063d4:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 80063d8:	485f      	ldr	r0, [pc, #380]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 80063da:	f7fb f837 	bl	800144c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d008      	beq.n	80063f8 <HAL_TIM_Encoder_Init+0xcc>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	2b80      	cmp	r3, #128	@ 0x80
 80063ec:	d004      	beq.n	80063f8 <HAL_TIM_Encoder_Init+0xcc>
 80063ee:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 80063f2:	4859      	ldr	r0, [pc, #356]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 80063f4:	f7fb f82a 	bl	800144c <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d00c      	beq.n	800641a <HAL_TIM_Encoder_Init+0xee>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b02      	cmp	r3, #2
 8006406:	d008      	beq.n	800641a <HAL_TIM_Encoder_Init+0xee>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b03      	cmp	r3, #3
 800640e:	d004      	beq.n	800641a <HAL_TIM_Encoder_Init+0xee>
 8006410:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 8006414:	4850      	ldr	r0, [pc, #320]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 8006416:	f7fb f819 	bl	800144c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d00c      	beq.n	800643c <HAL_TIM_Encoder_Init+0x110>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	2b02      	cmp	r3, #2
 8006428:	d008      	beq.n	800643c <HAL_TIM_Encoder_Init+0x110>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	2b03      	cmp	r3, #3
 8006430:	d004      	beq.n	800643c <HAL_TIM_Encoder_Init+0x110>
 8006432:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 8006436:	4848      	ldr	r0, [pc, #288]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 8006438:	f7fb f808 	bl	800144c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d00c      	beq.n	800645e <HAL_TIM_Encoder_Init+0x132>
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	2b02      	cmp	r3, #2
 800644a:	d008      	beq.n	800645e <HAL_TIM_Encoder_Init+0x132>
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	2b03      	cmp	r3, #3
 8006452:	d004      	beq.n	800645e <HAL_TIM_Encoder_Init+0x132>
 8006454:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 8006458:	483f      	ldr	r0, [pc, #252]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 800645a:	f7fa fff7 	bl	800144c <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d008      	beq.n	8006478 <HAL_TIM_Encoder_Init+0x14c>
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	2b02      	cmp	r3, #2
 800646c:	d004      	beq.n	8006478 <HAL_TIM_Encoder_Init+0x14c>
 800646e:	f640 31ea 	movw	r1, #3050	@ 0xbea
 8006472:	4839      	ldr	r0, [pc, #228]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 8006474:	f7fa ffea 	bl	800144c <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d008      	beq.n	8006492 <HAL_TIM_Encoder_Init+0x166>
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	695b      	ldr	r3, [r3, #20]
 8006484:	2b02      	cmp	r3, #2
 8006486:	d004      	beq.n	8006492 <HAL_TIM_Encoder_Init+0x166>
 8006488:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800648c:	4832      	ldr	r0, [pc, #200]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 800648e:	f7fa ffdd 	bl	800144c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d010      	beq.n	80064bc <HAL_TIM_Encoder_Init+0x190>
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	2b04      	cmp	r3, #4
 80064a0:	d00c      	beq.n	80064bc <HAL_TIM_Encoder_Init+0x190>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d008      	beq.n	80064bc <HAL_TIM_Encoder_Init+0x190>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	2b0c      	cmp	r3, #12
 80064b0:	d004      	beq.n	80064bc <HAL_TIM_Encoder_Init+0x190>
 80064b2:	f640 31ec 	movw	r1, #3052	@ 0xbec
 80064b6:	4828      	ldr	r0, [pc, #160]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 80064b8:	f7fa ffc8 	bl	800144c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	69db      	ldr	r3, [r3, #28]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d010      	beq.n	80064e6 <HAL_TIM_Encoder_Init+0x1ba>
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	69db      	ldr	r3, [r3, #28]
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	d00c      	beq.n	80064e6 <HAL_TIM_Encoder_Init+0x1ba>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	d008      	beq.n	80064e6 <HAL_TIM_Encoder_Init+0x1ba>
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	69db      	ldr	r3, [r3, #28]
 80064d8:	2b0c      	cmp	r3, #12
 80064da:	d004      	beq.n	80064e6 <HAL_TIM_Encoder_Init+0x1ba>
 80064dc:	f640 31ed 	movw	r1, #3053	@ 0xbed
 80064e0:	481d      	ldr	r0, [pc, #116]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 80064e2:	f7fa ffb3 	bl	800144c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	2b0f      	cmp	r3, #15
 80064ec:	d904      	bls.n	80064f8 <HAL_TIM_Encoder_Init+0x1cc>
 80064ee:	f640 31ee 	movw	r1, #3054	@ 0xbee
 80064f2:	4819      	ldr	r0, [pc, #100]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 80064f4:	f7fa ffaa 	bl	800144c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	2b0f      	cmp	r3, #15
 80064fe:	d904      	bls.n	800650a <HAL_TIM_Encoder_Init+0x1de>
 8006500:	f640 31ef 	movw	r1, #3055	@ 0xbef
 8006504:	4814      	ldr	r0, [pc, #80]	@ (8006558 <HAL_TIM_Encoder_Init+0x22c>)
 8006506:	f7fa ffa1 	bl	800144c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006512:	d004      	beq.n	800651e <HAL_TIM_Encoder_Init+0x1f2>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a0d      	ldr	r2, [pc, #52]	@ (8006550 <HAL_TIM_Encoder_Init+0x224>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d107      	bne.n	800652e <HAL_TIM_Encoder_Init+0x202>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	2b00      	cmp	r3, #0
 8006524:	bf14      	ite	ne
 8006526:	2301      	movne	r3, #1
 8006528:	2300      	moveq	r3, #0
 800652a:	b2db      	uxtb	r3, r3
 800652c:	e01a      	b.n	8006564 <HAL_TIM_Encoder_Init+0x238>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d012      	beq.n	800655c <HAL_TIM_Encoder_Init+0x230>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800653e:	d20d      	bcs.n	800655c <HAL_TIM_Encoder_Init+0x230>
 8006540:	2301      	movs	r3, #1
 8006542:	e00c      	b.n	800655e <HAL_TIM_Encoder_Init+0x232>
 8006544:	40012c00 	.word	0x40012c00
 8006548:	40000400 	.word	0x40000400
 800654c:	40000800 	.word	0x40000800
 8006550:	40000c00 	.word	0x40000c00
 8006554:	40013400 	.word	0x40013400
 8006558:	08009380 	.word	0x08009380
 800655c:	2300      	movs	r3, #0
 800655e:	f003 0301 	and.w	r3, r3, #1
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d104      	bne.n	8006572 <HAL_TIM_Encoder_Init+0x246>
 8006568:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800656c:	484f      	ldr	r0, [pc, #316]	@ (80066ac <HAL_TIM_Encoder_Init+0x380>)
 800656e:	f7fa ff6d 	bl	800144c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d106      	bne.n	800658c <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7fb faf4 	bl	8001b74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80065a2:	f023 0307 	bic.w	r3, r3, #7
 80065a6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	3304      	adds	r3, #4
 80065b0:	4619      	mov	r1, r3
 80065b2:	4610      	mov	r0, r2
 80065b4:	f000 f9b6 	bl	8006924 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065e0:	f023 0303 	bic.w	r3, r3, #3
 80065e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	689a      	ldr	r2, [r3, #8]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	021b      	lsls	r3, r3, #8
 80065f0:	4313      	orrs	r3, r2
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80065fe:	f023 030c 	bic.w	r3, r3, #12
 8006602:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800660a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800660e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	69db      	ldr	r3, [r3, #28]
 8006618:	021b      	lsls	r3, r3, #8
 800661a:	4313      	orrs	r3, r2
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	011a      	lsls	r2, r3, #4
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	031b      	lsls	r3, r3, #12
 800662e:	4313      	orrs	r3, r2
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	4313      	orrs	r3, r2
 8006634:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800663c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006644:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	685a      	ldr	r2, [r3, #4]
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	011b      	lsls	r3, r3, #4
 8006650:	4313      	orrs	r3, r2
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4313      	orrs	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3718      	adds	r7, #24
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	08009380 	.word	0x08009380

080066b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d020      	beq.n	8006714 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f003 0302 	and.w	r3, r3, #2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d01b      	beq.n	8006714 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0202 	mvn.w	r2, #2
 80066e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f8f3 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 8006700:	e005      	b.n	800670e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f8e5 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 f8f6 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f003 0304 	and.w	r3, r3, #4
 800671a:	2b00      	cmp	r3, #0
 800671c:	d020      	beq.n	8006760 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f003 0304 	and.w	r3, r3, #4
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01b      	beq.n	8006760 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f06f 0204 	mvn.w	r2, #4
 8006730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2202      	movs	r2, #2
 8006736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f8cd 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 800674c:	e005      	b.n	800675a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f8bf 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 f8d0 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f003 0308 	and.w	r3, r3, #8
 8006766:	2b00      	cmp	r3, #0
 8006768:	d020      	beq.n	80067ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f003 0308 	and.w	r3, r3, #8
 8006770:	2b00      	cmp	r3, #0
 8006772:	d01b      	beq.n	80067ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0208 	mvn.w	r2, #8
 800677c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2204      	movs	r2, #4
 8006782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f003 0303 	and.w	r3, r3, #3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f8a7 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 8006798:	e005      	b.n	80067a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f899 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f8aa 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f003 0310 	and.w	r3, r3, #16
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d020      	beq.n	80067f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f003 0310 	and.w	r3, r3, #16
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d01b      	beq.n	80067f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f06f 0210 	mvn.w	r2, #16
 80067c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2208      	movs	r2, #8
 80067ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d003      	beq.n	80067e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f881 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 80067e4:	e005      	b.n	80067f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f873 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f884 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f003 0301 	and.w	r3, r3, #1
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00c      	beq.n	800681c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f06f 0201 	mvn.w	r2, #1
 8006814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f851 	bl	80068be <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006822:	2b00      	cmp	r3, #0
 8006824:	d104      	bne.n	8006830 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00c      	beq.n	800684a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006836:	2b00      	cmp	r3, #0
 8006838:	d007      	beq.n	800684a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 fa73 	bl	8006d30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00c      	beq.n	800686e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800685a:	2b00      	cmp	r3, #0
 800685c:	d007      	beq.n	800686e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fa6b 	bl	8006d44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00c      	beq.n	8006892 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	d007      	beq.n	8006892 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800688a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f83e 	bl	800690e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	f003 0320 	and.w	r3, r3, #32
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00c      	beq.n	80068b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f003 0320 	and.w	r3, r3, #32
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f06f 0220 	mvn.w	r2, #32
 80068ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fa33 	bl	8006d1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068b6:	bf00      	nop
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80068c6:	bf00      	nop
 80068c8:	370c      	adds	r7, #12
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b083      	sub	sp, #12
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068da:	bf00      	nop
 80068dc:	370c      	adds	r7, #12
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr

080068e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068e6:	b480      	push	{r7}
 80068e8:	b083      	sub	sp, #12
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068ee:	bf00      	nop
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006902:	bf00      	nop
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800690e:	b480      	push	{r7}
 8006910:	b083      	sub	sp, #12
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
	...

08006924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a46      	ldr	r2, [pc, #280]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d013      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006942:	d00f      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a43      	ldr	r2, [pc, #268]	@ (8006a54 <TIM_Base_SetConfig+0x130>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00b      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a42      	ldr	r2, [pc, #264]	@ (8006a58 <TIM_Base_SetConfig+0x134>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d007      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a41      	ldr	r2, [pc, #260]	@ (8006a5c <TIM_Base_SetConfig+0x138>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a40      	ldr	r2, [pc, #256]	@ (8006a60 <TIM_Base_SetConfig+0x13c>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d108      	bne.n	8006976 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800696a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a35      	ldr	r2, [pc, #212]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01f      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006984:	d01b      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a32      	ldr	r2, [pc, #200]	@ (8006a54 <TIM_Base_SetConfig+0x130>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d017      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a31      	ldr	r2, [pc, #196]	@ (8006a58 <TIM_Base_SetConfig+0x134>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d013      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a30      	ldr	r2, [pc, #192]	@ (8006a5c <TIM_Base_SetConfig+0x138>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d00f      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a2f      	ldr	r2, [pc, #188]	@ (8006a60 <TIM_Base_SetConfig+0x13c>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d00b      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006a64 <TIM_Base_SetConfig+0x140>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d007      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a68 <TIM_Base_SetConfig+0x144>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d003      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a2c      	ldr	r2, [pc, #176]	@ (8006a6c <TIM_Base_SetConfig+0x148>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d108      	bne.n	80069d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a16      	ldr	r2, [pc, #88]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00f      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a18      	ldr	r2, [pc, #96]	@ (8006a60 <TIM_Base_SetConfig+0x13c>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d00b      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a17      	ldr	r2, [pc, #92]	@ (8006a64 <TIM_Base_SetConfig+0x140>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d007      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a16      	ldr	r2, [pc, #88]	@ (8006a68 <TIM_Base_SetConfig+0x144>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d003      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a15      	ldr	r2, [pc, #84]	@ (8006a6c <TIM_Base_SetConfig+0x148>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d103      	bne.n	8006a24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	691a      	ldr	r2, [r3, #16]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d105      	bne.n	8006a42 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	f023 0201 	bic.w	r2, r3, #1
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	611a      	str	r2, [r3, #16]
  }
}
 8006a42:	bf00      	nop
 8006a44:	3714      	adds	r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	40012c00 	.word	0x40012c00
 8006a54:	40000400 	.word	0x40000400
 8006a58:	40000800 	.word	0x40000800
 8006a5c:	40000c00 	.word	0x40000c00
 8006a60:	40013400 	.word	0x40013400
 8006a64:	40014000 	.word	0x40014000
 8006a68:	40014400 	.word	0x40014400
 8006a6c:	40014800 	.word	0x40014800

08006a70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a34      	ldr	r2, [pc, #208]	@ (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d02c      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a8c:	d027      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a30      	ldr	r2, [pc, #192]	@ (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d022      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d01d      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a2d      	ldr	r2, [pc, #180]	@ (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d018      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a2b      	ldr	r2, [pc, #172]	@ (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d013      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a2a      	ldr	r2, [pc, #168]	@ (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d00e      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a28      	ldr	r2, [pc, #160]	@ (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d009      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a27      	ldr	r2, [pc, #156]	@ (8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d004      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ad4:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 8006ad8:	4825      	ldr	r0, [pc, #148]	@ (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ada:	f7fa fcb7 	bl	800144c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d020      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b10      	cmp	r3, #16
 8006aec:	d01c      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	d018      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2b30      	cmp	r3, #48	@ 0x30
 8006afc:	d014      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b40      	cmp	r3, #64	@ 0x40
 8006b04:	d010      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2b50      	cmp	r3, #80	@ 0x50
 8006b0c:	d00c      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2b60      	cmp	r3, #96	@ 0x60
 8006b14:	d008      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2b70      	cmp	r3, #112	@ 0x70
 8006b1c:	d004      	beq.n	8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b1e:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 8006b22:	4813      	ldr	r0, [pc, #76]	@ (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b24:	f7fa fc92 	bl	800144c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	2b80      	cmp	r3, #128	@ 0x80
 8006b2e:	d008      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d004      	beq.n	8006b42 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8006b38:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8006b3c:	480c      	ldr	r0, [pc, #48]	@ (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b3e:	f7fa fc85 	bl	800144c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d113      	bne.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	e0d3      	b.n	8006cf8 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 8006b50:	40012c00 	.word	0x40012c00
 8006b54:	40000400 	.word	0x40000400
 8006b58:	40000800 	.word	0x40000800
 8006b5c:	40000c00 	.word	0x40000c00
 8006b60:	40001000 	.word	0x40001000
 8006b64:	40001400 	.word	0x40001400
 8006b68:	40013400 	.word	0x40013400
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	080093b8 	.word	0x080093b8
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a59      	ldr	r2, [pc, #356]	@ (8006d00 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d004      	beq.n	8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a58      	ldr	r2, [pc, #352]	@ (8006d04 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d161      	bne.n	8006c6c <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d054      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bb8:	d04f      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bc2:	d04a      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006bcc:	d045      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bd6:	d040      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006be0:	d03b      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006bea:	d036      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006bf4:	d031      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 8006bfe:	d02c      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c08:	d027      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 8006c12:	d022      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006c1c:	d01d      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 8006c26:	d018      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006c30:	d013      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8006c3a:	d00e      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 8006c44:	d009      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8006c4e:	d004      	beq.n	8006c5a <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c50:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 8006c54:	482c      	ldr	r0, [pc, #176]	@ (8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8006c56:	f7fa fbf9 	bl	800144c <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006c60:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8006d00 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d01d      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c98:	d018      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8006d0c <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d013      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a19      	ldr	r2, [pc, #100]	@ (8006d10 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00e      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a18      	ldr	r2, [pc, #96]	@ (8006d14 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d009      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a11      	ldr	r2, [pc, #68]	@ (8006d04 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d004      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a14      	ldr	r2, [pc, #80]	@ (8006d18 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d10c      	bne.n	8006ce6 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	40012c00 	.word	0x40012c00
 8006d04:	40013400 	.word	0x40013400
 8006d08:	080093b8 	.word	0x080093b8
 8006d0c:	40000400 	.word	0x40000400
 8006d10:	40000800 	.word	0x40000800
 8006d14:	40000c00 	.word	0x40000c00
 8006d18:	40014000 	.word	0x40014000

08006d1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d101      	bne.n	8006d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e08b      	b.n	8006e82 <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d023      	beq.n	8006dba <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a45      	ldr	r2, [pc, #276]	@ (8006e8c <HAL_UART_Init+0x134>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d041      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a43      	ldr	r2, [pc, #268]	@ (8006e90 <HAL_UART_Init+0x138>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d03c      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a42      	ldr	r2, [pc, #264]	@ (8006e94 <HAL_UART_Init+0x13c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d037      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a40      	ldr	r2, [pc, #256]	@ (8006e98 <HAL_UART_Init+0x140>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d032      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e9c <HAL_UART_Init+0x144>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d02d      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a3d      	ldr	r2, [pc, #244]	@ (8006ea0 <HAL_UART_Init+0x148>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d028      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006dae:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8006db2:	483c      	ldr	r0, [pc, #240]	@ (8006ea4 <HAL_UART_Init+0x14c>)
 8006db4:	f7fa fb4a 	bl	800144c <assert_failed>
 8006db8:	e022      	b.n	8006e00 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a33      	ldr	r2, [pc, #204]	@ (8006e8c <HAL_UART_Init+0x134>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d01d      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a31      	ldr	r2, [pc, #196]	@ (8006e90 <HAL_UART_Init+0x138>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d018      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a30      	ldr	r2, [pc, #192]	@ (8006e94 <HAL_UART_Init+0x13c>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d013      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a2e      	ldr	r2, [pc, #184]	@ (8006e98 <HAL_UART_Init+0x140>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d00e      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a2d      	ldr	r2, [pc, #180]	@ (8006e9c <HAL_UART_Init+0x144>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d009      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a2b      	ldr	r2, [pc, #172]	@ (8006ea0 <HAL_UART_Init+0x148>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d004      	beq.n	8006e00 <HAL_UART_Init+0xa8>
 8006df6:	f240 1157 	movw	r1, #343	@ 0x157
 8006dfa:	482a      	ldr	r0, [pc, #168]	@ (8006ea4 <HAL_UART_Init+0x14c>)
 8006dfc:	f7fa fb26 	bl	800144c <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d106      	bne.n	8006e16 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7fa ffe1 	bl	8001dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2224      	movs	r2, #36	@ 0x24
 8006e1a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f022 0201 	bic.w	r2, r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 fc1f 	bl	8007678 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f8be 	bl	8006fbc <UART_SetConfig>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e01b      	b.n	8006e82 <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	685a      	ldr	r2, [r3, #4]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e58:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e68:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f042 0201 	orr.w	r2, r2, #1
 8006e78:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 fd5c 	bl	8007938 <UART_CheckIdleState>
 8006e80:	4603      	mov	r3, r0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	40013800 	.word	0x40013800
 8006e90:	40004400 	.word	0x40004400
 8006e94:	40004800 	.word	0x40004800
 8006e98:	40004c00 	.word	0x40004c00
 8006e9c:	40005000 	.word	0x40005000
 8006ea0:	40008000 	.word	0x40008000
 8006ea4:	080093f4 	.word	0x080093f4

08006ea8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08a      	sub	sp, #40	@ 0x28
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	603b      	str	r3, [r7, #0]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ebc:	2b20      	cmp	r3, #32
 8006ebe:	d177      	bne.n	8006fb0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d002      	beq.n	8006ecc <HAL_UART_Transmit+0x24>
 8006ec6:	88fb      	ldrh	r3, [r7, #6]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d101      	bne.n	8006ed0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e070      	b.n	8006fb2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2221      	movs	r2, #33	@ 0x21
 8006edc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ede:	f7fb f86b 	bl	8001fb8 <HAL_GetTick>
 8006ee2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	88fa      	ldrh	r2, [r7, #6]
 8006ee8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	88fa      	ldrh	r2, [r7, #6]
 8006ef0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006efc:	d108      	bne.n	8006f10 <HAL_UART_Transmit+0x68>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d104      	bne.n	8006f10 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f06:	2300      	movs	r3, #0
 8006f08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	61bb      	str	r3, [r7, #24]
 8006f0e:	e003      	b.n	8006f18 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f14:	2300      	movs	r3, #0
 8006f16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f18:	e02f      	b.n	8006f7a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	2200      	movs	r2, #0
 8006f22:	2180      	movs	r1, #128	@ 0x80
 8006f24:	68f8      	ldr	r0, [r7, #12]
 8006f26:	f000 fdaf 	bl	8007a88 <UART_WaitOnFlagUntilTimeout>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d004      	beq.n	8006f3a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2220      	movs	r2, #32
 8006f34:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e03b      	b.n	8006fb2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d10b      	bne.n	8006f58 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	881a      	ldrh	r2, [r3, #0]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f4c:	b292      	uxth	r2, r2
 8006f4e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	3302      	adds	r3, #2
 8006f54:	61bb      	str	r3, [r7, #24]
 8006f56:	e007      	b.n	8006f68 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	781a      	ldrb	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	3301      	adds	r3, #1
 8006f66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	3b01      	subs	r3, #1
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1c9      	bne.n	8006f1a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	9300      	str	r3, [sp, #0]
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	2140      	movs	r1, #64	@ 0x40
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 fd79 	bl	8007a88 <UART_WaitOnFlagUntilTimeout>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d004      	beq.n	8006fa6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2220      	movs	r2, #32
 8006fa0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e005      	b.n	8006fb2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2220      	movs	r2, #32
 8006faa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006fac:	2300      	movs	r3, #0
 8006fae:	e000      	b.n	8006fb2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006fb0:	2302      	movs	r3, #2
  }
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3720      	adds	r7, #32
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
	...

08006fbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fc0:	b08a      	sub	sp, #40	@ 0x28
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	4a9e      	ldr	r2, [pc, #632]	@ (800724c <UART_SetConfig+0x290>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d904      	bls.n	8006fe0 <UART_SetConfig+0x24>
 8006fd6:	f640 4158 	movw	r1, #3160	@ 0xc58
 8006fda:	489d      	ldr	r0, [pc, #628]	@ (8007250 <UART_SetConfig+0x294>)
 8006fdc:	f7fa fa36 	bl	800144c <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fe8:	d00d      	beq.n	8007006 <UART_SetConfig+0x4a>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d009      	beq.n	8007006 <UART_SetConfig+0x4a>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ffa:	d004      	beq.n	8007006 <UART_SetConfig+0x4a>
 8006ffc:	f640 4159 	movw	r1, #3161	@ 0xc59
 8007000:	4893      	ldr	r0, [pc, #588]	@ (8007250 <UART_SetConfig+0x294>)
 8007002:	f7fa fa23 	bl	800144c <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a92      	ldr	r2, [pc, #584]	@ (8007254 <UART_SetConfig+0x298>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d10e      	bne.n	800702e <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d030      	beq.n	800707a <UART_SetConfig+0xbe>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007020:	d02b      	beq.n	800707a <UART_SetConfig+0xbe>
 8007022:	f640 415c 	movw	r1, #3164	@ 0xc5c
 8007026:	488a      	ldr	r0, [pc, #552]	@ (8007250 <UART_SetConfig+0x294>)
 8007028:	f7fa fa10 	bl	800144c <assert_failed>
 800702c:	e025      	b.n	800707a <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007036:	d012      	beq.n	800705e <UART_SetConfig+0xa2>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00e      	beq.n	800705e <UART_SetConfig+0xa2>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007048:	d009      	beq.n	800705e <UART_SetConfig+0xa2>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007052:	d004      	beq.n	800705e <UART_SetConfig+0xa2>
 8007054:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 8007058:	487d      	ldr	r0, [pc, #500]	@ (8007250 <UART_SetConfig+0x294>)
 800705a:	f7fa f9f7 	bl	800144c <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d009      	beq.n	800707a <UART_SetConfig+0xbe>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800706e:	d004      	beq.n	800707a <UART_SetConfig+0xbe>
 8007070:	f640 4161 	movw	r1, #3169	@ 0xc61
 8007074:	4876      	ldr	r0, [pc, #472]	@ (8007250 <UART_SetConfig+0x294>)
 8007076:	f7fa f9e9 	bl	800144c <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00e      	beq.n	80070a0 <UART_SetConfig+0xe4>
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708a:	d009      	beq.n	80070a0 <UART_SetConfig+0xe4>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007094:	d004      	beq.n	80070a0 <UART_SetConfig+0xe4>
 8007096:	f640 4164 	movw	r1, #3172	@ 0xc64
 800709a:	486d      	ldr	r0, [pc, #436]	@ (8007250 <UART_SetConfig+0x294>)
 800709c:	f7fa f9d6 	bl	800144c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	695b      	ldr	r3, [r3, #20]
 80070a4:	f023 030c 	bic.w	r3, r3, #12
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d103      	bne.n	80070b4 <UART_SetConfig+0xf8>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	695b      	ldr	r3, [r3, #20]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d104      	bne.n	80070be <UART_SetConfig+0x102>
 80070b4:	f640 4165 	movw	r1, #3173	@ 0xc65
 80070b8:	4865      	ldr	r0, [pc, #404]	@ (8007250 <UART_SetConfig+0x294>)
 80070ba:	f7fa f9c7 	bl	800144c <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d013      	beq.n	80070ee <UART_SetConfig+0x132>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ce:	d00e      	beq.n	80070ee <UART_SetConfig+0x132>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070d8:	d009      	beq.n	80070ee <UART_SetConfig+0x132>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	699b      	ldr	r3, [r3, #24]
 80070de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070e2:	d004      	beq.n	80070ee <UART_SetConfig+0x132>
 80070e4:	f640 4166 	movw	r1, #3174	@ 0xc66
 80070e8:	4859      	ldr	r0, [pc, #356]	@ (8007250 <UART_SetConfig+0x294>)
 80070ea:	f7fa f9af 	bl	800144c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	69db      	ldr	r3, [r3, #28]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d009      	beq.n	800710a <UART_SetConfig+0x14e>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	69db      	ldr	r3, [r3, #28]
 80070fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070fe:	d004      	beq.n	800710a <UART_SetConfig+0x14e>
 8007100:	f640 4167 	movw	r1, #3175	@ 0xc67
 8007104:	4852      	ldr	r0, [pc, #328]	@ (8007250 <UART_SetConfig+0x294>)
 8007106:	f7fa f9a1 	bl	800144c <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	689a      	ldr	r2, [r3, #8]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	431a      	orrs	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	695b      	ldr	r3, [r3, #20]
 8007118:	431a      	orrs	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	4313      	orrs	r3, r2
 8007120:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	4b4b      	ldr	r3, [pc, #300]	@ (8007258 <UART_SetConfig+0x29c>)
 800712a:	4013      	ands	r3, r2
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	6812      	ldr	r2, [r2, #0]
 8007130:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007132:	430b      	orrs	r3, r1
 8007134:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	68da      	ldr	r2, [r3, #12]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	430a      	orrs	r2, r1
 800714a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a3f      	ldr	r2, [pc, #252]	@ (8007254 <UART_SetConfig+0x298>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d004      	beq.n	8007166 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6a1b      	ldr	r3, [r3, #32]
 8007160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007162:	4313      	orrs	r3, r2
 8007164:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007176:	430a      	orrs	r2, r1
 8007178:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a37      	ldr	r2, [pc, #220]	@ (800725c <UART_SetConfig+0x2a0>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d125      	bne.n	80071d0 <UART_SetConfig+0x214>
 8007184:	4b36      	ldr	r3, [pc, #216]	@ (8007260 <UART_SetConfig+0x2a4>)
 8007186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800718a:	f003 0303 	and.w	r3, r3, #3
 800718e:	2b03      	cmp	r3, #3
 8007190:	d81a      	bhi.n	80071c8 <UART_SetConfig+0x20c>
 8007192:	a201      	add	r2, pc, #4	@ (adr r2, 8007198 <UART_SetConfig+0x1dc>)
 8007194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007198:	080071a9 	.word	0x080071a9
 800719c:	080071b9 	.word	0x080071b9
 80071a0:	080071b1 	.word	0x080071b1
 80071a4:	080071c1 	.word	0x080071c1
 80071a8:	2301      	movs	r3, #1
 80071aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ae:	e114      	b.n	80073da <UART_SetConfig+0x41e>
 80071b0:	2302      	movs	r3, #2
 80071b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071b6:	e110      	b.n	80073da <UART_SetConfig+0x41e>
 80071b8:	2304      	movs	r3, #4
 80071ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071be:	e10c      	b.n	80073da <UART_SetConfig+0x41e>
 80071c0:	2308      	movs	r3, #8
 80071c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c6:	e108      	b.n	80073da <UART_SetConfig+0x41e>
 80071c8:	2310      	movs	r3, #16
 80071ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ce:	e104      	b.n	80073da <UART_SetConfig+0x41e>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a23      	ldr	r2, [pc, #140]	@ (8007264 <UART_SetConfig+0x2a8>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d146      	bne.n	8007268 <UART_SetConfig+0x2ac>
 80071da:	4b21      	ldr	r3, [pc, #132]	@ (8007260 <UART_SetConfig+0x2a4>)
 80071dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e0:	f003 030c 	and.w	r3, r3, #12
 80071e4:	2b0c      	cmp	r3, #12
 80071e6:	d82d      	bhi.n	8007244 <UART_SetConfig+0x288>
 80071e8:	a201      	add	r2, pc, #4	@ (adr r2, 80071f0 <UART_SetConfig+0x234>)
 80071ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ee:	bf00      	nop
 80071f0:	08007225 	.word	0x08007225
 80071f4:	08007245 	.word	0x08007245
 80071f8:	08007245 	.word	0x08007245
 80071fc:	08007245 	.word	0x08007245
 8007200:	08007235 	.word	0x08007235
 8007204:	08007245 	.word	0x08007245
 8007208:	08007245 	.word	0x08007245
 800720c:	08007245 	.word	0x08007245
 8007210:	0800722d 	.word	0x0800722d
 8007214:	08007245 	.word	0x08007245
 8007218:	08007245 	.word	0x08007245
 800721c:	08007245 	.word	0x08007245
 8007220:	0800723d 	.word	0x0800723d
 8007224:	2300      	movs	r3, #0
 8007226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800722a:	e0d6      	b.n	80073da <UART_SetConfig+0x41e>
 800722c:	2302      	movs	r3, #2
 800722e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007232:	e0d2      	b.n	80073da <UART_SetConfig+0x41e>
 8007234:	2304      	movs	r3, #4
 8007236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800723a:	e0ce      	b.n	80073da <UART_SetConfig+0x41e>
 800723c:	2308      	movs	r3, #8
 800723e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007242:	e0ca      	b.n	80073da <UART_SetConfig+0x41e>
 8007244:	2310      	movs	r3, #16
 8007246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800724a:	e0c6      	b.n	80073da <UART_SetConfig+0x41e>
 800724c:	00989680 	.word	0x00989680
 8007250:	080093f4 	.word	0x080093f4
 8007254:	40008000 	.word	0x40008000
 8007258:	efff69f3 	.word	0xefff69f3
 800725c:	40013800 	.word	0x40013800
 8007260:	40021000 	.word	0x40021000
 8007264:	40004400 	.word	0x40004400
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4aae      	ldr	r2, [pc, #696]	@ (8007528 <UART_SetConfig+0x56c>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d125      	bne.n	80072be <UART_SetConfig+0x302>
 8007272:	4bae      	ldr	r3, [pc, #696]	@ (800752c <UART_SetConfig+0x570>)
 8007274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007278:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800727c:	2b30      	cmp	r3, #48	@ 0x30
 800727e:	d016      	beq.n	80072ae <UART_SetConfig+0x2f2>
 8007280:	2b30      	cmp	r3, #48	@ 0x30
 8007282:	d818      	bhi.n	80072b6 <UART_SetConfig+0x2fa>
 8007284:	2b20      	cmp	r3, #32
 8007286:	d00a      	beq.n	800729e <UART_SetConfig+0x2e2>
 8007288:	2b20      	cmp	r3, #32
 800728a:	d814      	bhi.n	80072b6 <UART_SetConfig+0x2fa>
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <UART_SetConfig+0x2da>
 8007290:	2b10      	cmp	r3, #16
 8007292:	d008      	beq.n	80072a6 <UART_SetConfig+0x2ea>
 8007294:	e00f      	b.n	80072b6 <UART_SetConfig+0x2fa>
 8007296:	2300      	movs	r3, #0
 8007298:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800729c:	e09d      	b.n	80073da <UART_SetConfig+0x41e>
 800729e:	2302      	movs	r3, #2
 80072a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072a4:	e099      	b.n	80073da <UART_SetConfig+0x41e>
 80072a6:	2304      	movs	r3, #4
 80072a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072ac:	e095      	b.n	80073da <UART_SetConfig+0x41e>
 80072ae:	2308      	movs	r3, #8
 80072b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072b4:	e091      	b.n	80073da <UART_SetConfig+0x41e>
 80072b6:	2310      	movs	r3, #16
 80072b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072bc:	e08d      	b.n	80073da <UART_SetConfig+0x41e>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a9b      	ldr	r2, [pc, #620]	@ (8007530 <UART_SetConfig+0x574>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d125      	bne.n	8007314 <UART_SetConfig+0x358>
 80072c8:	4b98      	ldr	r3, [pc, #608]	@ (800752c <UART_SetConfig+0x570>)
 80072ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80072d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80072d4:	d016      	beq.n	8007304 <UART_SetConfig+0x348>
 80072d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80072d8:	d818      	bhi.n	800730c <UART_SetConfig+0x350>
 80072da:	2b80      	cmp	r3, #128	@ 0x80
 80072dc:	d00a      	beq.n	80072f4 <UART_SetConfig+0x338>
 80072de:	2b80      	cmp	r3, #128	@ 0x80
 80072e0:	d814      	bhi.n	800730c <UART_SetConfig+0x350>
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d002      	beq.n	80072ec <UART_SetConfig+0x330>
 80072e6:	2b40      	cmp	r3, #64	@ 0x40
 80072e8:	d008      	beq.n	80072fc <UART_SetConfig+0x340>
 80072ea:	e00f      	b.n	800730c <UART_SetConfig+0x350>
 80072ec:	2300      	movs	r3, #0
 80072ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072f2:	e072      	b.n	80073da <UART_SetConfig+0x41e>
 80072f4:	2302      	movs	r3, #2
 80072f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072fa:	e06e      	b.n	80073da <UART_SetConfig+0x41e>
 80072fc:	2304      	movs	r3, #4
 80072fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007302:	e06a      	b.n	80073da <UART_SetConfig+0x41e>
 8007304:	2308      	movs	r3, #8
 8007306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800730a:	e066      	b.n	80073da <UART_SetConfig+0x41e>
 800730c:	2310      	movs	r3, #16
 800730e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007312:	e062      	b.n	80073da <UART_SetConfig+0x41e>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a86      	ldr	r2, [pc, #536]	@ (8007534 <UART_SetConfig+0x578>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d12a      	bne.n	8007374 <UART_SetConfig+0x3b8>
 800731e:	4b83      	ldr	r3, [pc, #524]	@ (800752c <UART_SetConfig+0x570>)
 8007320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007324:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007328:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800732c:	d01a      	beq.n	8007364 <UART_SetConfig+0x3a8>
 800732e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007332:	d81b      	bhi.n	800736c <UART_SetConfig+0x3b0>
 8007334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007338:	d00c      	beq.n	8007354 <UART_SetConfig+0x398>
 800733a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800733e:	d815      	bhi.n	800736c <UART_SetConfig+0x3b0>
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <UART_SetConfig+0x390>
 8007344:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007348:	d008      	beq.n	800735c <UART_SetConfig+0x3a0>
 800734a:	e00f      	b.n	800736c <UART_SetConfig+0x3b0>
 800734c:	2300      	movs	r3, #0
 800734e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007352:	e042      	b.n	80073da <UART_SetConfig+0x41e>
 8007354:	2302      	movs	r3, #2
 8007356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800735a:	e03e      	b.n	80073da <UART_SetConfig+0x41e>
 800735c:	2304      	movs	r3, #4
 800735e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007362:	e03a      	b.n	80073da <UART_SetConfig+0x41e>
 8007364:	2308      	movs	r3, #8
 8007366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800736a:	e036      	b.n	80073da <UART_SetConfig+0x41e>
 800736c:	2310      	movs	r3, #16
 800736e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007372:	e032      	b.n	80073da <UART_SetConfig+0x41e>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a6f      	ldr	r2, [pc, #444]	@ (8007538 <UART_SetConfig+0x57c>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d12a      	bne.n	80073d4 <UART_SetConfig+0x418>
 800737e:	4b6b      	ldr	r3, [pc, #428]	@ (800752c <UART_SetConfig+0x570>)
 8007380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007384:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007388:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800738c:	d01a      	beq.n	80073c4 <UART_SetConfig+0x408>
 800738e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007392:	d81b      	bhi.n	80073cc <UART_SetConfig+0x410>
 8007394:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007398:	d00c      	beq.n	80073b4 <UART_SetConfig+0x3f8>
 800739a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800739e:	d815      	bhi.n	80073cc <UART_SetConfig+0x410>
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d003      	beq.n	80073ac <UART_SetConfig+0x3f0>
 80073a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073a8:	d008      	beq.n	80073bc <UART_SetConfig+0x400>
 80073aa:	e00f      	b.n	80073cc <UART_SetConfig+0x410>
 80073ac:	2300      	movs	r3, #0
 80073ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073b2:	e012      	b.n	80073da <UART_SetConfig+0x41e>
 80073b4:	2302      	movs	r3, #2
 80073b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ba:	e00e      	b.n	80073da <UART_SetConfig+0x41e>
 80073bc:	2304      	movs	r3, #4
 80073be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073c2:	e00a      	b.n	80073da <UART_SetConfig+0x41e>
 80073c4:	2308      	movs	r3, #8
 80073c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ca:	e006      	b.n	80073da <UART_SetConfig+0x41e>
 80073cc:	2310      	movs	r3, #16
 80073ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073d2:	e002      	b.n	80073da <UART_SetConfig+0x41e>
 80073d4:	2310      	movs	r3, #16
 80073d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a56      	ldr	r2, [pc, #344]	@ (8007538 <UART_SetConfig+0x57c>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d17a      	bne.n	80074da <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80073e8:	2b08      	cmp	r3, #8
 80073ea:	d824      	bhi.n	8007436 <UART_SetConfig+0x47a>
 80073ec:	a201      	add	r2, pc, #4	@ (adr r2, 80073f4 <UART_SetConfig+0x438>)
 80073ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f2:	bf00      	nop
 80073f4:	08007419 	.word	0x08007419
 80073f8:	08007437 	.word	0x08007437
 80073fc:	08007421 	.word	0x08007421
 8007400:	08007437 	.word	0x08007437
 8007404:	08007427 	.word	0x08007427
 8007408:	08007437 	.word	0x08007437
 800740c:	08007437 	.word	0x08007437
 8007410:	08007437 	.word	0x08007437
 8007414:	0800742f 	.word	0x0800742f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007418:	f7fc fcc2 	bl	8003da0 <HAL_RCC_GetPCLK1Freq>
 800741c:	61f8      	str	r0, [r7, #28]
        break;
 800741e:	e010      	b.n	8007442 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007420:	4b46      	ldr	r3, [pc, #280]	@ (800753c <UART_SetConfig+0x580>)
 8007422:	61fb      	str	r3, [r7, #28]
        break;
 8007424:	e00d      	b.n	8007442 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007426:	f7fc fc23 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 800742a:	61f8      	str	r0, [r7, #28]
        break;
 800742c:	e009      	b.n	8007442 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800742e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007432:	61fb      	str	r3, [r7, #28]
        break;
 8007434:	e005      	b.n	8007442 <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 8007436:	2300      	movs	r3, #0
 8007438:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007440:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 8107 	beq.w	8007658 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	4613      	mov	r3, r2
 8007450:	005b      	lsls	r3, r3, #1
 8007452:	4413      	add	r3, r2
 8007454:	69fa      	ldr	r2, [r7, #28]
 8007456:	429a      	cmp	r2, r3
 8007458:	d305      	bcc.n	8007466 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007460:	69fa      	ldr	r2, [r7, #28]
 8007462:	429a      	cmp	r2, r3
 8007464:	d903      	bls.n	800746e <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800746c:	e0f4      	b.n	8007658 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	2200      	movs	r2, #0
 8007472:	461c      	mov	r4, r3
 8007474:	4615      	mov	r5, r2
 8007476:	f04f 0200 	mov.w	r2, #0
 800747a:	f04f 0300 	mov.w	r3, #0
 800747e:	022b      	lsls	r3, r5, #8
 8007480:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007484:	0222      	lsls	r2, r4, #8
 8007486:	68f9      	ldr	r1, [r7, #12]
 8007488:	6849      	ldr	r1, [r1, #4]
 800748a:	0849      	lsrs	r1, r1, #1
 800748c:	2000      	movs	r0, #0
 800748e:	4688      	mov	r8, r1
 8007490:	4681      	mov	r9, r0
 8007492:	eb12 0a08 	adds.w	sl, r2, r8
 8007496:	eb43 0b09 	adc.w	fp, r3, r9
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	603b      	str	r3, [r7, #0]
 80074a2:	607a      	str	r2, [r7, #4]
 80074a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074a8:	4650      	mov	r0, sl
 80074aa:	4659      	mov	r1, fp
 80074ac:	f7f8 fee0 	bl	8000270 <__aeabi_uldivmod>
 80074b0:	4602      	mov	r2, r0
 80074b2:	460b      	mov	r3, r1
 80074b4:	4613      	mov	r3, r2
 80074b6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074be:	d308      	bcc.n	80074d2 <UART_SetConfig+0x516>
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074c6:	d204      	bcs.n	80074d2 <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	60da      	str	r2, [r3, #12]
 80074d0:	e0c2      	b.n	8007658 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80074d8:	e0be      	b.n	8007658 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074e2:	d16a      	bne.n	80075ba <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 80074e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80074e8:	2b08      	cmp	r3, #8
 80074ea:	d834      	bhi.n	8007556 <UART_SetConfig+0x59a>
 80074ec:	a201      	add	r2, pc, #4	@ (adr r2, 80074f4 <UART_SetConfig+0x538>)
 80074ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f2:	bf00      	nop
 80074f4:	08007519 	.word	0x08007519
 80074f8:	08007521 	.word	0x08007521
 80074fc:	08007541 	.word	0x08007541
 8007500:	08007557 	.word	0x08007557
 8007504:	08007547 	.word	0x08007547
 8007508:	08007557 	.word	0x08007557
 800750c:	08007557 	.word	0x08007557
 8007510:	08007557 	.word	0x08007557
 8007514:	0800754f 	.word	0x0800754f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007518:	f7fc fc42 	bl	8003da0 <HAL_RCC_GetPCLK1Freq>
 800751c:	61f8      	str	r0, [r7, #28]
        break;
 800751e:	e020      	b.n	8007562 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007520:	f7fc fc54 	bl	8003dcc <HAL_RCC_GetPCLK2Freq>
 8007524:	61f8      	str	r0, [r7, #28]
        break;
 8007526:	e01c      	b.n	8007562 <UART_SetConfig+0x5a6>
 8007528:	40004800 	.word	0x40004800
 800752c:	40021000 	.word	0x40021000
 8007530:	40004c00 	.word	0x40004c00
 8007534:	40005000 	.word	0x40005000
 8007538:	40008000 	.word	0x40008000
 800753c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007540:	4b4c      	ldr	r3, [pc, #304]	@ (8007674 <UART_SetConfig+0x6b8>)
 8007542:	61fb      	str	r3, [r7, #28]
        break;
 8007544:	e00d      	b.n	8007562 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007546:	f7fc fb93 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 800754a:	61f8      	str	r0, [r7, #28]
        break;
 800754c:	e009      	b.n	8007562 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800754e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007552:	61fb      	str	r3, [r7, #28]
        break;
 8007554:	e005      	b.n	8007562 <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007560:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d077      	beq.n	8007658 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	005a      	lsls	r2, r3, #1
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	085b      	lsrs	r3, r3, #1
 8007572:	441a      	add	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	fbb2 f3f3 	udiv	r3, r2, r3
 800757c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	2b0f      	cmp	r3, #15
 8007582:	d916      	bls.n	80075b2 <UART_SetConfig+0x5f6>
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800758a:	d212      	bcs.n	80075b2 <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	b29b      	uxth	r3, r3
 8007590:	f023 030f 	bic.w	r3, r3, #15
 8007594:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	085b      	lsrs	r3, r3, #1
 800759a:	b29b      	uxth	r3, r3
 800759c:	f003 0307 	and.w	r3, r3, #7
 80075a0:	b29a      	uxth	r2, r3
 80075a2:	8afb      	ldrh	r3, [r7, #22]
 80075a4:	4313      	orrs	r3, r2
 80075a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	8afa      	ldrh	r2, [r7, #22]
 80075ae:	60da      	str	r2, [r3, #12]
 80075b0:	e052      	b.n	8007658 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80075b8:	e04e      	b.n	8007658 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075be:	2b08      	cmp	r3, #8
 80075c0:	d827      	bhi.n	8007612 <UART_SetConfig+0x656>
 80075c2:	a201      	add	r2, pc, #4	@ (adr r2, 80075c8 <UART_SetConfig+0x60c>)
 80075c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c8:	080075ed 	.word	0x080075ed
 80075cc:	080075f5 	.word	0x080075f5
 80075d0:	080075fd 	.word	0x080075fd
 80075d4:	08007613 	.word	0x08007613
 80075d8:	08007603 	.word	0x08007603
 80075dc:	08007613 	.word	0x08007613
 80075e0:	08007613 	.word	0x08007613
 80075e4:	08007613 	.word	0x08007613
 80075e8:	0800760b 	.word	0x0800760b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075ec:	f7fc fbd8 	bl	8003da0 <HAL_RCC_GetPCLK1Freq>
 80075f0:	61f8      	str	r0, [r7, #28]
        break;
 80075f2:	e014      	b.n	800761e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075f4:	f7fc fbea 	bl	8003dcc <HAL_RCC_GetPCLK2Freq>
 80075f8:	61f8      	str	r0, [r7, #28]
        break;
 80075fa:	e010      	b.n	800761e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075fc:	4b1d      	ldr	r3, [pc, #116]	@ (8007674 <UART_SetConfig+0x6b8>)
 80075fe:	61fb      	str	r3, [r7, #28]
        break;
 8007600:	e00d      	b.n	800761e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007602:	f7fc fb35 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8007606:	61f8      	str	r0, [r7, #28]
        break;
 8007608:	e009      	b.n	800761e <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800760a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800760e:	61fb      	str	r3, [r7, #28]
        break;
 8007610:	e005      	b.n	800761e <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800761c:	bf00      	nop
    }

    if (pclk != 0U)
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d019      	beq.n	8007658 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	085a      	lsrs	r2, r3, #1
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	441a      	add	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	fbb2 f3f3 	udiv	r3, r2, r3
 8007636:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	2b0f      	cmp	r3, #15
 800763c:	d909      	bls.n	8007652 <UART_SetConfig+0x696>
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007644:	d205      	bcs.n	8007652 <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	60da      	str	r2, [r3, #12]
 8007650:	e002      	b.n	8007658 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007664:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007668:	4618      	mov	r0, r3
 800766a:	3728      	adds	r7, #40	@ 0x28
 800766c:	46bd      	mov	sp, r7
 800766e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007672:	bf00      	nop
 8007674:	00f42400 	.word	0x00f42400

08007678 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007684:	2bff      	cmp	r3, #255	@ 0xff
 8007686:	d904      	bls.n	8007692 <UART_AdvFeatureConfig+0x1a>
 8007688:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800768c:	4891      	ldr	r0, [pc, #580]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 800768e:	f7f9 fedd 	bl	800144c <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007696:	f003 0308 	and.w	r3, r3, #8
 800769a:	2b00      	cmp	r3, #0
 800769c:	d018      	beq.n	80076d0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d009      	beq.n	80076ba <UART_AdvFeatureConfig+0x42>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076ae:	d004      	beq.n	80076ba <UART_AdvFeatureConfig+0x42>
 80076b0:	f640 5152 	movw	r1, #3410	@ 0xd52
 80076b4:	4887      	ldr	r0, [pc, #540]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 80076b6:	f7f9 fec9 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	430a      	orrs	r2, r1
 80076ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d4:	f003 0301 	and.w	r3, r3, #1
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d018      	beq.n	800770e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d009      	beq.n	80076f8 <UART_AdvFeatureConfig+0x80>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076ec:	d004      	beq.n	80076f8 <UART_AdvFeatureConfig+0x80>
 80076ee:	f640 5159 	movw	r1, #3417	@ 0xd59
 80076f2:	4878      	ldr	r0, [pc, #480]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 80076f4:	f7f9 feaa 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	430a      	orrs	r2, r1
 800770c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	2b00      	cmp	r3, #0
 8007718:	d018      	beq.n	800774c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771e:	2b00      	cmp	r3, #0
 8007720:	d009      	beq.n	8007736 <UART_AdvFeatureConfig+0xbe>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800772a:	d004      	beq.n	8007736 <UART_AdvFeatureConfig+0xbe>
 800772c:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 8007730:	4868      	ldr	r0, [pc, #416]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 8007732:	f7f9 fe8b 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	430a      	orrs	r2, r1
 800774a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007750:	f003 0304 	and.w	r3, r3, #4
 8007754:	2b00      	cmp	r3, #0
 8007756:	d018      	beq.n	800778a <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775c:	2b00      	cmp	r3, #0
 800775e:	d009      	beq.n	8007774 <UART_AdvFeatureConfig+0xfc>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007764:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007768:	d004      	beq.n	8007774 <UART_AdvFeatureConfig+0xfc>
 800776a:	f640 5167 	movw	r1, #3431	@ 0xd67
 800776e:	4859      	ldr	r0, [pc, #356]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 8007770:	f7f9 fe6c 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	430a      	orrs	r2, r1
 8007788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778e:	f003 0310 	and.w	r3, r3, #16
 8007792:	2b00      	cmp	r3, #0
 8007794:	d018      	beq.n	80077c8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779a:	2b00      	cmp	r3, #0
 800779c:	d009      	beq.n	80077b2 <UART_AdvFeatureConfig+0x13a>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077a6:	d004      	beq.n	80077b2 <UART_AdvFeatureConfig+0x13a>
 80077a8:	f640 516e 	movw	r1, #3438	@ 0xd6e
 80077ac:	4849      	ldr	r0, [pc, #292]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 80077ae:	f7f9 fe4d 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	430a      	orrs	r2, r1
 80077c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077cc:	f003 0320 	and.w	r3, r3, #32
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d018      	beq.n	8007806 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d009      	beq.n	80077f0 <UART_AdvFeatureConfig+0x178>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077e4:	d004      	beq.n	80077f0 <UART_AdvFeatureConfig+0x178>
 80077e6:	f640 5175 	movw	r1, #3445	@ 0xd75
 80077ea:	483a      	ldr	r0, [pc, #232]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 80077ec:	f7f9 fe2e 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800780a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800780e:	2b00      	cmp	r3, #0
 8007810:	d06c      	beq.n	80078ec <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a30      	ldr	r2, [pc, #192]	@ (80078d8 <UART_AdvFeatureConfig+0x260>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d018      	beq.n	800784e <UART_AdvFeatureConfig+0x1d6>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a2e      	ldr	r2, [pc, #184]	@ (80078dc <UART_AdvFeatureConfig+0x264>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d013      	beq.n	800784e <UART_AdvFeatureConfig+0x1d6>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a2d      	ldr	r2, [pc, #180]	@ (80078e0 <UART_AdvFeatureConfig+0x268>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d00e      	beq.n	800784e <UART_AdvFeatureConfig+0x1d6>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a2b      	ldr	r2, [pc, #172]	@ (80078e4 <UART_AdvFeatureConfig+0x26c>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d009      	beq.n	800784e <UART_AdvFeatureConfig+0x1d6>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a2a      	ldr	r2, [pc, #168]	@ (80078e8 <UART_AdvFeatureConfig+0x270>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d004      	beq.n	800784e <UART_AdvFeatureConfig+0x1d6>
 8007844:	f640 517c 	movw	r1, #3452	@ 0xd7c
 8007848:	4822      	ldr	r0, [pc, #136]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 800784a:	f7f9 fdff 	bl	800144c <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007852:	2b00      	cmp	r3, #0
 8007854:	d009      	beq.n	800786a <UART_AdvFeatureConfig+0x1f2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800785e:	d004      	beq.n	800786a <UART_AdvFeatureConfig+0x1f2>
 8007860:	f640 517d 	movw	r1, #3453	@ 0xd7d
 8007864:	481b      	ldr	r0, [pc, #108]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 8007866:	f7f9 fdf1 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	430a      	orrs	r2, r1
 800787e:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007884:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007888:	d130      	bne.n	80078ec <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788e:	2b00      	cmp	r3, #0
 8007890:	d013      	beq.n	80078ba <UART_AdvFeatureConfig+0x242>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007896:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800789a:	d00e      	beq.n	80078ba <UART_AdvFeatureConfig+0x242>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078a4:	d009      	beq.n	80078ba <UART_AdvFeatureConfig+0x242>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80078ae:	d004      	beq.n	80078ba <UART_AdvFeatureConfig+0x242>
 80078b0:	f640 5182 	movw	r1, #3458	@ 0xd82
 80078b4:	4807      	ldr	r0, [pc, #28]	@ (80078d4 <UART_AdvFeatureConfig+0x25c>)
 80078b6:	f7f9 fdc9 	bl	800144c <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	430a      	orrs	r2, r1
 80078ce:	605a      	str	r2, [r3, #4]
 80078d0:	e00c      	b.n	80078ec <UART_AdvFeatureConfig+0x274>
 80078d2:	bf00      	nop
 80078d4:	080093f4 	.word	0x080093f4
 80078d8:	40013800 	.word	0x40013800
 80078dc:	40004400 	.word	0x40004400
 80078e0:	40004800 	.word	0x40004800
 80078e4:	40004c00 	.word	0x40004c00
 80078e8:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d018      	beq.n	800792a <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d009      	beq.n	8007914 <UART_AdvFeatureConfig+0x29c>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007904:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007908:	d004      	beq.n	8007914 <UART_AdvFeatureConfig+0x29c>
 800790a:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800790e:	4809      	ldr	r0, [pc, #36]	@ (8007934 <UART_AdvFeatureConfig+0x2bc>)
 8007910:	f7f9 fd9c 	bl	800144c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	605a      	str	r2, [r3, #4]
  }
}
 800792a:	bf00      	nop
 800792c:	3708      	adds	r7, #8
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	080093f4 	.word	0x080093f4

08007938 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b098      	sub	sp, #96	@ 0x60
 800793c:	af02      	add	r7, sp, #8
 800793e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007948:	f7fa fb36 	bl	8001fb8 <HAL_GetTick>
 800794c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f003 0308 	and.w	r3, r3, #8
 8007958:	2b08      	cmp	r3, #8
 800795a:	d12e      	bne.n	80079ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800795c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007960:	9300      	str	r3, [sp, #0]
 8007962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007964:	2200      	movs	r2, #0
 8007966:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f88c 	bl	8007a88 <UART_WaitOnFlagUntilTimeout>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d021      	beq.n	80079ba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800797e:	e853 3f00 	ldrex	r3, [r3]
 8007982:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007986:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800798a:	653b      	str	r3, [r7, #80]	@ 0x50
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	461a      	mov	r2, r3
 8007992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007994:	647b      	str	r3, [r7, #68]	@ 0x44
 8007996:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007998:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800799a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800799c:	e841 2300 	strex	r3, r2, [r1]
 80079a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1e6      	bne.n	8007976 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2220      	movs	r2, #32
 80079ac:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e062      	b.n	8007a80 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0304 	and.w	r3, r3, #4
 80079c4:	2b04      	cmp	r3, #4
 80079c6:	d149      	bne.n	8007a5c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079d0:	2200      	movs	r2, #0
 80079d2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f856 	bl	8007a88 <UART_WaitOnFlagUntilTimeout>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d03c      	beq.n	8007a5c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ea:	e853 3f00 	ldrex	r3, [r3]
 80079ee:	623b      	str	r3, [r7, #32]
   return(result);
 80079f0:	6a3b      	ldr	r3, [r7, #32]
 80079f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	461a      	mov	r2, r3
 80079fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a00:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a02:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a08:	e841 2300 	strex	r3, r2, [r1]
 8007a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e6      	bne.n	80079e2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	3308      	adds	r3, #8
 8007a1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	e853 3f00 	ldrex	r3, [r3]
 8007a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f023 0301 	bic.w	r3, r3, #1
 8007a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	3308      	adds	r3, #8
 8007a32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a34:	61fa      	str	r2, [r7, #28]
 8007a36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a38:	69b9      	ldr	r1, [r7, #24]
 8007a3a:	69fa      	ldr	r2, [r7, #28]
 8007a3c:	e841 2300 	strex	r3, r2, [r1]
 8007a40:	617b      	str	r3, [r7, #20]
   return(result);
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1e5      	bne.n	8007a14 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2220      	movs	r2, #32
 8007a4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	e011      	b.n	8007a80 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2220      	movs	r2, #32
 8007a60:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2220      	movs	r2, #32
 8007a66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3758      	adds	r7, #88	@ 0x58
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	603b      	str	r3, [r7, #0]
 8007a94:	4613      	mov	r3, r2
 8007a96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a98:	e04f      	b.n	8007b3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa0:	d04b      	beq.n	8007b3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aa2:	f7fa fa89 	bl	8001fb8 <HAL_GetTick>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	1ad3      	subs	r3, r2, r3
 8007aac:	69ba      	ldr	r2, [r7, #24]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d302      	bcc.n	8007ab8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d101      	bne.n	8007abc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ab8:	2303      	movs	r3, #3
 8007aba:	e04e      	b.n	8007b5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0304 	and.w	r3, r3, #4
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d037      	beq.n	8007b3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	2b80      	cmp	r3, #128	@ 0x80
 8007ace:	d034      	beq.n	8007b3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	2b40      	cmp	r3, #64	@ 0x40
 8007ad4:	d031      	beq.n	8007b3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	2b08      	cmp	r3, #8
 8007ae2:	d110      	bne.n	8007b06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2208      	movs	r2, #8
 8007aea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	f000 f838 	bl	8007b62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2208      	movs	r2, #8
 8007af6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e029      	b.n	8007b5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	69db      	ldr	r3, [r3, #28]
 8007b0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b14:	d111      	bne.n	8007b3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f000 f81e 	bl	8007b62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2220      	movs	r2, #32
 8007b2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e00f      	b.n	8007b5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	69da      	ldr	r2, [r3, #28]
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	4013      	ands	r3, r2
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	bf0c      	ite	eq
 8007b4a:	2301      	moveq	r3, #1
 8007b4c:	2300      	movne	r3, #0
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	461a      	mov	r2, r3
 8007b52:	79fb      	ldrb	r3, [r7, #7]
 8007b54:	429a      	cmp	r2, r3
 8007b56:	d0a0      	beq.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3710      	adds	r7, #16
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}

08007b62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b62:	b480      	push	{r7}
 8007b64:	b095      	sub	sp, #84	@ 0x54
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b88:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3308      	adds	r3, #8
 8007ba2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	6a3b      	ldr	r3, [r7, #32]
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	f023 0301 	bic.w	r3, r3, #1
 8007bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3308      	adds	r3, #8
 8007bba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d118      	bne.n	8007c0a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	e853 3f00 	ldrex	r3, [r3]
 8007be4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	f023 0310 	bic.w	r3, r3, #16
 8007bec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bf6:	61bb      	str	r3, [r7, #24]
 8007bf8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfa:	6979      	ldr	r1, [r7, #20]
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	e841 2300 	strex	r3, r2, [r1]
 8007c02:	613b      	str	r3, [r7, #16]
   return(result);
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1e6      	bne.n	8007bd8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007c1e:	bf00      	nop
 8007c20:	3754      	adds	r7, #84	@ 0x54
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
	...

08007c2c <calloc>:
 8007c2c:	4b02      	ldr	r3, [pc, #8]	@ (8007c38 <calloc+0xc>)
 8007c2e:	460a      	mov	r2, r1
 8007c30:	4601      	mov	r1, r0
 8007c32:	6818      	ldr	r0, [r3, #0]
 8007c34:	f000 b802 	b.w	8007c3c <_calloc_r>
 8007c38:	20000018 	.word	0x20000018

08007c3c <_calloc_r>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	fba1 5402 	umull	r5, r4, r1, r2
 8007c42:	b934      	cbnz	r4, 8007c52 <_calloc_r+0x16>
 8007c44:	4629      	mov	r1, r5
 8007c46:	f000 f83f 	bl	8007cc8 <_malloc_r>
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	b928      	cbnz	r0, 8007c5a <_calloc_r+0x1e>
 8007c4e:	4630      	mov	r0, r6
 8007c50:	bd70      	pop	{r4, r5, r6, pc}
 8007c52:	220c      	movs	r2, #12
 8007c54:	6002      	str	r2, [r0, #0]
 8007c56:	2600      	movs	r6, #0
 8007c58:	e7f9      	b.n	8007c4e <_calloc_r+0x12>
 8007c5a:	462a      	mov	r2, r5
 8007c5c:	4621      	mov	r1, r4
 8007c5e:	f000 fac7 	bl	80081f0 <memset>
 8007c62:	e7f4      	b.n	8007c4e <_calloc_r+0x12>

08007c64 <malloc>:
 8007c64:	4b02      	ldr	r3, [pc, #8]	@ (8007c70 <malloc+0xc>)
 8007c66:	4601      	mov	r1, r0
 8007c68:	6818      	ldr	r0, [r3, #0]
 8007c6a:	f000 b82d 	b.w	8007cc8 <_malloc_r>
 8007c6e:	bf00      	nop
 8007c70:	20000018 	.word	0x20000018

08007c74 <free>:
 8007c74:	4b02      	ldr	r3, [pc, #8]	@ (8007c80 <free+0xc>)
 8007c76:	4601      	mov	r1, r0
 8007c78:	6818      	ldr	r0, [r3, #0]
 8007c7a:	f000 bb53 	b.w	8008324 <_free_r>
 8007c7e:	bf00      	nop
 8007c80:	20000018 	.word	0x20000018

08007c84 <sbrk_aligned>:
 8007c84:	b570      	push	{r4, r5, r6, lr}
 8007c86:	4e0f      	ldr	r6, [pc, #60]	@ (8007cc4 <sbrk_aligned+0x40>)
 8007c88:	460c      	mov	r4, r1
 8007c8a:	6831      	ldr	r1, [r6, #0]
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	b911      	cbnz	r1, 8007c96 <sbrk_aligned+0x12>
 8007c90:	f000 faea 	bl	8008268 <_sbrk_r>
 8007c94:	6030      	str	r0, [r6, #0]
 8007c96:	4621      	mov	r1, r4
 8007c98:	4628      	mov	r0, r5
 8007c9a:	f000 fae5 	bl	8008268 <_sbrk_r>
 8007c9e:	1c43      	adds	r3, r0, #1
 8007ca0:	d103      	bne.n	8007caa <sbrk_aligned+0x26>
 8007ca2:	f04f 34ff 	mov.w	r4, #4294967295
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	bd70      	pop	{r4, r5, r6, pc}
 8007caa:	1cc4      	adds	r4, r0, #3
 8007cac:	f024 0403 	bic.w	r4, r4, #3
 8007cb0:	42a0      	cmp	r0, r4
 8007cb2:	d0f8      	beq.n	8007ca6 <sbrk_aligned+0x22>
 8007cb4:	1a21      	subs	r1, r4, r0
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	f000 fad6 	bl	8008268 <_sbrk_r>
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	d1f2      	bne.n	8007ca6 <sbrk_aligned+0x22>
 8007cc0:	e7ef      	b.n	8007ca2 <sbrk_aligned+0x1e>
 8007cc2:	bf00      	nop
 8007cc4:	2000051c 	.word	0x2000051c

08007cc8 <_malloc_r>:
 8007cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ccc:	1ccd      	adds	r5, r1, #3
 8007cce:	f025 0503 	bic.w	r5, r5, #3
 8007cd2:	3508      	adds	r5, #8
 8007cd4:	2d0c      	cmp	r5, #12
 8007cd6:	bf38      	it	cc
 8007cd8:	250c      	movcc	r5, #12
 8007cda:	2d00      	cmp	r5, #0
 8007cdc:	4606      	mov	r6, r0
 8007cde:	db01      	blt.n	8007ce4 <_malloc_r+0x1c>
 8007ce0:	42a9      	cmp	r1, r5
 8007ce2:	d904      	bls.n	8007cee <_malloc_r+0x26>
 8007ce4:	230c      	movs	r3, #12
 8007ce6:	6033      	str	r3, [r6, #0]
 8007ce8:	2000      	movs	r0, #0
 8007cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007dc4 <_malloc_r+0xfc>
 8007cf2:	f000 f869 	bl	8007dc8 <__malloc_lock>
 8007cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8007cfa:	461c      	mov	r4, r3
 8007cfc:	bb44      	cbnz	r4, 8007d50 <_malloc_r+0x88>
 8007cfe:	4629      	mov	r1, r5
 8007d00:	4630      	mov	r0, r6
 8007d02:	f7ff ffbf 	bl	8007c84 <sbrk_aligned>
 8007d06:	1c43      	adds	r3, r0, #1
 8007d08:	4604      	mov	r4, r0
 8007d0a:	d158      	bne.n	8007dbe <_malloc_r+0xf6>
 8007d0c:	f8d8 4000 	ldr.w	r4, [r8]
 8007d10:	4627      	mov	r7, r4
 8007d12:	2f00      	cmp	r7, #0
 8007d14:	d143      	bne.n	8007d9e <_malloc_r+0xd6>
 8007d16:	2c00      	cmp	r4, #0
 8007d18:	d04b      	beq.n	8007db2 <_malloc_r+0xea>
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	4630      	mov	r0, r6
 8007d20:	eb04 0903 	add.w	r9, r4, r3
 8007d24:	f000 faa0 	bl	8008268 <_sbrk_r>
 8007d28:	4581      	cmp	r9, r0
 8007d2a:	d142      	bne.n	8007db2 <_malloc_r+0xea>
 8007d2c:	6821      	ldr	r1, [r4, #0]
 8007d2e:	1a6d      	subs	r5, r5, r1
 8007d30:	4629      	mov	r1, r5
 8007d32:	4630      	mov	r0, r6
 8007d34:	f7ff ffa6 	bl	8007c84 <sbrk_aligned>
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d03a      	beq.n	8007db2 <_malloc_r+0xea>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	442b      	add	r3, r5
 8007d40:	6023      	str	r3, [r4, #0]
 8007d42:	f8d8 3000 	ldr.w	r3, [r8]
 8007d46:	685a      	ldr	r2, [r3, #4]
 8007d48:	bb62      	cbnz	r2, 8007da4 <_malloc_r+0xdc>
 8007d4a:	f8c8 7000 	str.w	r7, [r8]
 8007d4e:	e00f      	b.n	8007d70 <_malloc_r+0xa8>
 8007d50:	6822      	ldr	r2, [r4, #0]
 8007d52:	1b52      	subs	r2, r2, r5
 8007d54:	d420      	bmi.n	8007d98 <_malloc_r+0xd0>
 8007d56:	2a0b      	cmp	r2, #11
 8007d58:	d917      	bls.n	8007d8a <_malloc_r+0xc2>
 8007d5a:	1961      	adds	r1, r4, r5
 8007d5c:	42a3      	cmp	r3, r4
 8007d5e:	6025      	str	r5, [r4, #0]
 8007d60:	bf18      	it	ne
 8007d62:	6059      	strne	r1, [r3, #4]
 8007d64:	6863      	ldr	r3, [r4, #4]
 8007d66:	bf08      	it	eq
 8007d68:	f8c8 1000 	streq.w	r1, [r8]
 8007d6c:	5162      	str	r2, [r4, r5]
 8007d6e:	604b      	str	r3, [r1, #4]
 8007d70:	4630      	mov	r0, r6
 8007d72:	f000 f82f 	bl	8007dd4 <__malloc_unlock>
 8007d76:	f104 000b 	add.w	r0, r4, #11
 8007d7a:	1d23      	adds	r3, r4, #4
 8007d7c:	f020 0007 	bic.w	r0, r0, #7
 8007d80:	1ac2      	subs	r2, r0, r3
 8007d82:	bf1c      	itt	ne
 8007d84:	1a1b      	subne	r3, r3, r0
 8007d86:	50a3      	strne	r3, [r4, r2]
 8007d88:	e7af      	b.n	8007cea <_malloc_r+0x22>
 8007d8a:	6862      	ldr	r2, [r4, #4]
 8007d8c:	42a3      	cmp	r3, r4
 8007d8e:	bf0c      	ite	eq
 8007d90:	f8c8 2000 	streq.w	r2, [r8]
 8007d94:	605a      	strne	r2, [r3, #4]
 8007d96:	e7eb      	b.n	8007d70 <_malloc_r+0xa8>
 8007d98:	4623      	mov	r3, r4
 8007d9a:	6864      	ldr	r4, [r4, #4]
 8007d9c:	e7ae      	b.n	8007cfc <_malloc_r+0x34>
 8007d9e:	463c      	mov	r4, r7
 8007da0:	687f      	ldr	r7, [r7, #4]
 8007da2:	e7b6      	b.n	8007d12 <_malloc_r+0x4a>
 8007da4:	461a      	mov	r2, r3
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	42a3      	cmp	r3, r4
 8007daa:	d1fb      	bne.n	8007da4 <_malloc_r+0xdc>
 8007dac:	2300      	movs	r3, #0
 8007dae:	6053      	str	r3, [r2, #4]
 8007db0:	e7de      	b.n	8007d70 <_malloc_r+0xa8>
 8007db2:	230c      	movs	r3, #12
 8007db4:	6033      	str	r3, [r6, #0]
 8007db6:	4630      	mov	r0, r6
 8007db8:	f000 f80c 	bl	8007dd4 <__malloc_unlock>
 8007dbc:	e794      	b.n	8007ce8 <_malloc_r+0x20>
 8007dbe:	6005      	str	r5, [r0, #0]
 8007dc0:	e7d6      	b.n	8007d70 <_malloc_r+0xa8>
 8007dc2:	bf00      	nop
 8007dc4:	20000520 	.word	0x20000520

08007dc8 <__malloc_lock>:
 8007dc8:	4801      	ldr	r0, [pc, #4]	@ (8007dd0 <__malloc_lock+0x8>)
 8007dca:	f000 ba9a 	b.w	8008302 <__retarget_lock_acquire_recursive>
 8007dce:	bf00      	nop
 8007dd0:	20000664 	.word	0x20000664

08007dd4 <__malloc_unlock>:
 8007dd4:	4801      	ldr	r0, [pc, #4]	@ (8007ddc <__malloc_unlock+0x8>)
 8007dd6:	f000 ba95 	b.w	8008304 <__retarget_lock_release_recursive>
 8007dda:	bf00      	nop
 8007ddc:	20000664 	.word	0x20000664

08007de0 <std>:
 8007de0:	2300      	movs	r3, #0
 8007de2:	b510      	push	{r4, lr}
 8007de4:	4604      	mov	r4, r0
 8007de6:	e9c0 3300 	strd	r3, r3, [r0]
 8007dea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dee:	6083      	str	r3, [r0, #8]
 8007df0:	8181      	strh	r1, [r0, #12]
 8007df2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007df4:	81c2      	strh	r2, [r0, #14]
 8007df6:	6183      	str	r3, [r0, #24]
 8007df8:	4619      	mov	r1, r3
 8007dfa:	2208      	movs	r2, #8
 8007dfc:	305c      	adds	r0, #92	@ 0x5c
 8007dfe:	f000 f9f7 	bl	80081f0 <memset>
 8007e02:	4b0d      	ldr	r3, [pc, #52]	@ (8007e38 <std+0x58>)
 8007e04:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e06:	4b0d      	ldr	r3, [pc, #52]	@ (8007e3c <std+0x5c>)
 8007e08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e40 <std+0x60>)
 8007e0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e44 <std+0x64>)
 8007e10:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e12:	4b0d      	ldr	r3, [pc, #52]	@ (8007e48 <std+0x68>)
 8007e14:	6224      	str	r4, [r4, #32]
 8007e16:	429c      	cmp	r4, r3
 8007e18:	d006      	beq.n	8007e28 <std+0x48>
 8007e1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e1e:	4294      	cmp	r4, r2
 8007e20:	d002      	beq.n	8007e28 <std+0x48>
 8007e22:	33d0      	adds	r3, #208	@ 0xd0
 8007e24:	429c      	cmp	r4, r3
 8007e26:	d105      	bne.n	8007e34 <std+0x54>
 8007e28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e30:	f000 ba66 	b.w	8008300 <__retarget_lock_init_recursive>
 8007e34:	bd10      	pop	{r4, pc}
 8007e36:	bf00      	nop
 8007e38:	080080f1 	.word	0x080080f1
 8007e3c:	08008113 	.word	0x08008113
 8007e40:	0800814b 	.word	0x0800814b
 8007e44:	0800816f 	.word	0x0800816f
 8007e48:	20000524 	.word	0x20000524

08007e4c <stdio_exit_handler>:
 8007e4c:	4a02      	ldr	r2, [pc, #8]	@ (8007e58 <stdio_exit_handler+0xc>)
 8007e4e:	4903      	ldr	r1, [pc, #12]	@ (8007e5c <stdio_exit_handler+0x10>)
 8007e50:	4803      	ldr	r0, [pc, #12]	@ (8007e60 <stdio_exit_handler+0x14>)
 8007e52:	f000 b869 	b.w	8007f28 <_fwalk_sglue>
 8007e56:	bf00      	nop
 8007e58:	2000000c 	.word	0x2000000c
 8007e5c:	08008d0d 	.word	0x08008d0d
 8007e60:	2000001c 	.word	0x2000001c

08007e64 <cleanup_stdio>:
 8007e64:	6841      	ldr	r1, [r0, #4]
 8007e66:	4b0c      	ldr	r3, [pc, #48]	@ (8007e98 <cleanup_stdio+0x34>)
 8007e68:	4299      	cmp	r1, r3
 8007e6a:	b510      	push	{r4, lr}
 8007e6c:	4604      	mov	r4, r0
 8007e6e:	d001      	beq.n	8007e74 <cleanup_stdio+0x10>
 8007e70:	f000 ff4c 	bl	8008d0c <_fflush_r>
 8007e74:	68a1      	ldr	r1, [r4, #8]
 8007e76:	4b09      	ldr	r3, [pc, #36]	@ (8007e9c <cleanup_stdio+0x38>)
 8007e78:	4299      	cmp	r1, r3
 8007e7a:	d002      	beq.n	8007e82 <cleanup_stdio+0x1e>
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	f000 ff45 	bl	8008d0c <_fflush_r>
 8007e82:	68e1      	ldr	r1, [r4, #12]
 8007e84:	4b06      	ldr	r3, [pc, #24]	@ (8007ea0 <cleanup_stdio+0x3c>)
 8007e86:	4299      	cmp	r1, r3
 8007e88:	d004      	beq.n	8007e94 <cleanup_stdio+0x30>
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e90:	f000 bf3c 	b.w	8008d0c <_fflush_r>
 8007e94:	bd10      	pop	{r4, pc}
 8007e96:	bf00      	nop
 8007e98:	20000524 	.word	0x20000524
 8007e9c:	2000058c 	.word	0x2000058c
 8007ea0:	200005f4 	.word	0x200005f4

08007ea4 <global_stdio_init.part.0>:
 8007ea4:	b510      	push	{r4, lr}
 8007ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed4 <global_stdio_init.part.0+0x30>)
 8007ea8:	4c0b      	ldr	r4, [pc, #44]	@ (8007ed8 <global_stdio_init.part.0+0x34>)
 8007eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8007edc <global_stdio_init.part.0+0x38>)
 8007eac:	601a      	str	r2, [r3, #0]
 8007eae:	4620      	mov	r0, r4
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	2104      	movs	r1, #4
 8007eb4:	f7ff ff94 	bl	8007de0 <std>
 8007eb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	2109      	movs	r1, #9
 8007ec0:	f7ff ff8e 	bl	8007de0 <std>
 8007ec4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ec8:	2202      	movs	r2, #2
 8007eca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ece:	2112      	movs	r1, #18
 8007ed0:	f7ff bf86 	b.w	8007de0 <std>
 8007ed4:	2000065c 	.word	0x2000065c
 8007ed8:	20000524 	.word	0x20000524
 8007edc:	08007e4d 	.word	0x08007e4d

08007ee0 <__sfp_lock_acquire>:
 8007ee0:	4801      	ldr	r0, [pc, #4]	@ (8007ee8 <__sfp_lock_acquire+0x8>)
 8007ee2:	f000 ba0e 	b.w	8008302 <__retarget_lock_acquire_recursive>
 8007ee6:	bf00      	nop
 8007ee8:	20000665 	.word	0x20000665

08007eec <__sfp_lock_release>:
 8007eec:	4801      	ldr	r0, [pc, #4]	@ (8007ef4 <__sfp_lock_release+0x8>)
 8007eee:	f000 ba09 	b.w	8008304 <__retarget_lock_release_recursive>
 8007ef2:	bf00      	nop
 8007ef4:	20000665 	.word	0x20000665

08007ef8 <__sinit>:
 8007ef8:	b510      	push	{r4, lr}
 8007efa:	4604      	mov	r4, r0
 8007efc:	f7ff fff0 	bl	8007ee0 <__sfp_lock_acquire>
 8007f00:	6a23      	ldr	r3, [r4, #32]
 8007f02:	b11b      	cbz	r3, 8007f0c <__sinit+0x14>
 8007f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f08:	f7ff bff0 	b.w	8007eec <__sfp_lock_release>
 8007f0c:	4b04      	ldr	r3, [pc, #16]	@ (8007f20 <__sinit+0x28>)
 8007f0e:	6223      	str	r3, [r4, #32]
 8007f10:	4b04      	ldr	r3, [pc, #16]	@ (8007f24 <__sinit+0x2c>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1f5      	bne.n	8007f04 <__sinit+0xc>
 8007f18:	f7ff ffc4 	bl	8007ea4 <global_stdio_init.part.0>
 8007f1c:	e7f2      	b.n	8007f04 <__sinit+0xc>
 8007f1e:	bf00      	nop
 8007f20:	08007e65 	.word	0x08007e65
 8007f24:	2000065c 	.word	0x2000065c

08007f28 <_fwalk_sglue>:
 8007f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f2c:	4607      	mov	r7, r0
 8007f2e:	4688      	mov	r8, r1
 8007f30:	4614      	mov	r4, r2
 8007f32:	2600      	movs	r6, #0
 8007f34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f38:	f1b9 0901 	subs.w	r9, r9, #1
 8007f3c:	d505      	bpl.n	8007f4a <_fwalk_sglue+0x22>
 8007f3e:	6824      	ldr	r4, [r4, #0]
 8007f40:	2c00      	cmp	r4, #0
 8007f42:	d1f7      	bne.n	8007f34 <_fwalk_sglue+0xc>
 8007f44:	4630      	mov	r0, r6
 8007f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f4a:	89ab      	ldrh	r3, [r5, #12]
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d907      	bls.n	8007f60 <_fwalk_sglue+0x38>
 8007f50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f54:	3301      	adds	r3, #1
 8007f56:	d003      	beq.n	8007f60 <_fwalk_sglue+0x38>
 8007f58:	4629      	mov	r1, r5
 8007f5a:	4638      	mov	r0, r7
 8007f5c:	47c0      	blx	r8
 8007f5e:	4306      	orrs	r6, r0
 8007f60:	3568      	adds	r5, #104	@ 0x68
 8007f62:	e7e9      	b.n	8007f38 <_fwalk_sglue+0x10>

08007f64 <iprintf>:
 8007f64:	b40f      	push	{r0, r1, r2, r3}
 8007f66:	b507      	push	{r0, r1, r2, lr}
 8007f68:	4906      	ldr	r1, [pc, #24]	@ (8007f84 <iprintf+0x20>)
 8007f6a:	ab04      	add	r3, sp, #16
 8007f6c:	6808      	ldr	r0, [r1, #0]
 8007f6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f72:	6881      	ldr	r1, [r0, #8]
 8007f74:	9301      	str	r3, [sp, #4]
 8007f76:	f000 fba1 	bl	80086bc <_vfiprintf_r>
 8007f7a:	b003      	add	sp, #12
 8007f7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f80:	b004      	add	sp, #16
 8007f82:	4770      	bx	lr
 8007f84:	20000018 	.word	0x20000018

08007f88 <setvbuf>:
 8007f88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f8c:	461d      	mov	r5, r3
 8007f8e:	4b57      	ldr	r3, [pc, #348]	@ (80080ec <setvbuf+0x164>)
 8007f90:	681f      	ldr	r7, [r3, #0]
 8007f92:	4604      	mov	r4, r0
 8007f94:	460e      	mov	r6, r1
 8007f96:	4690      	mov	r8, r2
 8007f98:	b127      	cbz	r7, 8007fa4 <setvbuf+0x1c>
 8007f9a:	6a3b      	ldr	r3, [r7, #32]
 8007f9c:	b913      	cbnz	r3, 8007fa4 <setvbuf+0x1c>
 8007f9e:	4638      	mov	r0, r7
 8007fa0:	f7ff ffaa 	bl	8007ef8 <__sinit>
 8007fa4:	f1b8 0f02 	cmp.w	r8, #2
 8007fa8:	d006      	beq.n	8007fb8 <setvbuf+0x30>
 8007faa:	f1b8 0f01 	cmp.w	r8, #1
 8007fae:	f200 809a 	bhi.w	80080e6 <setvbuf+0x15e>
 8007fb2:	2d00      	cmp	r5, #0
 8007fb4:	f2c0 8097 	blt.w	80080e6 <setvbuf+0x15e>
 8007fb8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fba:	07d9      	lsls	r1, r3, #31
 8007fbc:	d405      	bmi.n	8007fca <setvbuf+0x42>
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	059a      	lsls	r2, r3, #22
 8007fc2:	d402      	bmi.n	8007fca <setvbuf+0x42>
 8007fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fc6:	f000 f99c 	bl	8008302 <__retarget_lock_acquire_recursive>
 8007fca:	4621      	mov	r1, r4
 8007fcc:	4638      	mov	r0, r7
 8007fce:	f000 fe9d 	bl	8008d0c <_fflush_r>
 8007fd2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fd4:	b141      	cbz	r1, 8007fe8 <setvbuf+0x60>
 8007fd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fda:	4299      	cmp	r1, r3
 8007fdc:	d002      	beq.n	8007fe4 <setvbuf+0x5c>
 8007fde:	4638      	mov	r0, r7
 8007fe0:	f000 f9a0 	bl	8008324 <_free_r>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fe8:	2300      	movs	r3, #0
 8007fea:	61a3      	str	r3, [r4, #24]
 8007fec:	6063      	str	r3, [r4, #4]
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	061b      	lsls	r3, r3, #24
 8007ff2:	d503      	bpl.n	8007ffc <setvbuf+0x74>
 8007ff4:	6921      	ldr	r1, [r4, #16]
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	f000 f994 	bl	8008324 <_free_r>
 8007ffc:	89a3      	ldrh	r3, [r4, #12]
 8007ffe:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8008002:	f023 0303 	bic.w	r3, r3, #3
 8008006:	f1b8 0f02 	cmp.w	r8, #2
 800800a:	81a3      	strh	r3, [r4, #12]
 800800c:	d061      	beq.n	80080d2 <setvbuf+0x14a>
 800800e:	ab01      	add	r3, sp, #4
 8008010:	466a      	mov	r2, sp
 8008012:	4621      	mov	r1, r4
 8008014:	4638      	mov	r0, r7
 8008016:	f000 fea1 	bl	8008d5c <__swhatbuf_r>
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	4318      	orrs	r0, r3
 800801e:	81a0      	strh	r0, [r4, #12]
 8008020:	bb2d      	cbnz	r5, 800806e <setvbuf+0xe6>
 8008022:	9d00      	ldr	r5, [sp, #0]
 8008024:	4628      	mov	r0, r5
 8008026:	f7ff fe1d 	bl	8007c64 <malloc>
 800802a:	4606      	mov	r6, r0
 800802c:	2800      	cmp	r0, #0
 800802e:	d152      	bne.n	80080d6 <setvbuf+0x14e>
 8008030:	f8dd 9000 	ldr.w	r9, [sp]
 8008034:	45a9      	cmp	r9, r5
 8008036:	d140      	bne.n	80080ba <setvbuf+0x132>
 8008038:	f04f 35ff 	mov.w	r5, #4294967295
 800803c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008040:	f043 0202 	orr.w	r2, r3, #2
 8008044:	81a2      	strh	r2, [r4, #12]
 8008046:	2200      	movs	r2, #0
 8008048:	60a2      	str	r2, [r4, #8]
 800804a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800804e:	6022      	str	r2, [r4, #0]
 8008050:	6122      	str	r2, [r4, #16]
 8008052:	2201      	movs	r2, #1
 8008054:	6162      	str	r2, [r4, #20]
 8008056:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008058:	07d6      	lsls	r6, r2, #31
 800805a:	d404      	bmi.n	8008066 <setvbuf+0xde>
 800805c:	0598      	lsls	r0, r3, #22
 800805e:	d402      	bmi.n	8008066 <setvbuf+0xde>
 8008060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008062:	f000 f94f 	bl	8008304 <__retarget_lock_release_recursive>
 8008066:	4628      	mov	r0, r5
 8008068:	b003      	add	sp, #12
 800806a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800806e:	2e00      	cmp	r6, #0
 8008070:	d0d8      	beq.n	8008024 <setvbuf+0x9c>
 8008072:	6a3b      	ldr	r3, [r7, #32]
 8008074:	b913      	cbnz	r3, 800807c <setvbuf+0xf4>
 8008076:	4638      	mov	r0, r7
 8008078:	f7ff ff3e 	bl	8007ef8 <__sinit>
 800807c:	f1b8 0f01 	cmp.w	r8, #1
 8008080:	bf08      	it	eq
 8008082:	89a3      	ldrheq	r3, [r4, #12]
 8008084:	6026      	str	r6, [r4, #0]
 8008086:	bf04      	itt	eq
 8008088:	f043 0301 	orreq.w	r3, r3, #1
 800808c:	81a3      	strheq	r3, [r4, #12]
 800808e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008092:	f013 0208 	ands.w	r2, r3, #8
 8008096:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800809a:	d01e      	beq.n	80080da <setvbuf+0x152>
 800809c:	07d9      	lsls	r1, r3, #31
 800809e:	bf41      	itttt	mi
 80080a0:	2200      	movmi	r2, #0
 80080a2:	426d      	negmi	r5, r5
 80080a4:	60a2      	strmi	r2, [r4, #8]
 80080a6:	61a5      	strmi	r5, [r4, #24]
 80080a8:	bf58      	it	pl
 80080aa:	60a5      	strpl	r5, [r4, #8]
 80080ac:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080ae:	07d2      	lsls	r2, r2, #31
 80080b0:	d401      	bmi.n	80080b6 <setvbuf+0x12e>
 80080b2:	059b      	lsls	r3, r3, #22
 80080b4:	d513      	bpl.n	80080de <setvbuf+0x156>
 80080b6:	2500      	movs	r5, #0
 80080b8:	e7d5      	b.n	8008066 <setvbuf+0xde>
 80080ba:	4648      	mov	r0, r9
 80080bc:	f7ff fdd2 	bl	8007c64 <malloc>
 80080c0:	4606      	mov	r6, r0
 80080c2:	2800      	cmp	r0, #0
 80080c4:	d0b8      	beq.n	8008038 <setvbuf+0xb0>
 80080c6:	89a3      	ldrh	r3, [r4, #12]
 80080c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080cc:	81a3      	strh	r3, [r4, #12]
 80080ce:	464d      	mov	r5, r9
 80080d0:	e7cf      	b.n	8008072 <setvbuf+0xea>
 80080d2:	2500      	movs	r5, #0
 80080d4:	e7b2      	b.n	800803c <setvbuf+0xb4>
 80080d6:	46a9      	mov	r9, r5
 80080d8:	e7f5      	b.n	80080c6 <setvbuf+0x13e>
 80080da:	60a2      	str	r2, [r4, #8]
 80080dc:	e7e6      	b.n	80080ac <setvbuf+0x124>
 80080de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080e0:	f000 f910 	bl	8008304 <__retarget_lock_release_recursive>
 80080e4:	e7e7      	b.n	80080b6 <setvbuf+0x12e>
 80080e6:	f04f 35ff 	mov.w	r5, #4294967295
 80080ea:	e7bc      	b.n	8008066 <setvbuf+0xde>
 80080ec:	20000018 	.word	0x20000018

080080f0 <__sread>:
 80080f0:	b510      	push	{r4, lr}
 80080f2:	460c      	mov	r4, r1
 80080f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f8:	f000 f8a4 	bl	8008244 <_read_r>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	bfab      	itete	ge
 8008100:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008102:	89a3      	ldrhlt	r3, [r4, #12]
 8008104:	181b      	addge	r3, r3, r0
 8008106:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800810a:	bfac      	ite	ge
 800810c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800810e:	81a3      	strhlt	r3, [r4, #12]
 8008110:	bd10      	pop	{r4, pc}

08008112 <__swrite>:
 8008112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008116:	461f      	mov	r7, r3
 8008118:	898b      	ldrh	r3, [r1, #12]
 800811a:	05db      	lsls	r3, r3, #23
 800811c:	4605      	mov	r5, r0
 800811e:	460c      	mov	r4, r1
 8008120:	4616      	mov	r6, r2
 8008122:	d505      	bpl.n	8008130 <__swrite+0x1e>
 8008124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008128:	2302      	movs	r3, #2
 800812a:	2200      	movs	r2, #0
 800812c:	f000 f878 	bl	8008220 <_lseek_r>
 8008130:	89a3      	ldrh	r3, [r4, #12]
 8008132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800813a:	81a3      	strh	r3, [r4, #12]
 800813c:	4632      	mov	r2, r6
 800813e:	463b      	mov	r3, r7
 8008140:	4628      	mov	r0, r5
 8008142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008146:	f000 b89f 	b.w	8008288 <_write_r>

0800814a <__sseek>:
 800814a:	b510      	push	{r4, lr}
 800814c:	460c      	mov	r4, r1
 800814e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008152:	f000 f865 	bl	8008220 <_lseek_r>
 8008156:	1c43      	adds	r3, r0, #1
 8008158:	89a3      	ldrh	r3, [r4, #12]
 800815a:	bf15      	itete	ne
 800815c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800815e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008162:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008166:	81a3      	strheq	r3, [r4, #12]
 8008168:	bf18      	it	ne
 800816a:	81a3      	strhne	r3, [r4, #12]
 800816c:	bd10      	pop	{r4, pc}

0800816e <__sclose>:
 800816e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008172:	f000 b845 	b.w	8008200 <_close_r>

08008176 <_vsniprintf_r>:
 8008176:	b530      	push	{r4, r5, lr}
 8008178:	4614      	mov	r4, r2
 800817a:	2c00      	cmp	r4, #0
 800817c:	b09b      	sub	sp, #108	@ 0x6c
 800817e:	4605      	mov	r5, r0
 8008180:	461a      	mov	r2, r3
 8008182:	da05      	bge.n	8008190 <_vsniprintf_r+0x1a>
 8008184:	238b      	movs	r3, #139	@ 0x8b
 8008186:	6003      	str	r3, [r0, #0]
 8008188:	f04f 30ff 	mov.w	r0, #4294967295
 800818c:	b01b      	add	sp, #108	@ 0x6c
 800818e:	bd30      	pop	{r4, r5, pc}
 8008190:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008194:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	9319      	str	r3, [sp, #100]	@ 0x64
 800819e:	bf14      	ite	ne
 80081a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081a4:	4623      	moveq	r3, r4
 80081a6:	9302      	str	r3, [sp, #8]
 80081a8:	9305      	str	r3, [sp, #20]
 80081aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80081ae:	9100      	str	r1, [sp, #0]
 80081b0:	9104      	str	r1, [sp, #16]
 80081b2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80081b6:	4669      	mov	r1, sp
 80081b8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80081ba:	f000 f959 	bl	8008470 <_svfiprintf_r>
 80081be:	1c43      	adds	r3, r0, #1
 80081c0:	bfbc      	itt	lt
 80081c2:	238b      	movlt	r3, #139	@ 0x8b
 80081c4:	602b      	strlt	r3, [r5, #0]
 80081c6:	2c00      	cmp	r4, #0
 80081c8:	d0e0      	beq.n	800818c <_vsniprintf_r+0x16>
 80081ca:	9b00      	ldr	r3, [sp, #0]
 80081cc:	2200      	movs	r2, #0
 80081ce:	701a      	strb	r2, [r3, #0]
 80081d0:	e7dc      	b.n	800818c <_vsniprintf_r+0x16>
	...

080081d4 <vsniprintf>:
 80081d4:	b507      	push	{r0, r1, r2, lr}
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	4613      	mov	r3, r2
 80081da:	460a      	mov	r2, r1
 80081dc:	4601      	mov	r1, r0
 80081de:	4803      	ldr	r0, [pc, #12]	@ (80081ec <vsniprintf+0x18>)
 80081e0:	6800      	ldr	r0, [r0, #0]
 80081e2:	f7ff ffc8 	bl	8008176 <_vsniprintf_r>
 80081e6:	b003      	add	sp, #12
 80081e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80081ec:	20000018 	.word	0x20000018

080081f0 <memset>:
 80081f0:	4402      	add	r2, r0
 80081f2:	4603      	mov	r3, r0
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d100      	bne.n	80081fa <memset+0xa>
 80081f8:	4770      	bx	lr
 80081fa:	f803 1b01 	strb.w	r1, [r3], #1
 80081fe:	e7f9      	b.n	80081f4 <memset+0x4>

08008200 <_close_r>:
 8008200:	b538      	push	{r3, r4, r5, lr}
 8008202:	4d06      	ldr	r5, [pc, #24]	@ (800821c <_close_r+0x1c>)
 8008204:	2300      	movs	r3, #0
 8008206:	4604      	mov	r4, r0
 8008208:	4608      	mov	r0, r1
 800820a:	602b      	str	r3, [r5, #0]
 800820c:	f7f9 fac9 	bl	80017a2 <_close>
 8008210:	1c43      	adds	r3, r0, #1
 8008212:	d102      	bne.n	800821a <_close_r+0x1a>
 8008214:	682b      	ldr	r3, [r5, #0]
 8008216:	b103      	cbz	r3, 800821a <_close_r+0x1a>
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	bd38      	pop	{r3, r4, r5, pc}
 800821c:	20000660 	.word	0x20000660

08008220 <_lseek_r>:
 8008220:	b538      	push	{r3, r4, r5, lr}
 8008222:	4d07      	ldr	r5, [pc, #28]	@ (8008240 <_lseek_r+0x20>)
 8008224:	4604      	mov	r4, r0
 8008226:	4608      	mov	r0, r1
 8008228:	4611      	mov	r1, r2
 800822a:	2200      	movs	r2, #0
 800822c:	602a      	str	r2, [r5, #0]
 800822e:	461a      	mov	r2, r3
 8008230:	f7f9 fade 	bl	80017f0 <_lseek>
 8008234:	1c43      	adds	r3, r0, #1
 8008236:	d102      	bne.n	800823e <_lseek_r+0x1e>
 8008238:	682b      	ldr	r3, [r5, #0]
 800823a:	b103      	cbz	r3, 800823e <_lseek_r+0x1e>
 800823c:	6023      	str	r3, [r4, #0]
 800823e:	bd38      	pop	{r3, r4, r5, pc}
 8008240:	20000660 	.word	0x20000660

08008244 <_read_r>:
 8008244:	b538      	push	{r3, r4, r5, lr}
 8008246:	4d07      	ldr	r5, [pc, #28]	@ (8008264 <_read_r+0x20>)
 8008248:	4604      	mov	r4, r0
 800824a:	4608      	mov	r0, r1
 800824c:	4611      	mov	r1, r2
 800824e:	2200      	movs	r2, #0
 8008250:	602a      	str	r2, [r5, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	f7f9 fa88 	bl	8001768 <_read>
 8008258:	1c43      	adds	r3, r0, #1
 800825a:	d102      	bne.n	8008262 <_read_r+0x1e>
 800825c:	682b      	ldr	r3, [r5, #0]
 800825e:	b103      	cbz	r3, 8008262 <_read_r+0x1e>
 8008260:	6023      	str	r3, [r4, #0]
 8008262:	bd38      	pop	{r3, r4, r5, pc}
 8008264:	20000660 	.word	0x20000660

08008268 <_sbrk_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4d06      	ldr	r5, [pc, #24]	@ (8008284 <_sbrk_r+0x1c>)
 800826c:	2300      	movs	r3, #0
 800826e:	4604      	mov	r4, r0
 8008270:	4608      	mov	r0, r1
 8008272:	602b      	str	r3, [r5, #0]
 8008274:	f7f9 faca 	bl	800180c <_sbrk>
 8008278:	1c43      	adds	r3, r0, #1
 800827a:	d102      	bne.n	8008282 <_sbrk_r+0x1a>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	b103      	cbz	r3, 8008282 <_sbrk_r+0x1a>
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	20000660 	.word	0x20000660

08008288 <_write_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	4d07      	ldr	r5, [pc, #28]	@ (80082a8 <_write_r+0x20>)
 800828c:	4604      	mov	r4, r0
 800828e:	4608      	mov	r0, r1
 8008290:	4611      	mov	r1, r2
 8008292:	2200      	movs	r2, #0
 8008294:	602a      	str	r2, [r5, #0]
 8008296:	461a      	mov	r2, r3
 8008298:	f7f8 fcda 	bl	8000c50 <_write>
 800829c:	1c43      	adds	r3, r0, #1
 800829e:	d102      	bne.n	80082a6 <_write_r+0x1e>
 80082a0:	682b      	ldr	r3, [r5, #0]
 80082a2:	b103      	cbz	r3, 80082a6 <_write_r+0x1e>
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	bd38      	pop	{r3, r4, r5, pc}
 80082a8:	20000660 	.word	0x20000660

080082ac <__errno>:
 80082ac:	4b01      	ldr	r3, [pc, #4]	@ (80082b4 <__errno+0x8>)
 80082ae:	6818      	ldr	r0, [r3, #0]
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	20000018 	.word	0x20000018

080082b8 <__libc_init_array>:
 80082b8:	b570      	push	{r4, r5, r6, lr}
 80082ba:	4d0d      	ldr	r5, [pc, #52]	@ (80082f0 <__libc_init_array+0x38>)
 80082bc:	4c0d      	ldr	r4, [pc, #52]	@ (80082f4 <__libc_init_array+0x3c>)
 80082be:	1b64      	subs	r4, r4, r5
 80082c0:	10a4      	asrs	r4, r4, #2
 80082c2:	2600      	movs	r6, #0
 80082c4:	42a6      	cmp	r6, r4
 80082c6:	d109      	bne.n	80082dc <__libc_init_array+0x24>
 80082c8:	4d0b      	ldr	r5, [pc, #44]	@ (80082f8 <__libc_init_array+0x40>)
 80082ca:	4c0c      	ldr	r4, [pc, #48]	@ (80082fc <__libc_init_array+0x44>)
 80082cc:	f000 feae 	bl	800902c <_init>
 80082d0:	1b64      	subs	r4, r4, r5
 80082d2:	10a4      	asrs	r4, r4, #2
 80082d4:	2600      	movs	r6, #0
 80082d6:	42a6      	cmp	r6, r4
 80082d8:	d105      	bne.n	80082e6 <__libc_init_array+0x2e>
 80082da:	bd70      	pop	{r4, r5, r6, pc}
 80082dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80082e0:	4798      	blx	r3
 80082e2:	3601      	adds	r6, #1
 80082e4:	e7ee      	b.n	80082c4 <__libc_init_array+0xc>
 80082e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80082ea:	4798      	blx	r3
 80082ec:	3601      	adds	r6, #1
 80082ee:	e7f2      	b.n	80082d6 <__libc_init_array+0x1e>
 80082f0:	080094b4 	.word	0x080094b4
 80082f4:	080094b4 	.word	0x080094b4
 80082f8:	080094b4 	.word	0x080094b4
 80082fc:	080094b8 	.word	0x080094b8

08008300 <__retarget_lock_init_recursive>:
 8008300:	4770      	bx	lr

08008302 <__retarget_lock_acquire_recursive>:
 8008302:	4770      	bx	lr

08008304 <__retarget_lock_release_recursive>:
 8008304:	4770      	bx	lr

08008306 <memcpy>:
 8008306:	440a      	add	r2, r1
 8008308:	4291      	cmp	r1, r2
 800830a:	f100 33ff 	add.w	r3, r0, #4294967295
 800830e:	d100      	bne.n	8008312 <memcpy+0xc>
 8008310:	4770      	bx	lr
 8008312:	b510      	push	{r4, lr}
 8008314:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008318:	f803 4f01 	strb.w	r4, [r3, #1]!
 800831c:	4291      	cmp	r1, r2
 800831e:	d1f9      	bne.n	8008314 <memcpy+0xe>
 8008320:	bd10      	pop	{r4, pc}
	...

08008324 <_free_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	4605      	mov	r5, r0
 8008328:	2900      	cmp	r1, #0
 800832a:	d041      	beq.n	80083b0 <_free_r+0x8c>
 800832c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008330:	1f0c      	subs	r4, r1, #4
 8008332:	2b00      	cmp	r3, #0
 8008334:	bfb8      	it	lt
 8008336:	18e4      	addlt	r4, r4, r3
 8008338:	f7ff fd46 	bl	8007dc8 <__malloc_lock>
 800833c:	4a1d      	ldr	r2, [pc, #116]	@ (80083b4 <_free_r+0x90>)
 800833e:	6813      	ldr	r3, [r2, #0]
 8008340:	b933      	cbnz	r3, 8008350 <_free_r+0x2c>
 8008342:	6063      	str	r3, [r4, #4]
 8008344:	6014      	str	r4, [r2, #0]
 8008346:	4628      	mov	r0, r5
 8008348:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800834c:	f7ff bd42 	b.w	8007dd4 <__malloc_unlock>
 8008350:	42a3      	cmp	r3, r4
 8008352:	d908      	bls.n	8008366 <_free_r+0x42>
 8008354:	6820      	ldr	r0, [r4, #0]
 8008356:	1821      	adds	r1, r4, r0
 8008358:	428b      	cmp	r3, r1
 800835a:	bf01      	itttt	eq
 800835c:	6819      	ldreq	r1, [r3, #0]
 800835e:	685b      	ldreq	r3, [r3, #4]
 8008360:	1809      	addeq	r1, r1, r0
 8008362:	6021      	streq	r1, [r4, #0]
 8008364:	e7ed      	b.n	8008342 <_free_r+0x1e>
 8008366:	461a      	mov	r2, r3
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	b10b      	cbz	r3, 8008370 <_free_r+0x4c>
 800836c:	42a3      	cmp	r3, r4
 800836e:	d9fa      	bls.n	8008366 <_free_r+0x42>
 8008370:	6811      	ldr	r1, [r2, #0]
 8008372:	1850      	adds	r0, r2, r1
 8008374:	42a0      	cmp	r0, r4
 8008376:	d10b      	bne.n	8008390 <_free_r+0x6c>
 8008378:	6820      	ldr	r0, [r4, #0]
 800837a:	4401      	add	r1, r0
 800837c:	1850      	adds	r0, r2, r1
 800837e:	4283      	cmp	r3, r0
 8008380:	6011      	str	r1, [r2, #0]
 8008382:	d1e0      	bne.n	8008346 <_free_r+0x22>
 8008384:	6818      	ldr	r0, [r3, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	6053      	str	r3, [r2, #4]
 800838a:	4408      	add	r0, r1
 800838c:	6010      	str	r0, [r2, #0]
 800838e:	e7da      	b.n	8008346 <_free_r+0x22>
 8008390:	d902      	bls.n	8008398 <_free_r+0x74>
 8008392:	230c      	movs	r3, #12
 8008394:	602b      	str	r3, [r5, #0]
 8008396:	e7d6      	b.n	8008346 <_free_r+0x22>
 8008398:	6820      	ldr	r0, [r4, #0]
 800839a:	1821      	adds	r1, r4, r0
 800839c:	428b      	cmp	r3, r1
 800839e:	bf04      	itt	eq
 80083a0:	6819      	ldreq	r1, [r3, #0]
 80083a2:	685b      	ldreq	r3, [r3, #4]
 80083a4:	6063      	str	r3, [r4, #4]
 80083a6:	bf04      	itt	eq
 80083a8:	1809      	addeq	r1, r1, r0
 80083aa:	6021      	streq	r1, [r4, #0]
 80083ac:	6054      	str	r4, [r2, #4]
 80083ae:	e7ca      	b.n	8008346 <_free_r+0x22>
 80083b0:	bd38      	pop	{r3, r4, r5, pc}
 80083b2:	bf00      	nop
 80083b4:	20000520 	.word	0x20000520

080083b8 <__ssputs_r>:
 80083b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083bc:	688e      	ldr	r6, [r1, #8]
 80083be:	461f      	mov	r7, r3
 80083c0:	42be      	cmp	r6, r7
 80083c2:	680b      	ldr	r3, [r1, #0]
 80083c4:	4682      	mov	sl, r0
 80083c6:	460c      	mov	r4, r1
 80083c8:	4690      	mov	r8, r2
 80083ca:	d82d      	bhi.n	8008428 <__ssputs_r+0x70>
 80083cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083d4:	d026      	beq.n	8008424 <__ssputs_r+0x6c>
 80083d6:	6965      	ldr	r5, [r4, #20]
 80083d8:	6909      	ldr	r1, [r1, #16]
 80083da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083de:	eba3 0901 	sub.w	r9, r3, r1
 80083e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083e6:	1c7b      	adds	r3, r7, #1
 80083e8:	444b      	add	r3, r9
 80083ea:	106d      	asrs	r5, r5, #1
 80083ec:	429d      	cmp	r5, r3
 80083ee:	bf38      	it	cc
 80083f0:	461d      	movcc	r5, r3
 80083f2:	0553      	lsls	r3, r2, #21
 80083f4:	d527      	bpl.n	8008446 <__ssputs_r+0x8e>
 80083f6:	4629      	mov	r1, r5
 80083f8:	f7ff fc66 	bl	8007cc8 <_malloc_r>
 80083fc:	4606      	mov	r6, r0
 80083fe:	b360      	cbz	r0, 800845a <__ssputs_r+0xa2>
 8008400:	6921      	ldr	r1, [r4, #16]
 8008402:	464a      	mov	r2, r9
 8008404:	f7ff ff7f 	bl	8008306 <memcpy>
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800840e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	6126      	str	r6, [r4, #16]
 8008416:	6165      	str	r5, [r4, #20]
 8008418:	444e      	add	r6, r9
 800841a:	eba5 0509 	sub.w	r5, r5, r9
 800841e:	6026      	str	r6, [r4, #0]
 8008420:	60a5      	str	r5, [r4, #8]
 8008422:	463e      	mov	r6, r7
 8008424:	42be      	cmp	r6, r7
 8008426:	d900      	bls.n	800842a <__ssputs_r+0x72>
 8008428:	463e      	mov	r6, r7
 800842a:	6820      	ldr	r0, [r4, #0]
 800842c:	4632      	mov	r2, r6
 800842e:	4641      	mov	r1, r8
 8008430:	f000 fd8a 	bl	8008f48 <memmove>
 8008434:	68a3      	ldr	r3, [r4, #8]
 8008436:	1b9b      	subs	r3, r3, r6
 8008438:	60a3      	str	r3, [r4, #8]
 800843a:	6823      	ldr	r3, [r4, #0]
 800843c:	4433      	add	r3, r6
 800843e:	6023      	str	r3, [r4, #0]
 8008440:	2000      	movs	r0, #0
 8008442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008446:	462a      	mov	r2, r5
 8008448:	f000 fdba 	bl	8008fc0 <_realloc_r>
 800844c:	4606      	mov	r6, r0
 800844e:	2800      	cmp	r0, #0
 8008450:	d1e0      	bne.n	8008414 <__ssputs_r+0x5c>
 8008452:	6921      	ldr	r1, [r4, #16]
 8008454:	4650      	mov	r0, sl
 8008456:	f7ff ff65 	bl	8008324 <_free_r>
 800845a:	230c      	movs	r3, #12
 800845c:	f8ca 3000 	str.w	r3, [sl]
 8008460:	89a3      	ldrh	r3, [r4, #12]
 8008462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	e7e9      	b.n	8008442 <__ssputs_r+0x8a>
	...

08008470 <_svfiprintf_r>:
 8008470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008474:	4698      	mov	r8, r3
 8008476:	898b      	ldrh	r3, [r1, #12]
 8008478:	061b      	lsls	r3, r3, #24
 800847a:	b09d      	sub	sp, #116	@ 0x74
 800847c:	4607      	mov	r7, r0
 800847e:	460d      	mov	r5, r1
 8008480:	4614      	mov	r4, r2
 8008482:	d510      	bpl.n	80084a6 <_svfiprintf_r+0x36>
 8008484:	690b      	ldr	r3, [r1, #16]
 8008486:	b973      	cbnz	r3, 80084a6 <_svfiprintf_r+0x36>
 8008488:	2140      	movs	r1, #64	@ 0x40
 800848a:	f7ff fc1d 	bl	8007cc8 <_malloc_r>
 800848e:	6028      	str	r0, [r5, #0]
 8008490:	6128      	str	r0, [r5, #16]
 8008492:	b930      	cbnz	r0, 80084a2 <_svfiprintf_r+0x32>
 8008494:	230c      	movs	r3, #12
 8008496:	603b      	str	r3, [r7, #0]
 8008498:	f04f 30ff 	mov.w	r0, #4294967295
 800849c:	b01d      	add	sp, #116	@ 0x74
 800849e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a2:	2340      	movs	r3, #64	@ 0x40
 80084a4:	616b      	str	r3, [r5, #20]
 80084a6:	2300      	movs	r3, #0
 80084a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084aa:	2320      	movs	r3, #32
 80084ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80084b4:	2330      	movs	r3, #48	@ 0x30
 80084b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008654 <_svfiprintf_r+0x1e4>
 80084ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084be:	f04f 0901 	mov.w	r9, #1
 80084c2:	4623      	mov	r3, r4
 80084c4:	469a      	mov	sl, r3
 80084c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084ca:	b10a      	cbz	r2, 80084d0 <_svfiprintf_r+0x60>
 80084cc:	2a25      	cmp	r2, #37	@ 0x25
 80084ce:	d1f9      	bne.n	80084c4 <_svfiprintf_r+0x54>
 80084d0:	ebba 0b04 	subs.w	fp, sl, r4
 80084d4:	d00b      	beq.n	80084ee <_svfiprintf_r+0x7e>
 80084d6:	465b      	mov	r3, fp
 80084d8:	4622      	mov	r2, r4
 80084da:	4629      	mov	r1, r5
 80084dc:	4638      	mov	r0, r7
 80084de:	f7ff ff6b 	bl	80083b8 <__ssputs_r>
 80084e2:	3001      	adds	r0, #1
 80084e4:	f000 80a7 	beq.w	8008636 <_svfiprintf_r+0x1c6>
 80084e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084ea:	445a      	add	r2, fp
 80084ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80084ee:	f89a 3000 	ldrb.w	r3, [sl]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f000 809f 	beq.w	8008636 <_svfiprintf_r+0x1c6>
 80084f8:	2300      	movs	r3, #0
 80084fa:	f04f 32ff 	mov.w	r2, #4294967295
 80084fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008502:	f10a 0a01 	add.w	sl, sl, #1
 8008506:	9304      	str	r3, [sp, #16]
 8008508:	9307      	str	r3, [sp, #28]
 800850a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800850e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008510:	4654      	mov	r4, sl
 8008512:	2205      	movs	r2, #5
 8008514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008518:	484e      	ldr	r0, [pc, #312]	@ (8008654 <_svfiprintf_r+0x1e4>)
 800851a:	f7f7 fe59 	bl	80001d0 <memchr>
 800851e:	9a04      	ldr	r2, [sp, #16]
 8008520:	b9d8      	cbnz	r0, 800855a <_svfiprintf_r+0xea>
 8008522:	06d0      	lsls	r0, r2, #27
 8008524:	bf44      	itt	mi
 8008526:	2320      	movmi	r3, #32
 8008528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800852c:	0711      	lsls	r1, r2, #28
 800852e:	bf44      	itt	mi
 8008530:	232b      	movmi	r3, #43	@ 0x2b
 8008532:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008536:	f89a 3000 	ldrb.w	r3, [sl]
 800853a:	2b2a      	cmp	r3, #42	@ 0x2a
 800853c:	d015      	beq.n	800856a <_svfiprintf_r+0xfa>
 800853e:	9a07      	ldr	r2, [sp, #28]
 8008540:	4654      	mov	r4, sl
 8008542:	2000      	movs	r0, #0
 8008544:	f04f 0c0a 	mov.w	ip, #10
 8008548:	4621      	mov	r1, r4
 800854a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800854e:	3b30      	subs	r3, #48	@ 0x30
 8008550:	2b09      	cmp	r3, #9
 8008552:	d94b      	bls.n	80085ec <_svfiprintf_r+0x17c>
 8008554:	b1b0      	cbz	r0, 8008584 <_svfiprintf_r+0x114>
 8008556:	9207      	str	r2, [sp, #28]
 8008558:	e014      	b.n	8008584 <_svfiprintf_r+0x114>
 800855a:	eba0 0308 	sub.w	r3, r0, r8
 800855e:	fa09 f303 	lsl.w	r3, r9, r3
 8008562:	4313      	orrs	r3, r2
 8008564:	9304      	str	r3, [sp, #16]
 8008566:	46a2      	mov	sl, r4
 8008568:	e7d2      	b.n	8008510 <_svfiprintf_r+0xa0>
 800856a:	9b03      	ldr	r3, [sp, #12]
 800856c:	1d19      	adds	r1, r3, #4
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	9103      	str	r1, [sp, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	bfbb      	ittet	lt
 8008576:	425b      	neglt	r3, r3
 8008578:	f042 0202 	orrlt.w	r2, r2, #2
 800857c:	9307      	strge	r3, [sp, #28]
 800857e:	9307      	strlt	r3, [sp, #28]
 8008580:	bfb8      	it	lt
 8008582:	9204      	strlt	r2, [sp, #16]
 8008584:	7823      	ldrb	r3, [r4, #0]
 8008586:	2b2e      	cmp	r3, #46	@ 0x2e
 8008588:	d10a      	bne.n	80085a0 <_svfiprintf_r+0x130>
 800858a:	7863      	ldrb	r3, [r4, #1]
 800858c:	2b2a      	cmp	r3, #42	@ 0x2a
 800858e:	d132      	bne.n	80085f6 <_svfiprintf_r+0x186>
 8008590:	9b03      	ldr	r3, [sp, #12]
 8008592:	1d1a      	adds	r2, r3, #4
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	9203      	str	r2, [sp, #12]
 8008598:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800859c:	3402      	adds	r4, #2
 800859e:	9305      	str	r3, [sp, #20]
 80085a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008664 <_svfiprintf_r+0x1f4>
 80085a4:	7821      	ldrb	r1, [r4, #0]
 80085a6:	2203      	movs	r2, #3
 80085a8:	4650      	mov	r0, sl
 80085aa:	f7f7 fe11 	bl	80001d0 <memchr>
 80085ae:	b138      	cbz	r0, 80085c0 <_svfiprintf_r+0x150>
 80085b0:	9b04      	ldr	r3, [sp, #16]
 80085b2:	eba0 000a 	sub.w	r0, r0, sl
 80085b6:	2240      	movs	r2, #64	@ 0x40
 80085b8:	4082      	lsls	r2, r0
 80085ba:	4313      	orrs	r3, r2
 80085bc:	3401      	adds	r4, #1
 80085be:	9304      	str	r3, [sp, #16]
 80085c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085c4:	4824      	ldr	r0, [pc, #144]	@ (8008658 <_svfiprintf_r+0x1e8>)
 80085c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085ca:	2206      	movs	r2, #6
 80085cc:	f7f7 fe00 	bl	80001d0 <memchr>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	d036      	beq.n	8008642 <_svfiprintf_r+0x1d2>
 80085d4:	4b21      	ldr	r3, [pc, #132]	@ (800865c <_svfiprintf_r+0x1ec>)
 80085d6:	bb1b      	cbnz	r3, 8008620 <_svfiprintf_r+0x1b0>
 80085d8:	9b03      	ldr	r3, [sp, #12]
 80085da:	3307      	adds	r3, #7
 80085dc:	f023 0307 	bic.w	r3, r3, #7
 80085e0:	3308      	adds	r3, #8
 80085e2:	9303      	str	r3, [sp, #12]
 80085e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085e6:	4433      	add	r3, r6
 80085e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ea:	e76a      	b.n	80084c2 <_svfiprintf_r+0x52>
 80085ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80085f0:	460c      	mov	r4, r1
 80085f2:	2001      	movs	r0, #1
 80085f4:	e7a8      	b.n	8008548 <_svfiprintf_r+0xd8>
 80085f6:	2300      	movs	r3, #0
 80085f8:	3401      	adds	r4, #1
 80085fa:	9305      	str	r3, [sp, #20]
 80085fc:	4619      	mov	r1, r3
 80085fe:	f04f 0c0a 	mov.w	ip, #10
 8008602:	4620      	mov	r0, r4
 8008604:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008608:	3a30      	subs	r2, #48	@ 0x30
 800860a:	2a09      	cmp	r2, #9
 800860c:	d903      	bls.n	8008616 <_svfiprintf_r+0x1a6>
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0c6      	beq.n	80085a0 <_svfiprintf_r+0x130>
 8008612:	9105      	str	r1, [sp, #20]
 8008614:	e7c4      	b.n	80085a0 <_svfiprintf_r+0x130>
 8008616:	fb0c 2101 	mla	r1, ip, r1, r2
 800861a:	4604      	mov	r4, r0
 800861c:	2301      	movs	r3, #1
 800861e:	e7f0      	b.n	8008602 <_svfiprintf_r+0x192>
 8008620:	ab03      	add	r3, sp, #12
 8008622:	9300      	str	r3, [sp, #0]
 8008624:	462a      	mov	r2, r5
 8008626:	4b0e      	ldr	r3, [pc, #56]	@ (8008660 <_svfiprintf_r+0x1f0>)
 8008628:	a904      	add	r1, sp, #16
 800862a:	4638      	mov	r0, r7
 800862c:	f3af 8000 	nop.w
 8008630:	1c42      	adds	r2, r0, #1
 8008632:	4606      	mov	r6, r0
 8008634:	d1d6      	bne.n	80085e4 <_svfiprintf_r+0x174>
 8008636:	89ab      	ldrh	r3, [r5, #12]
 8008638:	065b      	lsls	r3, r3, #25
 800863a:	f53f af2d 	bmi.w	8008498 <_svfiprintf_r+0x28>
 800863e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008640:	e72c      	b.n	800849c <_svfiprintf_r+0x2c>
 8008642:	ab03      	add	r3, sp, #12
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	462a      	mov	r2, r5
 8008648:	4b05      	ldr	r3, [pc, #20]	@ (8008660 <_svfiprintf_r+0x1f0>)
 800864a:	a904      	add	r1, sp, #16
 800864c:	4638      	mov	r0, r7
 800864e:	f000 f9bb 	bl	80089c8 <_printf_i>
 8008652:	e7ed      	b.n	8008630 <_svfiprintf_r+0x1c0>
 8008654:	08009478 	.word	0x08009478
 8008658:	08009482 	.word	0x08009482
 800865c:	00000000 	.word	0x00000000
 8008660:	080083b9 	.word	0x080083b9
 8008664:	0800947e 	.word	0x0800947e

08008668 <__sfputc_r>:
 8008668:	6893      	ldr	r3, [r2, #8]
 800866a:	3b01      	subs	r3, #1
 800866c:	2b00      	cmp	r3, #0
 800866e:	b410      	push	{r4}
 8008670:	6093      	str	r3, [r2, #8]
 8008672:	da08      	bge.n	8008686 <__sfputc_r+0x1e>
 8008674:	6994      	ldr	r4, [r2, #24]
 8008676:	42a3      	cmp	r3, r4
 8008678:	db01      	blt.n	800867e <__sfputc_r+0x16>
 800867a:	290a      	cmp	r1, #10
 800867c:	d103      	bne.n	8008686 <__sfputc_r+0x1e>
 800867e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008682:	f000 bbcd 	b.w	8008e20 <__swbuf_r>
 8008686:	6813      	ldr	r3, [r2, #0]
 8008688:	1c58      	adds	r0, r3, #1
 800868a:	6010      	str	r0, [r2, #0]
 800868c:	7019      	strb	r1, [r3, #0]
 800868e:	4608      	mov	r0, r1
 8008690:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008694:	4770      	bx	lr

08008696 <__sfputs_r>:
 8008696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008698:	4606      	mov	r6, r0
 800869a:	460f      	mov	r7, r1
 800869c:	4614      	mov	r4, r2
 800869e:	18d5      	adds	r5, r2, r3
 80086a0:	42ac      	cmp	r4, r5
 80086a2:	d101      	bne.n	80086a8 <__sfputs_r+0x12>
 80086a4:	2000      	movs	r0, #0
 80086a6:	e007      	b.n	80086b8 <__sfputs_r+0x22>
 80086a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ac:	463a      	mov	r2, r7
 80086ae:	4630      	mov	r0, r6
 80086b0:	f7ff ffda 	bl	8008668 <__sfputc_r>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	d1f3      	bne.n	80086a0 <__sfputs_r+0xa>
 80086b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086bc <_vfiprintf_r>:
 80086bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c0:	460d      	mov	r5, r1
 80086c2:	b09d      	sub	sp, #116	@ 0x74
 80086c4:	4614      	mov	r4, r2
 80086c6:	4698      	mov	r8, r3
 80086c8:	4606      	mov	r6, r0
 80086ca:	b118      	cbz	r0, 80086d4 <_vfiprintf_r+0x18>
 80086cc:	6a03      	ldr	r3, [r0, #32]
 80086ce:	b90b      	cbnz	r3, 80086d4 <_vfiprintf_r+0x18>
 80086d0:	f7ff fc12 	bl	8007ef8 <__sinit>
 80086d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086d6:	07d9      	lsls	r1, r3, #31
 80086d8:	d405      	bmi.n	80086e6 <_vfiprintf_r+0x2a>
 80086da:	89ab      	ldrh	r3, [r5, #12]
 80086dc:	059a      	lsls	r2, r3, #22
 80086de:	d402      	bmi.n	80086e6 <_vfiprintf_r+0x2a>
 80086e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086e2:	f7ff fe0e 	bl	8008302 <__retarget_lock_acquire_recursive>
 80086e6:	89ab      	ldrh	r3, [r5, #12]
 80086e8:	071b      	lsls	r3, r3, #28
 80086ea:	d501      	bpl.n	80086f0 <_vfiprintf_r+0x34>
 80086ec:	692b      	ldr	r3, [r5, #16]
 80086ee:	b99b      	cbnz	r3, 8008718 <_vfiprintf_r+0x5c>
 80086f0:	4629      	mov	r1, r5
 80086f2:	4630      	mov	r0, r6
 80086f4:	f000 fbd2 	bl	8008e9c <__swsetup_r>
 80086f8:	b170      	cbz	r0, 8008718 <_vfiprintf_r+0x5c>
 80086fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086fc:	07dc      	lsls	r4, r3, #31
 80086fe:	d504      	bpl.n	800870a <_vfiprintf_r+0x4e>
 8008700:	f04f 30ff 	mov.w	r0, #4294967295
 8008704:	b01d      	add	sp, #116	@ 0x74
 8008706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800870a:	89ab      	ldrh	r3, [r5, #12]
 800870c:	0598      	lsls	r0, r3, #22
 800870e:	d4f7      	bmi.n	8008700 <_vfiprintf_r+0x44>
 8008710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008712:	f7ff fdf7 	bl	8008304 <__retarget_lock_release_recursive>
 8008716:	e7f3      	b.n	8008700 <_vfiprintf_r+0x44>
 8008718:	2300      	movs	r3, #0
 800871a:	9309      	str	r3, [sp, #36]	@ 0x24
 800871c:	2320      	movs	r3, #32
 800871e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008722:	f8cd 800c 	str.w	r8, [sp, #12]
 8008726:	2330      	movs	r3, #48	@ 0x30
 8008728:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80088d8 <_vfiprintf_r+0x21c>
 800872c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008730:	f04f 0901 	mov.w	r9, #1
 8008734:	4623      	mov	r3, r4
 8008736:	469a      	mov	sl, r3
 8008738:	f813 2b01 	ldrb.w	r2, [r3], #1
 800873c:	b10a      	cbz	r2, 8008742 <_vfiprintf_r+0x86>
 800873e:	2a25      	cmp	r2, #37	@ 0x25
 8008740:	d1f9      	bne.n	8008736 <_vfiprintf_r+0x7a>
 8008742:	ebba 0b04 	subs.w	fp, sl, r4
 8008746:	d00b      	beq.n	8008760 <_vfiprintf_r+0xa4>
 8008748:	465b      	mov	r3, fp
 800874a:	4622      	mov	r2, r4
 800874c:	4629      	mov	r1, r5
 800874e:	4630      	mov	r0, r6
 8008750:	f7ff ffa1 	bl	8008696 <__sfputs_r>
 8008754:	3001      	adds	r0, #1
 8008756:	f000 80a7 	beq.w	80088a8 <_vfiprintf_r+0x1ec>
 800875a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800875c:	445a      	add	r2, fp
 800875e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008760:	f89a 3000 	ldrb.w	r3, [sl]
 8008764:	2b00      	cmp	r3, #0
 8008766:	f000 809f 	beq.w	80088a8 <_vfiprintf_r+0x1ec>
 800876a:	2300      	movs	r3, #0
 800876c:	f04f 32ff 	mov.w	r2, #4294967295
 8008770:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008774:	f10a 0a01 	add.w	sl, sl, #1
 8008778:	9304      	str	r3, [sp, #16]
 800877a:	9307      	str	r3, [sp, #28]
 800877c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008780:	931a      	str	r3, [sp, #104]	@ 0x68
 8008782:	4654      	mov	r4, sl
 8008784:	2205      	movs	r2, #5
 8008786:	f814 1b01 	ldrb.w	r1, [r4], #1
 800878a:	4853      	ldr	r0, [pc, #332]	@ (80088d8 <_vfiprintf_r+0x21c>)
 800878c:	f7f7 fd20 	bl	80001d0 <memchr>
 8008790:	9a04      	ldr	r2, [sp, #16]
 8008792:	b9d8      	cbnz	r0, 80087cc <_vfiprintf_r+0x110>
 8008794:	06d1      	lsls	r1, r2, #27
 8008796:	bf44      	itt	mi
 8008798:	2320      	movmi	r3, #32
 800879a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800879e:	0713      	lsls	r3, r2, #28
 80087a0:	bf44      	itt	mi
 80087a2:	232b      	movmi	r3, #43	@ 0x2b
 80087a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087a8:	f89a 3000 	ldrb.w	r3, [sl]
 80087ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80087ae:	d015      	beq.n	80087dc <_vfiprintf_r+0x120>
 80087b0:	9a07      	ldr	r2, [sp, #28]
 80087b2:	4654      	mov	r4, sl
 80087b4:	2000      	movs	r0, #0
 80087b6:	f04f 0c0a 	mov.w	ip, #10
 80087ba:	4621      	mov	r1, r4
 80087bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087c0:	3b30      	subs	r3, #48	@ 0x30
 80087c2:	2b09      	cmp	r3, #9
 80087c4:	d94b      	bls.n	800885e <_vfiprintf_r+0x1a2>
 80087c6:	b1b0      	cbz	r0, 80087f6 <_vfiprintf_r+0x13a>
 80087c8:	9207      	str	r2, [sp, #28]
 80087ca:	e014      	b.n	80087f6 <_vfiprintf_r+0x13a>
 80087cc:	eba0 0308 	sub.w	r3, r0, r8
 80087d0:	fa09 f303 	lsl.w	r3, r9, r3
 80087d4:	4313      	orrs	r3, r2
 80087d6:	9304      	str	r3, [sp, #16]
 80087d8:	46a2      	mov	sl, r4
 80087da:	e7d2      	b.n	8008782 <_vfiprintf_r+0xc6>
 80087dc:	9b03      	ldr	r3, [sp, #12]
 80087de:	1d19      	adds	r1, r3, #4
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	9103      	str	r1, [sp, #12]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	bfbb      	ittet	lt
 80087e8:	425b      	neglt	r3, r3
 80087ea:	f042 0202 	orrlt.w	r2, r2, #2
 80087ee:	9307      	strge	r3, [sp, #28]
 80087f0:	9307      	strlt	r3, [sp, #28]
 80087f2:	bfb8      	it	lt
 80087f4:	9204      	strlt	r2, [sp, #16]
 80087f6:	7823      	ldrb	r3, [r4, #0]
 80087f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80087fa:	d10a      	bne.n	8008812 <_vfiprintf_r+0x156>
 80087fc:	7863      	ldrb	r3, [r4, #1]
 80087fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008800:	d132      	bne.n	8008868 <_vfiprintf_r+0x1ac>
 8008802:	9b03      	ldr	r3, [sp, #12]
 8008804:	1d1a      	adds	r2, r3, #4
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	9203      	str	r2, [sp, #12]
 800880a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800880e:	3402      	adds	r4, #2
 8008810:	9305      	str	r3, [sp, #20]
 8008812:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80088e8 <_vfiprintf_r+0x22c>
 8008816:	7821      	ldrb	r1, [r4, #0]
 8008818:	2203      	movs	r2, #3
 800881a:	4650      	mov	r0, sl
 800881c:	f7f7 fcd8 	bl	80001d0 <memchr>
 8008820:	b138      	cbz	r0, 8008832 <_vfiprintf_r+0x176>
 8008822:	9b04      	ldr	r3, [sp, #16]
 8008824:	eba0 000a 	sub.w	r0, r0, sl
 8008828:	2240      	movs	r2, #64	@ 0x40
 800882a:	4082      	lsls	r2, r0
 800882c:	4313      	orrs	r3, r2
 800882e:	3401      	adds	r4, #1
 8008830:	9304      	str	r3, [sp, #16]
 8008832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008836:	4829      	ldr	r0, [pc, #164]	@ (80088dc <_vfiprintf_r+0x220>)
 8008838:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800883c:	2206      	movs	r2, #6
 800883e:	f7f7 fcc7 	bl	80001d0 <memchr>
 8008842:	2800      	cmp	r0, #0
 8008844:	d03f      	beq.n	80088c6 <_vfiprintf_r+0x20a>
 8008846:	4b26      	ldr	r3, [pc, #152]	@ (80088e0 <_vfiprintf_r+0x224>)
 8008848:	bb1b      	cbnz	r3, 8008892 <_vfiprintf_r+0x1d6>
 800884a:	9b03      	ldr	r3, [sp, #12]
 800884c:	3307      	adds	r3, #7
 800884e:	f023 0307 	bic.w	r3, r3, #7
 8008852:	3308      	adds	r3, #8
 8008854:	9303      	str	r3, [sp, #12]
 8008856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008858:	443b      	add	r3, r7
 800885a:	9309      	str	r3, [sp, #36]	@ 0x24
 800885c:	e76a      	b.n	8008734 <_vfiprintf_r+0x78>
 800885e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008862:	460c      	mov	r4, r1
 8008864:	2001      	movs	r0, #1
 8008866:	e7a8      	b.n	80087ba <_vfiprintf_r+0xfe>
 8008868:	2300      	movs	r3, #0
 800886a:	3401      	adds	r4, #1
 800886c:	9305      	str	r3, [sp, #20]
 800886e:	4619      	mov	r1, r3
 8008870:	f04f 0c0a 	mov.w	ip, #10
 8008874:	4620      	mov	r0, r4
 8008876:	f810 2b01 	ldrb.w	r2, [r0], #1
 800887a:	3a30      	subs	r2, #48	@ 0x30
 800887c:	2a09      	cmp	r2, #9
 800887e:	d903      	bls.n	8008888 <_vfiprintf_r+0x1cc>
 8008880:	2b00      	cmp	r3, #0
 8008882:	d0c6      	beq.n	8008812 <_vfiprintf_r+0x156>
 8008884:	9105      	str	r1, [sp, #20]
 8008886:	e7c4      	b.n	8008812 <_vfiprintf_r+0x156>
 8008888:	fb0c 2101 	mla	r1, ip, r1, r2
 800888c:	4604      	mov	r4, r0
 800888e:	2301      	movs	r3, #1
 8008890:	e7f0      	b.n	8008874 <_vfiprintf_r+0x1b8>
 8008892:	ab03      	add	r3, sp, #12
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	462a      	mov	r2, r5
 8008898:	4b12      	ldr	r3, [pc, #72]	@ (80088e4 <_vfiprintf_r+0x228>)
 800889a:	a904      	add	r1, sp, #16
 800889c:	4630      	mov	r0, r6
 800889e:	f3af 8000 	nop.w
 80088a2:	4607      	mov	r7, r0
 80088a4:	1c78      	adds	r0, r7, #1
 80088a6:	d1d6      	bne.n	8008856 <_vfiprintf_r+0x19a>
 80088a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088aa:	07d9      	lsls	r1, r3, #31
 80088ac:	d405      	bmi.n	80088ba <_vfiprintf_r+0x1fe>
 80088ae:	89ab      	ldrh	r3, [r5, #12]
 80088b0:	059a      	lsls	r2, r3, #22
 80088b2:	d402      	bmi.n	80088ba <_vfiprintf_r+0x1fe>
 80088b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088b6:	f7ff fd25 	bl	8008304 <__retarget_lock_release_recursive>
 80088ba:	89ab      	ldrh	r3, [r5, #12]
 80088bc:	065b      	lsls	r3, r3, #25
 80088be:	f53f af1f 	bmi.w	8008700 <_vfiprintf_r+0x44>
 80088c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088c4:	e71e      	b.n	8008704 <_vfiprintf_r+0x48>
 80088c6:	ab03      	add	r3, sp, #12
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	462a      	mov	r2, r5
 80088cc:	4b05      	ldr	r3, [pc, #20]	@ (80088e4 <_vfiprintf_r+0x228>)
 80088ce:	a904      	add	r1, sp, #16
 80088d0:	4630      	mov	r0, r6
 80088d2:	f000 f879 	bl	80089c8 <_printf_i>
 80088d6:	e7e4      	b.n	80088a2 <_vfiprintf_r+0x1e6>
 80088d8:	08009478 	.word	0x08009478
 80088dc:	08009482 	.word	0x08009482
 80088e0:	00000000 	.word	0x00000000
 80088e4:	08008697 	.word	0x08008697
 80088e8:	0800947e 	.word	0x0800947e

080088ec <_printf_common>:
 80088ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088f0:	4616      	mov	r6, r2
 80088f2:	4698      	mov	r8, r3
 80088f4:	688a      	ldr	r2, [r1, #8]
 80088f6:	690b      	ldr	r3, [r1, #16]
 80088f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80088fc:	4293      	cmp	r3, r2
 80088fe:	bfb8      	it	lt
 8008900:	4613      	movlt	r3, r2
 8008902:	6033      	str	r3, [r6, #0]
 8008904:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008908:	4607      	mov	r7, r0
 800890a:	460c      	mov	r4, r1
 800890c:	b10a      	cbz	r2, 8008912 <_printf_common+0x26>
 800890e:	3301      	adds	r3, #1
 8008910:	6033      	str	r3, [r6, #0]
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	0699      	lsls	r1, r3, #26
 8008916:	bf42      	ittt	mi
 8008918:	6833      	ldrmi	r3, [r6, #0]
 800891a:	3302      	addmi	r3, #2
 800891c:	6033      	strmi	r3, [r6, #0]
 800891e:	6825      	ldr	r5, [r4, #0]
 8008920:	f015 0506 	ands.w	r5, r5, #6
 8008924:	d106      	bne.n	8008934 <_printf_common+0x48>
 8008926:	f104 0a19 	add.w	sl, r4, #25
 800892a:	68e3      	ldr	r3, [r4, #12]
 800892c:	6832      	ldr	r2, [r6, #0]
 800892e:	1a9b      	subs	r3, r3, r2
 8008930:	42ab      	cmp	r3, r5
 8008932:	dc26      	bgt.n	8008982 <_printf_common+0x96>
 8008934:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008938:	6822      	ldr	r2, [r4, #0]
 800893a:	3b00      	subs	r3, #0
 800893c:	bf18      	it	ne
 800893e:	2301      	movne	r3, #1
 8008940:	0692      	lsls	r2, r2, #26
 8008942:	d42b      	bmi.n	800899c <_printf_common+0xb0>
 8008944:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008948:	4641      	mov	r1, r8
 800894a:	4638      	mov	r0, r7
 800894c:	47c8      	blx	r9
 800894e:	3001      	adds	r0, #1
 8008950:	d01e      	beq.n	8008990 <_printf_common+0xa4>
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	6922      	ldr	r2, [r4, #16]
 8008956:	f003 0306 	and.w	r3, r3, #6
 800895a:	2b04      	cmp	r3, #4
 800895c:	bf02      	ittt	eq
 800895e:	68e5      	ldreq	r5, [r4, #12]
 8008960:	6833      	ldreq	r3, [r6, #0]
 8008962:	1aed      	subeq	r5, r5, r3
 8008964:	68a3      	ldr	r3, [r4, #8]
 8008966:	bf0c      	ite	eq
 8008968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800896c:	2500      	movne	r5, #0
 800896e:	4293      	cmp	r3, r2
 8008970:	bfc4      	itt	gt
 8008972:	1a9b      	subgt	r3, r3, r2
 8008974:	18ed      	addgt	r5, r5, r3
 8008976:	2600      	movs	r6, #0
 8008978:	341a      	adds	r4, #26
 800897a:	42b5      	cmp	r5, r6
 800897c:	d11a      	bne.n	80089b4 <_printf_common+0xc8>
 800897e:	2000      	movs	r0, #0
 8008980:	e008      	b.n	8008994 <_printf_common+0xa8>
 8008982:	2301      	movs	r3, #1
 8008984:	4652      	mov	r2, sl
 8008986:	4641      	mov	r1, r8
 8008988:	4638      	mov	r0, r7
 800898a:	47c8      	blx	r9
 800898c:	3001      	adds	r0, #1
 800898e:	d103      	bne.n	8008998 <_printf_common+0xac>
 8008990:	f04f 30ff 	mov.w	r0, #4294967295
 8008994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008998:	3501      	adds	r5, #1
 800899a:	e7c6      	b.n	800892a <_printf_common+0x3e>
 800899c:	18e1      	adds	r1, r4, r3
 800899e:	1c5a      	adds	r2, r3, #1
 80089a0:	2030      	movs	r0, #48	@ 0x30
 80089a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089a6:	4422      	add	r2, r4
 80089a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80089b0:	3302      	adds	r3, #2
 80089b2:	e7c7      	b.n	8008944 <_printf_common+0x58>
 80089b4:	2301      	movs	r3, #1
 80089b6:	4622      	mov	r2, r4
 80089b8:	4641      	mov	r1, r8
 80089ba:	4638      	mov	r0, r7
 80089bc:	47c8      	blx	r9
 80089be:	3001      	adds	r0, #1
 80089c0:	d0e6      	beq.n	8008990 <_printf_common+0xa4>
 80089c2:	3601      	adds	r6, #1
 80089c4:	e7d9      	b.n	800897a <_printf_common+0x8e>
	...

080089c8 <_printf_i>:
 80089c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089cc:	7e0f      	ldrb	r7, [r1, #24]
 80089ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80089d0:	2f78      	cmp	r7, #120	@ 0x78
 80089d2:	4691      	mov	r9, r2
 80089d4:	4680      	mov	r8, r0
 80089d6:	460c      	mov	r4, r1
 80089d8:	469a      	mov	sl, r3
 80089da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80089de:	d807      	bhi.n	80089f0 <_printf_i+0x28>
 80089e0:	2f62      	cmp	r7, #98	@ 0x62
 80089e2:	d80a      	bhi.n	80089fa <_printf_i+0x32>
 80089e4:	2f00      	cmp	r7, #0
 80089e6:	f000 80d1 	beq.w	8008b8c <_printf_i+0x1c4>
 80089ea:	2f58      	cmp	r7, #88	@ 0x58
 80089ec:	f000 80b8 	beq.w	8008b60 <_printf_i+0x198>
 80089f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80089f8:	e03a      	b.n	8008a70 <_printf_i+0xa8>
 80089fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80089fe:	2b15      	cmp	r3, #21
 8008a00:	d8f6      	bhi.n	80089f0 <_printf_i+0x28>
 8008a02:	a101      	add	r1, pc, #4	@ (adr r1, 8008a08 <_printf_i+0x40>)
 8008a04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a08:	08008a61 	.word	0x08008a61
 8008a0c:	08008a75 	.word	0x08008a75
 8008a10:	080089f1 	.word	0x080089f1
 8008a14:	080089f1 	.word	0x080089f1
 8008a18:	080089f1 	.word	0x080089f1
 8008a1c:	080089f1 	.word	0x080089f1
 8008a20:	08008a75 	.word	0x08008a75
 8008a24:	080089f1 	.word	0x080089f1
 8008a28:	080089f1 	.word	0x080089f1
 8008a2c:	080089f1 	.word	0x080089f1
 8008a30:	080089f1 	.word	0x080089f1
 8008a34:	08008b73 	.word	0x08008b73
 8008a38:	08008a9f 	.word	0x08008a9f
 8008a3c:	08008b2d 	.word	0x08008b2d
 8008a40:	080089f1 	.word	0x080089f1
 8008a44:	080089f1 	.word	0x080089f1
 8008a48:	08008b95 	.word	0x08008b95
 8008a4c:	080089f1 	.word	0x080089f1
 8008a50:	08008a9f 	.word	0x08008a9f
 8008a54:	080089f1 	.word	0x080089f1
 8008a58:	080089f1 	.word	0x080089f1
 8008a5c:	08008b35 	.word	0x08008b35
 8008a60:	6833      	ldr	r3, [r6, #0]
 8008a62:	1d1a      	adds	r2, r3, #4
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	6032      	str	r2, [r6, #0]
 8008a68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a70:	2301      	movs	r3, #1
 8008a72:	e09c      	b.n	8008bae <_printf_i+0x1e6>
 8008a74:	6833      	ldr	r3, [r6, #0]
 8008a76:	6820      	ldr	r0, [r4, #0]
 8008a78:	1d19      	adds	r1, r3, #4
 8008a7a:	6031      	str	r1, [r6, #0]
 8008a7c:	0606      	lsls	r6, r0, #24
 8008a7e:	d501      	bpl.n	8008a84 <_printf_i+0xbc>
 8008a80:	681d      	ldr	r5, [r3, #0]
 8008a82:	e003      	b.n	8008a8c <_printf_i+0xc4>
 8008a84:	0645      	lsls	r5, r0, #25
 8008a86:	d5fb      	bpl.n	8008a80 <_printf_i+0xb8>
 8008a88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a8c:	2d00      	cmp	r5, #0
 8008a8e:	da03      	bge.n	8008a98 <_printf_i+0xd0>
 8008a90:	232d      	movs	r3, #45	@ 0x2d
 8008a92:	426d      	negs	r5, r5
 8008a94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a98:	4858      	ldr	r0, [pc, #352]	@ (8008bfc <_printf_i+0x234>)
 8008a9a:	230a      	movs	r3, #10
 8008a9c:	e011      	b.n	8008ac2 <_printf_i+0xfa>
 8008a9e:	6821      	ldr	r1, [r4, #0]
 8008aa0:	6833      	ldr	r3, [r6, #0]
 8008aa2:	0608      	lsls	r0, r1, #24
 8008aa4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008aa8:	d402      	bmi.n	8008ab0 <_printf_i+0xe8>
 8008aaa:	0649      	lsls	r1, r1, #25
 8008aac:	bf48      	it	mi
 8008aae:	b2ad      	uxthmi	r5, r5
 8008ab0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ab2:	4852      	ldr	r0, [pc, #328]	@ (8008bfc <_printf_i+0x234>)
 8008ab4:	6033      	str	r3, [r6, #0]
 8008ab6:	bf14      	ite	ne
 8008ab8:	230a      	movne	r3, #10
 8008aba:	2308      	moveq	r3, #8
 8008abc:	2100      	movs	r1, #0
 8008abe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ac2:	6866      	ldr	r6, [r4, #4]
 8008ac4:	60a6      	str	r6, [r4, #8]
 8008ac6:	2e00      	cmp	r6, #0
 8008ac8:	db05      	blt.n	8008ad6 <_printf_i+0x10e>
 8008aca:	6821      	ldr	r1, [r4, #0]
 8008acc:	432e      	orrs	r6, r5
 8008ace:	f021 0104 	bic.w	r1, r1, #4
 8008ad2:	6021      	str	r1, [r4, #0]
 8008ad4:	d04b      	beq.n	8008b6e <_printf_i+0x1a6>
 8008ad6:	4616      	mov	r6, r2
 8008ad8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008adc:	fb03 5711 	mls	r7, r3, r1, r5
 8008ae0:	5dc7      	ldrb	r7, [r0, r7]
 8008ae2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ae6:	462f      	mov	r7, r5
 8008ae8:	42bb      	cmp	r3, r7
 8008aea:	460d      	mov	r5, r1
 8008aec:	d9f4      	bls.n	8008ad8 <_printf_i+0x110>
 8008aee:	2b08      	cmp	r3, #8
 8008af0:	d10b      	bne.n	8008b0a <_printf_i+0x142>
 8008af2:	6823      	ldr	r3, [r4, #0]
 8008af4:	07df      	lsls	r7, r3, #31
 8008af6:	d508      	bpl.n	8008b0a <_printf_i+0x142>
 8008af8:	6923      	ldr	r3, [r4, #16]
 8008afa:	6861      	ldr	r1, [r4, #4]
 8008afc:	4299      	cmp	r1, r3
 8008afe:	bfde      	ittt	le
 8008b00:	2330      	movle	r3, #48	@ 0x30
 8008b02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b0a:	1b92      	subs	r2, r2, r6
 8008b0c:	6122      	str	r2, [r4, #16]
 8008b0e:	f8cd a000 	str.w	sl, [sp]
 8008b12:	464b      	mov	r3, r9
 8008b14:	aa03      	add	r2, sp, #12
 8008b16:	4621      	mov	r1, r4
 8008b18:	4640      	mov	r0, r8
 8008b1a:	f7ff fee7 	bl	80088ec <_printf_common>
 8008b1e:	3001      	adds	r0, #1
 8008b20:	d14a      	bne.n	8008bb8 <_printf_i+0x1f0>
 8008b22:	f04f 30ff 	mov.w	r0, #4294967295
 8008b26:	b004      	add	sp, #16
 8008b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b2c:	6823      	ldr	r3, [r4, #0]
 8008b2e:	f043 0320 	orr.w	r3, r3, #32
 8008b32:	6023      	str	r3, [r4, #0]
 8008b34:	4832      	ldr	r0, [pc, #200]	@ (8008c00 <_printf_i+0x238>)
 8008b36:	2778      	movs	r7, #120	@ 0x78
 8008b38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b3c:	6823      	ldr	r3, [r4, #0]
 8008b3e:	6831      	ldr	r1, [r6, #0]
 8008b40:	061f      	lsls	r7, r3, #24
 8008b42:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b46:	d402      	bmi.n	8008b4e <_printf_i+0x186>
 8008b48:	065f      	lsls	r7, r3, #25
 8008b4a:	bf48      	it	mi
 8008b4c:	b2ad      	uxthmi	r5, r5
 8008b4e:	6031      	str	r1, [r6, #0]
 8008b50:	07d9      	lsls	r1, r3, #31
 8008b52:	bf44      	itt	mi
 8008b54:	f043 0320 	orrmi.w	r3, r3, #32
 8008b58:	6023      	strmi	r3, [r4, #0]
 8008b5a:	b11d      	cbz	r5, 8008b64 <_printf_i+0x19c>
 8008b5c:	2310      	movs	r3, #16
 8008b5e:	e7ad      	b.n	8008abc <_printf_i+0xf4>
 8008b60:	4826      	ldr	r0, [pc, #152]	@ (8008bfc <_printf_i+0x234>)
 8008b62:	e7e9      	b.n	8008b38 <_printf_i+0x170>
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	f023 0320 	bic.w	r3, r3, #32
 8008b6a:	6023      	str	r3, [r4, #0]
 8008b6c:	e7f6      	b.n	8008b5c <_printf_i+0x194>
 8008b6e:	4616      	mov	r6, r2
 8008b70:	e7bd      	b.n	8008aee <_printf_i+0x126>
 8008b72:	6833      	ldr	r3, [r6, #0]
 8008b74:	6825      	ldr	r5, [r4, #0]
 8008b76:	6961      	ldr	r1, [r4, #20]
 8008b78:	1d18      	adds	r0, r3, #4
 8008b7a:	6030      	str	r0, [r6, #0]
 8008b7c:	062e      	lsls	r6, r5, #24
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	d501      	bpl.n	8008b86 <_printf_i+0x1be>
 8008b82:	6019      	str	r1, [r3, #0]
 8008b84:	e002      	b.n	8008b8c <_printf_i+0x1c4>
 8008b86:	0668      	lsls	r0, r5, #25
 8008b88:	d5fb      	bpl.n	8008b82 <_printf_i+0x1ba>
 8008b8a:	8019      	strh	r1, [r3, #0]
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	6123      	str	r3, [r4, #16]
 8008b90:	4616      	mov	r6, r2
 8008b92:	e7bc      	b.n	8008b0e <_printf_i+0x146>
 8008b94:	6833      	ldr	r3, [r6, #0]
 8008b96:	1d1a      	adds	r2, r3, #4
 8008b98:	6032      	str	r2, [r6, #0]
 8008b9a:	681e      	ldr	r6, [r3, #0]
 8008b9c:	6862      	ldr	r2, [r4, #4]
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f7f7 fb15 	bl	80001d0 <memchr>
 8008ba6:	b108      	cbz	r0, 8008bac <_printf_i+0x1e4>
 8008ba8:	1b80      	subs	r0, r0, r6
 8008baa:	6060      	str	r0, [r4, #4]
 8008bac:	6863      	ldr	r3, [r4, #4]
 8008bae:	6123      	str	r3, [r4, #16]
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bb6:	e7aa      	b.n	8008b0e <_printf_i+0x146>
 8008bb8:	6923      	ldr	r3, [r4, #16]
 8008bba:	4632      	mov	r2, r6
 8008bbc:	4649      	mov	r1, r9
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	47d0      	blx	sl
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	d0ad      	beq.n	8008b22 <_printf_i+0x15a>
 8008bc6:	6823      	ldr	r3, [r4, #0]
 8008bc8:	079b      	lsls	r3, r3, #30
 8008bca:	d413      	bmi.n	8008bf4 <_printf_i+0x22c>
 8008bcc:	68e0      	ldr	r0, [r4, #12]
 8008bce:	9b03      	ldr	r3, [sp, #12]
 8008bd0:	4298      	cmp	r0, r3
 8008bd2:	bfb8      	it	lt
 8008bd4:	4618      	movlt	r0, r3
 8008bd6:	e7a6      	b.n	8008b26 <_printf_i+0x15e>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	4632      	mov	r2, r6
 8008bdc:	4649      	mov	r1, r9
 8008bde:	4640      	mov	r0, r8
 8008be0:	47d0      	blx	sl
 8008be2:	3001      	adds	r0, #1
 8008be4:	d09d      	beq.n	8008b22 <_printf_i+0x15a>
 8008be6:	3501      	adds	r5, #1
 8008be8:	68e3      	ldr	r3, [r4, #12]
 8008bea:	9903      	ldr	r1, [sp, #12]
 8008bec:	1a5b      	subs	r3, r3, r1
 8008bee:	42ab      	cmp	r3, r5
 8008bf0:	dcf2      	bgt.n	8008bd8 <_printf_i+0x210>
 8008bf2:	e7eb      	b.n	8008bcc <_printf_i+0x204>
 8008bf4:	2500      	movs	r5, #0
 8008bf6:	f104 0619 	add.w	r6, r4, #25
 8008bfa:	e7f5      	b.n	8008be8 <_printf_i+0x220>
 8008bfc:	08009489 	.word	0x08009489
 8008c00:	0800949a 	.word	0x0800949a

08008c04 <__sflush_r>:
 8008c04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c0c:	0716      	lsls	r6, r2, #28
 8008c0e:	4605      	mov	r5, r0
 8008c10:	460c      	mov	r4, r1
 8008c12:	d454      	bmi.n	8008cbe <__sflush_r+0xba>
 8008c14:	684b      	ldr	r3, [r1, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	dc02      	bgt.n	8008c20 <__sflush_r+0x1c>
 8008c1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	dd48      	ble.n	8008cb2 <__sflush_r+0xae>
 8008c20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c22:	2e00      	cmp	r6, #0
 8008c24:	d045      	beq.n	8008cb2 <__sflush_r+0xae>
 8008c26:	2300      	movs	r3, #0
 8008c28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c2c:	682f      	ldr	r7, [r5, #0]
 8008c2e:	6a21      	ldr	r1, [r4, #32]
 8008c30:	602b      	str	r3, [r5, #0]
 8008c32:	d030      	beq.n	8008c96 <__sflush_r+0x92>
 8008c34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c36:	89a3      	ldrh	r3, [r4, #12]
 8008c38:	0759      	lsls	r1, r3, #29
 8008c3a:	d505      	bpl.n	8008c48 <__sflush_r+0x44>
 8008c3c:	6863      	ldr	r3, [r4, #4]
 8008c3e:	1ad2      	subs	r2, r2, r3
 8008c40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c42:	b10b      	cbz	r3, 8008c48 <__sflush_r+0x44>
 8008c44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c46:	1ad2      	subs	r2, r2, r3
 8008c48:	2300      	movs	r3, #0
 8008c4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c4c:	6a21      	ldr	r1, [r4, #32]
 8008c4e:	4628      	mov	r0, r5
 8008c50:	47b0      	blx	r6
 8008c52:	1c43      	adds	r3, r0, #1
 8008c54:	89a3      	ldrh	r3, [r4, #12]
 8008c56:	d106      	bne.n	8008c66 <__sflush_r+0x62>
 8008c58:	6829      	ldr	r1, [r5, #0]
 8008c5a:	291d      	cmp	r1, #29
 8008c5c:	d82b      	bhi.n	8008cb6 <__sflush_r+0xb2>
 8008c5e:	4a2a      	ldr	r2, [pc, #168]	@ (8008d08 <__sflush_r+0x104>)
 8008c60:	40ca      	lsrs	r2, r1
 8008c62:	07d6      	lsls	r6, r2, #31
 8008c64:	d527      	bpl.n	8008cb6 <__sflush_r+0xb2>
 8008c66:	2200      	movs	r2, #0
 8008c68:	6062      	str	r2, [r4, #4]
 8008c6a:	04d9      	lsls	r1, r3, #19
 8008c6c:	6922      	ldr	r2, [r4, #16]
 8008c6e:	6022      	str	r2, [r4, #0]
 8008c70:	d504      	bpl.n	8008c7c <__sflush_r+0x78>
 8008c72:	1c42      	adds	r2, r0, #1
 8008c74:	d101      	bne.n	8008c7a <__sflush_r+0x76>
 8008c76:	682b      	ldr	r3, [r5, #0]
 8008c78:	b903      	cbnz	r3, 8008c7c <__sflush_r+0x78>
 8008c7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c7e:	602f      	str	r7, [r5, #0]
 8008c80:	b1b9      	cbz	r1, 8008cb2 <__sflush_r+0xae>
 8008c82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c86:	4299      	cmp	r1, r3
 8008c88:	d002      	beq.n	8008c90 <__sflush_r+0x8c>
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	f7ff fb4a 	bl	8008324 <_free_r>
 8008c90:	2300      	movs	r3, #0
 8008c92:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c94:	e00d      	b.n	8008cb2 <__sflush_r+0xae>
 8008c96:	2301      	movs	r3, #1
 8008c98:	4628      	mov	r0, r5
 8008c9a:	47b0      	blx	r6
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	1c50      	adds	r0, r2, #1
 8008ca0:	d1c9      	bne.n	8008c36 <__sflush_r+0x32>
 8008ca2:	682b      	ldr	r3, [r5, #0]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d0c6      	beq.n	8008c36 <__sflush_r+0x32>
 8008ca8:	2b1d      	cmp	r3, #29
 8008caa:	d001      	beq.n	8008cb0 <__sflush_r+0xac>
 8008cac:	2b16      	cmp	r3, #22
 8008cae:	d11e      	bne.n	8008cee <__sflush_r+0xea>
 8008cb0:	602f      	str	r7, [r5, #0]
 8008cb2:	2000      	movs	r0, #0
 8008cb4:	e022      	b.n	8008cfc <__sflush_r+0xf8>
 8008cb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cba:	b21b      	sxth	r3, r3
 8008cbc:	e01b      	b.n	8008cf6 <__sflush_r+0xf2>
 8008cbe:	690f      	ldr	r7, [r1, #16]
 8008cc0:	2f00      	cmp	r7, #0
 8008cc2:	d0f6      	beq.n	8008cb2 <__sflush_r+0xae>
 8008cc4:	0793      	lsls	r3, r2, #30
 8008cc6:	680e      	ldr	r6, [r1, #0]
 8008cc8:	bf08      	it	eq
 8008cca:	694b      	ldreq	r3, [r1, #20]
 8008ccc:	600f      	str	r7, [r1, #0]
 8008cce:	bf18      	it	ne
 8008cd0:	2300      	movne	r3, #0
 8008cd2:	eba6 0807 	sub.w	r8, r6, r7
 8008cd6:	608b      	str	r3, [r1, #8]
 8008cd8:	f1b8 0f00 	cmp.w	r8, #0
 8008cdc:	dde9      	ble.n	8008cb2 <__sflush_r+0xae>
 8008cde:	6a21      	ldr	r1, [r4, #32]
 8008ce0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008ce2:	4643      	mov	r3, r8
 8008ce4:	463a      	mov	r2, r7
 8008ce6:	4628      	mov	r0, r5
 8008ce8:	47b0      	blx	r6
 8008cea:	2800      	cmp	r0, #0
 8008cec:	dc08      	bgt.n	8008d00 <__sflush_r+0xfc>
 8008cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cf6:	81a3      	strh	r3, [r4, #12]
 8008cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d00:	4407      	add	r7, r0
 8008d02:	eba8 0800 	sub.w	r8, r8, r0
 8008d06:	e7e7      	b.n	8008cd8 <__sflush_r+0xd4>
 8008d08:	20400001 	.word	0x20400001

08008d0c <_fflush_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	690b      	ldr	r3, [r1, #16]
 8008d10:	4605      	mov	r5, r0
 8008d12:	460c      	mov	r4, r1
 8008d14:	b913      	cbnz	r3, 8008d1c <_fflush_r+0x10>
 8008d16:	2500      	movs	r5, #0
 8008d18:	4628      	mov	r0, r5
 8008d1a:	bd38      	pop	{r3, r4, r5, pc}
 8008d1c:	b118      	cbz	r0, 8008d26 <_fflush_r+0x1a>
 8008d1e:	6a03      	ldr	r3, [r0, #32]
 8008d20:	b90b      	cbnz	r3, 8008d26 <_fflush_r+0x1a>
 8008d22:	f7ff f8e9 	bl	8007ef8 <__sinit>
 8008d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d0f3      	beq.n	8008d16 <_fflush_r+0xa>
 8008d2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d30:	07d0      	lsls	r0, r2, #31
 8008d32:	d404      	bmi.n	8008d3e <_fflush_r+0x32>
 8008d34:	0599      	lsls	r1, r3, #22
 8008d36:	d402      	bmi.n	8008d3e <_fflush_r+0x32>
 8008d38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d3a:	f7ff fae2 	bl	8008302 <__retarget_lock_acquire_recursive>
 8008d3e:	4628      	mov	r0, r5
 8008d40:	4621      	mov	r1, r4
 8008d42:	f7ff ff5f 	bl	8008c04 <__sflush_r>
 8008d46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d48:	07da      	lsls	r2, r3, #31
 8008d4a:	4605      	mov	r5, r0
 8008d4c:	d4e4      	bmi.n	8008d18 <_fflush_r+0xc>
 8008d4e:	89a3      	ldrh	r3, [r4, #12]
 8008d50:	059b      	lsls	r3, r3, #22
 8008d52:	d4e1      	bmi.n	8008d18 <_fflush_r+0xc>
 8008d54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d56:	f7ff fad5 	bl	8008304 <__retarget_lock_release_recursive>
 8008d5a:	e7dd      	b.n	8008d18 <_fflush_r+0xc>

08008d5c <__swhatbuf_r>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	460c      	mov	r4, r1
 8008d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d64:	2900      	cmp	r1, #0
 8008d66:	b096      	sub	sp, #88	@ 0x58
 8008d68:	4615      	mov	r5, r2
 8008d6a:	461e      	mov	r6, r3
 8008d6c:	da0d      	bge.n	8008d8a <__swhatbuf_r+0x2e>
 8008d6e:	89a3      	ldrh	r3, [r4, #12]
 8008d70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d74:	f04f 0100 	mov.w	r1, #0
 8008d78:	bf14      	ite	ne
 8008d7a:	2340      	movne	r3, #64	@ 0x40
 8008d7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d80:	2000      	movs	r0, #0
 8008d82:	6031      	str	r1, [r6, #0]
 8008d84:	602b      	str	r3, [r5, #0]
 8008d86:	b016      	add	sp, #88	@ 0x58
 8008d88:	bd70      	pop	{r4, r5, r6, pc}
 8008d8a:	466a      	mov	r2, sp
 8008d8c:	f000 f8f6 	bl	8008f7c <_fstat_r>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	dbec      	blt.n	8008d6e <__swhatbuf_r+0x12>
 8008d94:	9901      	ldr	r1, [sp, #4]
 8008d96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d9e:	4259      	negs	r1, r3
 8008da0:	4159      	adcs	r1, r3
 8008da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008da6:	e7eb      	b.n	8008d80 <__swhatbuf_r+0x24>

08008da8 <__smakebuf_r>:
 8008da8:	898b      	ldrh	r3, [r1, #12]
 8008daa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dac:	079d      	lsls	r5, r3, #30
 8008dae:	4606      	mov	r6, r0
 8008db0:	460c      	mov	r4, r1
 8008db2:	d507      	bpl.n	8008dc4 <__smakebuf_r+0x1c>
 8008db4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008db8:	6023      	str	r3, [r4, #0]
 8008dba:	6123      	str	r3, [r4, #16]
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	6163      	str	r3, [r4, #20]
 8008dc0:	b003      	add	sp, #12
 8008dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dc4:	ab01      	add	r3, sp, #4
 8008dc6:	466a      	mov	r2, sp
 8008dc8:	f7ff ffc8 	bl	8008d5c <__swhatbuf_r>
 8008dcc:	9f00      	ldr	r7, [sp, #0]
 8008dce:	4605      	mov	r5, r0
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	f7fe ff78 	bl	8007cc8 <_malloc_r>
 8008dd8:	b948      	cbnz	r0, 8008dee <__smakebuf_r+0x46>
 8008dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dde:	059a      	lsls	r2, r3, #22
 8008de0:	d4ee      	bmi.n	8008dc0 <__smakebuf_r+0x18>
 8008de2:	f023 0303 	bic.w	r3, r3, #3
 8008de6:	f043 0302 	orr.w	r3, r3, #2
 8008dea:	81a3      	strh	r3, [r4, #12]
 8008dec:	e7e2      	b.n	8008db4 <__smakebuf_r+0xc>
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	6020      	str	r0, [r4, #0]
 8008df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008df6:	81a3      	strh	r3, [r4, #12]
 8008df8:	9b01      	ldr	r3, [sp, #4]
 8008dfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008dfe:	b15b      	cbz	r3, 8008e18 <__smakebuf_r+0x70>
 8008e00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e04:	4630      	mov	r0, r6
 8008e06:	f000 f8cb 	bl	8008fa0 <_isatty_r>
 8008e0a:	b128      	cbz	r0, 8008e18 <__smakebuf_r+0x70>
 8008e0c:	89a3      	ldrh	r3, [r4, #12]
 8008e0e:	f023 0303 	bic.w	r3, r3, #3
 8008e12:	f043 0301 	orr.w	r3, r3, #1
 8008e16:	81a3      	strh	r3, [r4, #12]
 8008e18:	89a3      	ldrh	r3, [r4, #12]
 8008e1a:	431d      	orrs	r5, r3
 8008e1c:	81a5      	strh	r5, [r4, #12]
 8008e1e:	e7cf      	b.n	8008dc0 <__smakebuf_r+0x18>

08008e20 <__swbuf_r>:
 8008e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e22:	460e      	mov	r6, r1
 8008e24:	4614      	mov	r4, r2
 8008e26:	4605      	mov	r5, r0
 8008e28:	b118      	cbz	r0, 8008e32 <__swbuf_r+0x12>
 8008e2a:	6a03      	ldr	r3, [r0, #32]
 8008e2c:	b90b      	cbnz	r3, 8008e32 <__swbuf_r+0x12>
 8008e2e:	f7ff f863 	bl	8007ef8 <__sinit>
 8008e32:	69a3      	ldr	r3, [r4, #24]
 8008e34:	60a3      	str	r3, [r4, #8]
 8008e36:	89a3      	ldrh	r3, [r4, #12]
 8008e38:	071a      	lsls	r2, r3, #28
 8008e3a:	d501      	bpl.n	8008e40 <__swbuf_r+0x20>
 8008e3c:	6923      	ldr	r3, [r4, #16]
 8008e3e:	b943      	cbnz	r3, 8008e52 <__swbuf_r+0x32>
 8008e40:	4621      	mov	r1, r4
 8008e42:	4628      	mov	r0, r5
 8008e44:	f000 f82a 	bl	8008e9c <__swsetup_r>
 8008e48:	b118      	cbz	r0, 8008e52 <__swbuf_r+0x32>
 8008e4a:	f04f 37ff 	mov.w	r7, #4294967295
 8008e4e:	4638      	mov	r0, r7
 8008e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	6922      	ldr	r2, [r4, #16]
 8008e56:	1a98      	subs	r0, r3, r2
 8008e58:	6963      	ldr	r3, [r4, #20]
 8008e5a:	b2f6      	uxtb	r6, r6
 8008e5c:	4283      	cmp	r3, r0
 8008e5e:	4637      	mov	r7, r6
 8008e60:	dc05      	bgt.n	8008e6e <__swbuf_r+0x4e>
 8008e62:	4621      	mov	r1, r4
 8008e64:	4628      	mov	r0, r5
 8008e66:	f7ff ff51 	bl	8008d0c <_fflush_r>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d1ed      	bne.n	8008e4a <__swbuf_r+0x2a>
 8008e6e:	68a3      	ldr	r3, [r4, #8]
 8008e70:	3b01      	subs	r3, #1
 8008e72:	60a3      	str	r3, [r4, #8]
 8008e74:	6823      	ldr	r3, [r4, #0]
 8008e76:	1c5a      	adds	r2, r3, #1
 8008e78:	6022      	str	r2, [r4, #0]
 8008e7a:	701e      	strb	r6, [r3, #0]
 8008e7c:	6962      	ldr	r2, [r4, #20]
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d004      	beq.n	8008e8e <__swbuf_r+0x6e>
 8008e84:	89a3      	ldrh	r3, [r4, #12]
 8008e86:	07db      	lsls	r3, r3, #31
 8008e88:	d5e1      	bpl.n	8008e4e <__swbuf_r+0x2e>
 8008e8a:	2e0a      	cmp	r6, #10
 8008e8c:	d1df      	bne.n	8008e4e <__swbuf_r+0x2e>
 8008e8e:	4621      	mov	r1, r4
 8008e90:	4628      	mov	r0, r5
 8008e92:	f7ff ff3b 	bl	8008d0c <_fflush_r>
 8008e96:	2800      	cmp	r0, #0
 8008e98:	d0d9      	beq.n	8008e4e <__swbuf_r+0x2e>
 8008e9a:	e7d6      	b.n	8008e4a <__swbuf_r+0x2a>

08008e9c <__swsetup_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	4b29      	ldr	r3, [pc, #164]	@ (8008f44 <__swsetup_r+0xa8>)
 8008ea0:	4605      	mov	r5, r0
 8008ea2:	6818      	ldr	r0, [r3, #0]
 8008ea4:	460c      	mov	r4, r1
 8008ea6:	b118      	cbz	r0, 8008eb0 <__swsetup_r+0x14>
 8008ea8:	6a03      	ldr	r3, [r0, #32]
 8008eaa:	b90b      	cbnz	r3, 8008eb0 <__swsetup_r+0x14>
 8008eac:	f7ff f824 	bl	8007ef8 <__sinit>
 8008eb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008eb4:	0719      	lsls	r1, r3, #28
 8008eb6:	d422      	bmi.n	8008efe <__swsetup_r+0x62>
 8008eb8:	06da      	lsls	r2, r3, #27
 8008eba:	d407      	bmi.n	8008ecc <__swsetup_r+0x30>
 8008ebc:	2209      	movs	r2, #9
 8008ebe:	602a      	str	r2, [r5, #0]
 8008ec0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ec4:	81a3      	strh	r3, [r4, #12]
 8008ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eca:	e033      	b.n	8008f34 <__swsetup_r+0x98>
 8008ecc:	0758      	lsls	r0, r3, #29
 8008ece:	d512      	bpl.n	8008ef6 <__swsetup_r+0x5a>
 8008ed0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ed2:	b141      	cbz	r1, 8008ee6 <__swsetup_r+0x4a>
 8008ed4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ed8:	4299      	cmp	r1, r3
 8008eda:	d002      	beq.n	8008ee2 <__swsetup_r+0x46>
 8008edc:	4628      	mov	r0, r5
 8008ede:	f7ff fa21 	bl	8008324 <_free_r>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ee6:	89a3      	ldrh	r3, [r4, #12]
 8008ee8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008eec:	81a3      	strh	r3, [r4, #12]
 8008eee:	2300      	movs	r3, #0
 8008ef0:	6063      	str	r3, [r4, #4]
 8008ef2:	6923      	ldr	r3, [r4, #16]
 8008ef4:	6023      	str	r3, [r4, #0]
 8008ef6:	89a3      	ldrh	r3, [r4, #12]
 8008ef8:	f043 0308 	orr.w	r3, r3, #8
 8008efc:	81a3      	strh	r3, [r4, #12]
 8008efe:	6923      	ldr	r3, [r4, #16]
 8008f00:	b94b      	cbnz	r3, 8008f16 <__swsetup_r+0x7a>
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f0c:	d003      	beq.n	8008f16 <__swsetup_r+0x7a>
 8008f0e:	4621      	mov	r1, r4
 8008f10:	4628      	mov	r0, r5
 8008f12:	f7ff ff49 	bl	8008da8 <__smakebuf_r>
 8008f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f1a:	f013 0201 	ands.w	r2, r3, #1
 8008f1e:	d00a      	beq.n	8008f36 <__swsetup_r+0x9a>
 8008f20:	2200      	movs	r2, #0
 8008f22:	60a2      	str	r2, [r4, #8]
 8008f24:	6962      	ldr	r2, [r4, #20]
 8008f26:	4252      	negs	r2, r2
 8008f28:	61a2      	str	r2, [r4, #24]
 8008f2a:	6922      	ldr	r2, [r4, #16]
 8008f2c:	b942      	cbnz	r2, 8008f40 <__swsetup_r+0xa4>
 8008f2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f32:	d1c5      	bne.n	8008ec0 <__swsetup_r+0x24>
 8008f34:	bd38      	pop	{r3, r4, r5, pc}
 8008f36:	0799      	lsls	r1, r3, #30
 8008f38:	bf58      	it	pl
 8008f3a:	6962      	ldrpl	r2, [r4, #20]
 8008f3c:	60a2      	str	r2, [r4, #8]
 8008f3e:	e7f4      	b.n	8008f2a <__swsetup_r+0x8e>
 8008f40:	2000      	movs	r0, #0
 8008f42:	e7f7      	b.n	8008f34 <__swsetup_r+0x98>
 8008f44:	20000018 	.word	0x20000018

08008f48 <memmove>:
 8008f48:	4288      	cmp	r0, r1
 8008f4a:	b510      	push	{r4, lr}
 8008f4c:	eb01 0402 	add.w	r4, r1, r2
 8008f50:	d902      	bls.n	8008f58 <memmove+0x10>
 8008f52:	4284      	cmp	r4, r0
 8008f54:	4623      	mov	r3, r4
 8008f56:	d807      	bhi.n	8008f68 <memmove+0x20>
 8008f58:	1e43      	subs	r3, r0, #1
 8008f5a:	42a1      	cmp	r1, r4
 8008f5c:	d008      	beq.n	8008f70 <memmove+0x28>
 8008f5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f66:	e7f8      	b.n	8008f5a <memmove+0x12>
 8008f68:	4402      	add	r2, r0
 8008f6a:	4601      	mov	r1, r0
 8008f6c:	428a      	cmp	r2, r1
 8008f6e:	d100      	bne.n	8008f72 <memmove+0x2a>
 8008f70:	bd10      	pop	{r4, pc}
 8008f72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f7a:	e7f7      	b.n	8008f6c <memmove+0x24>

08008f7c <_fstat_r>:
 8008f7c:	b538      	push	{r3, r4, r5, lr}
 8008f7e:	4d07      	ldr	r5, [pc, #28]	@ (8008f9c <_fstat_r+0x20>)
 8008f80:	2300      	movs	r3, #0
 8008f82:	4604      	mov	r4, r0
 8008f84:	4608      	mov	r0, r1
 8008f86:	4611      	mov	r1, r2
 8008f88:	602b      	str	r3, [r5, #0]
 8008f8a:	f7f8 fc16 	bl	80017ba <_fstat>
 8008f8e:	1c43      	adds	r3, r0, #1
 8008f90:	d102      	bne.n	8008f98 <_fstat_r+0x1c>
 8008f92:	682b      	ldr	r3, [r5, #0]
 8008f94:	b103      	cbz	r3, 8008f98 <_fstat_r+0x1c>
 8008f96:	6023      	str	r3, [r4, #0]
 8008f98:	bd38      	pop	{r3, r4, r5, pc}
 8008f9a:	bf00      	nop
 8008f9c:	20000660 	.word	0x20000660

08008fa0 <_isatty_r>:
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	4d06      	ldr	r5, [pc, #24]	@ (8008fbc <_isatty_r+0x1c>)
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	4608      	mov	r0, r1
 8008faa:	602b      	str	r3, [r5, #0]
 8008fac:	f7f8 fc15 	bl	80017da <_isatty>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d102      	bne.n	8008fba <_isatty_r+0x1a>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	b103      	cbz	r3, 8008fba <_isatty_r+0x1a>
 8008fb8:	6023      	str	r3, [r4, #0]
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	20000660 	.word	0x20000660

08008fc0 <_realloc_r>:
 8008fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc4:	4607      	mov	r7, r0
 8008fc6:	4614      	mov	r4, r2
 8008fc8:	460d      	mov	r5, r1
 8008fca:	b921      	cbnz	r1, 8008fd6 <_realloc_r+0x16>
 8008fcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	f7fe be79 	b.w	8007cc8 <_malloc_r>
 8008fd6:	b92a      	cbnz	r2, 8008fe4 <_realloc_r+0x24>
 8008fd8:	f7ff f9a4 	bl	8008324 <_free_r>
 8008fdc:	4625      	mov	r5, r4
 8008fde:	4628      	mov	r0, r5
 8008fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fe4:	f000 f81a 	bl	800901c <_malloc_usable_size_r>
 8008fe8:	4284      	cmp	r4, r0
 8008fea:	4606      	mov	r6, r0
 8008fec:	d802      	bhi.n	8008ff4 <_realloc_r+0x34>
 8008fee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ff2:	d8f4      	bhi.n	8008fde <_realloc_r+0x1e>
 8008ff4:	4621      	mov	r1, r4
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	f7fe fe66 	bl	8007cc8 <_malloc_r>
 8008ffc:	4680      	mov	r8, r0
 8008ffe:	b908      	cbnz	r0, 8009004 <_realloc_r+0x44>
 8009000:	4645      	mov	r5, r8
 8009002:	e7ec      	b.n	8008fde <_realloc_r+0x1e>
 8009004:	42b4      	cmp	r4, r6
 8009006:	4622      	mov	r2, r4
 8009008:	4629      	mov	r1, r5
 800900a:	bf28      	it	cs
 800900c:	4632      	movcs	r2, r6
 800900e:	f7ff f97a 	bl	8008306 <memcpy>
 8009012:	4629      	mov	r1, r5
 8009014:	4638      	mov	r0, r7
 8009016:	f7ff f985 	bl	8008324 <_free_r>
 800901a:	e7f1      	b.n	8009000 <_realloc_r+0x40>

0800901c <_malloc_usable_size_r>:
 800901c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009020:	1f18      	subs	r0, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	bfbc      	itt	lt
 8009026:	580b      	ldrlt	r3, [r1, r0]
 8009028:	18c0      	addlt	r0, r0, r3
 800902a:	4770      	bx	lr

0800902c <_init>:
 800902c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902e:	bf00      	nop
 8009030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009032:	bc08      	pop	{r3}
 8009034:	469e      	mov	lr, r3
 8009036:	4770      	bx	lr

08009038 <_fini>:
 8009038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800903a:	bf00      	nop
 800903c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800903e:	bc08      	pop	{r3}
 8009040:	469e      	mov	lr, r3
 8009042:	4770      	bx	lr
