stages:
 - vsim_mem_std_mode0
# - vcs_lim_mem

build_vsim_mem_std_mode0:
 stage: vsim_mem_std_mode0
 tags: [eda_tools]
 script:
  - git submodule update --remote RI5CY-sameIF/rtl/fpnew
  - cd RI5CY-sameIF/tb/core
  - source /eda/scripts/init_questa_core_prime
  - make RISCV_LIB=/opt/riscv-rv32ima-ilp32 MEM_MODE=MODE_0 MEM_TYPE=STD_MEM custom-vsim-run

#build_vcs_lim_mem:
# stage: vcs_lim_mem
# tags: [eda_tools]
# script:
#  - git submodule update --remote RI5CY-sameIF/rtl/fpnew
#  - cd RI5CY-sameIF/tb/core
#  - source /eda/scripts/init_synopsys_vcs
#  - make RISCV_LIB=/opt/riscv-rv32ima-ilp32 MEM_MODE=0 MEM_TYPE=RT_LIM_MEM vcs-run-bitwise-ext-asm
