{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620029772628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620029772641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 10:16:12 2021 " "Processing started: Mon May 03 10:16:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620029772641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029772641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ScreamRun -c ScreamRun " "Command: quartus_map --read_settings_files=on --write_settings_files=off ScreamRun -c ScreamRun" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029772641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620029773396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620029773396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/vga_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz " "Found entity 1: PLL108MHz" {  } { { "PLL108MHz.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz/pll108mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz/pll108mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz_0002 " "Found entity 1: PLL108MHz_0002" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screamrun_run.v 1 1 " "Found 1 design units, including 1 entities, in source file screamrun_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScreamRun_Run " "Found entity 1: ScreamRun_Run" {  } { { "ScreamRun_Run.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screamrun_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file screamrun_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScreamRun_Jump " "Found entity 1: ScreamRun_Jump" {  } { { "ScreamRun_Jump.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788270 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump_key main.v(22) " "Verilog HDL Implicit Net warning at main.v(22): created implicit net for \"jump_key\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "screamrun.v 1 1 " "Using design file screamrun.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ScreamRun " "Found entity 1: ScreamRun" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1620029788346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ScreamRun " "Elaborating entity \"ScreamRun\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620029788348 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 screamrun.v(27) " "Output port \"HEX0\" at screamrun.v(27) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 screamrun.v(28) " "Output port \"HEX1\" at screamrun.v(28) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 screamrun.v(29) " "Output port \"HEX2\" at screamrun.v(29) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 screamrun.v(30) " "Output port \"HEX3\" at screamrun.v(30) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 screamrun.v(31) " "Output port \"HEX4\" at screamrun.v(31) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 screamrun.v(32) " "Output port \"HEX5\" at screamrun.v(32) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT screamrun.v(12) " "Output port \"AUD_DACDAT\" at screamrun.v(12) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK screamrun.v(14) " "Output port \"AUD_XCK\" at screamrun.v(14) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK screamrun.v(23) " "Output port \"FPGA_I2C_SCLK\" at screamrun.v(23) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788349 "|ScreamRun"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main " "Elaborating entity \"main\" for hierarchy \"main:main\"" {  } { { "screamrun.v" "main" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788350 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] main.v(8) " "Output port \"LEDR\[9..1\]\" at main.v(8) has no driver" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620029788352 "|ScreamRun|main:main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz main:main\|PLL108MHz:u1 " "Elaborating entity \"PLL108MHz\" for hierarchy \"main:main\|PLL108MHz:u1\"" {  } { { "main.v" "u1" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz_0002 main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst " "Elaborating entity \"PLL108MHz_0002\" for hierarchy \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\"" {  } { { "PLL108MHz.v" "pll108mhz_inst" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "altera_pll_i" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788417 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1620029788419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 108.000000 MHz " "Parameter \"output_clock_frequency0\" = \"108.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788420 ""}  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620029788420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller main:main\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"main:main\|vga_controller:vga\"" {  } { { "main.v" "vga" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(33) " "Verilog HDL assignment warning at vga_controller.v(33): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/vga_controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788423 "|ScreamRun|main:main|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(43) " "Verilog HDL assignment warning at vga_controller.v(43): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/vga_controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788424 "|ScreamRun|main:main|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character main:main\|character:char " "Elaborating entity \"character\" for hierarchy \"main:main\|character:char\"" {  } { { "main.v" "char" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 character.v(34) " "Verilog HDL assignment warning at character.v(34): truncated value with size 32 to match size of target (4)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 character.v(39) " "Verilog HDL assignment warning at character.v(39): truncated value with size 32 to match size of target (31)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 character.v(48) " "Verilog HDL assignment warning at character.v(48): truncated value with size 32 to match size of target (13)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 character.v(49) " "Verilog HDL assignment warning at character.v(49): truncated value with size 32 to match size of target (13)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 character.v(51) " "Verilog HDL assignment warning at character.v(51): truncated value with size 32 to match size of target (31)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 character.v(57) " "Verilog HDL assignment warning at character.v(57): truncated value with size 32 to match size of target (11)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 character.v(58) " "Verilog HDL assignment warning at character.v(58): truncated value with size 32 to match size of target (12)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "animatie_Jump character.v(88) " "Verilog HDL Always Construct warning at character.v(88): inferring latch(es) for variable \"animatie_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "animatie_Jump\[0\] character.v(88) " "Inferred latch for \"animatie_Jump\[0\]\" at character.v(88)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "animatie_Jump\[1\] character.v(88) " "Inferred latch for \"animatie_Jump\[1\]\" at character.v(88)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "animatie_Jump\[2\] character.v(88) " "Inferred latch for \"animatie_Jump\[2\]\" at character.v(88)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788447 "|ScreamRun|main:main|character:char"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScreamRun_Run main:main\|character:char\|ScreamRun_Run:ScreamRun_Run " "Elaborating entity \"ScreamRun_Run\" for hierarchy \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\"" {  } { { "character.v" "ScreamRun_Run" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Run.v" "altsyncram_component" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Run.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ScreamRun_Run.mif " "Parameter \"init_file\" = \"ScreamRun_Run.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788513 ""}  } { { "ScreamRun_Run.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620029788513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djo1 " "Found entity 1: altsyncram_djo1" {  } { { "db/altsyncram_djo1.tdf" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/db/altsyncram_djo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djo1 main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\|altsyncram_djo1:auto_generated " "Elaborating entity \"altsyncram_djo1\" for hierarchy \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\|altsyncram_djo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScreamRun_Jump main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump " "Elaborating entity \"ScreamRun_Jump\" for hierarchy \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\"" {  } { { "character.v" "ScreamRun_Jump" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Jump.v" "altsyncram_component" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Jump.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ScreamRun_Jump.mif " "Parameter \"init_file\" = \"ScreamRun_Jump.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620029788605 ""}  } { { "ScreamRun_Jump.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620029788605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmo1 " "Found entity 1: altsyncram_pmo1" {  } { { "db/altsyncram_pmo1.tdf" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/db/altsyncram_pmo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620029788667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029788667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pmo1 main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated " "Elaborating entity \"altsyncram_pmo1\" for hierarchy \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029788667 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620029789514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620029789514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620029789514 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620029789514 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620029789514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|character:char\|animatie_Jump\[0\] " "Latch main:main\|character:char\|animatie_Jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|character:char\|count\[25\] " "Ports D and ENA on the latch are fed by the same signal main:main\|character:char\|count\[25\]" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620029789517 ""}  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620029789517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|character:char\|animatie_Jump\[1\] " "Latch main:main\|character:char\|animatie_Jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|character:char\|count\[25\] " "Ports D and ENA on the latch are fed by the same signal main:main\|character:char\|count\[25\]" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620029789517 ""}  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620029789517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|character:char\|animatie_Jump\[2\] " "Latch main:main\|character:char\|animatie_Jump\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|character:char\|count\[25\] " "Ports D and ENA on the latch are fed by the same signal main:main\|character:char\|count\[25\]" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620029789517 ""}  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620029789517 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620029790037 "|ScreamRun|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620029790037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620029790166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620029791107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620029791107 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620029791246 "|ScreamRun|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620029791246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620029791251 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620029791251 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620029791251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620029791251 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620029791251 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620029791251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620029791251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620029791295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 10:16:31 2021 " "Processing ended: Mon May 03 10:16:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620029791295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620029791295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620029791295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620029791295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620029792699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620029792707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 10:16:32 2021 " "Processing started: Mon May 03 10:16:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620029792707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620029792707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ScreamRun -c ScreamRun " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ScreamRun -c ScreamRun" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620029792707 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620029792891 ""}
{ "Info" "0" "" "Project  = ScreamRun" {  } {  } 0 0 "Project  = ScreamRun" 0 0 "Fitter" 0 0 1620029792893 ""}
{ "Info" "0" "" "Revision = ScreamRun" {  } {  } 0 0 "Revision = ScreamRun" 0 0 "Fitter" 0 0 1620029792893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620029793114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620029793115 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ScreamRun 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ScreamRun\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620029793134 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620029793207 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620029793207 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1620029793398 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated\|ram_block1a0 " "Atom \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1620029793427 "|ScreamRun|main:main|character:char|ScreamRun_Jump:ScreamRun_Jump|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1620029793427 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620029793994 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620029794028 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620029794245 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620029794260 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620029810543 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 180 global CLKCTRL_G0 " "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 180 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620029810821 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620029810821 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 138 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 138 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1620029810821 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620029810821 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620029810821 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1620029810821 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1620029810821 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1620029810821 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620029810822 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620029812396 ""}
{ "Info" "ISTA_SDC_FOUND" "ScreamRun.SDC " "Reading SDC File: 'ScreamRun.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620029812397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at ScreamRun.sdc(16): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812400 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at ScreamRun.sdc(16): Option -period: Invalid clock period" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at ScreamRun.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620029812400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at ScreamRun.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812401 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 28 altera_reserved_tdi port " "Ignored filter at ScreamRun.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620029812401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 28 altera_reserved_tck clock " "Ignored filter at ScreamRun.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620029812401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at ScreamRun.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812401 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at ScreamRun.sdc(28): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 29 altera_reserved_tms port " "Ignored filter at ScreamRun.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620029812402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at ScreamRun.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812402 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at ScreamRun.sdc(29): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 30 altera_reserved_tdo port " "Ignored filter at ScreamRun.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620029812402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812402 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at ScreamRun.sdc(30): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812402 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620029812403 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620029812403 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620029812403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620029812403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 69 VGA_BLANK port " "Ignored filter at ScreamRun.sdc(69): VGA_BLANK could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620029812404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812404 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029812404 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620029812404 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "main:main\|character:char\|count\[0\] " "Node: main:main\|character:char\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:main\|character:char\|animatie_Jump\[2\] main:main\|character:char\|count\[0\] " "Latch main:main\|character:char\|animatie_Jump\[2\] is being clocked by main:main\|character:char\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620029812408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620029812408 "|ScreamRun|main:main|character:char|count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029812408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029812408 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029812408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1620029812408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620029812412 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620029812413 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.851 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.851 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   9.259 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620029812413 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620029812413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620029812430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620029812431 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620029812433 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620029812434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620029812435 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620029812435 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620029812532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620029812533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620029812533 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620029812728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620029821758 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1620029822492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620029825359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620029831003 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620029833747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620029833748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620029839760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y70 X21_Y81 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81"} { { 12 { 0 ""} 11 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620029847449 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620029847449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620029850522 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620029850522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620029850528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620029853169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620029853239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620029855163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620029855164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620029857278 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620029867493 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620029868068 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620029868068 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620029868068 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 128 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620029868068 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620029868068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620029868253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6992 " "Peak virtual memory: 6992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620029869566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 10:17:49 2021 " "Processing ended: Mon May 03 10:17:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620029869566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620029869566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620029869566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620029869566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620029871258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620029871265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 10:17:51 2021 " "Processing started: Mon May 03 10:17:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620029871265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620029871265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ScreamRun -c ScreamRun " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ScreamRun -c ScreamRun" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620029871266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620029872593 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620029880628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620029881235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 10:18:01 2021 " "Processing ended: Mon May 03 10:18:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620029881235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620029881235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620029881235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620029881235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620029881944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620029882868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620029882878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 10:18:02 2021 " "Processing started: Mon May 03 10:18:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620029882878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029882878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ScreamRun -c ScreamRun " "Command: quartus_sta ScreamRun -c ScreamRun" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029882879 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1620029883051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029884190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029884190 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029884252 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029884252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885084 ""}
{ "Info" "ISTA_SDC_FOUND" "ScreamRun.SDC " "Reading SDC File: 'ScreamRun.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at ScreamRun.sdc(16): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885149 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at ScreamRun.sdc(16): Option -period: Invalid clock period" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at ScreamRun.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at ScreamRun.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885151 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 28 altera_reserved_tdi port " "Ignored filter at ScreamRun.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 28 altera_reserved_tck clock " "Ignored filter at ScreamRun.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at ScreamRun.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885151 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at ScreamRun.sdc(28): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 29 altera_reserved_tms port " "Ignored filter at ScreamRun.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at ScreamRun.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885152 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at ScreamRun.sdc(29): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 30 altera_reserved_tdo port " "Ignored filter at ScreamRun.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885153 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at ScreamRun.sdc(30): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885153 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620029885154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620029885154 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 69 VGA_BLANK port " "Ignored filter at ScreamRun.sdc(69): VGA_BLANK could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885156 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620029885157 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885157 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "main:main\|character:char\|count\[0\] " "Node: main:main\|character:char\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:main\|character:char\|animatie_Jump\[2\] main:main\|character:char\|count\[0\] " "Latch main:main\|character:char\|animatie_Jump\[2\] is being clocked by main:main\|character:char\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620029885164 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885164 "|ScreamRun|main:main|character:char|count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029885167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029885167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029885167 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885179 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1620029885180 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620029885196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1620029885245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.928 " "Worst-case setup slack is -2.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -58.343 clk_vga  " "   -2.928             -58.343 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -6.573 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.602              -6.573 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.251               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.059               0.000 clk_vga  " "    8.059               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.385               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.385               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.969               0.000 CLOCK_50  " "    8.969               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029885316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885316 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620029885344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029885407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029889909 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "main:main\|character:char\|count\[0\] " "Node: main:main\|character:char\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:main\|character:char\|animatie_Jump\[2\] main:main\|character:char\|count\[0\] " "Latch main:main\|character:char\|animatie_Jump\[2\] is being clocked by main:main\|character:char\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620029890171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890171 "|ScreamRun|main:main|character:char|count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029890175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029890175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029890175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1620029890217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.631 " "Worst-case setup slack is -2.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631             -52.865 clk_vga  " "   -2.631             -52.865 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -7.431 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.731              -7.431 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.947               0.000 clk_vga  " "    7.947               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.367               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.949               0.000 CLOCK_50  " "    8.949               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029890258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890258 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620029890286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029890682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894549 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "main:main\|character:char\|count\[0\] " "Node: main:main\|character:char\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:main\|character:char\|animatie_Jump\[2\] main:main\|character:char\|count\[0\] " "Latch main:main\|character:char\|animatie_Jump\[2\] is being clocked by main:main\|character:char\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620029894738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894738 "|ScreamRun|main:main|character:char|count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029894741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029894741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029894741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.901 " "Worst-case setup slack is 1.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901               0.000 clk_vga  " "    1.901               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.877               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.877               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.219               0.000 clk_vga  " "    4.219               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.508               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.508               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.760               0.000 CLOCK_50  " "    8.760               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029894787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029894787 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620029894816 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "main:main\|character:char\|count\[0\] " "Node: main:main\|character:char\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:main\|character:char\|animatie_Jump\[2\] main:main\|character:char\|count\[0\] " "Latch main:main\|character:char\|animatie_Jump\[2\] is being clocked by main:main\|character:char\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620029895273 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895273 "|ScreamRun|main:main|character:char|count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029895277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029895277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620029895277 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.299 " "Worst-case setup slack is 2.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.299               0.000 clk_vga  " "    2.299               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.270               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.270               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.922               0.000 clk_vga  " "    3.922               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.511               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.511               0.000 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.744               0.000 CLOCK_50  " "    8.744               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620029895363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029895363 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029898832 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029898833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620029898967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 10:18:18 2021 " "Processing ended: Mon May 03 10:18:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620029898967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620029898967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620029898967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029898967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Quartus Prime Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620029899815 ""}
