
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 a1785e988b, g++ 9.3.0 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing ILANG frontend.
Input filename: design.il

2. Printing statistics.

=== nibble_local_count ===

   Number of wires:                 69
   Number of wire bits:             73
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $and                            1
     $anyseq                        18
     $assert                        18
     $eq                            10
     $logic_not                      2
     $mux                           27
     $not                            4
     $or                             4
     $reduce_or                      1

=== count_leading_zeros_64 ===

   Number of wires:                 19
   Number of wire bits:            162
   Number of public wires:           9
   Number of public wire bits:     152
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and                            1
     $anyseq                         3
     $assert                         3
     $logic_not                      1
     $mux                            6
     $not                            1
     $shl                            1
     count_leading_zeros_32          2

=== count_leading_zeros_32 ===

   Number of wires:                 33
   Number of wire bits:            125
   Number of public wires:           8
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $anyseq                         4
     $assert                         3
     $cover                          3
     $eq                             9
     $logic_and                      3
     $logic_not                      3
     $mux                            5
     $not                            1
     $pmux                           1
     $shl                            1
     boundary_nibble_encoder         1
     nibble_local_count              8

=== boundary_nibble_encoder ===

   Number of wires:                 93
   Number of wire bits:            102
   Number of public wires:          15
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $and                           19
     $anyseq                        15
     $assert                         9
     $eq                             3
     $mux                           29
     $not                           19
     $or                             8

=== design hierarchy ===

   count_leading_zeros_64            1
     count_leading_zeros_32          2
       boundary_nibble_encoder       1
       nibble_local_count            8

   Number of wires:               1375
   Number of wire bits:           1784
   Number of public wires:         135
   Number of public wire bits:     542
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1646
     $and                           55
     $anyseq                       329
     $assert                       315
     $cover                          6
     $eq                           184
     $logic_and                      6
     $logic_not                     39
     $mux                          506
     $not                          105
     $or                            80
     $pmux                           2
     $reduce_or                     16
     $shl                            3

3. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module boundary_nibble_encoder.
Creating SMT-LIBv2 representation of module nibble_local_count.
Creating SMT-LIBv2 representation of module count_leading_zeros_32.
Creating SMT-LIBv2 representation of module count_leading_zeros_64.

End of script. Logfile hash: 1106a8d195, CPU: user 0.02s system 0.01s, MEM: 13.52 MB peak
Yosys 0.9+2406 (git sha1 a1785e988b, g++ 9.3.0 -fPIC -Os)
Time spent: 57% 2x read_ilang (0 sec), 40% 2x write_smt2 (0 sec), ...
