<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p448" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_448{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_448{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_448{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_448{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t5_448{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t6_448{left:195px;bottom:1071px;letter-spacing:-0.16px;}
#t7_448{left:245px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t8_448{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_448{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_448{left:69px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#tb_448{left:748px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tc_448{left:843px;bottom:1020px;}
#td_448{left:69px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_448{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_448{left:69px;bottom:962px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#tg_448{left:69px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#th_448{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_448{left:69px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_448{left:69px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_448{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tl_448{left:69px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tm_448{left:69px;bottom:845px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#tn_448{left:69px;bottom:777px;letter-spacing:0.15px;}
#to_448{left:150px;bottom:777px;letter-spacing:0.2px;}
#tp_448{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tq_448{left:69px;bottom:735px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_448{left:538px;bottom:735px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#ts_448{left:639px;bottom:735px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#tt_448{left:69px;bottom:718px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_448{left:69px;bottom:692px;}
#tv_448{left:95px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_448{left:293px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_448{left:95px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_448{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_448{left:95px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_448{left:440px;bottom:605px;letter-spacing:-0.13px;}
#t11_448{left:122px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_448{left:122px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t13_448{left:122px;bottom:550px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t14_448{left:122px;bottom:533px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_448{left:69px;bottom:177px;}
#t16_448{left:95px;bottom:180px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_448{left:244px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_448{left:95px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_448{left:95px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1a_448{left:500px;bottom:147px;letter-spacing:-0.04px;}
#t1b_448{left:516px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1c_448{left:95px;bottom:130px;letter-spacing:-1.15px;}
#t1d_448{left:294px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1e_448{left:380px;bottom:499px;letter-spacing:0.13px;}
#t1f_448{left:75px;bottom:477px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1g_448{left:75px;bottom:461px;letter-spacing:-0.17px;}
#t1h_448{left:211px;bottom:477px;letter-spacing:-0.14px;}
#t1i_448{left:296px;bottom:477px;letter-spacing:-0.13px;}
#t1j_448{left:296px;bottom:461px;letter-spacing:-0.14px;}
#t1k_448{left:372px;bottom:477px;letter-spacing:-0.14px;}
#t1l_448{left:372px;bottom:461px;letter-spacing:-0.12px;}
#t1m_448{left:372px;bottom:446px;letter-spacing:-0.16px;}
#t1n_448{left:459px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1o_448{left:75px;bottom:422px;letter-spacing:-0.12px;}
#t1p_448{left:75px;bottom:405px;letter-spacing:-0.12px;}
#t1q_448{left:211px;bottom:422px;letter-spacing:-0.19px;}
#t1r_448{left:296px;bottom:422px;letter-spacing:-0.19px;}
#t1s_448{left:372px;bottom:422px;letter-spacing:-0.19px;}
#t1t_448{left:459px;bottom:422px;letter-spacing:-0.12px;}
#t1u_448{left:75px;bottom:380px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_448{left:211px;bottom:380px;letter-spacing:-0.19px;}
#t1w_448{left:296px;bottom:380px;letter-spacing:-0.19px;}
#t1x_448{left:372px;bottom:380px;letter-spacing:-0.19px;}
#t1y_448{left:459px;bottom:380px;letter-spacing:-0.11px;}
#t1z_448{left:459px;bottom:364px;letter-spacing:-0.12px;}
#t20_448{left:75px;bottom:339px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t21_448{left:211px;bottom:339px;letter-spacing:-0.17px;}
#t22_448{left:296px;bottom:339px;letter-spacing:-0.17px;}
#t23_448{left:372px;bottom:339px;letter-spacing:-0.16px;}
#t24_448{left:459px;bottom:339px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t25_448{left:459px;bottom:322px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_448{left:75px;bottom:298px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t27_448{left:211px;bottom:298px;letter-spacing:-0.13px;}
#t28_448{left:296px;bottom:298px;letter-spacing:-0.19px;}
#t29_448{left:372px;bottom:298px;letter-spacing:-0.17px;}
#t2a_448{left:459px;bottom:298px;letter-spacing:-0.11px;}
#t2b_448{left:75px;bottom:273px;letter-spacing:-0.12px;}
#t2c_448{left:211px;bottom:273px;letter-spacing:-0.13px;}
#t2d_448{left:296px;bottom:273px;letter-spacing:-0.14px;}
#t2e_448{left:372px;bottom:273px;letter-spacing:-0.18px;}
#t2f_448{left:459px;bottom:273px;letter-spacing:-0.12px;}
#t2g_448{left:75px;bottom:249px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_448{left:211px;bottom:249px;letter-spacing:-0.1px;}
#t2i_448{left:211px;bottom:232px;letter-spacing:-0.11px;word-spacing:-1.5px;}
#t2j_448{left:211px;bottom:215px;letter-spacing:-0.12px;}
#t2k_448{left:296px;bottom:249px;letter-spacing:-0.17px;}
#t2l_448{left:372px;bottom:249px;letter-spacing:-0.15px;}
#t2m_448{left:459px;bottom:249px;letter-spacing:-0.12px;}

.s1_448{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_448{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_448{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_448{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_448{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_448{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_448{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_448{font-size:14px;font-family:Arial_3ed;color:#000;}
.s9_448{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_448{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sb_448{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts448" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg448Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg448" style="-webkit-user-select: none;"><object width="935" height="1210" data="448/448.svg" type="image/svg+xml" id="pdf448" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_448" class="t s1_448">12-6 </span><span id="t2_448" class="t s1_448">Vol. 3A </span>
<span id="t3_448" class="t s2_448">MEMORY CACHE CONTROL </span>
<span id="t4_448" class="t s3_448">When operating in an MP system, IA-32 processors (beginning with the Intel486 processor) and Intel 64 processors </span>
<span id="t5_448" class="t s3_448">have the ability to </span><span id="t6_448" class="t s4_448">snoop </span><span id="t7_448" class="t s3_448">other processorâ€™s accesses to system memory and to their internal caches. They use this </span>
<span id="t8_448" class="t s3_448">snooping ability to keep their internal caches consistent both with system memory and with the caches in other </span>
<span id="t9_448" class="t s3_448">processors on the bus. For example, in the Pentium and P6 family processors, if through snooping one processor </span>
<span id="ta_448" class="t s3_448">detects that another processor intends to write to a memory location that it currently has cached in </span><span id="tb_448" class="t s4_448">shared state</span><span id="tc_448" class="t s3_448">, </span>
<span id="td_448" class="t s3_448">the snooping processor will invalidate its cache line forcing it to perform a cache line fill the next time it accesses </span>
<span id="te_448" class="t s3_448">the same memory location. </span>
<span id="tf_448" class="t s3_448">Beginning with the P6 family processors, if a processor detects (through snooping) that another processor is trying </span>
<span id="tg_448" class="t s3_448">to access a memory location that it has modified in its cache, but has not yet written back to system memory, the </span>
<span id="th_448" class="t s3_448">snooping processor will signal the other processor (by means of the HITM# signal) that the cache line is held in </span>
<span id="ti_448" class="t s3_448">modified state and will perform an implicit write-back of the modified data. The implicit write-back is transferred </span>
<span id="tj_448" class="t s3_448">directly to the initial requesting processor and snooped by the memory controller to assure that system memory </span>
<span id="tk_448" class="t s3_448">has been updated. Here, the processor with the valid data may pass the data to the other processors without actu- </span>
<span id="tl_448" class="t s3_448">ally writing it to system memory; however, it is the responsibility of the memory controller to snoop this operation </span>
<span id="tm_448" class="t s3_448">and update memory. </span>
<span id="tn_448" class="t s5_448">12.3 </span><span id="to_448" class="t s5_448">METHODS OF CACHING AVAILABLE </span>
<span id="tp_448" class="t s3_448">The processor allows any area of system memory to be cached in the L1, L2, and L3 caches. In individual pages or </span>
<span id="tq_448" class="t s3_448">regions of system memory, it allows the type of caching (also called </span><span id="tr_448" class="t s4_448">memory type</span><span id="ts_448" class="t s3_448">) to be specified (see Section </span>
<span id="tt_448" class="t s3_448">12.5). Memory types currently defined for the Intel 64 and IA-32 architectures are (see Table 12-2): </span>
<span id="tu_448" class="t s6_448">â€¢ </span><span id="tv_448" class="t s4_448">Strong Uncacheable (UC) </span><span id="tw_448" class="t s3_448">â€”System memory locations are not cached. All reads and writes appear on the </span>
<span id="tx_448" class="t s3_448">system bus and are executed in program order without reordering. No speculative memory accesses, page- </span>
<span id="ty_448" class="t s3_448">table walks, or prefetches of speculated branch targets are made. This type of cache-control is useful for </span>
<span id="tz_448" class="t s3_448">memory-mapped I/O devices. When used with normal RAM, it greatly reduces processor performance. </span>
<span id="t10_448" class="t s7_448">NOTE </span>
<span id="t11_448" class="t s3_448">The behavior of x87 and SIMD instructions referencing memory is implementation dependent. In </span>
<span id="t12_448" class="t s3_448">some implementations, accesses to UC memory may occur more than once. To ensure predictable </span>
<span id="t13_448" class="t s3_448">behavior, use loads and stores of general purpose registers to access UC memory that may have </span>
<span id="t14_448" class="t s3_448">read or write side effects. </span>
<span id="t15_448" class="t s6_448">â€¢ </span><span id="t16_448" class="t s4_448">Uncacheable (UC-) </span><span id="t17_448" class="t s3_448">â€” Has same characteristics as the strong uncacheable (UC) memory type, except that </span>
<span id="t18_448" class="t s3_448">this memory type can be overridden by programming the MTRRs for the WC memory type. This memory type </span>
<span id="t19_448" class="t s3_448">is available in processor families starting from the Pentium </span><span id="t1a_448" class="t s8_448">III </span><span id="t1b_448" class="t s3_448">processors and can only be selected through the </span>
<span id="t1c_448" class="t s3_448">PAT. </span>
<span id="t1d_448" class="t s9_448">Table 12-2. </span><span id="t1e_448" class="t s9_448">Memory Types and Their Properties </span>
<span id="t1f_448" class="t sa_448">Memory Type and </span>
<span id="t1g_448" class="t sa_448">Mnemonic </span>
<span id="t1h_448" class="t sa_448">Cacheable </span><span id="t1i_448" class="t sa_448">Writeback </span>
<span id="t1j_448" class="t sa_448">Cacheable </span>
<span id="t1k_448" class="t sa_448">Allows </span>
<span id="t1l_448" class="t sa_448">Speculative </span>
<span id="t1m_448" class="t sa_448">Reads </span>
<span id="t1n_448" class="t sa_448">Memory Ordering Model </span>
<span id="t1o_448" class="t sb_448">Strong Uncacheable </span>
<span id="t1p_448" class="t sb_448">(UC) </span>
<span id="t1q_448" class="t sb_448">No </span><span id="t1r_448" class="t sb_448">No </span><span id="t1s_448" class="t sb_448">No </span><span id="t1t_448" class="t sb_448">Strong Ordering </span>
<span id="t1u_448" class="t sb_448">Uncacheable (UC-) </span><span id="t1v_448" class="t sb_448">No </span><span id="t1w_448" class="t sb_448">No </span><span id="t1x_448" class="t sb_448">No </span><span id="t1y_448" class="t sb_448">Strong Ordering. Can only be selected through the PAT. Can be </span>
<span id="t1z_448" class="t sb_448">overridden by WC in MTRRs. </span>
<span id="t20_448" class="t sb_448">Write Combining (WC) </span><span id="t21_448" class="t sb_448">No </span><span id="t22_448" class="t sb_448">No </span><span id="t23_448" class="t sb_448">Yes </span><span id="t24_448" class="t sb_448">Weak Ordering. Available by programming MTRRs or by selecting it </span>
<span id="t25_448" class="t sb_448">through the PAT. </span>
<span id="t26_448" class="t sb_448">Write Through (WT) </span><span id="t27_448" class="t sb_448">Yes </span><span id="t28_448" class="t sb_448">No </span><span id="t29_448" class="t sb_448">Yes </span><span id="t2a_448" class="t sb_448">Speculative Processor Ordering. </span>
<span id="t2b_448" class="t sb_448">Write Back (WB) </span><span id="t2c_448" class="t sb_448">Yes </span><span id="t2d_448" class="t sb_448">Yes </span><span id="t2e_448" class="t sb_448">Yes </span><span id="t2f_448" class="t sb_448">Speculative Processor Ordering. </span>
<span id="t2g_448" class="t sb_448">Write Protected (WP) </span><span id="t2h_448" class="t sb_448">Yes for </span>
<span id="t2i_448" class="t sb_448">reads; no for </span>
<span id="t2j_448" class="t sb_448">writes </span>
<span id="t2k_448" class="t sb_448">No </span><span id="t2l_448" class="t sb_448">Yes </span><span id="t2m_448" class="t sb_448">Speculative Processor Ordering. Available by programming MTRRs. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
