#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018baec25410 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000018baec969e0_0 .net "PC", 31 0, v0000018baec911e0_0;  1 drivers
v0000018baec96440_0 .var "clk", 0 0;
v0000018baec96ee0_0 .net "clkout", 0 0, L_0000018baec20660;  1 drivers
v0000018baec96b20_0 .net "cycles_consumed", 31 0, v0000018baec93cc0_0;  1 drivers
v0000018baec97340_0 .net "regs0", 31 0, L_0000018baec20dd0;  1 drivers
v0000018baec97a20_0 .net "regs1", 31 0, L_0000018baec21310;  1 drivers
v0000018baec96d00_0 .net "regs2", 31 0, L_0000018baec20f90;  1 drivers
v0000018baec97ac0_0 .net "regs3", 31 0, L_0000018baec20430;  1 drivers
v0000018baec96260_0 .net "regs4", 31 0, L_0000018baec20e40;  1 drivers
v0000018baec97d40_0 .net "regs5", 31 0, L_0000018baec20eb0;  1 drivers
v0000018baec978e0_0 .var "rst", 0 0;
S_0000018baeba5c90 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000018baec25410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000018baec25730 .param/l "RType" 0 4 2, C4<000000>;
P_0000018baec25768 .param/l "add" 0 4 5, C4<100000>;
P_0000018baec257a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018baec257d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018baec25810 .param/l "and_" 0 4 5, C4<100100>;
P_0000018baec25848 .param/l "andi" 0 4 8, C4<001100>;
P_0000018baec25880 .param/l "beq" 0 4 10, C4<000100>;
P_0000018baec258b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018baec258f0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000018baec25928 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018baec25960 .param/l "j" 0 4 12, C4<000010>;
P_0000018baec25998 .param/l "jal" 0 4 12, C4<000011>;
P_0000018baec259d0 .param/l "jr" 0 4 6, C4<001000>;
P_0000018baec25a08 .param/l "lw" 0 4 8, C4<100011>;
P_0000018baec25a40 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018baec25a78 .param/l "or_" 0 4 5, C4<100101>;
P_0000018baec25ab0 .param/l "ori" 0 4 8, C4<001101>;
P_0000018baec25ae8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018baec25b20 .param/l "sll" 0 4 6, C4<000000>;
P_0000018baec25b58 .param/l "slt" 0 4 5, C4<101010>;
P_0000018baec25b90 .param/l "slti" 0 4 8, C4<101010>;
P_0000018baec25bc8 .param/l "srl" 0 4 6, C4<000010>;
P_0000018baec25c00 .param/l "sub" 0 4 5, C4<100010>;
P_0000018baec25c38 .param/l "subu" 0 4 5, C4<100011>;
P_0000018baec25c70 .param/l "sw" 0 4 8, C4<101011>;
P_0000018baec25ca8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018baec25ce0 .param/l "xori" 0 4 8, C4<001110>;
L_0000018baec20c10 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec21230 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20890 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20ac0 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec207b0 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20900 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20970 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20ba0 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20660 .functor OR 1, v0000018baec96440_0, v0000018baec16b70_0, C4<0>, C4<0>;
L_0000018baec209e0 .functor OR 1, L_0000018baec970c0, L_0000018baec97160, C4<0>, C4<0>;
L_0000018baec20a50 .functor AND 1, L_0000018baecf0ab0, L_0000018baecf1730, C4<1>, C4<1>;
L_0000018baec20c80 .functor NOT 1, v0000018baec978e0_0, C4<0>, C4<0>, C4<0>;
L_0000018baec20f20 .functor OR 1, L_0000018baecf1050, L_0000018baecf1d70, C4<0>, C4<0>;
L_0000018baec20cf0 .functor OR 1, L_0000018baec20f20, L_0000018baecf1230, C4<0>, C4<0>;
L_0000018baec21070 .functor OR 1, L_0000018baecf1370, L_0000018baecf14b0, C4<0>, C4<0>;
L_0000018baec21150 .functor AND 1, L_0000018baecf15f0, L_0000018baec21070, C4<1>, C4<1>;
L_0000018baec20580 .functor OR 1, L_0000018baecf0470, L_0000018baecf0510, C4<0>, C4<0>;
L_0000018baec205f0 .functor AND 1, L_0000018baecf03d0, L_0000018baec20580, C4<1>, C4<1>;
L_0000018baebd9ae0 .functor NOT 1, L_0000018baec20660, C4<0>, C4<0>, C4<0>;
v0000018baec906a0_0 .net "ALUOp", 3 0, v0000018baec16670_0;  1 drivers
v0000018baec91000_0 .net "ALUResult", 31 0, v0000018baec866a0_0;  1 drivers
v0000018baec90420_0 .net "ALUSrc", 0 0, v0000018baec17f70_0;  1 drivers
v0000018baec90e20_0 .net "ALUin2", 31 0, L_0000018baecf00b0;  1 drivers
v0000018baec8f840_0 .net "MemReadEn", 0 0, v0000018baec16850_0;  1 drivers
v0000018baec90740_0 .net "MemWriteEn", 0 0, v0000018baec168f0_0;  1 drivers
v0000018baec91140_0 .net "MemtoReg", 0 0, v0000018baec16ad0_0;  1 drivers
v0000018baec8f7a0_0 .net "PC", 31 0, v0000018baec911e0_0;  alias, 1 drivers
v0000018baec91320_0 .net "PCPlus1", 31 0, L_0000018baec97200;  1 drivers
v0000018baec8f660_0 .net "PCsrc", 1 0, v0000018baec86100_0;  1 drivers
v0000018baec8fca0_0 .net "RegDst", 0 0, v0000018baec172f0_0;  1 drivers
v0000018baec90ba0_0 .net "RegWriteEn", 0 0, v0000018baec17570_0;  1 drivers
v0000018baec90b00_0 .net "WriteRegister", 4 0, L_0000018baecf01f0;  1 drivers
v0000018baec91280_0 .net *"_ivl_0", 0 0, L_0000018baec20c10;  1 drivers
L_0000018baec97eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018baec90060_0 .net/2u *"_ivl_10", 4 0, L_0000018baec97eb0;  1 drivers
L_0000018baec982a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec907e0_0 .net *"_ivl_101", 15 0, L_0000018baec982a0;  1 drivers
v0000018baec90ec0_0 .net *"_ivl_102", 31 0, L_0000018baecf0bf0;  1 drivers
L_0000018baec982e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec90c40_0 .net *"_ivl_105", 25 0, L_0000018baec982e8;  1 drivers
L_0000018baec98330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec90f60_0 .net/2u *"_ivl_106", 31 0, L_0000018baec98330;  1 drivers
v0000018baec8ffc0_0 .net *"_ivl_108", 0 0, L_0000018baecf0ab0;  1 drivers
L_0000018baec98378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018baec904c0_0 .net/2u *"_ivl_110", 5 0, L_0000018baec98378;  1 drivers
v0000018baec910a0_0 .net *"_ivl_112", 0 0, L_0000018baecf1730;  1 drivers
v0000018baec913c0_0 .net *"_ivl_115", 0 0, L_0000018baec20a50;  1 drivers
v0000018baec8f980_0 .net *"_ivl_116", 47 0, L_0000018baecf1870;  1 drivers
L_0000018baec983c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec91460_0 .net *"_ivl_119", 15 0, L_0000018baec983c0;  1 drivers
L_0000018baec97ef8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018baec91500_0 .net/2u *"_ivl_12", 5 0, L_0000018baec97ef8;  1 drivers
v0000018baec8f700_0 .net *"_ivl_120", 47 0, L_0000018baecf0010;  1 drivers
L_0000018baec98408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec90a60_0 .net *"_ivl_123", 15 0, L_0000018baec98408;  1 drivers
v0000018baec8fa20_0 .net *"_ivl_125", 0 0, L_0000018baecf1690;  1 drivers
v0000018baec90880_0 .net *"_ivl_126", 31 0, L_0000018baecf0e70;  1 drivers
v0000018baec90100_0 .net *"_ivl_128", 47 0, L_0000018baecf0a10;  1 drivers
v0000018baec90ce0_0 .net *"_ivl_130", 47 0, L_0000018baecf1c30;  1 drivers
v0000018baec8fb60_0 .net *"_ivl_132", 47 0, L_0000018baecf1af0;  1 drivers
v0000018baec90d80_0 .net *"_ivl_134", 47 0, L_0000018baecf1a50;  1 drivers
L_0000018baec98450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018baec8fc00_0 .net/2u *"_ivl_138", 1 0, L_0000018baec98450;  1 drivers
v0000018baec8fde0_0 .net *"_ivl_14", 0 0, L_0000018baec973e0;  1 drivers
v0000018baec90560_0 .net *"_ivl_140", 0 0, L_0000018baecf1cd0;  1 drivers
L_0000018baec98498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018baec8fe80_0 .net/2u *"_ivl_142", 1 0, L_0000018baec98498;  1 drivers
v0000018baec8ff20_0 .net *"_ivl_144", 0 0, L_0000018baecf06f0;  1 drivers
L_0000018baec984e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018baec901a0_0 .net/2u *"_ivl_146", 1 0, L_0000018baec984e0;  1 drivers
v0000018baec90240_0 .net *"_ivl_148", 0 0, L_0000018baecf0b50;  1 drivers
L_0000018baec98528 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018baec90600_0 .net/2u *"_ivl_150", 31 0, L_0000018baec98528;  1 drivers
L_0000018baec98570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018baec930b0_0 .net/2u *"_ivl_152", 31 0, L_0000018baec98570;  1 drivers
v0000018baec92ed0_0 .net *"_ivl_154", 31 0, L_0000018baecf1550;  1 drivers
v0000018baec92390_0 .net *"_ivl_156", 31 0, L_0000018baecf0790;  1 drivers
L_0000018baec97f40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018baec92890_0 .net/2u *"_ivl_16", 4 0, L_0000018baec97f40;  1 drivers
v0000018baec93290_0 .net *"_ivl_160", 0 0, L_0000018baec20c80;  1 drivers
L_0000018baec98600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec91850_0 .net/2u *"_ivl_162", 31 0, L_0000018baec98600;  1 drivers
L_0000018baec986d8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018baec91990_0 .net/2u *"_ivl_166", 5 0, L_0000018baec986d8;  1 drivers
v0000018baec91a30_0 .net *"_ivl_168", 0 0, L_0000018baecf1050;  1 drivers
L_0000018baec98720 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018baec931f0_0 .net/2u *"_ivl_170", 5 0, L_0000018baec98720;  1 drivers
v0000018baec92110_0 .net *"_ivl_172", 0 0, L_0000018baecf1d70;  1 drivers
v0000018baec91e90_0 .net *"_ivl_175", 0 0, L_0000018baec20f20;  1 drivers
L_0000018baec98768 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018baec92750_0 .net/2u *"_ivl_176", 5 0, L_0000018baec98768;  1 drivers
v0000018baec922f0_0 .net *"_ivl_178", 0 0, L_0000018baecf1230;  1 drivers
v0000018baec92cf0_0 .net *"_ivl_181", 0 0, L_0000018baec20cf0;  1 drivers
L_0000018baec987b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec927f0_0 .net/2u *"_ivl_182", 15 0, L_0000018baec987b0;  1 drivers
v0000018baec918f0_0 .net *"_ivl_184", 31 0, L_0000018baecf0330;  1 drivers
v0000018baec91ad0_0 .net *"_ivl_187", 0 0, L_0000018baecf0290;  1 drivers
v0000018baec91cb0_0 .net *"_ivl_188", 15 0, L_0000018baecf0f10;  1 drivers
v0000018baec93330_0 .net *"_ivl_19", 4 0, L_0000018baec96940;  1 drivers
v0000018baec92430_0 .net *"_ivl_190", 31 0, L_0000018baecf10f0;  1 drivers
v0000018baec924d0_0 .net *"_ivl_194", 31 0, L_0000018baecf1910;  1 drivers
L_0000018baec987f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec92a70_0 .net *"_ivl_197", 25 0, L_0000018baec987f8;  1 drivers
L_0000018baec98840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec933d0_0 .net/2u *"_ivl_198", 31 0, L_0000018baec98840;  1 drivers
L_0000018baec97e68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018baec921b0_0 .net/2u *"_ivl_2", 5 0, L_0000018baec97e68;  1 drivers
v0000018baec92250_0 .net *"_ivl_20", 4 0, L_0000018baec96f80;  1 drivers
v0000018baec92070_0 .net *"_ivl_200", 0 0, L_0000018baecf15f0;  1 drivers
L_0000018baec98888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018baec91b70_0 .net/2u *"_ivl_202", 5 0, L_0000018baec98888;  1 drivers
v0000018baec93470_0 .net *"_ivl_204", 0 0, L_0000018baecf1370;  1 drivers
L_0000018baec988d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018baec93010_0 .net/2u *"_ivl_206", 5 0, L_0000018baec988d0;  1 drivers
v0000018baec92b10_0 .net *"_ivl_208", 0 0, L_0000018baecf14b0;  1 drivers
v0000018baec91f30_0 .net *"_ivl_211", 0 0, L_0000018baec21070;  1 drivers
v0000018baec91fd0_0 .net *"_ivl_213", 0 0, L_0000018baec21150;  1 drivers
L_0000018baec98918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018baec92570_0 .net/2u *"_ivl_214", 5 0, L_0000018baec98918;  1 drivers
v0000018baec93150_0 .net *"_ivl_216", 0 0, L_0000018baecf19b0;  1 drivers
L_0000018baec98960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018baec92f70_0 .net/2u *"_ivl_218", 31 0, L_0000018baec98960;  1 drivers
v0000018baec91d50_0 .net *"_ivl_220", 31 0, L_0000018baecefed0;  1 drivers
v0000018baec92bb0_0 .net *"_ivl_224", 31 0, L_0000018baecf0150;  1 drivers
L_0000018baec989a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec91df0_0 .net *"_ivl_227", 25 0, L_0000018baec989a8;  1 drivers
L_0000018baec989f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec93510_0 .net/2u *"_ivl_228", 31 0, L_0000018baec989f0;  1 drivers
v0000018baec92d90_0 .net *"_ivl_230", 0 0, L_0000018baecf03d0;  1 drivers
L_0000018baec98a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018baec92c50_0 .net/2u *"_ivl_232", 5 0, L_0000018baec98a38;  1 drivers
v0000018baec92610_0 .net *"_ivl_234", 0 0, L_0000018baecf0470;  1 drivers
L_0000018baec98a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018baec926b0_0 .net/2u *"_ivl_236", 5 0, L_0000018baec98a80;  1 drivers
v0000018baec92930_0 .net *"_ivl_238", 0 0, L_0000018baecf0510;  1 drivers
v0000018baec92e30_0 .net *"_ivl_24", 0 0, L_0000018baec20890;  1 drivers
v0000018baec929d0_0 .net *"_ivl_241", 0 0, L_0000018baec20580;  1 drivers
v0000018baec91c10_0 .net *"_ivl_243", 0 0, L_0000018baec205f0;  1 drivers
L_0000018baec98ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018baec91670_0 .net/2u *"_ivl_244", 5 0, L_0000018baec98ac8;  1 drivers
v0000018baec91710_0 .net *"_ivl_246", 0 0, L_0000018baecf0650;  1 drivers
v0000018baec917b0_0 .net *"_ivl_248", 31 0, L_0000018baecf44b0;  1 drivers
L_0000018baec97f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018baec93c20_0 .net/2u *"_ivl_26", 4 0, L_0000018baec97f88;  1 drivers
v0000018baec95340_0 .net *"_ivl_29", 4 0, L_0000018baec97980;  1 drivers
v0000018baec93680_0 .net *"_ivl_32", 0 0, L_0000018baec20ac0;  1 drivers
L_0000018baec97fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018baec943a0_0 .net/2u *"_ivl_34", 4 0, L_0000018baec97fd0;  1 drivers
v0000018baec93e00_0 .net *"_ivl_37", 4 0, L_0000018baec95f40;  1 drivers
v0000018baec95520_0 .net *"_ivl_40", 0 0, L_0000018baec207b0;  1 drivers
L_0000018baec98018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec948a0_0 .net/2u *"_ivl_42", 15 0, L_0000018baec98018;  1 drivers
v0000018baec944e0_0 .net *"_ivl_45", 15 0, L_0000018baec96120;  1 drivers
v0000018baec94080_0 .net *"_ivl_48", 0 0, L_0000018baec20900;  1 drivers
v0000018baec93720_0 .net *"_ivl_5", 5 0, L_0000018baec96080;  1 drivers
L_0000018baec98060 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec953e0_0 .net/2u *"_ivl_50", 36 0, L_0000018baec98060;  1 drivers
L_0000018baec980a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec94a80_0 .net/2u *"_ivl_52", 31 0, L_0000018baec980a8;  1 drivers
v0000018baec93a40_0 .net *"_ivl_55", 4 0, L_0000018baec97480;  1 drivers
v0000018baec93fe0_0 .net *"_ivl_56", 36 0, L_0000018baec961c0;  1 drivers
v0000018baec94800_0 .net *"_ivl_58", 36 0, L_0000018baec96da0;  1 drivers
v0000018baec93860_0 .net *"_ivl_62", 0 0, L_0000018baec20970;  1 drivers
L_0000018baec980f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018baec93ae0_0 .net/2u *"_ivl_64", 5 0, L_0000018baec980f0;  1 drivers
v0000018baec94760_0 .net *"_ivl_67", 5 0, L_0000018baec96620;  1 drivers
v0000018baec939a0_0 .net *"_ivl_70", 0 0, L_0000018baec20ba0;  1 drivers
L_0000018baec98138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec94940_0 .net/2u *"_ivl_72", 57 0, L_0000018baec98138;  1 drivers
L_0000018baec98180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec94440_0 .net/2u *"_ivl_74", 31 0, L_0000018baec98180;  1 drivers
v0000018baec94da0_0 .net *"_ivl_77", 25 0, L_0000018baec96e40;  1 drivers
v0000018baec95160_0 .net *"_ivl_78", 57 0, L_0000018baec96800;  1 drivers
v0000018baec94580_0 .net *"_ivl_8", 0 0, L_0000018baec21230;  1 drivers
v0000018baec93900_0 .net *"_ivl_80", 57 0, L_0000018baec968a0;  1 drivers
L_0000018baec981c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018baec94bc0_0 .net/2u *"_ivl_84", 31 0, L_0000018baec981c8;  1 drivers
L_0000018baec98210 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018baec95480_0 .net/2u *"_ivl_88", 5 0, L_0000018baec98210;  1 drivers
v0000018baec94120_0 .net *"_ivl_90", 0 0, L_0000018baec970c0;  1 drivers
L_0000018baec98258 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018baec94620_0 .net/2u *"_ivl_92", 5 0, L_0000018baec98258;  1 drivers
v0000018baec946c0_0 .net *"_ivl_94", 0 0, L_0000018baec97160;  1 drivers
v0000018baec93b80_0 .net *"_ivl_97", 0 0, L_0000018baec209e0;  1 drivers
v0000018baec949e0_0 .net *"_ivl_98", 47 0, L_0000018baecf17d0;  1 drivers
v0000018baec94c60_0 .net "adderResult", 31 0, L_0000018baecf1b90;  1 drivers
v0000018baec94b20_0 .net "address", 31 0, L_0000018baec97020;  1 drivers
v0000018baec94d00_0 .net "clk", 0 0, L_0000018baec20660;  alias, 1 drivers
v0000018baec93cc0_0 .var "cycles_consumed", 31 0;
o0000018baec41888 .functor BUFZ 1, C4<z>; HiZ drive
v0000018baec937c0_0 .net "excep_flag", 0 0, o0000018baec41888;  0 drivers
v0000018baec93ea0_0 .net "extImm", 31 0, L_0000018baecf12d0;  1 drivers
v0000018baec93d60_0 .net "funct", 5 0, L_0000018baec966c0;  1 drivers
v0000018baec93f40_0 .net "hlt", 0 0, v0000018baec16b70_0;  1 drivers
v0000018baec941c0_0 .net "imm", 15 0, L_0000018baec964e0;  1 drivers
v0000018baec94e40_0 .net "immediate", 31 0, L_0000018baeceff70;  1 drivers
v0000018baec94260_0 .net "input_clk", 0 0, v0000018baec96440_0;  1 drivers
v0000018baec94ee0_0 .net "instruction", 31 0, L_0000018baecf08d0;  1 drivers
v0000018baec94300_0 .net "memoryReadData", 31 0, v0000018baec8fd40_0;  1 drivers
v0000018baec94f80_0 .net "nextPC", 31 0, L_0000018baecf0c90;  1 drivers
v0000018baec95020_0 .net "opcode", 5 0, L_0000018baec96bc0;  1 drivers
v0000018baec950c0_0 .net "rd", 4 0, L_0000018baec95ea0;  1 drivers
v0000018baec95200_0 .net "readData1", 31 0, L_0000018baec210e0;  1 drivers
v0000018baec952a0_0 .net "readData1_w", 31 0, L_0000018baecf4050;  1 drivers
v0000018baec97700_0 .net "readData2", 31 0, L_0000018baec212a0;  1 drivers
v0000018baec97840_0 .net "regs0", 31 0, L_0000018baec20dd0;  alias, 1 drivers
v0000018baec97c00_0 .net "regs1", 31 0, L_0000018baec21310;  alias, 1 drivers
v0000018baec97ca0_0 .net "regs2", 31 0, L_0000018baec20f90;  alias, 1 drivers
v0000018baec97660_0 .net "regs3", 31 0, L_0000018baec20430;  alias, 1 drivers
v0000018baec977a0_0 .net "regs4", 31 0, L_0000018baec20e40;  alias, 1 drivers
v0000018baec96a80_0 .net "regs5", 31 0, L_0000018baec20eb0;  alias, 1 drivers
v0000018baec972a0_0 .net "rs", 4 0, L_0000018baec96300;  1 drivers
v0000018baec96c60_0 .net "rst", 0 0, v0000018baec978e0_0;  1 drivers
v0000018baec97520_0 .net "rt", 4 0, L_0000018baec975c0;  1 drivers
v0000018baec963a0_0 .net "shamt", 31 0, L_0000018baec96580;  1 drivers
v0000018baec97b60_0 .net "wire_instruction", 31 0, L_0000018baec20b30;  1 drivers
v0000018baec96760_0 .net "writeData", 31 0, L_0000018baecf3ab0;  1 drivers
v0000018baec95fe0_0 .net "zero", 0 0, L_0000018baecf3830;  1 drivers
L_0000018baec96080 .part L_0000018baecf08d0, 26, 6;
L_0000018baec96bc0 .functor MUXZ 6, L_0000018baec96080, L_0000018baec97e68, L_0000018baec20c10, C4<>;
L_0000018baec973e0 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec97ef8;
L_0000018baec96940 .part L_0000018baecf08d0, 11, 5;
L_0000018baec96f80 .functor MUXZ 5, L_0000018baec96940, L_0000018baec97f40, L_0000018baec973e0, C4<>;
L_0000018baec95ea0 .functor MUXZ 5, L_0000018baec96f80, L_0000018baec97eb0, L_0000018baec21230, C4<>;
L_0000018baec97980 .part L_0000018baecf08d0, 21, 5;
L_0000018baec96300 .functor MUXZ 5, L_0000018baec97980, L_0000018baec97f88, L_0000018baec20890, C4<>;
L_0000018baec95f40 .part L_0000018baecf08d0, 16, 5;
L_0000018baec975c0 .functor MUXZ 5, L_0000018baec95f40, L_0000018baec97fd0, L_0000018baec20ac0, C4<>;
L_0000018baec96120 .part L_0000018baecf08d0, 0, 16;
L_0000018baec964e0 .functor MUXZ 16, L_0000018baec96120, L_0000018baec98018, L_0000018baec207b0, C4<>;
L_0000018baec97480 .part L_0000018baecf08d0, 6, 5;
L_0000018baec961c0 .concat [ 5 32 0 0], L_0000018baec97480, L_0000018baec980a8;
L_0000018baec96da0 .functor MUXZ 37, L_0000018baec961c0, L_0000018baec98060, L_0000018baec20900, C4<>;
L_0000018baec96580 .part L_0000018baec96da0, 0, 32;
L_0000018baec96620 .part L_0000018baecf08d0, 0, 6;
L_0000018baec966c0 .functor MUXZ 6, L_0000018baec96620, L_0000018baec980f0, L_0000018baec20970, C4<>;
L_0000018baec96e40 .part L_0000018baecf08d0, 0, 26;
L_0000018baec96800 .concat [ 26 32 0 0], L_0000018baec96e40, L_0000018baec98180;
L_0000018baec968a0 .functor MUXZ 58, L_0000018baec96800, L_0000018baec98138, L_0000018baec20ba0, C4<>;
L_0000018baec97020 .part L_0000018baec968a0, 0, 32;
L_0000018baec97200 .arith/sum 32, v0000018baec911e0_0, L_0000018baec981c8;
L_0000018baec970c0 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec98210;
L_0000018baec97160 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec98258;
L_0000018baecf17d0 .concat [ 32 16 0 0], L_0000018baec97020, L_0000018baec982a0;
L_0000018baecf0bf0 .concat [ 6 26 0 0], L_0000018baec96bc0, L_0000018baec982e8;
L_0000018baecf0ab0 .cmp/eq 32, L_0000018baecf0bf0, L_0000018baec98330;
L_0000018baecf1730 .cmp/eq 6, L_0000018baec966c0, L_0000018baec98378;
L_0000018baecf1870 .concat [ 32 16 0 0], L_0000018baec210e0, L_0000018baec983c0;
L_0000018baecf0010 .concat [ 32 16 0 0], v0000018baec911e0_0, L_0000018baec98408;
L_0000018baecf1690 .part L_0000018baec964e0, 15, 1;
LS_0000018baecf0e70_0_0 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_4 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_8 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_12 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_16 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_20 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_24 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_0_28 .concat [ 1 1 1 1], L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690, L_0000018baecf1690;
LS_0000018baecf0e70_1_0 .concat [ 4 4 4 4], LS_0000018baecf0e70_0_0, LS_0000018baecf0e70_0_4, LS_0000018baecf0e70_0_8, LS_0000018baecf0e70_0_12;
LS_0000018baecf0e70_1_4 .concat [ 4 4 4 4], LS_0000018baecf0e70_0_16, LS_0000018baecf0e70_0_20, LS_0000018baecf0e70_0_24, LS_0000018baecf0e70_0_28;
L_0000018baecf0e70 .concat [ 16 16 0 0], LS_0000018baecf0e70_1_0, LS_0000018baecf0e70_1_4;
L_0000018baecf0a10 .concat [ 16 32 0 0], L_0000018baec964e0, L_0000018baecf0e70;
L_0000018baecf1c30 .arith/sum 48, L_0000018baecf0010, L_0000018baecf0a10;
L_0000018baecf1af0 .functor MUXZ 48, L_0000018baecf1c30, L_0000018baecf1870, L_0000018baec20a50, C4<>;
L_0000018baecf1a50 .functor MUXZ 48, L_0000018baecf1af0, L_0000018baecf17d0, L_0000018baec209e0, C4<>;
L_0000018baecf1b90 .part L_0000018baecf1a50, 0, 32;
L_0000018baecf1cd0 .cmp/eq 2, v0000018baec86100_0, L_0000018baec98450;
L_0000018baecf06f0 .cmp/eq 2, v0000018baec86100_0, L_0000018baec98498;
L_0000018baecf0b50 .cmp/eq 2, v0000018baec86100_0, L_0000018baec984e0;
L_0000018baecf1550 .functor MUXZ 32, L_0000018baec98570, L_0000018baec98528, L_0000018baecf0b50, C4<>;
L_0000018baecf0790 .functor MUXZ 32, L_0000018baecf1550, L_0000018baecf1b90, L_0000018baecf06f0, C4<>;
L_0000018baecf0c90 .functor MUXZ 32, L_0000018baecf0790, L_0000018baec97200, L_0000018baecf1cd0, C4<>;
L_0000018baecf08d0 .functor MUXZ 32, L_0000018baec20b30, L_0000018baec98600, L_0000018baec20c80, C4<>;
L_0000018baecf1050 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec986d8;
L_0000018baecf1d70 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec98720;
L_0000018baecf1230 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec98768;
L_0000018baecf0330 .concat [ 16 16 0 0], L_0000018baec964e0, L_0000018baec987b0;
L_0000018baecf0290 .part L_0000018baec964e0, 15, 1;
LS_0000018baecf0f10_0_0 .concat [ 1 1 1 1], L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290;
LS_0000018baecf0f10_0_4 .concat [ 1 1 1 1], L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290;
LS_0000018baecf0f10_0_8 .concat [ 1 1 1 1], L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290;
LS_0000018baecf0f10_0_12 .concat [ 1 1 1 1], L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290, L_0000018baecf0290;
L_0000018baecf0f10 .concat [ 4 4 4 4], LS_0000018baecf0f10_0_0, LS_0000018baecf0f10_0_4, LS_0000018baecf0f10_0_8, LS_0000018baecf0f10_0_12;
L_0000018baecf10f0 .concat [ 16 16 0 0], L_0000018baec964e0, L_0000018baecf0f10;
L_0000018baecf12d0 .functor MUXZ 32, L_0000018baecf10f0, L_0000018baecf0330, L_0000018baec20cf0, C4<>;
L_0000018baecf1910 .concat [ 6 26 0 0], L_0000018baec96bc0, L_0000018baec987f8;
L_0000018baecf15f0 .cmp/eq 32, L_0000018baecf1910, L_0000018baec98840;
L_0000018baecf1370 .cmp/eq 6, L_0000018baec966c0, L_0000018baec98888;
L_0000018baecf14b0 .cmp/eq 6, L_0000018baec966c0, L_0000018baec988d0;
L_0000018baecf19b0 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec98918;
L_0000018baecefed0 .functor MUXZ 32, L_0000018baecf12d0, L_0000018baec98960, L_0000018baecf19b0, C4<>;
L_0000018baeceff70 .functor MUXZ 32, L_0000018baecefed0, L_0000018baec96580, L_0000018baec21150, C4<>;
L_0000018baecf0150 .concat [ 6 26 0 0], L_0000018baec96bc0, L_0000018baec989a8;
L_0000018baecf03d0 .cmp/eq 32, L_0000018baecf0150, L_0000018baec989f0;
L_0000018baecf0470 .cmp/eq 6, L_0000018baec966c0, L_0000018baec98a38;
L_0000018baecf0510 .cmp/eq 6, L_0000018baec966c0, L_0000018baec98a80;
L_0000018baecf0650 .cmp/eq 6, L_0000018baec96bc0, L_0000018baec98ac8;
L_0000018baecf44b0 .functor MUXZ 32, L_0000018baec210e0, v0000018baec911e0_0, L_0000018baecf0650, C4<>;
L_0000018baecf4050 .functor MUXZ 32, L_0000018baecf44b0, L_0000018baec212a0, L_0000018baec205f0, C4<>;
S_0000018baeba5e20 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018baec0ab00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018baec20510 .functor NOT 1, v0000018baec17f70_0, C4<0>, C4<0>, C4<0>;
v0000018baec17070_0 .net *"_ivl_0", 0 0, L_0000018baec20510;  1 drivers
v0000018baec16a30_0 .net "in1", 31 0, L_0000018baec212a0;  alias, 1 drivers
v0000018baec17ed0_0 .net "in2", 31 0, L_0000018baeceff70;  alias, 1 drivers
v0000018baec16530_0 .net "out", 31 0, L_0000018baecf00b0;  alias, 1 drivers
v0000018baec165d0_0 .net "s", 0 0, v0000018baec17f70_0;  alias, 1 drivers
L_0000018baecf00b0 .functor MUXZ 32, L_0000018baeceff70, L_0000018baec212a0, L_0000018baec20510, C4<>;
S_0000018baebbdc40 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018baec3e800 .param/l "RType" 0 4 2, C4<000000>;
P_0000018baec3e838 .param/l "add" 0 4 5, C4<100000>;
P_0000018baec3e870 .param/l "addi" 0 4 8, C4<001000>;
P_0000018baec3e8a8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018baec3e8e0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018baec3e918 .param/l "andi" 0 4 8, C4<001100>;
P_0000018baec3e950 .param/l "beq" 0 4 10, C4<000100>;
P_0000018baec3e988 .param/l "bne" 0 4 10, C4<000101>;
P_0000018baec3e9c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018baec3e9f8 .param/l "j" 0 4 12, C4<000010>;
P_0000018baec3ea30 .param/l "jal" 0 4 12, C4<000011>;
P_0000018baec3ea68 .param/l "jr" 0 4 6, C4<001000>;
P_0000018baec3eaa0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018baec3ead8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018baec3eb10 .param/l "or_" 0 4 5, C4<100101>;
P_0000018baec3eb48 .param/l "ori" 0 4 8, C4<001101>;
P_0000018baec3eb80 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018baec3ebb8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018baec3ebf0 .param/l "slt" 0 4 5, C4<101010>;
P_0000018baec3ec28 .param/l "slti" 0 4 8, C4<101010>;
P_0000018baec3ec60 .param/l "srl" 0 4 6, C4<000010>;
P_0000018baec3ec98 .param/l "sub" 0 4 5, C4<100010>;
P_0000018baec3ecd0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018baec3ed08 .param/l "sw" 0 4 8, C4<101011>;
P_0000018baec3ed40 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018baec3ed78 .param/l "xori" 0 4 8, C4<001110>;
v0000018baec16670_0 .var "ALUOp", 3 0;
v0000018baec17f70_0 .var "ALUSrc", 0 0;
v0000018baec16850_0 .var "MemReadEn", 0 0;
v0000018baec168f0_0 .var "MemWriteEn", 0 0;
v0000018baec16ad0_0 .var "MemtoReg", 0 0;
v0000018baec172f0_0 .var "RegDst", 0 0;
v0000018baec17570_0 .var "RegWriteEn", 0 0;
v0000018baec16f30_0 .net "funct", 5 0, L_0000018baec966c0;  alias, 1 drivers
v0000018baec16b70_0 .var "hlt", 0 0;
v0000018baec171b0_0 .net "opcode", 5 0, L_0000018baec96bc0;  alias, 1 drivers
v0000018baec17390_0 .net "rst", 0 0, v0000018baec978e0_0;  alias, 1 drivers
E_0000018baec0a6c0 .event anyedge, v0000018baec17390_0, v0000018baec171b0_0, v0000018baec16f30_0;
S_0000018baec3edc0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018baec0a940 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018baec20b30 .functor BUFZ 32, L_0000018baecf0830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec16cb0_0 .net "Data_Out", 31 0, L_0000018baec20b30;  alias, 1 drivers
v0000018baec177f0 .array "InstMem", 0 1023, 31 0;
v0000018baec16d50_0 .net *"_ivl_0", 31 0, L_0000018baecf0830;  1 drivers
v0000018baec16fd0_0 .net *"_ivl_3", 9 0, L_0000018baecf0970;  1 drivers
v0000018baec17930_0 .net *"_ivl_4", 11 0, L_0000018baecf0d30;  1 drivers
L_0000018baec985b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018baec17430_0 .net *"_ivl_7", 1 0, L_0000018baec985b8;  1 drivers
v0000018baec17b10_0 .net "addr", 31 0, v0000018baec911e0_0;  alias, 1 drivers
v0000018baebed0a0_0 .var/i "i", 31 0;
L_0000018baecf0830 .array/port v0000018baec177f0, L_0000018baecf0d30;
L_0000018baecf0970 .part v0000018baec911e0_0, 0, 10;
L_0000018baecf0d30 .concat [ 10 2 0 0], L_0000018baecf0970, L_0000018baec985b8;
S_0000018baebbddd0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000018baec210e0 .functor BUFZ 32, L_0000018baecf1410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018baec212a0 .functor BUFZ 32, L_0000018baecf1190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87960_1 .array/port v0000018baec87960, 1;
L_0000018baec20dd0 .functor BUFZ 32, v0000018baec87960_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87960_2 .array/port v0000018baec87960, 2;
L_0000018baec21310 .functor BUFZ 32, v0000018baec87960_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87960_3 .array/port v0000018baec87960, 3;
L_0000018baec20f90 .functor BUFZ 32, v0000018baec87960_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87960_4 .array/port v0000018baec87960, 4;
L_0000018baec20430 .functor BUFZ 32, v0000018baec87960_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87960_5 .array/port v0000018baec87960, 5;
L_0000018baec20e40 .functor BUFZ 32, v0000018baec87960_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87960_6 .array/port v0000018baec87960, 6;
L_0000018baec20eb0 .functor BUFZ 32, v0000018baec87960_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018baec87dc0_0 .net *"_ivl_0", 31 0, L_0000018baecf1410;  1 drivers
v0000018baec87a00_0 .net *"_ivl_10", 6 0, L_0000018baecf0dd0;  1 drivers
L_0000018baec98690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018baec87460_0 .net *"_ivl_13", 1 0, L_0000018baec98690;  1 drivers
v0000018baec87320_0 .net *"_ivl_2", 6 0, L_0000018baecf0fb0;  1 drivers
L_0000018baec98648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018baec870a0_0 .net *"_ivl_5", 1 0, L_0000018baec98648;  1 drivers
v0000018baec869c0_0 .net *"_ivl_8", 31 0, L_0000018baecf1190;  1 drivers
v0000018baec87000_0 .net "clk", 0 0, L_0000018baec20660;  alias, 1 drivers
v0000018baec86c40_0 .var/i "i", 31 0;
v0000018baec87e60_0 .net "readData1", 31 0, L_0000018baec210e0;  alias, 1 drivers
v0000018baec87500_0 .net "readData2", 31 0, L_0000018baec212a0;  alias, 1 drivers
v0000018baec86e20_0 .net "readRegister1", 4 0, L_0000018baec96300;  alias, 1 drivers
v0000018baec86ce0_0 .net "readRegister2", 4 0, L_0000018baec975c0;  alias, 1 drivers
v0000018baec87960 .array "registers", 31 0, 31 0;
v0000018baec86d80_0 .net "regs0", 31 0, L_0000018baec20dd0;  alias, 1 drivers
v0000018baec86560_0 .net "regs1", 31 0, L_0000018baec21310;  alias, 1 drivers
v0000018baec87aa0_0 .net "regs2", 31 0, L_0000018baec20f90;  alias, 1 drivers
v0000018baec875a0_0 .net "regs3", 31 0, L_0000018baec20430;  alias, 1 drivers
v0000018baec86a60_0 .net "regs4", 31 0, L_0000018baec20e40;  alias, 1 drivers
v0000018baec87820_0 .net "regs5", 31 0, L_0000018baec20eb0;  alias, 1 drivers
v0000018baec862e0_0 .net "rst", 0 0, v0000018baec978e0_0;  alias, 1 drivers
v0000018baec86380_0 .net "we", 0 0, v0000018baec17570_0;  alias, 1 drivers
v0000018baec878c0_0 .net "writeData", 31 0, L_0000018baecf3ab0;  alias, 1 drivers
v0000018baec87780_0 .net "writeRegister", 4 0, L_0000018baecf01f0;  alias, 1 drivers
E_0000018baec0a340/0 .event negedge, v0000018baec17390_0;
E_0000018baec0a340/1 .event posedge, v0000018baec87000_0;
E_0000018baec0a340 .event/or E_0000018baec0a340/0, E_0000018baec0a340/1;
L_0000018baecf1410 .array/port v0000018baec87960, L_0000018baecf0fb0;
L_0000018baecf0fb0 .concat [ 5 2 0 0], L_0000018baec96300, L_0000018baec98648;
L_0000018baecf1190 .array/port v0000018baec87960, L_0000018baecf0dd0;
L_0000018baecf0dd0 .concat [ 5 2 0 0], L_0000018baec975c0, L_0000018baec98690;
S_0000018baeba5350 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000018baebbddd0;
 .timescale 0 0;
v0000018baebee220_0 .var/i "i", 31 0;
S_0000018baeba54e0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018baec0b4c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018baec20d60 .functor NOT 1, v0000018baec172f0_0, C4<0>, C4<0>, C4<0>;
v0000018baec867e0_0 .net *"_ivl_0", 0 0, L_0000018baec20d60;  1 drivers
v0000018baec86600_0 .net "in1", 4 0, L_0000018baec975c0;  alias, 1 drivers
v0000018baec87d20_0 .net "in2", 4 0, L_0000018baec95ea0;  alias, 1 drivers
v0000018baec87c80_0 .net "out", 4 0, L_0000018baecf01f0;  alias, 1 drivers
v0000018baec87640_0 .net "s", 0 0, v0000018baec172f0_0;  alias, 1 drivers
L_0000018baecf01f0 .functor MUXZ 5, L_0000018baec95ea0, L_0000018baec975c0, L_0000018baec20d60, C4<>;
S_0000018baebd5270 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018baec0c0c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018baecf6870 .functor NOT 1, v0000018baec16ad0_0, C4<0>, C4<0>, C4<0>;
v0000018baec86ec0_0 .net *"_ivl_0", 0 0, L_0000018baecf6870;  1 drivers
v0000018baec873c0_0 .net "in1", 31 0, v0000018baec866a0_0;  alias, 1 drivers
v0000018baec87be0_0 .net "in2", 31 0, v0000018baec8fd40_0;  alias, 1 drivers
v0000018baec876e0_0 .net "out", 31 0, L_0000018baecf3ab0;  alias, 1 drivers
v0000018baec86420_0 .net "s", 0 0, v0000018baec16ad0_0;  alias, 1 drivers
L_0000018baecf3ab0 .functor MUXZ 32, v0000018baec8fd40_0, v0000018baec866a0_0, L_0000018baecf6870, C4<>;
S_0000018baebd5400 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018baeb86af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018baeb86b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000018baeb86b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018baeb86b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000018baeb86bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018baeb86c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018baeb86c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018baeb86c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018baeb86cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018baeb86ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018baeb86d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018baeb86d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018baec98b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018baec86f60_0 .net/2u *"_ivl_0", 31 0, L_0000018baec98b10;  1 drivers
v0000018baec87140_0 .net "opSel", 3 0, v0000018baec16670_0;  alias, 1 drivers
v0000018baec87b40_0 .net "operand1", 31 0, L_0000018baecf4050;  alias, 1 drivers
v0000018baec87f00_0 .net "operand2", 31 0, L_0000018baecf00b0;  alias, 1 drivers
v0000018baec866a0_0 .var "result", 31 0;
v0000018baec86060_0 .net "zero", 0 0, L_0000018baecf3830;  alias, 1 drivers
E_0000018baec0b800 .event anyedge, v0000018baec16670_0, v0000018baec87b40_0, v0000018baec16530_0;
L_0000018baecf3830 .cmp/eq 32, v0000018baec866a0_0, L_0000018baec98b10;
S_0000018baeb86da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000018baec8a030 .param/l "RType" 0 4 2, C4<000000>;
P_0000018baec8a068 .param/l "add" 0 4 5, C4<100000>;
P_0000018baec8a0a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018baec8a0d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018baec8a110 .param/l "and_" 0 4 5, C4<100100>;
P_0000018baec8a148 .param/l "andi" 0 4 8, C4<001100>;
P_0000018baec8a180 .param/l "beq" 0 4 10, C4<000100>;
P_0000018baec8a1b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018baec8a1f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018baec8a228 .param/l "j" 0 4 12, C4<000010>;
P_0000018baec8a260 .param/l "jal" 0 4 12, C4<000011>;
P_0000018baec8a298 .param/l "jr" 0 4 6, C4<001000>;
P_0000018baec8a2d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018baec8a308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018baec8a340 .param/l "or_" 0 4 5, C4<100101>;
P_0000018baec8a378 .param/l "ori" 0 4 8, C4<001101>;
P_0000018baec8a3b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018baec8a3e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018baec8a420 .param/l "slt" 0 4 5, C4<101010>;
P_0000018baec8a458 .param/l "slti" 0 4 8, C4<101010>;
P_0000018baec8a490 .param/l "srl" 0 4 6, C4<000010>;
P_0000018baec8a4c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018baec8a500 .param/l "subu" 0 4 5, C4<100011>;
P_0000018baec8a538 .param/l "sw" 0 4 8, C4<101011>;
P_0000018baec8a570 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018baec8a5a8 .param/l "xori" 0 4 8, C4<001110>;
v0000018baec86100_0 .var "PCsrc", 1 0;
v0000018baec86b00_0 .net "excep_flag", 0 0, o0000018baec41888;  alias, 0 drivers
v0000018baec861a0_0 .net "funct", 5 0, L_0000018baec966c0;  alias, 1 drivers
v0000018baec86240_0 .net "opcode", 5 0, L_0000018baec96bc0;  alias, 1 drivers
v0000018baec86ba0_0 .net "operand1", 31 0, L_0000018baec210e0;  alias, 1 drivers
v0000018baec86880_0 .net "operand2", 31 0, L_0000018baecf00b0;  alias, 1 drivers
v0000018baec864c0_0 .net "rst", 0 0, v0000018baec978e0_0;  alias, 1 drivers
E_0000018baec0be80/0 .event anyedge, v0000018baec17390_0, v0000018baec86b00_0, v0000018baec171b0_0, v0000018baec87e60_0;
E_0000018baec0be80/1 .event anyedge, v0000018baec16530_0, v0000018baec16f30_0;
E_0000018baec0be80 .event/or E_0000018baec0be80/0, E_0000018baec0be80/1;
S_0000018baebbb6b0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018baec871e0 .array "DataMem", 0 1023, 31 0;
v0000018baec86740_0 .net "address", 31 0, v0000018baec866a0_0;  alias, 1 drivers
v0000018baec86920_0 .net "clock", 0 0, L_0000018baebd9ae0;  1 drivers
v0000018baec87280_0 .net "data", 31 0, L_0000018baec212a0;  alias, 1 drivers
v0000018baec902e0_0 .var/i "i", 31 0;
v0000018baec8fd40_0 .var "q", 31 0;
v0000018baec8fac0_0 .net "rden", 0 0, v0000018baec16850_0;  alias, 1 drivers
v0000018baec90380_0 .net "wren", 0 0, v0000018baec168f0_0;  alias, 1 drivers
E_0000018baec0b740 .event posedge, v0000018baec86920_0;
S_0000018baebbb840 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000018baeba5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018baec0b5c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018baec90920_0 .net "PCin", 31 0, L_0000018baecf0c90;  alias, 1 drivers
v0000018baec911e0_0 .var "PCout", 31 0;
v0000018baec909c0_0 .net "clk", 0 0, L_0000018baec20660;  alias, 1 drivers
v0000018baec8f8e0_0 .net "rst", 0 0, v0000018baec978e0_0;  alias, 1 drivers
    .scope S_0000018baeb86da0;
T_0 ;
    %wait E_0000018baec0be80;
    %load/vec4 v0000018baec864c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018baec86100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018baec86b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018baec86100_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018baec86240_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000018baec86ba0_0;
    %load/vec4 v0000018baec86880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000018baec86240_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000018baec86ba0_0;
    %load/vec4 v0000018baec86880_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000018baec86240_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000018baec86240_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000018baec86240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000018baec861a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018baec86100_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018baec86100_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018baebbb840;
T_1 ;
    %wait E_0000018baec0a340;
    %load/vec4 v0000018baec8f8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018baec911e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018baec90920_0;
    %assign/vec4 v0000018baec911e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018baec3edc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018baebed0a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018baebed0a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018baebed0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %load/vec4 v0000018baebed0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018baebed0a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec177f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018baebbdc40;
T_3 ;
    %wait E_0000018baec0a6c0;
    %load/vec4 v0000018baec17390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018baec16b70_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018baec168f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018baec16ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018baec16850_0, 0;
    %assign/vec4 v0000018baec172f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018baec16b70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018baec16670_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018baec17f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018baec17570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018baec168f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018baec16ad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018baec16850_0, 0, 1;
    %store/vec4 v0000018baec172f0_0, 0, 1;
    %load/vec4 v0000018baec171b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec16b70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec172f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %load/vec4 v0000018baec16f30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec172f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018baec172f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec16850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec16ad0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec168f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018baec17f70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018baec16670_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018baebbddd0;
T_4 ;
    %wait E_0000018baec0a340;
    %fork t_1, S_0000018baeba5350;
    %jmp t_0;
    .scope S_0000018baeba5350;
t_1 ;
    %load/vec4 v0000018baec862e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018baebee220_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018baebee220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018baebee220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec87960, 0, 4;
    %load/vec4 v0000018baebee220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018baebee220_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018baec86380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018baec878c0_0;
    %load/vec4 v0000018baec87780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec87960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec87960, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018baebbddd0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018baebbddd0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018baec86c40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018baec86c40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018baec86c40_0;
    %ix/getv/s 4, v0000018baec86c40_0;
    %load/vec4a v0000018baec87960, 4;
    %ix/getv/s 4, v0000018baec86c40_0;
    %load/vec4a v0000018baec87960, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018baec86c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018baec86c40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018baebd5400;
T_6 ;
    %wait E_0000018baec0b800;
    %load/vec4 v0000018baec87140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %add;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %sub;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %and;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %or;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %xor;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %or;
    %inv;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018baec87b40_0;
    %load/vec4 v0000018baec87f00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018baec87f00_0;
    %load/vec4 v0000018baec87b40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018baec87b40_0;
    %ix/getv 4, v0000018baec87f00_0;
    %shiftl 4;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018baec87b40_0;
    %ix/getv 4, v0000018baec87f00_0;
    %shiftr 4;
    %assign/vec4 v0000018baec866a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018baebbb6b0;
T_7 ;
    %wait E_0000018baec0b740;
    %load/vec4 v0000018baec8fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018baec86740_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018baec871e0, 4;
    %assign/vec4 v0000018baec8fd40_0, 0;
T_7.0 ;
    %load/vec4 v0000018baec90380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018baec87280_0;
    %ix/getv 3, v0000018baec86740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018baec871e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018baebbb6b0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000018baebbb6b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018baec902e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018baec902e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018baec902e0_0;
    %load/vec4a v0000018baec871e0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v0000018baec902e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018baec902e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018baec902e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018baeba5c90;
T_10 ;
    %wait E_0000018baec0a340;
    %load/vec4 v0000018baec96c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018baec93cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018baec93cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018baec93cc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018baec25410;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018baec96440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018baec978e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018baec25410;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018baec96440_0;
    %inv;
    %assign/vec4 v0000018baec96440_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018baec25410;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018baec978e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018baec978e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000018baec96b20_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
