
First_car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800a2c8  0800a2c8  0001a2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a70c  0800a70c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a70c  0800a70c  0001a70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a714  0800a714  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a714  0800a714  0001a714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a718  0800a718  0001a718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800a71c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d80  200001d4  0800a8f0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f54  0800a8f0  00020f54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bfee  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cda  00000000  00000000  0003c235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b8  00000000  00000000  0003ff10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001359  00000000  00000000  000417c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005bd5  00000000  00000000  00042b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eb17  00000000  00000000  000486f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4b47  00000000  00000000  0006720d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007820  00000000  00000000  0014bd54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00153574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a2b0 	.word	0x0800a2b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800a2b0 	.word	0x0800a2b0

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20000838 	.word	0x20000838
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2uiz>:
 8000c88:	004a      	lsls	r2, r1, #1
 8000c8a:	d211      	bcs.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c90:	d211      	bcs.n	8000cb6 <__aeabi_d2uiz+0x2e>
 8000c92:	d50d      	bpl.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c9c:	d40e      	bmi.n	8000cbc <__aeabi_d2uiz+0x34>
 8000c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000caa:	fa23 f002 	lsr.w	r0, r3, r2
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cba:	d102      	bne.n	8000cc2 <__aeabi_d2uiz+0x3a>
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	4770      	bx	lr
 8000cc2:	f04f 0000 	mov.w	r0, #0
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2f>:
 8000cc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ccc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000cd0:	bf24      	itt	cs
 8000cd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000cd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000cda:	d90d      	bls.n	8000cf8 <__aeabi_d2f+0x30>
 8000cdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ce0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ce4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ce8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cfc:	d121      	bne.n	8000d42 <__aeabi_d2f+0x7a>
 8000cfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d02:	bfbc      	itt	lt
 8000d04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d08:	4770      	bxlt	lr
 8000d0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d12:	f1c2 0218 	rsb	r2, r2, #24
 8000d16:	f1c2 0c20 	rsb	ip, r2, #32
 8000d1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d22:	bf18      	it	ne
 8000d24:	f040 0001 	orrne.w	r0, r0, #1
 8000d28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d34:	ea40 000c 	orr.w	r0, r0, ip
 8000d38:	fa23 f302 	lsr.w	r3, r3, r2
 8000d3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d40:	e7cc      	b.n	8000cdc <__aeabi_d2f+0x14>
 8000d42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d46:	d107      	bne.n	8000d58 <__aeabi_d2f+0x90>
 8000d48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d56:	4770      	bxne	lr
 8000d58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b970 	b.w	8001060 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f806 	bl	8000d98 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__udivmoddi4>:
 8000d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d9c:	9e08      	ldr	r6, [sp, #32]
 8000d9e:	460d      	mov	r5, r1
 8000da0:	4604      	mov	r4, r0
 8000da2:	460f      	mov	r7, r1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d14a      	bne.n	8000e3e <__udivmoddi4+0xa6>
 8000da8:	428a      	cmp	r2, r1
 8000daa:	4694      	mov	ip, r2
 8000dac:	d965      	bls.n	8000e7a <__udivmoddi4+0xe2>
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	b143      	cbz	r3, 8000dc6 <__udivmoddi4+0x2e>
 8000db4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000db8:	f1c3 0220 	rsb	r2, r3, #32
 8000dbc:	409f      	lsls	r7, r3
 8000dbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc2:	4317      	orrs	r7, r2
 8000dc4:	409c      	lsls	r4, r3
 8000dc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000dca:	fa1f f58c 	uxth.w	r5, ip
 8000dce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dd2:	0c22      	lsrs	r2, r4, #16
 8000dd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ddc:	fb01 f005 	mul.w	r0, r1, r5
 8000de0:	4290      	cmp	r0, r2
 8000de2:	d90a      	bls.n	8000dfa <__udivmoddi4+0x62>
 8000de4:	eb1c 0202 	adds.w	r2, ip, r2
 8000de8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dec:	f080 811c 	bcs.w	8001028 <__udivmoddi4+0x290>
 8000df0:	4290      	cmp	r0, r2
 8000df2:	f240 8119 	bls.w	8001028 <__udivmoddi4+0x290>
 8000df6:	3902      	subs	r1, #2
 8000df8:	4462      	add	r2, ip
 8000dfa:	1a12      	subs	r2, r2, r0
 8000dfc:	b2a4      	uxth	r4, r4
 8000dfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0a:	fb00 f505 	mul.w	r5, r0, r5
 8000e0e:	42a5      	cmp	r5, r4
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x90>
 8000e12:	eb1c 0404 	adds.w	r4, ip, r4
 8000e16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1a:	f080 8107 	bcs.w	800102c <__udivmoddi4+0x294>
 8000e1e:	42a5      	cmp	r5, r4
 8000e20:	f240 8104 	bls.w	800102c <__udivmoddi4+0x294>
 8000e24:	4464      	add	r4, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e2c:	1b64      	subs	r4, r4, r5
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11e      	cbz	r6, 8000e3a <__udivmoddi4+0xa2>
 8000e32:	40dc      	lsrs	r4, r3
 8000e34:	2300      	movs	r3, #0
 8000e36:	e9c6 4300 	strd	r4, r3, [r6]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0xbc>
 8000e42:	2e00      	cmp	r6, #0
 8000e44:	f000 80ed 	beq.w	8001022 <__udivmoddi4+0x28a>
 8000e48:	2100      	movs	r1, #0
 8000e4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000e4e:	4608      	mov	r0, r1
 8000e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e54:	fab3 f183 	clz	r1, r3
 8000e58:	2900      	cmp	r1, #0
 8000e5a:	d149      	bne.n	8000ef0 <__udivmoddi4+0x158>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	d302      	bcc.n	8000e66 <__udivmoddi4+0xce>
 8000e60:	4282      	cmp	r2, r0
 8000e62:	f200 80f8 	bhi.w	8001056 <__udivmoddi4+0x2be>
 8000e66:	1a84      	subs	r4, r0, r2
 8000e68:	eb65 0203 	sbc.w	r2, r5, r3
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	4617      	mov	r7, r2
 8000e70:	2e00      	cmp	r6, #0
 8000e72:	d0e2      	beq.n	8000e3a <__udivmoddi4+0xa2>
 8000e74:	e9c6 4700 	strd	r4, r7, [r6]
 8000e78:	e7df      	b.n	8000e3a <__udivmoddi4+0xa2>
 8000e7a:	b902      	cbnz	r2, 8000e7e <__udivmoddi4+0xe6>
 8000e7c:	deff      	udf	#255	; 0xff
 8000e7e:	fab2 f382 	clz	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 8090 	bne.w	8000fa8 <__udivmoddi4+0x210>
 8000e88:	1a8a      	subs	r2, r1, r2
 8000e8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	2101      	movs	r1, #1
 8000e94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e98:	fb07 2015 	mls	r0, r7, r5, r2
 8000e9c:	0c22      	lsrs	r2, r4, #16
 8000e9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ea2:	fb0e f005 	mul.w	r0, lr, r5
 8000ea6:	4290      	cmp	r0, r2
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x124>
 8000eaa:	eb1c 0202 	adds.w	r2, ip, r2
 8000eae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x122>
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	f200 80cb 	bhi.w	8001050 <__udivmoddi4+0x2b8>
 8000eba:	4645      	mov	r5, r8
 8000ebc:	1a12      	subs	r2, r2, r0
 8000ebe:	b2a4      	uxth	r4, r4
 8000ec0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ec4:	fb07 2210 	mls	r2, r7, r0, r2
 8000ec8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ecc:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed0:	45a6      	cmp	lr, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x14e>
 8000ed4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000edc:	d202      	bcs.n	8000ee4 <__udivmoddi4+0x14c>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f200 80bb 	bhi.w	800105a <__udivmoddi4+0x2c2>
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	eba4 040e 	sub.w	r4, r4, lr
 8000eea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eee:	e79f      	b.n	8000e30 <__udivmoddi4+0x98>
 8000ef0:	f1c1 0720 	rsb	r7, r1, #32
 8000ef4:	408b      	lsls	r3, r1
 8000ef6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000efe:	fa05 f401 	lsl.w	r4, r5, r1
 8000f02:	fa20 f307 	lsr.w	r3, r0, r7
 8000f06:	40fd      	lsrs	r5, r7
 8000f08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f0c:	4323      	orrs	r3, r4
 8000f0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f12:	fa1f fe8c 	uxth.w	lr, ip
 8000f16:	fb09 5518 	mls	r5, r9, r8, r5
 8000f1a:	0c1c      	lsrs	r4, r3, #16
 8000f1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f20:	fb08 f50e 	mul.w	r5, r8, lr
 8000f24:	42a5      	cmp	r5, r4
 8000f26:	fa02 f201 	lsl.w	r2, r2, r1
 8000f2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000f2e:	d90b      	bls.n	8000f48 <__udivmoddi4+0x1b0>
 8000f30:	eb1c 0404 	adds.w	r4, ip, r4
 8000f34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f38:	f080 8088 	bcs.w	800104c <__udivmoddi4+0x2b4>
 8000f3c:	42a5      	cmp	r5, r4
 8000f3e:	f240 8085 	bls.w	800104c <__udivmoddi4+0x2b4>
 8000f42:	f1a8 0802 	sub.w	r8, r8, #2
 8000f46:	4464      	add	r4, ip
 8000f48:	1b64      	subs	r4, r4, r5
 8000f4a:	b29d      	uxth	r5, r3
 8000f4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f50:	fb09 4413 	mls	r4, r9, r3, r4
 8000f54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f5c:	45a6      	cmp	lr, r4
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x1da>
 8000f60:	eb1c 0404 	adds.w	r4, ip, r4
 8000f64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f68:	d26c      	bcs.n	8001044 <__udivmoddi4+0x2ac>
 8000f6a:	45a6      	cmp	lr, r4
 8000f6c:	d96a      	bls.n	8001044 <__udivmoddi4+0x2ac>
 8000f6e:	3b02      	subs	r3, #2
 8000f70:	4464      	add	r4, ip
 8000f72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f76:	fba3 9502 	umull	r9, r5, r3, r2
 8000f7a:	eba4 040e 	sub.w	r4, r4, lr
 8000f7e:	42ac      	cmp	r4, r5
 8000f80:	46c8      	mov	r8, r9
 8000f82:	46ae      	mov	lr, r5
 8000f84:	d356      	bcc.n	8001034 <__udivmoddi4+0x29c>
 8000f86:	d053      	beq.n	8001030 <__udivmoddi4+0x298>
 8000f88:	b156      	cbz	r6, 8000fa0 <__udivmoddi4+0x208>
 8000f8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f92:	fa04 f707 	lsl.w	r7, r4, r7
 8000f96:	40ca      	lsrs	r2, r1
 8000f98:	40cc      	lsrs	r4, r1
 8000f9a:	4317      	orrs	r7, r2
 8000f9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa8:	f1c3 0120 	rsb	r1, r3, #32
 8000fac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000fb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000fb8:	409d      	lsls	r5, r3
 8000fba:	432a      	orrs	r2, r5
 8000fbc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc0:	fa1f fe8c 	uxth.w	lr, ip
 8000fc4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fc8:	fb07 1510 	mls	r5, r7, r0, r1
 8000fcc:	0c11      	lsrs	r1, r2, #16
 8000fce:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fd2:	fb00 f50e 	mul.w	r5, r0, lr
 8000fd6:	428d      	cmp	r5, r1
 8000fd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x258>
 8000fde:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fe6:	d22f      	bcs.n	8001048 <__udivmoddi4+0x2b0>
 8000fe8:	428d      	cmp	r5, r1
 8000fea:	d92d      	bls.n	8001048 <__udivmoddi4+0x2b0>
 8000fec:	3802      	subs	r0, #2
 8000fee:	4461      	add	r1, ip
 8000ff0:	1b49      	subs	r1, r1, r5
 8000ff2:	b292      	uxth	r2, r2
 8000ff4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ff8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	fb05 f10e 	mul.w	r1, r5, lr
 8001004:	4291      	cmp	r1, r2
 8001006:	d908      	bls.n	800101a <__udivmoddi4+0x282>
 8001008:	eb1c 0202 	adds.w	r2, ip, r2
 800100c:	f105 38ff 	add.w	r8, r5, #4294967295
 8001010:	d216      	bcs.n	8001040 <__udivmoddi4+0x2a8>
 8001012:	4291      	cmp	r1, r2
 8001014:	d914      	bls.n	8001040 <__udivmoddi4+0x2a8>
 8001016:	3d02      	subs	r5, #2
 8001018:	4462      	add	r2, ip
 800101a:	1a52      	subs	r2, r2, r1
 800101c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001020:	e738      	b.n	8000e94 <__udivmoddi4+0xfc>
 8001022:	4631      	mov	r1, r6
 8001024:	4630      	mov	r0, r6
 8001026:	e708      	b.n	8000e3a <__udivmoddi4+0xa2>
 8001028:	4639      	mov	r1, r7
 800102a:	e6e6      	b.n	8000dfa <__udivmoddi4+0x62>
 800102c:	4610      	mov	r0, r2
 800102e:	e6fb      	b.n	8000e28 <__udivmoddi4+0x90>
 8001030:	4548      	cmp	r0, r9
 8001032:	d2a9      	bcs.n	8000f88 <__udivmoddi4+0x1f0>
 8001034:	ebb9 0802 	subs.w	r8, r9, r2
 8001038:	eb65 0e0c 	sbc.w	lr, r5, ip
 800103c:	3b01      	subs	r3, #1
 800103e:	e7a3      	b.n	8000f88 <__udivmoddi4+0x1f0>
 8001040:	4645      	mov	r5, r8
 8001042:	e7ea      	b.n	800101a <__udivmoddi4+0x282>
 8001044:	462b      	mov	r3, r5
 8001046:	e794      	b.n	8000f72 <__udivmoddi4+0x1da>
 8001048:	4640      	mov	r0, r8
 800104a:	e7d1      	b.n	8000ff0 <__udivmoddi4+0x258>
 800104c:	46d0      	mov	r8, sl
 800104e:	e77b      	b.n	8000f48 <__udivmoddi4+0x1b0>
 8001050:	3d02      	subs	r5, #2
 8001052:	4462      	add	r2, ip
 8001054:	e732      	b.n	8000ebc <__udivmoddi4+0x124>
 8001056:	4608      	mov	r0, r1
 8001058:	e70a      	b.n	8000e70 <__udivmoddi4+0xd8>
 800105a:	4464      	add	r4, ip
 800105c:	3802      	subs	r0, #2
 800105e:	e742      	b.n	8000ee6 <__udivmoddi4+0x14e>

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <HAL_TIM_IC_CaptureCallback>:


/***************************************Interrupts_Call_Backs********************************************************/

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 || htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001074:	d10c      	bne.n	8001090 <HAL_TIM_IC_CaptureCallback+0x2c>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	7f1b      	ldrb	r3, [r3, #28]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d003      	beq.n	8001086 <HAL_TIM_IC_CaptureCallback+0x22>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	7f1b      	ldrb	r3, [r3, #28]
 8001082:	2b02      	cmp	r3, #2
 8001084:	d104      	bne.n	8001090 <HAL_TIM_IC_CaptureCallback+0x2c>
	{
		edges_counter++;
 8001086:	4b05      	ldr	r3, [pc, #20]	; (800109c <HAL_TIM_IC_CaptureCallback+0x38>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	3301      	adds	r3, #1
 800108c:	4a03      	ldr	r2, [pc, #12]	; (800109c <HAL_TIM_IC_CaptureCallback+0x38>)
 800108e:	6013      	str	r3, [r2, #0]
	}
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	200001f0 	.word	0x200001f0

080010a0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af02      	add	r7, sp, #8
 80010a6:	6078      	str	r0, [r7, #4]
	/*Bluetooth interrupt*/
	if(huart->Instance==USART3)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a16      	ldr	r2, [pc, #88]	; (8001108 <HAL_UART_RxCpltCallback+0x68>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d110      	bne.n	80010d4 <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_UART_Receive_IT(&huart3, &received_char, 1);
 80010b2:	2201      	movs	r2, #1
 80010b4:	4915      	ldr	r1, [pc, #84]	; (800110c <HAL_UART_RxCpltCallback+0x6c>)
 80010b6:	4816      	ldr	r0, [pc, #88]	; (8001110 <HAL_UART_RxCpltCallback+0x70>)
 80010b8:	f003 ff8d 	bl	8004fd6 <HAL_UART_Receive_IT>

		/*Give the Notification to the CarControl task*/
		xTaskNotifyFromISR(Handle_CarControl,NULL,eNoAction,NULL);
 80010bc:	4b15      	ldr	r3, [pc, #84]	; (8001114 <HAL_UART_RxCpltCallback+0x74>)
 80010be:	6818      	ldr	r0, [r3, #0]
 80010c0:	2300      	movs	r3, #0
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	2300      	movs	r3, #0
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2300      	movs	r3, #0
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	f005 f84d 	bl	800616c <xTaskGenericNotifyFromISR>

		/*Give the Notification to the Recieve esp task*/
		xTaskNotifyFromISR(Handle_ESP_Status,NULL,eNoAction,NULL);

	}
}
 80010d2:	e014      	b.n	80010fe <HAL_UART_RxCpltCallback+0x5e>
	else if(huart->Instance==UART5)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a0f      	ldr	r2, [pc, #60]	; (8001118 <HAL_UART_RxCpltCallback+0x78>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d10f      	bne.n	80010fe <HAL_UART_RxCpltCallback+0x5e>
		HAL_UART_Receive_IT(&huart5,&ESP_Recieved_Char,1);
 80010de:	2201      	movs	r2, #1
 80010e0:	490e      	ldr	r1, [pc, #56]	; (800111c <HAL_UART_RxCpltCallback+0x7c>)
 80010e2:	480f      	ldr	r0, [pc, #60]	; (8001120 <HAL_UART_RxCpltCallback+0x80>)
 80010e4:	f003 ff77 	bl	8004fd6 <HAL_UART_Receive_IT>
		xTaskNotifyFromISR(Handle_ESP_Status,NULL,eNoAction,NULL);
 80010e8:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <HAL_UART_RxCpltCallback+0x84>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	2300      	movs	r3, #0
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	2300      	movs	r3, #0
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2300      	movs	r3, #0
 80010f6:	2200      	movs	r2, #0
 80010f8:	2100      	movs	r1, #0
 80010fa:	f005 f837 	bl	800616c <xTaskGenericNotifyFromISR>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40004800 	.word	0x40004800
 800110c:	20000730 	.word	0x20000730
 8001110:	200006a8 	.word	0x200006a8
 8001114:	20000734 	.word	0x20000734
 8001118:	40005000 	.word	0x40005000
 800111c:	20000731 	.word	0x20000731
 8001120:	20000620 	.word	0x20000620
 8001124:	2000073c 	.word	0x2000073c

08001128 <LCD_HighLightIntensity_Warning>:

/***************************************Static Functions Definition***********************************************/
static void LCD_Print_WarningSign(void);

void LCD_HighLightIntensity_Warning()
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0

	/*Printing the warning sign*/
	LCD_Print_WarningSign();
 800112c:	f000 f814 	bl	8001158 <LCD_Print_WarningSign>

	/*Printing the warning message to the driver*/
	LCD_voidSetPositionXY(1,0);
 8001130:	2100      	movs	r1, #0
 8001132:	2001      	movs	r0, #1
 8001134:	f000 f950 	bl	80013d8 <LCD_voidSetPositionXY>
	LCD_voidSendString("Dim your");
 8001138:	4805      	ldr	r0, [pc, #20]	; (8001150 <LCD_HighLightIntensity_Warning+0x28>)
 800113a:	f000 f931 	bl	80013a0 <LCD_voidSendString>

	LCD_voidSetPositionXY(2,0);
 800113e:	2100      	movs	r1, #0
 8001140:	2002      	movs	r0, #2
 8001142:	f000 f949 	bl	80013d8 <LCD_voidSetPositionXY>
	LCD_voidSendString("Light ASAP!");
 8001146:	4803      	ldr	r0, [pc, #12]	; (8001154 <LCD_HighLightIntensity_Warning+0x2c>)
 8001148:	f000 f92a 	bl	80013a0 <LCD_voidSendString>

}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	0800a2c8 	.word	0x0800a2c8
 8001154:	0800a2d4 	.word	0x0800a2d4

08001158 <LCD_Print_WarningSign>:
	LCD_voidSendString("Slow Down");


}
static void LCD_Print_WarningSign(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b094      	sub	sp, #80	; 0x50
 800115c:	af00      	add	r7, sp, #0
	/*Saving the elemetents of each block of the LCD in multiple arrays to be sent to the special charachter function*/

	uint8_t LCD_R1_C16_Array[8] =
 800115e:	4a40      	ldr	r2, [pc, #256]	; (8001260 <LCD_Print_WarningSign+0x108>)
 8001160:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001168:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001110,
			0b00001110,
			0b00001110
	};

	uint8_t LCD_R1_C17_Array[8] =
 800116c:	4a3d      	ldr	r2, [pc, #244]	; (8001264 <LCD_Print_WarningSign+0x10c>)
 800116e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001172:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001176:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00000100,
			0b00000010,
			0b00000001
	};
	uint8_t LCD_R1_C15_Array[8] =
 800117a:	4a3b      	ldr	r2, [pc, #236]	; (8001268 <LCD_Print_WarningSign+0x110>)
 800117c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001180:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001184:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000100,
			0b00001000,
			0b00010000
	};

	uint8_t LCD_R2_C14_Array[8] =
 8001188:	4a38      	ldr	r2, [pc, #224]	; (800126c <LCD_Print_WarningSign+0x114>)
 800118a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800118e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001192:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00011111
	};

	uint8_t LCD_R2_C18_Array[8] =
 8001196:	4a36      	ldr	r2, [pc, #216]	; (8001270 <LCD_Print_WarningSign+0x118>)
 8001198:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800119c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011a0:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C13_Array[8] =
 80011a4:	4a33      	ldr	r2, [pc, #204]	; (8001274 <LCD_Print_WarningSign+0x11c>)
 80011a6:	f107 0320 	add.w	r3, r7, #32
 80011aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011ae:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000001,
			0b00000010,
			0b00000100,
			0b00011111
	};
	uint8_t LCD_R2_C19_Array[8] =
 80011b2:	4a31      	ldr	r2, [pc, #196]	; (8001278 <LCD_Print_WarningSign+0x120>)
 80011b4:	f107 0318 	add.w	r3, r7, #24
 80011b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011bc:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00000100,
			0b00000010,
			0b00011111
	};
	uint8_t LCD_R2_C15_Array[8] =
 80011c0:	4a2e      	ldr	r2, [pc, #184]	; (800127c <LCD_Print_WarningSign+0x124>)
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011ca:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C17_Array[8] =
 80011ce:	4a2b      	ldr	r2, [pc, #172]	; (800127c <LCD_Print_WarningSign+0x124>)
 80011d0:	f107 0308 	add.w	r3, r7, #8
 80011d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011d8:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C16_Array[8] =
 80011dc:	4a28      	ldr	r2, [pc, #160]	; (8001280 <LCD_Print_WarningSign+0x128>)
 80011de:	463b      	mov	r3, r7
 80011e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e4:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00011111
	};


	LCD_voidDrawSpecialCharachter(&LCD_R1_C15_Array, 0, 1, 15);
 80011e8:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80011ec:	230f      	movs	r3, #15
 80011ee:	2201      	movs	r2, #1
 80011f0:	2100      	movs	r1, #0
 80011f2:	f000 f93e 	bl	8001472 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C16_Array, 1, 1, 16);
 80011f6:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80011fa:	2310      	movs	r3, #16
 80011fc:	2201      	movs	r2, #1
 80011fe:	2101      	movs	r1, #1
 8001200:	f000 f937 	bl	8001472 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C17_Array, 2, 1, 17);
 8001204:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001208:	2311      	movs	r3, #17
 800120a:	2201      	movs	r2, #1
 800120c:	2102      	movs	r1, #2
 800120e:	f000 f930 	bl	8001472 <LCD_voidDrawSpecialCharachter>

	LCD_voidDrawSpecialCharachter(&LCD_R2_C14_Array, 3, 2, 14);
 8001212:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001216:	230e      	movs	r3, #14
 8001218:	2202      	movs	r2, #2
 800121a:	2103      	movs	r1, #3
 800121c:	f000 f929 	bl	8001472 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C15_Array, 4, 2, 15);
 8001220:	f107 0010 	add.w	r0, r7, #16
 8001224:	230f      	movs	r3, #15
 8001226:	2202      	movs	r2, #2
 8001228:	2104      	movs	r1, #4
 800122a:	f000 f922 	bl	8001472 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C16_Array, 5, 2, 16);
 800122e:	4638      	mov	r0, r7
 8001230:	2310      	movs	r3, #16
 8001232:	2202      	movs	r2, #2
 8001234:	2105      	movs	r1, #5
 8001236:	f000 f91c 	bl	8001472 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C17_Array, 6, 2, 17);
 800123a:	f107 0008 	add.w	r0, r7, #8
 800123e:	2311      	movs	r3, #17
 8001240:	2202      	movs	r2, #2
 8001242:	2106      	movs	r1, #6
 8001244:	f000 f915 	bl	8001472 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C18_Array, 7, 2, 18);
 8001248:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800124c:	2312      	movs	r3, #18
 800124e:	2202      	movs	r2, #2
 8001250:	2107      	movs	r1, #7
 8001252:	f000 f90e 	bl	8001472 <LCD_voidDrawSpecialCharachter>




}
 8001256:	bf00      	nop
 8001258:	3750      	adds	r7, #80	; 0x50
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	0800a314 	.word	0x0800a314
 8001264:	0800a31c 	.word	0x0800a31c
 8001268:	0800a324 	.word	0x0800a324
 800126c:	0800a32c 	.word	0x0800a32c
 8001270:	0800a334 	.word	0x0800a334
 8001274:	0800a33c 	.word	0x0800a33c
 8001278:	0800a344 	.word	0x0800a344
 800127c:	0800a34c 	.word	0x0800a34c
 8001280:	0800a354 	.word	0x0800a354

08001284 <LCD_voidInit>:
#define LCD_SLAVE_ADDRESS 0b01001110

extern I2C_HandleTypeDef hi2c1;

void LCD_voidInit(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
	/*Setting 4 bits interface(Twice as the datasheet specefies)*/
	LCD_voidSendCommand(0b00110011);
 8001288:	2033      	movs	r0, #51	; 0x33
 800128a:	f000 f829 	bl	80012e0 <LCD_voidSendCommand>
	LCD_voidSendCommand(0b00110010);
 800128e:	2032      	movs	r0, #50	; 0x32
 8001290:	f000 f826 	bl	80012e0 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001294:	2032      	movs	r0, #50	; 0x32
 8001296:	f001 faa9 	bl	80027ec <HAL_Delay>
	/*Setting the LCD Function*/
	LCD_voidSendCommand(0b00101000);
 800129a:	2028      	movs	r0, #40	; 0x28
 800129c:	f000 f820 	bl	80012e0 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012a0:	2032      	movs	r0, #50	; 0x32
 80012a2:	f001 faa3 	bl	80027ec <HAL_Delay>
	/*Clearing the display*/
	LCD_voidSendCommand(0b00000001);
 80012a6:	2001      	movs	r0, #1
 80012a8:	f000 f81a 	bl	80012e0 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012ac:	2032      	movs	r0, #50	; 0x32
 80012ae:	f001 fa9d 	bl	80027ec <HAL_Delay>
	/*Set the entry mode*/
	LCD_voidSendCommand(0b00000110);
 80012b2:	2006      	movs	r0, #6
 80012b4:	f000 f814 	bl	80012e0 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012b8:	2032      	movs	r0, #50	; 0x32
 80012ba:	f001 fa97 	bl	80027ec <HAL_Delay>
	/*Set the display to on*/
	LCD_voidSendCommand(0b00001100);
 80012be:	200c      	movs	r0, #12
 80012c0:	f000 f80e 	bl	80012e0 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012c4:	2032      	movs	r0, #50	; 0x32
 80012c6:	f001 fa91 	bl	80027ec <HAL_Delay>
	/*Set the cursor to home */
	LCD_voidSendCommand(0b00000010);
 80012ca:	2002      	movs	r0, #2
 80012cc:	f000 f808 	bl	80012e0 <LCD_voidSendCommand>
	HAL_Delay(50);
 80012d0:	2032      	movs	r0, #50	; 0x32
 80012d2:	f001 fa8b 	bl	80027ec <HAL_Delay>
	/*and the Data address to 0*/
	LCD_voidSendCommand(0b10000000);
 80012d6:	2080      	movs	r0, #128	; 0x80
 80012d8:	f000 f802 	bl	80012e0 <LCD_voidSendCommand>

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}

080012e0 <LCD_voidSendCommand>:
void LCD_voidSendCommand(uint8_t Copy_uint8Command)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
 *
 *
 * 0b00000001 --> DataU --> 0b000000000-->0b00000001100
 *
 * */
	Local_uint8Local_uint8DataU=(Copy_uint8Command&0b11110000);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	f023 030f 	bic.w	r3, r3, #15
 80012f0:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Command<<4)&0b11110000);
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	011b      	lsls	r3, r3, #4
 80012f6:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001100; //EN=1 RS=0
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	f043 030c 	orr.w	r3, r3, #12
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001000; //EN=0 RS=0
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	f043 0308 	orr.w	r3, r3, #8
 8001308:	b2db      	uxtb	r3, r3
 800130a:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001100; //EN=1 RS=0
 800130c:	7bbb      	ldrb	r3, [r7, #14]
 800130e:	f043 030c 	orr.w	r3, r3, #12
 8001312:	b2db      	uxtb	r3, r3
 8001314:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001000; //EN=0 RS=0
 8001316:	7bbb      	ldrb	r3, [r7, #14]
 8001318:	f043 0308 	orr.w	r3, r3, #8
 800131c:	b2db      	uxtb	r3, r3
 800131e:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001320:	f107 0208 	add.w	r2, r7, #8
 8001324:	2364      	movs	r3, #100	; 0x64
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2304      	movs	r3, #4
 800132a:	214e      	movs	r1, #78	; 0x4e
 800132c:	4803      	ldr	r0, [pc, #12]	; (800133c <LCD_voidSendCommand+0x5c>)
 800132e:	f001 fee7 	bl	8003100 <HAL_I2C_Master_Transmit>
}
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000404 	.word	0x20000404

08001340 <LCD_voidSendCharachter>:

void LCD_voidSendCharachter(uint8_t Copy_uint8Charachter)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af02      	add	r7, sp, #8
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
	uint8_t Local_uint8Local_uint8DataU,Local_uint8Local_uint8DataL;
	uint8_t Local_uint8Local_uint8DataT[4];
	Local_uint8Local_uint8DataU=(Copy_uint8Charachter&0b11110000);
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f023 030f 	bic.w	r3, r3, #15
 8001350:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Charachter<<4)&0b11110000);
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	011b      	lsls	r3, r3, #4
 8001356:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001101; //EN=1 RS=0
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	f043 030d 	orr.w	r3, r3, #13
 800135e:	b2db      	uxtb	r3, r3
 8001360:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001001; //EN=0 RS=0
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	f043 0309 	orr.w	r3, r3, #9
 8001368:	b2db      	uxtb	r3, r3
 800136a:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001101; //EN=1 RS=0
 800136c:	7bbb      	ldrb	r3, [r7, #14]
 800136e:	f043 030d 	orr.w	r3, r3, #13
 8001372:	b2db      	uxtb	r3, r3
 8001374:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001001; //EN=0 RS=0
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	f043 0309 	orr.w	r3, r3, #9
 800137c:	b2db      	uxtb	r3, r3
 800137e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001380:	f107 0208 	add.w	r2, r7, #8
 8001384:	2364      	movs	r3, #100	; 0x64
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2304      	movs	r3, #4
 800138a:	214e      	movs	r1, #78	; 0x4e
 800138c:	4803      	ldr	r0, [pc, #12]	; (800139c <LCD_voidSendCharachter+0x5c>)
 800138e:	f001 feb7 	bl	8003100 <HAL_I2C_Master_Transmit>

}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000404 	.word	0x20000404

080013a0 <LCD_voidSendString>:

void LCD_voidSendString (uint8_t *Copy_pu8StringOfCharachters)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	uint8_t Local_uint8Counter=0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 80013ac:	e009      	b.n	80013c2 <LCD_voidSendString+0x22>
	{
		LCD_voidSendCharachter(Copy_pu8StringOfCharachters[Local_uint8Counter]);
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	4413      	add	r3, r2
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ffc2 	bl	8001340 <LCD_voidSendCharachter>
		Local_uint8Counter++;
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	3301      	adds	r3, #1
 80013c0:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	4413      	add	r3, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1ef      	bne.n	80013ae <LCD_voidSendString+0xe>
	}


}
 80013ce:	bf00      	nop
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <LCD_voidSetPositionXY>:
void LCD_voidSetPositionXY(uint8_t Copy_uint8Row,uint8_t Copy_uint8Column)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	460a      	mov	r2, r1
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	4613      	mov	r3, r2
 80013e6:	71bb      	strb	r3, [r7, #6]
	//1,add,add,add,add,add,add,add,0,0
	uint8_t Local_uint8PositionAddress = 0b10000000;
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	73fb      	strb	r3, [r7, #15]
	switch(Copy_uint8Row){
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b03      	cmp	r3, #3
 80013f0:	d82d      	bhi.n	800144e <LCD_voidSetPositionXY+0x76>
 80013f2:	a201      	add	r2, pc, #4	; (adr r2, 80013f8 <LCD_voidSetPositionXY+0x20>)
 80013f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f8:	08001409 	.word	0x08001409
 80013fc:	08001413 	.word	0x08001413
 8001400:	08001427 	.word	0x08001427
 8001404:	0800143b 	.word	0x0800143b
	case 0:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 0);
 8001408:	7bfa      	ldrb	r2, [r7, #15]
 800140a:	79bb      	ldrb	r3, [r7, #6]
 800140c:	4313      	orrs	r3, r2
 800140e:	73fb      	strb	r3, [r7, #15]
		break;
 8001410:	e01d      	b.n	800144e <LCD_voidSetPositionXY+0x76>
	case 1:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 64);
 8001412:	79bb      	ldrb	r3, [r7, #6]
 8001414:	3340      	adds	r3, #64	; 0x40
 8001416:	b2db      	uxtb	r3, r3
 8001418:	b25a      	sxtb	r2, r3
 800141a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141e:	4313      	orrs	r3, r2
 8001420:	b25b      	sxtb	r3, r3
 8001422:	73fb      	strb	r3, [r7, #15]
		break;
 8001424:	e013      	b.n	800144e <LCD_voidSetPositionXY+0x76>
	case 2:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 20);
 8001426:	79bb      	ldrb	r3, [r7, #6]
 8001428:	3314      	adds	r3, #20
 800142a:	b2db      	uxtb	r3, r3
 800142c:	b25a      	sxtb	r2, r3
 800142e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001432:	4313      	orrs	r3, r2
 8001434:	b25b      	sxtb	r3, r3
 8001436:	73fb      	strb	r3, [r7, #15]
		break;
 8001438:	e009      	b.n	800144e <LCD_voidSetPositionXY+0x76>
	case 3:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 84);
 800143a:	79bb      	ldrb	r3, [r7, #6]
 800143c:	3354      	adds	r3, #84	; 0x54
 800143e:	b2db      	uxtb	r3, r3
 8001440:	b25a      	sxtb	r2, r3
 8001442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001446:	4313      	orrs	r3, r2
 8001448:	b25b      	sxtb	r3, r3
 800144a:	73fb      	strb	r3, [r7, #15]
		break;
 800144c:	bf00      	nop
	}
		LCD_voidSendCommand(Local_uint8PositionAddress);
 800144e:	7bfb      	ldrb	r3, [r7, #15]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff ff45 	bl	80012e0 <LCD_voidSendCommand>
		HAL_Delay(1);
 8001456:	2001      	movs	r0, #1
 8001458:	f001 f9c8 	bl	80027ec <HAL_Delay>

}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	/*Clearing the display by command 0b00000001*/
	LCD_voidSendCommand(0b00000001);
 8001468:	2001      	movs	r0, #1
 800146a:	f7ff ff39 	bl	80012e0 <LCD_voidSendCommand>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}

08001472 <LCD_voidDrawSpecialCharachter>:
		}
	}
}

void LCD_voidDrawSpecialCharachter(uint8_t*Copy_puint8Pattern,uint8_t Copy_uint8LocationNum,uint8_t Copy_uint8RowNum,uint8_t Copy_uint8ColNum)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
 800147a:	4608      	mov	r0, r1
 800147c:	4611      	mov	r1, r2
 800147e:	461a      	mov	r2, r3
 8001480:	4603      	mov	r3, r0
 8001482:	70fb      	strb	r3, [r7, #3]
 8001484:	460b      	mov	r3, r1
 8001486:	70bb      	strb	r3, [r7, #2]
 8001488:	4613      	mov	r3, r2
 800148a:	707b      	strb	r3, [r7, #1]
	/*Accessing the CGRAM address*/
	uint8_t Local_uint8CGRAMAddress,Local_uint8Counter;
	Local_uint8CGRAMAddress=Copy_uint8LocationNum*8;
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	73bb      	strb	r3, [r7, #14]
	/*Accessing CGRAM of lcd by command 0b01xxxxxx*/
	LCD_voidSendCommand(Local_uint8CGRAMAddress+64);
 8001492:	7bbb      	ldrb	r3, [r7, #14]
 8001494:	3340      	adds	r3, #64	; 0x40
 8001496:	b2db      	uxtb	r3, r3
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff21 	bl	80012e0 <LCD_voidSendCommand>
	/*Write the pattern on CGRAM*/
	/*zy makont ba3mel fel string ha3mel hena , bas al fekra ane hawa2f al loop 3nd (((8))) ale howa max bytes
	 * in a location in the CGRAM fal user masaln e5tar location 0 fa2a5ro feh 8 charachters ale homa 8 bytes*/
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 800149e:	2300      	movs	r3, #0
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	e009      	b.n	80014b8 <LCD_voidDrawSpecialCharachter+0x46>
	{
		LCD_voidSendCharachter(Copy_puint8Pattern[Local_uint8Counter]);
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ff47 	bl	8001340 <LCD_voidSendCharachter>
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	3301      	adds	r3, #1
 80014b6:	73fb      	strb	r3, [r7, #15]
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	d9f2      	bls.n	80014a4 <LCD_voidDrawSpecialCharachter+0x32>
	}
	/*Keda e7na 7atena al pattern fe location mo3yn fel CGRAM, fa na2esna bas neb3at al pattern lel DDRAM 34an n7oto fel LCD */
	/*kona fo2 3malna command 34an ne access al CGRAM 34an ne access al DDRAM lazem command tany
	 * wel set position feha asln al command dah*/
	LCD_voidSetPositionXY(Copy_uint8RowNum,Copy_uint8ColNum);
 80014be:	787a      	ldrb	r2, [r7, #1]
 80014c0:	78bb      	ldrb	r3, [r7, #2]
 80014c2:	4611      	mov	r1, r2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ff87 	bl	80013d8 <LCD_voidSetPositionXY>
	LCD_voidSendCharachter(Copy_uint8LocationNum);
 80014ca:	78fb      	ldrb	r3, [r7, #3]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff37 	bl	8001340 <LCD_voidSendCharachter>
}
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <store_char>:
  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 80014da:	b480      	push	{r7}
 80014dc:	b085      	sub	sp, #20
 80014de:	af00      	add	r7, sp, #0
 80014e0:	4603      	mov	r3, r0
 80014e2:	6039      	str	r1, [r7, #0]
 80014e4:	71fb      	strb	r3, [r7, #7]
	 * increments by 1 for future storing, it doesnt coincide with the tail
	 * the % UART_BUFFER_SIZE checking if the index of the next storing procedure
	 * is bigger than the buffer size(ex this iteration stores in 512 byte and the next one
	 * will be in the 513 so i should reset the (i) to zero to repeat again)*/

  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80014ec:	3301      	adds	r3, #1
 80014ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014f2:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d009      	beq.n	8001514 <store_char+0x3a>
  {
	  /*Storing the charachter in the recent head pointed location*/
    buffer->buffer[buffer->head] = c;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	79f9      	ldrb	r1, [r7, #7]
 800150a:	54d1      	strb	r1, [r2, r3]

    /*After storing the character, incrementing the head for the next storing */
    buffer->head = i;
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 8001514:	bf00      	nop
 8001516:	3714      	adds	r7, #20
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	f003 0320 	and.w	r3, r3, #32
 800153e:	2b00      	cmp	r3, #0
 8001540:	d013      	beq.n	800156a <Uart_isr+0x4a>
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	f003 0320 	and.w	r3, r3, #32
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00e      	beq.n	800156a <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800155a:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <Uart_isr+0xb4>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	4611      	mov	r1, r2
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ffb9 	bl	80014da <store_char>
        return;
 8001568:	e031      	b.n	80015ce <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001570:	2b00      	cmp	r3, #0
 8001572:	d02c      	beq.n	80015ce <Uart_isr+0xae>
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800157a:	2b00      	cmp	r3, #0
 800157c:	d027      	beq.n	80015ce <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 800157e:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <Uart_isr+0xb8>)
 8001580:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <Uart_isr+0xb8>)
 8001586:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800158a:	429a      	cmp	r2, r3
 800158c:	d108      	bne.n	80015a0 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68da      	ldr	r2, [r3, #12]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800159c:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 800159e:	e015      	b.n	80015cc <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80015a0:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <Uart_isr+0xb8>)
 80015a2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015a6:	4a0c      	ldr	r2, [pc, #48]	; (80015d8 <Uart_isr+0xb8>)
 80015a8:	5cd3      	ldrb	r3, [r2, r3]
 80015aa:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <Uart_isr+0xb8>)
 80015ae:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80015b2:	3301      	adds	r3, #1
 80015b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <Uart_isr+0xb8>)
 80015ba:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	7bba      	ldrb	r2, [r7, #14]
 80015ca:	605a      	str	r2, [r3, #4]
    	return;
 80015cc:	bf00      	nop
    }
}
 80015ce:	3718      	adds	r7, #24
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20000400 	.word	0x20000400
 80015d8:	200001f8 	.word	0x200001f8

080015dc <Calculate_Car_Speed>:
#include "calculateSpeed.h"

extern uint32_t edges_counter;

float Calculate_Car_Speed()
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
	float Local_uint16Speed;
	Local_uint16Speed = (edges_counter/50)/(2000.0*60);
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <Calculate_Car_Speed+0x48>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a10      	ldr	r2, [pc, #64]	; (8001628 <Calculate_Car_Speed+0x4c>)
 80015e8:	fba2 2303 	umull	r2, r3, r2, r3
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe fff8 	bl	80005e4 <__aeabi_ui2d>
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <Calculate_Car_Speed+0x50>)
 80015fa:	f7ff f997 	bl	800092c <__aeabi_ddiv>
 80015fe:	4602      	mov	r2, r0
 8001600:	460b      	mov	r3, r1
 8001602:	4610      	mov	r0, r2
 8001604:	4619      	mov	r1, r3
 8001606:	f7ff fb5f 	bl	8000cc8 <__aeabi_d2f>
 800160a:	4603      	mov	r3, r0
 800160c:	607b      	str	r3, [r7, #4]
	edges_counter=0;
 800160e:	4b05      	ldr	r3, [pc, #20]	; (8001624 <Calculate_Car_Speed+0x48>)
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
	return Local_uint16Speed;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	ee07 3a90 	vmov	s15, r3
}
 800161a:	eeb0 0a67 	vmov.f32	s0, s15
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	200001f0 	.word	0x200001f0
 8001628:	51eb851f 	.word	0x51eb851f
 800162c:	40fd4c00 	.word	0x40fd4c00

08001630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001634:	f001 f898 	bl	8002768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001638:	f000 f828 	bl	800168c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800163c:	f000 fb10 	bl	8001c60 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001640:	f000 f884 	bl	800174c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001644:	f000 fa8e 	bl	8001b64 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001648:	f000 fab6 	bl	8001bb8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800164c:	f000 f908 	bl	8001860 <MX_TIM2_Init>
  MX_I2C2_Init();
 8001650:	f000 f8aa 	bl	80017a8 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001654:	f000 f8d6 	bl	8001804 <MX_I2C3_Init>
  MX_TIM3_Init();
 8001658:	f000 f966 	bl	8001928 <MX_TIM3_Init>
  MX_UART5_Init();
 800165c:	f000 fa58 	bl	8001b10 <MX_UART5_Init>
  MX_TIM6_Init();
 8001660:	f000 f9dc 	bl	8001a1c <MX_TIM6_Init>
  MX_TIM12_Init();
 8001664:	f000 fa10 	bl	8001a88 <MX_TIM12_Init>
  MX_USART6_UART_Init();
 8001668:	f000 fad0 	bl	8001c0c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

	/********************************Hardware_Initializing*********************************************/
  LCD_voidInit();
 800166c:	f7ff fe0a 	bl	8001284 <LCD_voidInit>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    LCD_HighLightIntensity_Warning();
 8001670:	f7ff fd5a 	bl	8001128 <LCD_HighLightIntensity_Warning>
    HAL_Delay(9000);
 8001674:	f242 3028 	movw	r0, #9000	; 0x2328
 8001678:	f001 f8b8 	bl	80027ec <HAL_Delay>
    LCD_voidClearDisplay();
 800167c:	f7ff fef2 	bl	8001464 <LCD_voidClearDisplay>
    HAL_Delay(2000);
 8001680:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001684:	f001 f8b2 	bl	80027ec <HAL_Delay>
    LCD_HighLightIntensity_Warning();
 8001688:	e7f2      	b.n	8001670 <main+0x40>
	...

0800168c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b094      	sub	sp, #80	; 0x50
 8001690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001692:	f107 031c 	add.w	r3, r7, #28
 8001696:	2234      	movs	r2, #52	; 0x34
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f006 fe71 	bl	8008382 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	4b23      	ldr	r3, [pc, #140]	; (8001744 <SystemClock_Config+0xb8>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b8:	4a22      	ldr	r2, [pc, #136]	; (8001744 <SystemClock_Config+0xb8>)
 80016ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016be:	6413      	str	r3, [r2, #64]	; 0x40
 80016c0:	4b20      	ldr	r3, [pc, #128]	; (8001744 <SystemClock_Config+0xb8>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016cc:	2300      	movs	r3, #0
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <SystemClock_Config+0xbc>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016d8:	4a1b      	ldr	r2, [pc, #108]	; (8001748 <SystemClock_Config+0xbc>)
 80016da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016de:	6013      	str	r3, [r2, #0]
 80016e0:	4b19      	ldr	r3, [pc, #100]	; (8001748 <SystemClock_Config+0xbc>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016e8:	603b      	str	r3, [r7, #0]
 80016ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016ec:	2302      	movs	r3, #2
 80016ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f0:	2301      	movs	r3, #1
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016f4:	2310      	movs	r3, #16
 80016f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	4618      	mov	r0, r3
 8001702:	f002 fafb 	bl	8003cfc <HAL_RCC_OscConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800170c:	f000 fb32 	bl	8001d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001710:	230f      	movs	r3, #15
 8001712:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001724:	f107 0308 	add.w	r3, r7, #8
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f001 fff0 	bl	8003710 <HAL_RCC_ClockConfig>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001736:	f000 fb1d 	bl	8001d74 <Error_Handler>
  }
}
 800173a:	bf00      	nop
 800173c:	3750      	adds	r7, #80	; 0x50
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40007000 	.word	0x40007000

0800174c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001750:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001752:	4a14      	ldr	r2, [pc, #80]	; (80017a4 <MX_I2C1_Init+0x58>)
 8001754:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000;
 8001756:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001758:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800175c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001764:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800176a:	4b0d      	ldr	r3, [pc, #52]	; (80017a0 <MX_I2C1_Init+0x54>)
 800176c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001770:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001774:	2200      	movs	r2, #0
 8001776:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001778:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <MX_I2C1_Init+0x54>)
 800177a:	2200      	movs	r2, #0
 800177c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800177e:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001780:	2200      	movs	r2, #0
 8001782:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <MX_I2C1_Init+0x54>)
 8001786:	2200      	movs	r2, #0
 8001788:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800178a:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_I2C1_Init+0x54>)
 800178c:	f001 fb74 	bl	8002e78 <HAL_I2C_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001796:	f000 faed 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000404 	.word	0x20000404
 80017a4:	40005400 	.word	0x40005400

080017a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017ac:	4b13      	ldr	r3, [pc, #76]	; (80017fc <MX_I2C2_Init+0x54>)
 80017ae:	4a14      	ldr	r2, [pc, #80]	; (8001800 <MX_I2C2_Init+0x58>)
 80017b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 1000;
 80017b2:	4b12      	ldr	r3, [pc, #72]	; (80017fc <MX_I2C2_Init+0x54>)
 80017b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017b8:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017ba:	4b10      	ldr	r3, [pc, #64]	; (80017fc <MX_I2C2_Init+0x54>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 120;
 80017c0:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_I2C2_Init+0x54>)
 80017c2:	2278      	movs	r2, #120	; 0x78
 80017c4:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017c6:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <MX_I2C2_Init+0x54>)
 80017c8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017cc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MX_I2C2_Init+0x54>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_I2C2_Init+0x54>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MX_I2C2_Init+0x54>)
 80017dc:	2200      	movs	r2, #0
 80017de:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_I2C2_Init+0x54>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <MX_I2C2_Init+0x54>)
 80017e8:	f001 fb46 	bl	8002e78 <HAL_I2C_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 80017f2:	f000 fabf 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000458 	.word	0x20000458
 8001800:	40005800 	.word	0x40005800

08001804 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001808:	4b12      	ldr	r3, [pc, #72]	; (8001854 <MX_I2C3_Init+0x50>)
 800180a:	4a13      	ldr	r2, [pc, #76]	; (8001858 <MX_I2C3_Init+0x54>)
 800180c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800180e:	4b11      	ldr	r3, [pc, #68]	; (8001854 <MX_I2C3_Init+0x50>)
 8001810:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_I2C3_Init+0x58>)
 8001812:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001814:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <MX_I2C3_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800181a:	4b0e      	ldr	r3, [pc, #56]	; (8001854 <MX_I2C3_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001820:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <MX_I2C3_Init+0x50>)
 8001822:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001826:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001828:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <MX_I2C3_Init+0x50>)
 800182a:	2200      	movs	r2, #0
 800182c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800182e:	4b09      	ldr	r3, [pc, #36]	; (8001854 <MX_I2C3_Init+0x50>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001834:	4b07      	ldr	r3, [pc, #28]	; (8001854 <MX_I2C3_Init+0x50>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800183a:	4b06      	ldr	r3, [pc, #24]	; (8001854 <MX_I2C3_Init+0x50>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001840:	4804      	ldr	r0, [pc, #16]	; (8001854 <MX_I2C3_Init+0x50>)
 8001842:	f001 fb19 	bl	8002e78 <HAL_I2C_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800184c:	f000 fa92 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	200004ac 	.word	0x200004ac
 8001858:	40005c00 	.word	0x40005c00
 800185c:	000186a0 	.word	0x000186a0

08001860 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	; 0x28
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001866:	f107 0320 	add.w	r3, r7, #32
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
 800187c:	611a      	str	r2, [r3, #16]
 800187e:	615a      	str	r2, [r3, #20]
 8001880:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <MX_TIM2_Init+0xc4>)
 8001884:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001888:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 800188a:	4b26      	ldr	r3, [pc, #152]	; (8001924 <MX_TIM2_Init+0xc4>)
 800188c:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8001890:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b24      	ldr	r3, [pc, #144]	; (8001924 <MX_TIM2_Init+0xc4>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000;
 8001898:	4b22      	ldr	r3, [pc, #136]	; (8001924 <MX_TIM2_Init+0xc4>)
 800189a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800189e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a0:	4b20      	ldr	r3, [pc, #128]	; (8001924 <MX_TIM2_Init+0xc4>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a6:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <MX_TIM2_Init+0xc4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80018ac:	481d      	ldr	r0, [pc, #116]	; (8001924 <MX_TIM2_Init+0xc4>)
 80018ae:	f002 fd83 	bl	80043b8 <HAL_TIM_OC_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80018b8:	f000 fa5c 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018c4:	f107 0320 	add.w	r3, r7, #32
 80018c8:	4619      	mov	r1, r3
 80018ca:	4816      	ldr	r0, [pc, #88]	; (8001924 <MX_TIM2_Init+0xc4>)
 80018cc:	f003 faa6 	bl	8004e1c <HAL_TIMEx_MasterConfigSynchronization>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80018d6:	f000 fa4d 	bl	8001d74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	2200      	movs	r2, #0
 80018ee:	4619      	mov	r1, r3
 80018f0:	480c      	ldr	r0, [pc, #48]	; (8001924 <MX_TIM2_Init+0xc4>)
 80018f2:	f002 ff07 	bl	8004704 <HAL_TIM_OC_ConfigChannel>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80018fc:	f000 fa3a 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	2204      	movs	r2, #4
 8001904:	4619      	mov	r1, r3
 8001906:	4807      	ldr	r0, [pc, #28]	; (8001924 <MX_TIM2_Init+0xc4>)
 8001908:	f002 fefc 	bl	8004704 <HAL_TIM_OC_ConfigChannel>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001912:	f000 fa2f 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001916:	4803      	ldr	r0, [pc, #12]	; (8001924 <MX_TIM2_Init+0xc4>)
 8001918:	f000 fbac 	bl	8002074 <HAL_TIM_MspPostInit>

}
 800191c:	bf00      	nop
 800191e:	3728      	adds	r7, #40	; 0x28
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000500 	.word	0x20000500

08001928 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08a      	sub	sp, #40	; 0x28
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192e:	f107 0320 	add.w	r3, r7, #32
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]
 8001946:	615a      	str	r2, [r3, #20]
 8001948:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800194a:	4b32      	ldr	r3, [pc, #200]	; (8001a14 <MX_TIM3_Init+0xec>)
 800194c:	4a32      	ldr	r2, [pc, #200]	; (8001a18 <MX_TIM3_Init+0xf0>)
 800194e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 8001950:	4b30      	ldr	r3, [pc, #192]	; (8001a14 <MX_TIM3_Init+0xec>)
 8001952:	229f      	movs	r2, #159	; 0x9f
 8001954:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001956:	4b2f      	ldr	r3, [pc, #188]	; (8001a14 <MX_TIM3_Init+0xec>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800195c:	4b2d      	ldr	r3, [pc, #180]	; (8001a14 <MX_TIM3_Init+0xec>)
 800195e:	2263      	movs	r2, #99	; 0x63
 8001960:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001962:	4b2c      	ldr	r3, [pc, #176]	; (8001a14 <MX_TIM3_Init+0xec>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001968:	4b2a      	ldr	r3, [pc, #168]	; (8001a14 <MX_TIM3_Init+0xec>)
 800196a:	2200      	movs	r2, #0
 800196c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800196e:	4829      	ldr	r0, [pc, #164]	; (8001a14 <MX_TIM3_Init+0xec>)
 8001970:	f002 fd71 	bl	8004456 <HAL_TIM_PWM_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800197a:	f000 f9fb 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001982:	2300      	movs	r3, #0
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001986:	f107 0320 	add.w	r3, r7, #32
 800198a:	4619      	mov	r1, r3
 800198c:	4821      	ldr	r0, [pc, #132]	; (8001a14 <MX_TIM3_Init+0xec>)
 800198e:	f003 fa45 	bl	8004e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001998:	f000 f9ec 	bl	8001d74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800199c:	2360      	movs	r3, #96	; 0x60
 800199e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	2200      	movs	r2, #0
 80019b0:	4619      	mov	r1, r3
 80019b2:	4818      	ldr	r0, [pc, #96]	; (8001a14 <MX_TIM3_Init+0xec>)
 80019b4:	f002 ff02 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80019be:	f000 f9d9 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	2204      	movs	r2, #4
 80019c6:	4619      	mov	r1, r3
 80019c8:	4812      	ldr	r0, [pc, #72]	; (8001a14 <MX_TIM3_Init+0xec>)
 80019ca:	f002 fef7 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80019d4:	f000 f9ce 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	2208      	movs	r2, #8
 80019dc:	4619      	mov	r1, r3
 80019de:	480d      	ldr	r0, [pc, #52]	; (8001a14 <MX_TIM3_Init+0xec>)
 80019e0:	f002 feec 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 80019ea:	f000 f9c3 	bl	8001d74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	220c      	movs	r2, #12
 80019f2:	4619      	mov	r1, r3
 80019f4:	4807      	ldr	r0, [pc, #28]	; (8001a14 <MX_TIM3_Init+0xec>)
 80019f6:	f002 fee1 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8001a00:	f000 f9b8 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a04:	4803      	ldr	r0, [pc, #12]	; (8001a14 <MX_TIM3_Init+0xec>)
 8001a06:	f000 fb35 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8001a0a:	bf00      	nop
 8001a0c:	3728      	adds	r7, #40	; 0x28
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000548 	.word	0x20000548
 8001a18:	40000400 	.word	0x40000400

08001a1c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a22:	463b      	mov	r3, r7
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a2c:	4a15      	ldr	r2, [pc, #84]	; (8001a84 <MX_TIM6_Init+0x68>)
 8001a2e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001a30:	4b13      	ldr	r3, [pc, #76]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a36:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001a3c:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a42:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a44:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001a4a:	480d      	ldr	r0, [pc, #52]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a4c:	f002 fbf4 	bl	8004238 <HAL_TIM_Base_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001a56:	f000 f98d 	bl	8001d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001a62:	463b      	mov	r3, r7
 8001a64:	4619      	mov	r1, r3
 8001a66:	4806      	ldr	r0, [pc, #24]	; (8001a80 <MX_TIM6_Init+0x64>)
 8001a68:	f003 f9d8 	bl	8004e1c <HAL_TIMEx_MasterConfigSynchronization>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001a72:	f000 f97f 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000590 	.word	0x20000590
 8001a84:	40001000 	.word	0x40001000

08001a88 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	611a      	str	r2, [r3, #16]
 8001a9c:	615a      	str	r2, [r3, #20]
 8001a9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001aa0:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001aa2:	4a1a      	ldr	r2, [pc, #104]	; (8001b0c <MX_TIM12_Init+0x84>)
 8001aa4:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 80-1;
 8001aa6:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001aa8:	224f      	movs	r2, #79	; 0x4f
 8001aaa:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aac:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 100-1;
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001ab4:	2263      	movs	r2, #99	; 0x63
 8001ab6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab8:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001ac4:	4810      	ldr	r0, [pc, #64]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001ac6:	f002 fcc6 	bl	8004456 <HAL_TIM_PWM_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM12_Init+0x4c>
  {
    Error_Handler();
 8001ad0:	f000 f950 	bl	8001d74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ad4:	2360      	movs	r3, #96	; 0x60
 8001ad6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4807      	ldr	r0, [pc, #28]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001aec:	f002 fe66 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8001af6:	f000 f93d 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001afa:	4803      	ldr	r0, [pc, #12]	; (8001b08 <MX_TIM12_Init+0x80>)
 8001afc:	f000 faba 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8001b00:	bf00      	nop
 8001b02:	3720      	adds	r7, #32
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	200005d8 	.word	0x200005d8
 8001b0c:	40001800 	.word	0x40001800

08001b10 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001b14:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b16:	4a12      	ldr	r2, [pc, #72]	; (8001b60 <MX_UART5_Init+0x50>)
 8001b18:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001b1a:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b20:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001b22:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001b2e:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001b34:	4b09      	ldr	r3, [pc, #36]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b36:	220c      	movs	r2, #12
 8001b38:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b3a:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b40:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001b46:	4805      	ldr	r0, [pc, #20]	; (8001b5c <MX_UART5_Init+0x4c>)
 8001b48:	f003 f9f8 	bl	8004f3c <HAL_UART_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001b52:	f000 f90f 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000620 	.word	0x20000620
 8001b60:	40005000 	.word	0x40005000

08001b64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b6a:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <MX_USART1_UART_Init+0x50>)
 8001b6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001b6e:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b76:	4b0e      	ldr	r3, [pc, #56]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b82:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b88:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b8e:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b94:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b9a:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <MX_USART1_UART_Init+0x4c>)
 8001b9c:	f003 f9ce 	bl	8004f3c <HAL_UART_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ba6:	f000 f8e5 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000664 	.word	0x20000664
 8001bb4:	40011000 	.word	0x40011000

08001bb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bbe:	4a12      	ldr	r2, [pc, #72]	; (8001c08 <MX_USART3_UART_Init+0x50>)
 8001bc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001bc2:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001bc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bdc:	4b09      	ldr	r3, [pc, #36]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bde:	220c      	movs	r2, #12
 8001be0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001be2:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bee:	4805      	ldr	r0, [pc, #20]	; (8001c04 <MX_USART3_UART_Init+0x4c>)
 8001bf0:	f003 f9a4 	bl	8004f3c <HAL_UART_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001bfa:	f000 f8bb 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200006a8 	.word	0x200006a8
 8001c08:	40004800 	.word	0x40004800

08001c0c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c12:	4a12      	ldr	r2, [pc, #72]	; (8001c5c <MX_USART6_UART_Init+0x50>)
 8001c14:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001c16:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c18:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c1c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c32:	220c      	movs	r2, #12
 8001c34:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c42:	4805      	ldr	r0, [pc, #20]	; (8001c58 <MX_USART6_UART_Init+0x4c>)
 8001c44:	f003 f97a 	bl	8004f3c <HAL_UART_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001c4e:	f000 f891 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200006ec 	.word	0x200006ec
 8001c5c:	40011400 	.word	0x40011400

08001c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08a      	sub	sp, #40	; 0x28
 8001c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c66:	f107 0314 	add.w	r3, r7, #20
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
 8001c74:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
 8001c7a:	4b32      	ldr	r3, [pc, #200]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a31      	ldr	r2, [pc, #196]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001c80:	f043 0304 	orr.w	r3, r3, #4
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b2f      	ldr	r3, [pc, #188]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f003 0304 	and.w	r3, r3, #4
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b2b      	ldr	r3, [pc, #172]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4a2a      	ldr	r2, [pc, #168]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a23      	ldr	r2, [pc, #140]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	4b1d      	ldr	r3, [pc, #116]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a1c      	ldr	r2, [pc, #112]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001cd4:	f043 0308 	orr.w	r3, r3, #8
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <MX_GPIO_Init+0xe4>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f242 311c 	movw	r1, #8988	; 0x231c
 8001cec:	4816      	ldr	r0, [pc, #88]	; (8001d48 <MX_GPIO_Init+0xe8>)
 8001cee:	f001 f8a9 	bl	8002e44 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f44f 7108 	mov.w	r1, #544	; 0x220
 8001cf8:	4814      	ldr	r0, [pc, #80]	; (8001d4c <MX_GPIO_Init+0xec>)
 8001cfa:	f001 f8a3 	bl	8002e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC2 PC3 PC4
                           PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001cfe:	f242 331c 	movw	r3, #8988	; 0x231c
 8001d02:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d04:	2301      	movs	r3, #1
 8001d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	4619      	mov	r1, r3
 8001d16:	480c      	ldr	r0, [pc, #48]	; (8001d48 <MX_GPIO_Init+0xe8>)
 8001d18:	f000 ff00 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_9;
 8001d1c:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d22:	2301      	movs	r3, #1
 8001d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 0314 	add.w	r3, r7, #20
 8001d32:	4619      	mov	r1, r3
 8001d34:	4805      	ldr	r0, [pc, #20]	; (8001d4c <MX_GPIO_Init+0xec>)
 8001d36:	f000 fef1 	bl	8002b1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d3a:	bf00      	nop
 8001d3c:	3728      	adds	r7, #40	; 0x28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020800 	.word	0x40020800
 8001d4c:	40020400 	.word	0x40020400

08001d50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d101      	bne.n	8001d66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d62:	f000 fd23 	bl	80027ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40001400 	.word	0x40001400

08001d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d78:	b672      	cpsid	i
}
 8001d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d7c:	e7fe      	b.n	8001d7c <Error_Handler+0x8>
	...

08001d80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	607b      	str	r3, [r7, #4]
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <HAL_MspInit+0x4c>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8e:	4a0f      	ldr	r2, [pc, #60]	; (8001dcc <HAL_MspInit+0x4c>)
 8001d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d94:	6453      	str	r3, [r2, #68]	; 0x44
 8001d96:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <HAL_MspInit+0x4c>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	603b      	str	r3, [r7, #0]
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <HAL_MspInit+0x4c>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	4a08      	ldr	r2, [pc, #32]	; (8001dcc <HAL_MspInit+0x4c>)
 8001dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db0:	6413      	str	r3, [r2, #64]	; 0x40
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_MspInit+0x4c>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	40023800 	.word	0x40023800

08001dd0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08e      	sub	sp, #56	; 0x38
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a5b      	ldr	r2, [pc, #364]	; (8001f5c <HAL_I2C_MspInit+0x18c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d12c      	bne.n	8001e4c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	623b      	str	r3, [r7, #32]
 8001df6:	4b5a      	ldr	r3, [pc, #360]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a59      	ldr	r2, [pc, #356]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b57      	ldr	r3, [pc, #348]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	623b      	str	r3, [r7, #32]
 8001e0c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e0e:	23c0      	movs	r3, #192	; 0xc0
 8001e10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e12:	2312      	movs	r3, #18
 8001e14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e1e:	2304      	movs	r3, #4
 8001e20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e26:	4619      	mov	r1, r3
 8001e28:	484e      	ldr	r0, [pc, #312]	; (8001f64 <HAL_I2C_MspInit+0x194>)
 8001e2a:	f000 fe77 	bl	8002b1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
 8001e32:	4b4b      	ldr	r3, [pc, #300]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	4a4a      	ldr	r2, [pc, #296]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e3e:	4b48      	ldr	r3, [pc, #288]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e46:	61fb      	str	r3, [r7, #28]
 8001e48:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001e4a:	e082      	b.n	8001f52 <HAL_I2C_MspInit+0x182>
  else if(hi2c->Instance==I2C2)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a45      	ldr	r2, [pc, #276]	; (8001f68 <HAL_I2C_MspInit+0x198>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d12d      	bne.n	8001eb2 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	61bb      	str	r3, [r7, #24]
 8001e5a:	4b41      	ldr	r3, [pc, #260]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4a40      	ldr	r2, [pc, #256]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	6313      	str	r3, [r2, #48]	; 0x30
 8001e66:	4b3e      	ldr	r3, [pc, #248]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	61bb      	str	r3, [r7, #24]
 8001e70:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001e72:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e78:	2312      	movs	r3, #18
 8001e7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e84:	2304      	movs	r3, #4
 8001e86:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4835      	ldr	r0, [pc, #212]	; (8001f64 <HAL_I2C_MspInit+0x194>)
 8001e90:	f000 fe44 	bl	8002b1c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	4b31      	ldr	r3, [pc, #196]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9c:	4a30      	ldr	r2, [pc, #192]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001e9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ea2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea4:	4b2e      	ldr	r3, [pc, #184]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	697b      	ldr	r3, [r7, #20]
}
 8001eb0:	e04f      	b.n	8001f52 <HAL_I2C_MspInit+0x182>
  else if(hi2c->Instance==I2C3)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a2d      	ldr	r2, [pc, #180]	; (8001f6c <HAL_I2C_MspInit+0x19c>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d14a      	bne.n	8001f52 <HAL_I2C_MspInit+0x182>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	4b27      	ldr	r3, [pc, #156]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	4a26      	ldr	r2, [pc, #152]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001ec6:	f043 0301 	orr.w	r3, r3, #1
 8001eca:	6313      	str	r3, [r2, #48]	; 0x30
 8001ecc:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	4b20      	ldr	r3, [pc, #128]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee0:	4a1f      	ldr	r2, [pc, #124]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001ee2:	f043 0302 	orr.w	r3, r3, #2
 8001ee6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001efa:	2312      	movs	r3, #18
 8001efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f06:	2304      	movs	r3, #4
 8001f08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4817      	ldr	r0, [pc, #92]	; (8001f70 <HAL_I2C_MspInit+0x1a0>)
 8001f12:	f000 fe03 	bl	8002b1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f16:	2310      	movs	r3, #16
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1a:	2312      	movs	r3, #18
 8001f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f22:	2303      	movs	r3, #3
 8001f24:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f26:	2304      	movs	r3, #4
 8001f28:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <HAL_I2C_MspInit+0x194>)
 8001f32:	f000 fdf3 	bl	8002b1c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001f40:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f44:	6413      	str	r3, [r2, #64]	; 0x40
 8001f46:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_I2C_MspInit+0x190>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
}
 8001f52:	bf00      	nop
 8001f54:	3738      	adds	r7, #56	; 0x38
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40005400 	.word	0x40005400
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40020400 	.word	0x40020400
 8001f68:	40005800 	.word	0x40005800
 8001f6c:	40005c00 	.word	0x40005c00
 8001f70:	40020000 	.word	0x40020000

08001f74 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f84:	d115      	bne.n	8001fb2 <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <HAL_TIM_OC_MspInit+0x48>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8e:	4a0b      	ldr	r2, [pc, #44]	; (8001fbc <HAL_TIM_OC_MspInit+0x48>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6413      	str	r3, [r2, #64]	; 0x40
 8001f96:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <HAL_TIM_OC_MspInit+0x48>)
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	201c      	movs	r0, #28
 8001fa8:	f000 fcfc 	bl	80029a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fac:	201c      	movs	r0, #28
 8001fae:	f000 fd15 	bl	80029dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fb2:	bf00      	nop
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800

08001fc0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a15      	ldr	r2, [pc, #84]	; (8002024 <HAL_TIM_PWM_MspInit+0x64>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d10e      	bne.n	8001ff0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	4b14      	ldr	r3, [pc, #80]	; (8002028 <HAL_TIM_PWM_MspInit+0x68>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	4a13      	ldr	r2, [pc, #76]	; (8002028 <HAL_TIM_PWM_MspInit+0x68>)
 8001fdc:	f043 0302 	orr.w	r3, r3, #2
 8001fe0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <HAL_TIM_PWM_MspInit+0x68>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001fee:	e012      	b.n	8002016 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM12)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	; (800202c <HAL_TIM_PWM_MspInit+0x6c>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d10d      	bne.n	8002016 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <HAL_TIM_PWM_MspInit+0x68>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a09      	ldr	r2, [pc, #36]	; (8002028 <HAL_TIM_PWM_MspInit+0x68>)
 8002004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <HAL_TIM_PWM_MspInit+0x68>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
}
 8002016:	bf00      	nop
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40000400 	.word	0x40000400
 8002028:	40023800 	.word	0x40023800
 800202c:	40001800 	.word	0x40001800

08002030 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a0b      	ldr	r2, [pc, #44]	; (800206c <HAL_TIM_Base_MspInit+0x3c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d10d      	bne.n	800205e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <HAL_TIM_Base_MspInit+0x40>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	4a09      	ldr	r2, [pc, #36]	; (8002070 <HAL_TIM_Base_MspInit+0x40>)
 800204c:	f043 0310 	orr.w	r3, r3, #16
 8002050:	6413      	str	r3, [r2, #64]	; 0x40
 8002052:	4b07      	ldr	r3, [pc, #28]	; (8002070 <HAL_TIM_Base_MspInit+0x40>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	f003 0310 	and.w	r3, r3, #16
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800205e:	bf00      	nop
 8002060:	3714      	adds	r7, #20
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40001000 	.word	0x40001000
 8002070:	40023800 	.word	0x40023800

08002074 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	; 0x30
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002094:	d11e      	bne.n	80020d4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	4b43      	ldr	r3, [pc, #268]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4a42      	ldr	r2, [pc, #264]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	6313      	str	r3, [r2, #48]	; 0x30
 80020a6:	4b40      	ldr	r3, [pc, #256]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020b2:	2303      	movs	r3, #3
 80020b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b6:	2302      	movs	r3, #2
 80020b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020be:	2300      	movs	r3, #0
 80020c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020c2:	2301      	movs	r3, #1
 80020c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c6:	f107 031c 	add.w	r3, r7, #28
 80020ca:	4619      	mov	r1, r3
 80020cc:	4837      	ldr	r0, [pc, #220]	; (80021ac <HAL_TIM_MspPostInit+0x138>)
 80020ce:	f000 fd25 	bl	8002b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80020d2:	e065      	b.n	80021a0 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM3)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a35      	ldr	r2, [pc, #212]	; (80021b0 <HAL_TIM_MspPostInit+0x13c>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d13c      	bne.n	8002158 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	4b31      	ldr	r3, [pc, #196]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	4a30      	ldr	r2, [pc, #192]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	6313      	str	r3, [r2, #48]	; 0x30
 80020ee:	4b2e      	ldr	r3, [pc, #184]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	4b2a      	ldr	r3, [pc, #168]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a29      	ldr	r2, [pc, #164]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b27      	ldr	r3, [pc, #156]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002116:	23c0      	movs	r3, #192	; 0xc0
 8002118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002126:	2302      	movs	r3, #2
 8002128:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212a:	f107 031c 	add.w	r3, r7, #28
 800212e:	4619      	mov	r1, r3
 8002130:	481e      	ldr	r0, [pc, #120]	; (80021ac <HAL_TIM_MspPostInit+0x138>)
 8002132:	f000 fcf3 	bl	8002b1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002136:	2303      	movs	r3, #3
 8002138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002146:	2302      	movs	r3, #2
 8002148:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214a:	f107 031c 	add.w	r3, r7, #28
 800214e:	4619      	mov	r1, r3
 8002150:	4818      	ldr	r0, [pc, #96]	; (80021b4 <HAL_TIM_MspPostInit+0x140>)
 8002152:	f000 fce3 	bl	8002b1c <HAL_GPIO_Init>
}
 8002156:	e023      	b.n	80021a0 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM12)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a16      	ldr	r2, [pc, #88]	; (80021b8 <HAL_TIM_MspPostInit+0x144>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d11e      	bne.n	80021a0 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a0f      	ldr	r2, [pc, #60]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 800216c:	f043 0302 	orr.w	r3, r3, #2
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <HAL_TIM_MspPostInit+0x134>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800217e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002190:	2309      	movs	r3, #9
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002194:	f107 031c 	add.w	r3, r7, #28
 8002198:	4619      	mov	r1, r3
 800219a:	4806      	ldr	r0, [pc, #24]	; (80021b4 <HAL_TIM_MspPostInit+0x140>)
 800219c:	f000 fcbe 	bl	8002b1c <HAL_GPIO_Init>
}
 80021a0:	bf00      	nop
 80021a2:	3730      	adds	r7, #48	; 0x30
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40020000 	.word	0x40020000
 80021b0:	40000400 	.word	0x40000400
 80021b4:	40020400 	.word	0x40020400
 80021b8:	40001800 	.word	0x40001800

080021bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b090      	sub	sp, #64	; 0x40
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a80      	ldr	r2, [pc, #512]	; (80023dc <HAL_UART_MspInit+0x220>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d153      	bne.n	8002286 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80021e2:	4b7f      	ldr	r3, [pc, #508]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80021e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e6:	4a7e      	ldr	r2, [pc, #504]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80021e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021ec:	6413      	str	r3, [r2, #64]	; 0x40
 80021ee:	4b7c      	ldr	r3, [pc, #496]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80021f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
 80021fe:	4b78      	ldr	r3, [pc, #480]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	4a77      	ldr	r2, [pc, #476]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	6313      	str	r3, [r2, #48]	; 0x30
 800220a:	4b75      	ldr	r3, [pc, #468]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	623b      	str	r3, [r7, #32]
 800221a:	4b71      	ldr	r3, [pc, #452]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	4a70      	ldr	r2, [pc, #448]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002220:	f043 0308 	orr.w	r3, r3, #8
 8002224:	6313      	str	r3, [r2, #48]	; 0x30
 8002226:	4b6e      	ldr	r3, [pc, #440]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	623b      	str	r3, [r7, #32]
 8002230:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002232:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002236:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002244:	2308      	movs	r3, #8
 8002246:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002248:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800224c:	4619      	mov	r1, r3
 800224e:	4865      	ldr	r0, [pc, #404]	; (80023e4 <HAL_UART_MspInit+0x228>)
 8002250:	f000 fc64 	bl	8002b1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002254:	2304      	movs	r3, #4
 8002256:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002258:	2302      	movs	r3, #2
 800225a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225c:	2300      	movs	r3, #0
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002260:	2303      	movs	r3, #3
 8002262:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002264:	2308      	movs	r3, #8
 8002266:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002268:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800226c:	4619      	mov	r1, r3
 800226e:	485e      	ldr	r0, [pc, #376]	; (80023e8 <HAL_UART_MspInit+0x22c>)
 8002270:	f000 fc54 	bl	8002b1c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 6, 0);
 8002274:	2200      	movs	r2, #0
 8002276:	2106      	movs	r1, #6
 8002278:	2035      	movs	r0, #53	; 0x35
 800227a:	f000 fb93 	bl	80029a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800227e:	2035      	movs	r0, #53	; 0x35
 8002280:	f000 fbac 	bl	80029dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002284:	e0a6      	b.n	80023d4 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART1)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a58      	ldr	r2, [pc, #352]	; (80023ec <HAL_UART_MspInit+0x230>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d135      	bne.n	80022fc <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	61fb      	str	r3, [r7, #28]
 8002294:	4b52      	ldr	r3, [pc, #328]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002298:	4a51      	ldr	r2, [pc, #324]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800229a:	f043 0310 	orr.w	r3, r3, #16
 800229e:	6453      	str	r3, [r2, #68]	; 0x44
 80022a0:	4b4f      	ldr	r3, [pc, #316]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80022a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	61fb      	str	r3, [r7, #28]
 80022aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	2300      	movs	r3, #0
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	4b4b      	ldr	r3, [pc, #300]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80022b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b4:	4a4a      	ldr	r2, [pc, #296]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80022b6:	f043 0301 	orr.w	r3, r3, #1
 80022ba:	6313      	str	r3, [r2, #48]	; 0x30
 80022bc:	4b48      	ldr	r3, [pc, #288]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	61bb      	str	r3, [r7, #24]
 80022c6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022c8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ce:	2302      	movs	r3, #2
 80022d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d6:	2303      	movs	r3, #3
 80022d8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022da:	2307      	movs	r3, #7
 80022dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022e2:	4619      	mov	r1, r3
 80022e4:	4842      	ldr	r0, [pc, #264]	; (80023f0 <HAL_UART_MspInit+0x234>)
 80022e6:	f000 fc19 	bl	8002b1c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 8, 0);
 80022ea:	2200      	movs	r2, #0
 80022ec:	2108      	movs	r1, #8
 80022ee:	2025      	movs	r0, #37	; 0x25
 80022f0:	f000 fb58 	bl	80029a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022f4:	2025      	movs	r0, #37	; 0x25
 80022f6:	f000 fb71 	bl	80029dc <HAL_NVIC_EnableIRQ>
}
 80022fa:	e06b      	b.n	80023d4 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART3)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a3c      	ldr	r2, [pc, #240]	; (80023f4 <HAL_UART_MspInit+0x238>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d135      	bne.n	8002372 <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	4b35      	ldr	r3, [pc, #212]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	4a34      	ldr	r2, [pc, #208]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002314:	6413      	str	r3, [r2, #64]	; 0x40
 8002316:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	4b2e      	ldr	r3, [pc, #184]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a2d      	ldr	r2, [pc, #180]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b2b      	ldr	r3, [pc, #172]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800233e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8002342:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234c:	2303      	movs	r3, #3
 800234e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002350:	2307      	movs	r3, #7
 8002352:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002354:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002358:	4619      	mov	r1, r3
 800235a:	4822      	ldr	r0, [pc, #136]	; (80023e4 <HAL_UART_MspInit+0x228>)
 800235c:	f000 fbde 	bl	8002b1c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 8002360:	2200      	movs	r2, #0
 8002362:	2107      	movs	r1, #7
 8002364:	2027      	movs	r0, #39	; 0x27
 8002366:	f000 fb1d 	bl	80029a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800236a:	2027      	movs	r0, #39	; 0x27
 800236c:	f000 fb36 	bl	80029dc <HAL_NVIC_EnableIRQ>
}
 8002370:	e030      	b.n	80023d4 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART6)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a20      	ldr	r2, [pc, #128]	; (80023f8 <HAL_UART_MspInit+0x23c>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d12b      	bne.n	80023d4 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART6_CLK_ENABLE();
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002384:	4a16      	ldr	r2, [pc, #88]	; (80023e0 <HAL_UART_MspInit+0x224>)
 8002386:	f043 0320 	orr.w	r3, r3, #32
 800238a:	6453      	str	r3, [r2, #68]	; 0x44
 800238c:	4b14      	ldr	r3, [pc, #80]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800238e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002390:	f003 0320 	and.w	r3, r3, #32
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002398:	2300      	movs	r3, #0
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <HAL_UART_MspInit+0x224>)
 800239e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a0:	4a0f      	ldr	r2, [pc, #60]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80023a2:	f043 0304 	orr.w	r3, r3, #4
 80023a6:	6313      	str	r3, [r2, #48]	; 0x30
 80023a8:	4b0d      	ldr	r3, [pc, #52]	; (80023e0 <HAL_UART_MspInit+0x224>)
 80023aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b4:	23c0      	movs	r3, #192	; 0xc0
 80023b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c0:	2303      	movs	r3, #3
 80023c2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023c4:	2308      	movs	r3, #8
 80023c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023cc:	4619      	mov	r1, r3
 80023ce:	4805      	ldr	r0, [pc, #20]	; (80023e4 <HAL_UART_MspInit+0x228>)
 80023d0:	f000 fba4 	bl	8002b1c <HAL_GPIO_Init>
}
 80023d4:	bf00      	nop
 80023d6:	3740      	adds	r7, #64	; 0x40
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40005000 	.word	0x40005000
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40020800 	.word	0x40020800
 80023e8:	40020c00 	.word	0x40020c00
 80023ec:	40011000 	.word	0x40011000
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40004800 	.word	0x40004800
 80023f8:	40011400 	.word	0x40011400

080023fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08e      	sub	sp, #56	; 0x38
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <HAL_InitTick+0xe4>)
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	4a32      	ldr	r2, [pc, #200]	; (80024e0 <HAL_InitTick+0xe4>)
 8002416:	f043 0320 	orr.w	r3, r3, #32
 800241a:	6413      	str	r3, [r2, #64]	; 0x40
 800241c:	4b30      	ldr	r3, [pc, #192]	; (80024e0 <HAL_InitTick+0xe4>)
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	f003 0320 	and.w	r3, r3, #32
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002428:	f107 0210 	add.w	r2, r7, #16
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f001 fa86 	bl	8003944 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800243c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800243e:	2b00      	cmp	r3, #0
 8002440:	d103      	bne.n	800244a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002442:	f001 fa57 	bl	80038f4 <HAL_RCC_GetPCLK1Freq>
 8002446:	6378      	str	r0, [r7, #52]	; 0x34
 8002448:	e004      	b.n	8002454 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800244a:	f001 fa53 	bl	80038f4 <HAL_RCC_GetPCLK1Freq>
 800244e:	4603      	mov	r3, r0
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002456:	4a23      	ldr	r2, [pc, #140]	; (80024e4 <HAL_InitTick+0xe8>)
 8002458:	fba2 2303 	umull	r2, r3, r2, r3
 800245c:	0c9b      	lsrs	r3, r3, #18
 800245e:	3b01      	subs	r3, #1
 8002460:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002462:	4b21      	ldr	r3, [pc, #132]	; (80024e8 <HAL_InitTick+0xec>)
 8002464:	4a21      	ldr	r2, [pc, #132]	; (80024ec <HAL_InitTick+0xf0>)
 8002466:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002468:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <HAL_InitTick+0xec>)
 800246a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800246e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002470:	4a1d      	ldr	r2, [pc, #116]	; (80024e8 <HAL_InitTick+0xec>)
 8002472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002474:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002476:	4b1c      	ldr	r3, [pc, #112]	; (80024e8 <HAL_InitTick+0xec>)
 8002478:	2200      	movs	r2, #0
 800247a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247c:	4b1a      	ldr	r3, [pc, #104]	; (80024e8 <HAL_InitTick+0xec>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002482:	4b19      	ldr	r3, [pc, #100]	; (80024e8 <HAL_InitTick+0xec>)
 8002484:	2200      	movs	r2, #0
 8002486:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002488:	4817      	ldr	r0, [pc, #92]	; (80024e8 <HAL_InitTick+0xec>)
 800248a:	f001 fed5 	bl	8004238 <HAL_TIM_Base_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002494:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002498:	2b00      	cmp	r3, #0
 800249a:	d11b      	bne.n	80024d4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800249c:	4812      	ldr	r0, [pc, #72]	; (80024e8 <HAL_InitTick+0xec>)
 800249e:	f001 ff1b 	bl	80042d8 <HAL_TIM_Base_Start_IT>
 80024a2:	4603      	mov	r3, r0
 80024a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80024a8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d111      	bne.n	80024d4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024b0:	2037      	movs	r0, #55	; 0x37
 80024b2:	f000 fa93 	bl	80029dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b0f      	cmp	r3, #15
 80024ba:	d808      	bhi.n	80024ce <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80024bc:	2200      	movs	r2, #0
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	2037      	movs	r0, #55	; 0x37
 80024c2:	f000 fa6f 	bl	80029a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <HAL_InitTick+0xf4>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6013      	str	r3, [r2, #0]
 80024cc:	e002      	b.n	80024d4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80024d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3738      	adds	r7, #56	; 0x38
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40023800 	.word	0x40023800
 80024e4:	431bde83 	.word	0x431bde83
 80024e8:	20000740 	.word	0x20000740
 80024ec:	40001400 	.word	0x40001400
 80024f0:	20000004 	.word	0x20000004

080024f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <NMI_Handler+0x4>

080024fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024fe:	e7fe      	b.n	80024fe <HardFault_Handler+0x4>

08002500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002504:	e7fe      	b.n	8002504 <MemManage_Handler+0x4>

08002506 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800250a:	e7fe      	b.n	800250a <BusFault_Handler+0x4>

0800250c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002510:	e7fe      	b.n	8002510 <UsageFault_Handler+0x4>
	...

08002514 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TIM2_IRQn 0 */

	if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_UPDATE) != RESET) {
 800251a:	4b22      	ldr	r3, [pc, #136]	; (80025a4 <TIM2_IRQHandler+0x90>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b01      	cmp	r3, #1
 8002526:	d131      	bne.n	800258c <TIM2_IRQHandler+0x78>
		// Timer overflow interrupt
		Global_Speed = round(Calculate_Car_Speed());
 8002528:	f7ff f858 	bl	80015dc <Calculate_Car_Speed>
 800252c:	ee10 3a10 	vmov	r3, s0
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe f879 	bl	8000628 <__aeabi_f2d>
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	ec43 2b10 	vmov	d0, r2, r3
 800253e:	f007 fe61 	bl	800a204 <round>
 8002542:	ec53 2b10 	vmov	r2, r3, d0
 8002546:	4610      	mov	r0, r2
 8002548:	4619      	mov	r1, r3
 800254a:	f7fe fb9d 	bl	8000c88 <__aeabi_d2uiz>
 800254e:	4603      	mov	r3, r0
 8002550:	b29a      	uxth	r2, r3
 8002552:	4b15      	ldr	r3, [pc, #84]	; (80025a8 <TIM2_IRQHandler+0x94>)
 8002554:	801a      	strh	r2, [r3, #0]

        if(Global_GPS_Speed_Completetion==Nothing_Completed)
 8002556:	4b15      	ldr	r3, [pc, #84]	; (80025ac <TIM2_IRQHandler+0x98>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d103      	bne.n	8002566 <TIM2_IRQHandler+0x52>
        {
        	Global_GPS_Speed_Completetion=Half_Completed_Speed;
 800255e:	4b13      	ldr	r3, [pc, #76]	; (80025ac <TIM2_IRQHandler+0x98>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
 8002564:	e017      	b.n	8002596 <TIM2_IRQHandler+0x82>

        }
        else if(Global_GPS_Speed_Completetion==Half_Completed_GPS)
 8002566:	4b11      	ldr	r3, [pc, #68]	; (80025ac <TIM2_IRQHandler+0x98>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	2b02      	cmp	r3, #2
 800256c:	d113      	bne.n	8002596 <TIM2_IRQHandler+0x82>
        {
        	Global_GPS_Speed_Completetion=Nothing_Completed;
 800256e:	4b0f      	ldr	r3, [pc, #60]	; (80025ac <TIM2_IRQHandler+0x98>)
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]

        	/*Notify the ESPPeriodicTask*/
        	xTaskNotifyFromISR(Handle_ESP_Periodic,0,eNoAction,NULL);
 8002574:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <TIM2_IRQHandler+0x9c>)
 8002576:	6818      	ldr	r0, [r3, #0]
 8002578:	2300      	movs	r3, #0
 800257a:	9301      	str	r3, [sp, #4]
 800257c:	2300      	movs	r3, #0
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	2300      	movs	r3, #0
 8002582:	2200      	movs	r2, #0
 8002584:	2100      	movs	r1, #0
 8002586:	f003 fdf1 	bl	800616c <xTaskGenericNotifyFromISR>
 800258a:	e004      	b.n	8002596 <TIM2_IRQHandler+0x82>
        }

	}else {
		edges_counter++;
 800258c:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <TIM2_IRQHandler+0xa0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	4a08      	ldr	r2, [pc, #32]	; (80025b4 <TIM2_IRQHandler+0xa0>)
 8002594:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002596:	4803      	ldr	r0, [pc, #12]	; (80025a4 <TIM2_IRQHandler+0x90>)
 8002598:	f001 ffac 	bl	80044f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000500 	.word	0x20000500
 80025a8:	200001f6 	.word	0x200001f6
 80025ac:	200001f4 	.word	0x200001f4
 80025b0:	20000738 	.word	0x20000738
 80025b4:	200001f0 	.word	0x200001f0

080025b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <USART1_IRQHandler+0x10>)
 80025be:	f7fe ffaf 	bl	8001520 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  //HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000664 	.word	0x20000664

080025cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART3_IRQHandler+0x10>)
 80025d2:	f002 fd31 	bl	8005038 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200006a8 	.word	0x200006a8

080025e0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80025e4:	4802      	ldr	r0, [pc, #8]	; (80025f0 <UART5_IRQHandler+0x10>)
 80025e6:	f002 fd27 	bl	8005038 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000620 	.word	0x20000620

080025f4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <TIM7_IRQHandler+0x10>)
 80025fa:	f001 ff7b 	bl	80044f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000740 	.word	0x20000740

08002608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_kill>:

int _kill(int pid, int sig)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002622:	f005 feef 	bl	8008404 <__errno>
 8002626:	4603      	mov	r3, r0
 8002628:	2216      	movs	r2, #22
 800262a:	601a      	str	r2, [r3, #0]
  return -1;
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <_exit>:

void _exit (int status)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002640:	f04f 31ff 	mov.w	r1, #4294967295
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff ffe7 	bl	8002618 <_kill>
  while (1) {}    /* Make sure we hang here */
 800264a:	e7fe      	b.n	800264a <_exit+0x12>

0800264c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	e00a      	b.n	8002674 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800265e:	f3af 8000 	nop.w
 8002662:	4601      	mov	r1, r0
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	1c5a      	adds	r2, r3, #1
 8002668:	60ba      	str	r2, [r7, #8]
 800266a:	b2ca      	uxtb	r2, r1
 800266c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	3301      	adds	r3, #1
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	429a      	cmp	r2, r3
 800267a:	dbf0      	blt.n	800265e <_read+0x12>
  }

  return len;
 800267c:	687b      	ldr	r3, [r7, #4]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800268e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002692:	4618      	mov	r0, r3
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026ae:	605a      	str	r2, [r3, #4]
  return 0;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <_isatty>:

int _isatty(int file)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <SystemInit+0x20>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	4a05      	ldr	r2, [pc, #20]	; (8002710 <SystemInit+0x20>)
 80026fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800274c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002718:	480d      	ldr	r0, [pc, #52]	; (8002750 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800271a:	490e      	ldr	r1, [pc, #56]	; (8002754 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800271c:	4a0e      	ldr	r2, [pc, #56]	; (8002758 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002720:	e002      	b.n	8002728 <LoopCopyDataInit>

08002722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002726:	3304      	adds	r3, #4

08002728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800272a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800272c:	d3f9      	bcc.n	8002722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800272e:	4a0b      	ldr	r2, [pc, #44]	; (800275c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002730:	4c0b      	ldr	r4, [pc, #44]	; (8002760 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002734:	e001      	b.n	800273a <LoopFillZerobss>

08002736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002738:	3204      	adds	r2, #4

0800273a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800273a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800273c:	d3fb      	bcc.n	8002736 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800273e:	f7ff ffd7 	bl	80026f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002742:	f005 fe65 	bl	8008410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002746:	f7fe ff73 	bl	8001630 <main>
  bx  lr    
 800274a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800274c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002754:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002758:	0800a71c 	.word	0x0800a71c
  ldr r2, =_sbss
 800275c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002760:	20000f54 	.word	0x20000f54

08002764 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002764:	e7fe      	b.n	8002764 <ADC_IRQHandler>
	...

08002768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <HAL_Init+0x40>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a0d      	ldr	r2, [pc, #52]	; (80027a8 <HAL_Init+0x40>)
 8002772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002776:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <HAL_Init+0x40>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <HAL_Init+0x40>)
 800277e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002782:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002784:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <HAL_Init+0x40>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a07      	ldr	r2, [pc, #28]	; (80027a8 <HAL_Init+0x40>)
 800278a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002790:	2003      	movs	r0, #3
 8002792:	f000 f8fc 	bl	800298e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002796:	200f      	movs	r0, #15
 8002798:	f7ff fe30 	bl	80023fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800279c:	f7ff faf0 	bl	8001d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40023c00 	.word	0x40023c00

080027ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <HAL_IncTick+0x20>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_IncTick+0x24>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	4a04      	ldr	r2, [pc, #16]	; (80027d0 <HAL_IncTick+0x24>)
 80027be:	6013      	str	r3, [r2, #0]
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000008 	.word	0x20000008
 80027d0:	20000788 	.word	0x20000788

080027d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return uwTick;
 80027d8:	4b03      	ldr	r3, [pc, #12]	; (80027e8 <HAL_GetTick+0x14>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000788 	.word	0x20000788

080027ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027f4:	f7ff ffee 	bl	80027d4 <HAL_GetTick>
 80027f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002804:	d005      	beq.n	8002812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_Delay+0x44>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002812:	bf00      	nop
 8002814:	f7ff ffde 	bl	80027d4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d8f7      	bhi.n	8002814 <HAL_Delay+0x28>
  {
  }
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000008 	.word	0x20000008

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	; (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	; (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db0b      	blt.n	80028c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f003 021f 	and.w	r2, r3, #31
 80028b0:	4907      	ldr	r1, [pc, #28]	; (80028d0 <__NVIC_EnableIRQ+0x38>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	2001      	movs	r0, #1
 80028ba:	fa00 f202 	lsl.w	r2, r0, r2
 80028be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000e100 	.word	0xe000e100

080028d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	6039      	str	r1, [r7, #0]
 80028de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	db0a      	blt.n	80028fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	490c      	ldr	r1, [pc, #48]	; (8002920 <__NVIC_SetPriority+0x4c>)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028fc:	e00a      	b.n	8002914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4908      	ldr	r1, [pc, #32]	; (8002924 <__NVIC_SetPriority+0x50>)
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	3b04      	subs	r3, #4
 800290c:	0112      	lsls	r2, r2, #4
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	440b      	add	r3, r1
 8002912:	761a      	strb	r2, [r3, #24]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000e100 	.word	0xe000e100
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002928:	b480      	push	{r7}
 800292a:	b089      	sub	sp, #36	; 0x24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f1c3 0307 	rsb	r3, r3, #7
 8002942:	2b04      	cmp	r3, #4
 8002944:	bf28      	it	cs
 8002946:	2304      	movcs	r3, #4
 8002948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3304      	adds	r3, #4
 800294e:	2b06      	cmp	r3, #6
 8002950:	d902      	bls.n	8002958 <NVIC_EncodePriority+0x30>
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3b03      	subs	r3, #3
 8002956:	e000      	b.n	800295a <NVIC_EncodePriority+0x32>
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800295c:	f04f 32ff 	mov.w	r2, #4294967295
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	401a      	ands	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002970:	f04f 31ff 	mov.w	r1, #4294967295
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa01 f303 	lsl.w	r3, r1, r3
 800297a:	43d9      	mvns	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002980:	4313      	orrs	r3, r2
         );
}
 8002982:	4618      	mov	r0, r3
 8002984:	3724      	adds	r7, #36	; 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr

0800298e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f7ff ff4c 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
 80029b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b6:	f7ff ff61 	bl	800287c <__NVIC_GetPriorityGrouping>
 80029ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	68b9      	ldr	r1, [r7, #8]
 80029c0:	6978      	ldr	r0, [r7, #20]
 80029c2:	f7ff ffb1 	bl	8002928 <NVIC_EncodePriority>
 80029c6:	4602      	mov	r2, r0
 80029c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7ff ff80 	bl	80028d4 <__NVIC_SetPriority>
}
 80029d4:	bf00      	nop
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff54 	bl	8002898 <__NVIC_EnableIRQ>
}
 80029f0:	bf00      	nop
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a06:	f7ff fee5 	bl	80027d4 <HAL_GetTick>
 8002a0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d008      	beq.n	8002a2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2280      	movs	r2, #128	; 0x80
 8002a1c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e052      	b.n	8002ad0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0216 	bic.w	r2, r2, #22
 8002a38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	695a      	ldr	r2, [r3, #20]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d103      	bne.n	8002a5a <HAL_DMA_Abort+0x62>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d007      	beq.n	8002a6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0208 	bic.w	r2, r2, #8
 8002a68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0201 	bic.w	r2, r2, #1
 8002a78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a7a:	e013      	b.n	8002aa4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a7c:	f7ff feaa 	bl	80027d4 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b05      	cmp	r3, #5
 8002a88:	d90c      	bls.n	8002aa4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2203      	movs	r2, #3
 8002a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e015      	b.n	8002ad0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1e4      	bne.n	8002a7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab6:	223f      	movs	r2, #63	; 0x3f
 8002ab8:	409a      	lsls	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d004      	beq.n	8002af6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2280      	movs	r2, #128	; 0x80
 8002af0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00c      	b.n	8002b10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2205      	movs	r2, #5
 8002afa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0201 	bic.w	r2, r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b089      	sub	sp, #36	; 0x24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	61fb      	str	r3, [r7, #28]
 8002b36:	e165      	b.n	8002e04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b38:	2201      	movs	r2, #1
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	f040 8154 	bne.w	8002dfe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d005      	beq.n	8002b6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d130      	bne.n	8002bd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	2203      	movs	r2, #3
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	4013      	ands	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	091b      	lsrs	r3, r3, #4
 8002bba:	f003 0201 	and.w	r2, r3, #1
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d017      	beq.n	8002c0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	2203      	movs	r2, #3
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d123      	bne.n	8002c60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	08da      	lsrs	r2, r3, #3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3208      	adds	r2, #8
 8002c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	220f      	movs	r2, #15
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	08da      	lsrs	r2, r3, #3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3208      	adds	r2, #8
 8002c5a:	69b9      	ldr	r1, [r7, #24]
 8002c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4013      	ands	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 0203 	and.w	r2, r3, #3
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80ae 	beq.w	8002dfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4b5d      	ldr	r3, [pc, #372]	; (8002e1c <HAL_GPIO_Init+0x300>)
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002caa:	4a5c      	ldr	r2, [pc, #368]	; (8002e1c <HAL_GPIO_Init+0x300>)
 8002cac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb2:	4b5a      	ldr	r3, [pc, #360]	; (8002e1c <HAL_GPIO_Init+0x300>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cbe:	4a58      	ldr	r2, [pc, #352]	; (8002e20 <HAL_GPIO_Init+0x304>)
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	089b      	lsrs	r3, r3, #2
 8002cc4:	3302      	adds	r3, #2
 8002cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	220f      	movs	r2, #15
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a4f      	ldr	r2, [pc, #316]	; (8002e24 <HAL_GPIO_Init+0x308>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d025      	beq.n	8002d36 <HAL_GPIO_Init+0x21a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a4e      	ldr	r2, [pc, #312]	; (8002e28 <HAL_GPIO_Init+0x30c>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d01f      	beq.n	8002d32 <HAL_GPIO_Init+0x216>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a4d      	ldr	r2, [pc, #308]	; (8002e2c <HAL_GPIO_Init+0x310>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d019      	beq.n	8002d2e <HAL_GPIO_Init+0x212>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a4c      	ldr	r2, [pc, #304]	; (8002e30 <HAL_GPIO_Init+0x314>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d013      	beq.n	8002d2a <HAL_GPIO_Init+0x20e>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a4b      	ldr	r2, [pc, #300]	; (8002e34 <HAL_GPIO_Init+0x318>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00d      	beq.n	8002d26 <HAL_GPIO_Init+0x20a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4a      	ldr	r2, [pc, #296]	; (8002e38 <HAL_GPIO_Init+0x31c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d007      	beq.n	8002d22 <HAL_GPIO_Init+0x206>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a49      	ldr	r2, [pc, #292]	; (8002e3c <HAL_GPIO_Init+0x320>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d101      	bne.n	8002d1e <HAL_GPIO_Init+0x202>
 8002d1a:	2306      	movs	r3, #6
 8002d1c:	e00c      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d1e:	2307      	movs	r3, #7
 8002d20:	e00a      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d22:	2305      	movs	r3, #5
 8002d24:	e008      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d26:	2304      	movs	r3, #4
 8002d28:	e006      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e004      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e002      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_GPIO_Init+0x21c>
 8002d36:	2300      	movs	r3, #0
 8002d38:	69fa      	ldr	r2, [r7, #28]
 8002d3a:	f002 0203 	and.w	r2, r2, #3
 8002d3e:	0092      	lsls	r2, r2, #2
 8002d40:	4093      	lsls	r3, r2
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d48:	4935      	ldr	r1, [pc, #212]	; (8002e20 <HAL_GPIO_Init+0x304>)
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	089b      	lsrs	r3, r3, #2
 8002d4e:	3302      	adds	r3, #2
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d56:	4b3a      	ldr	r3, [pc, #232]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4013      	ands	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d7a:	4a31      	ldr	r2, [pc, #196]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d80:	4b2f      	ldr	r3, [pc, #188]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002da4:	4a26      	ldr	r2, [pc, #152]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002daa:	4b25      	ldr	r3, [pc, #148]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	43db      	mvns	r3, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4013      	ands	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dce:	4a1c      	ldr	r2, [pc, #112]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dd4:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d003      	beq.n	8002df8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002df8:	4a11      	ldr	r2, [pc, #68]	; (8002e40 <HAL_GPIO_Init+0x324>)
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	3301      	adds	r3, #1
 8002e02:	61fb      	str	r3, [r7, #28]
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	2b0f      	cmp	r3, #15
 8002e08:	f67f ae96 	bls.w	8002b38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e0c:	bf00      	nop
 8002e0e:	bf00      	nop
 8002e10:	3724      	adds	r7, #36	; 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40023800 	.word	0x40023800
 8002e20:	40013800 	.word	0x40013800
 8002e24:	40020000 	.word	0x40020000
 8002e28:	40020400 	.word	0x40020400
 8002e2c:	40020800 	.word	0x40020800
 8002e30:	40020c00 	.word	0x40020c00
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40021400 	.word	0x40021400
 8002e3c:	40021800 	.word	0x40021800
 8002e40:	40013c00 	.word	0x40013c00

08002e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	807b      	strh	r3, [r7, #2]
 8002e50:	4613      	mov	r3, r2
 8002e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e54:	787b      	ldrb	r3, [r7, #1]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e5a:	887a      	ldrh	r2, [r7, #2]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e60:	e003      	b.n	8002e6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e62:	887b      	ldrh	r3, [r7, #2]
 8002e64:	041a      	lsls	r2, r3, #16
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	619a      	str	r2, [r3, #24]
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
	...

08002e78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e12b      	b.n	80030e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d106      	bne.n	8002ea4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7fe ff96 	bl	8001dd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2224      	movs	r2, #36	; 0x24
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0201 	bic.w	r2, r2, #1
 8002eba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002eda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002edc:	f000 fd0a 	bl	80038f4 <HAL_RCC_GetPCLK1Freq>
 8002ee0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	4a81      	ldr	r2, [pc, #516]	; (80030ec <HAL_I2C_Init+0x274>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d807      	bhi.n	8002efc <HAL_I2C_Init+0x84>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4a80      	ldr	r2, [pc, #512]	; (80030f0 <HAL_I2C_Init+0x278>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	bf94      	ite	ls
 8002ef4:	2301      	movls	r3, #1
 8002ef6:	2300      	movhi	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	e006      	b.n	8002f0a <HAL_I2C_Init+0x92>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	4a7d      	ldr	r2, [pc, #500]	; (80030f4 <HAL_I2C_Init+0x27c>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	bf94      	ite	ls
 8002f04:	2301      	movls	r3, #1
 8002f06:	2300      	movhi	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e0e7      	b.n	80030e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4a78      	ldr	r2, [pc, #480]	; (80030f8 <HAL_I2C_Init+0x280>)
 8002f16:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1a:	0c9b      	lsrs	r3, r3, #18
 8002f1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6a1b      	ldr	r3, [r3, #32]
 8002f38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	4a6a      	ldr	r2, [pc, #424]	; (80030ec <HAL_I2C_Init+0x274>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d802      	bhi.n	8002f4c <HAL_I2C_Init+0xd4>
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	e009      	b.n	8002f60 <HAL_I2C_Init+0xe8>
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f52:	fb02 f303 	mul.w	r3, r2, r3
 8002f56:	4a69      	ldr	r2, [pc, #420]	; (80030fc <HAL_I2C_Init+0x284>)
 8002f58:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5c:	099b      	lsrs	r3, r3, #6
 8002f5e:	3301      	adds	r3, #1
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	430b      	orrs	r3, r1
 8002f66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	495c      	ldr	r1, [pc, #368]	; (80030ec <HAL_I2C_Init+0x274>)
 8002f7c:	428b      	cmp	r3, r1
 8002f7e:	d819      	bhi.n	8002fb4 <HAL_I2C_Init+0x13c>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e59      	subs	r1, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f8e:	1c59      	adds	r1, r3, #1
 8002f90:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f94:	400b      	ands	r3, r1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00a      	beq.n	8002fb0 <HAL_I2C_Init+0x138>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1e59      	subs	r1, r3, #1
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fa8:	3301      	adds	r3, #1
 8002faa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fae:	e051      	b.n	8003054 <HAL_I2C_Init+0x1dc>
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	e04f      	b.n	8003054 <HAL_I2C_Init+0x1dc>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d111      	bne.n	8002fe0 <HAL_I2C_Init+0x168>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1e58      	subs	r0, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6859      	ldr	r1, [r3, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	440b      	add	r3, r1
 8002fca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fce:	3301      	adds	r3, #1
 8002fd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	bf0c      	ite	eq
 8002fd8:	2301      	moveq	r3, #1
 8002fda:	2300      	movne	r3, #0
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	e012      	b.n	8003006 <HAL_I2C_Init+0x18e>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	1e58      	subs	r0, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6859      	ldr	r1, [r3, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	0099      	lsls	r1, r3, #2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	bf0c      	ite	eq
 8003000:	2301      	moveq	r3, #1
 8003002:	2300      	movne	r3, #0
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <HAL_I2C_Init+0x196>
 800300a:	2301      	movs	r3, #1
 800300c:	e022      	b.n	8003054 <HAL_I2C_Init+0x1dc>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10e      	bne.n	8003034 <HAL_I2C_Init+0x1bc>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	1e58      	subs	r0, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6859      	ldr	r1, [r3, #4]
 800301e:	460b      	mov	r3, r1
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	440b      	add	r3, r1
 8003024:	fbb0 f3f3 	udiv	r3, r0, r3
 8003028:	3301      	adds	r3, #1
 800302a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003032:	e00f      	b.n	8003054 <HAL_I2C_Init+0x1dc>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	1e58      	subs	r0, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	460b      	mov	r3, r1
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	0099      	lsls	r1, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	fbb0 f3f3 	udiv	r3, r0, r3
 800304a:	3301      	adds	r3, #1
 800304c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003050:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	6809      	ldr	r1, [r1, #0]
 8003058:	4313      	orrs	r3, r2
 800305a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69da      	ldr	r2, [r3, #28]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003082:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6911      	ldr	r1, [r2, #16]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	68d2      	ldr	r2, [r2, #12]
 800308e:	4311      	orrs	r1, r2
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	430b      	orrs	r3, r1
 8003096:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695a      	ldr	r2, [r3, #20]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f042 0201 	orr.w	r2, r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	000186a0 	.word	0x000186a0
 80030f0:	001e847f 	.word	0x001e847f
 80030f4:	003d08ff 	.word	0x003d08ff
 80030f8:	431bde83 	.word	0x431bde83
 80030fc:	10624dd3 	.word	0x10624dd3

08003100 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b088      	sub	sp, #32
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	461a      	mov	r2, r3
 800310c:	460b      	mov	r3, r1
 800310e:	817b      	strh	r3, [r7, #10]
 8003110:	4613      	mov	r3, r2
 8003112:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003114:	f7ff fb5e 	bl	80027d4 <HAL_GetTick>
 8003118:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b20      	cmp	r3, #32
 8003124:	f040 80e0 	bne.w	80032e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	2319      	movs	r3, #25
 800312e:	2201      	movs	r2, #1
 8003130:	4970      	ldr	r1, [pc, #448]	; (80032f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f000 f964 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800313e:	2302      	movs	r3, #2
 8003140:	e0d3      	b.n	80032ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003148:	2b01      	cmp	r3, #1
 800314a:	d101      	bne.n	8003150 <HAL_I2C_Master_Transmit+0x50>
 800314c:	2302      	movs	r3, #2
 800314e:	e0cc      	b.n	80032ea <HAL_I2C_Master_Transmit+0x1ea>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b01      	cmp	r3, #1
 8003164:	d007      	beq.n	8003176 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 0201 	orr.w	r2, r2, #1
 8003174:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003184:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2221      	movs	r2, #33	; 0x21
 800318a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2210      	movs	r2, #16
 8003192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	893a      	ldrh	r2, [r7, #8]
 80031a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4a50      	ldr	r2, [pc, #320]	; (80032f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80031b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031b8:	8979      	ldrh	r1, [r7, #10]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	6a3a      	ldr	r2, [r7, #32]
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f89c 	bl	80032fc <I2C_MasterRequestWrite>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e08d      	b.n	80032ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ce:	2300      	movs	r3, #0
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031e4:	e066      	b.n	80032b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	6a39      	ldr	r1, [r7, #32]
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f9de 	bl	80035ac <I2C_WaitOnTXEFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d107      	bne.n	800320e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800320c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e06b      	b.n	80032ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	781a      	ldrb	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	3b01      	subs	r3, #1
 8003230:	b29a      	uxth	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b04      	cmp	r3, #4
 800324e:	d11b      	bne.n	8003288 <HAL_I2C_Master_Transmit+0x188>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003254:	2b00      	cmp	r3, #0
 8003256:	d017      	beq.n	8003288 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	781a      	ldrb	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003280:	3b01      	subs	r3, #1
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	6a39      	ldr	r1, [r7, #32]
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f9ce 	bl	800362e <I2C_WaitOnBTFFlagUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00d      	beq.n	80032b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	2b04      	cmp	r3, #4
 800329e:	d107      	bne.n	80032b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e01a      	b.n	80032ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d194      	bne.n	80031e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	e000      	b.n	80032ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032e8:	2302      	movs	r3, #2
  }
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	00100002 	.word	0x00100002
 80032f8:	ffff0000 	.word	0xffff0000

080032fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af02      	add	r7, sp, #8
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	607a      	str	r2, [r7, #4]
 8003306:	603b      	str	r3, [r7, #0]
 8003308:	460b      	mov	r3, r1
 800330a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003310:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	2b08      	cmp	r3, #8
 8003316:	d006      	beq.n	8003326 <I2C_MasterRequestWrite+0x2a>
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d003      	beq.n	8003326 <I2C_MasterRequestWrite+0x2a>
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003324:	d108      	bne.n	8003338 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003334:	601a      	str	r2, [r3, #0]
 8003336:	e00b      	b.n	8003350 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333c:	2b12      	cmp	r3, #18
 800333e:	d107      	bne.n	8003350 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800334e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 f84f 	bl	8003400 <I2C_WaitOnFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00d      	beq.n	8003384 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003376:	d103      	bne.n	8003380 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800337e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e035      	b.n	80033f0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800338c:	d108      	bne.n	80033a0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800338e:	897b      	ldrh	r3, [r7, #10]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800339c:	611a      	str	r2, [r3, #16]
 800339e:	e01b      	b.n	80033d8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033a0:	897b      	ldrh	r3, [r7, #10]
 80033a2:	11db      	asrs	r3, r3, #7
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	f003 0306 	and.w	r3, r3, #6
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	f063 030f 	orn	r3, r3, #15
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	490e      	ldr	r1, [pc, #56]	; (80033f8 <I2C_MasterRequestWrite+0xfc>)
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 f875 	bl	80034ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e010      	b.n	80033f0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033ce:	897b      	ldrh	r3, [r7, #10]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	4907      	ldr	r1, [pc, #28]	; (80033fc <I2C_MasterRequestWrite+0x100>)
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f865 	bl	80034ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	00010008 	.word	0x00010008
 80033fc:	00010002 	.word	0x00010002

08003400 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	603b      	str	r3, [r7, #0]
 800340c:	4613      	mov	r3, r2
 800340e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003410:	e025      	b.n	800345e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003418:	d021      	beq.n	800345e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800341a:	f7ff f9db 	bl	80027d4 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	429a      	cmp	r2, r3
 8003428:	d302      	bcc.n	8003430 <I2C_WaitOnFlagUntilTimeout+0x30>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d116      	bne.n	800345e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	f043 0220 	orr.w	r2, r3, #32
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e023      	b.n	80034a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	0c1b      	lsrs	r3, r3, #16
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d10d      	bne.n	8003484 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	43da      	mvns	r2, r3
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4013      	ands	r3, r2
 8003474:	b29b      	uxth	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	bf0c      	ite	eq
 800347a:	2301      	moveq	r3, #1
 800347c:	2300      	movne	r3, #0
 800347e:	b2db      	uxtb	r3, r3
 8003480:	461a      	mov	r2, r3
 8003482:	e00c      	b.n	800349e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4013      	ands	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	bf0c      	ite	eq
 8003496:	2301      	moveq	r3, #1
 8003498:	2300      	movne	r3, #0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	461a      	mov	r2, r3
 800349e:	79fb      	ldrb	r3, [r7, #7]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d0b6      	beq.n	8003412 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b084      	sub	sp, #16
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
 80034ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034bc:	e051      	b.n	8003562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034cc:	d123      	bne.n	8003516 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2220      	movs	r2, #32
 80034f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	f043 0204 	orr.w	r2, r3, #4
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e046      	b.n	80035a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351c:	d021      	beq.n	8003562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800351e:	f7ff f959 	bl	80027d4 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	429a      	cmp	r2, r3
 800352c:	d302      	bcc.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d116      	bne.n	8003562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2220      	movs	r2, #32
 800353e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	f043 0220 	orr.w	r2, r3, #32
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e020      	b.n	80035a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	0c1b      	lsrs	r3, r3, #16
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b01      	cmp	r3, #1
 800356a:	d10c      	bne.n	8003586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	43da      	mvns	r2, r3
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	4013      	ands	r3, r2
 8003578:	b29b      	uxth	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	bf14      	ite	ne
 800357e:	2301      	movne	r3, #1
 8003580:	2300      	moveq	r3, #0
 8003582:	b2db      	uxtb	r3, r3
 8003584:	e00b      	b.n	800359e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	43da      	mvns	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	4013      	ands	r3, r2
 8003592:	b29b      	uxth	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d18d      	bne.n	80034be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035b8:	e02d      	b.n	8003616 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 f878 	bl	80036b0 <I2C_IsAcknowledgeFailed>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e02d      	b.n	8003626 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d0:	d021      	beq.n	8003616 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035d2:	f7ff f8ff 	bl	80027d4 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d302      	bcc.n	80035e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d116      	bne.n	8003616 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2220      	movs	r2, #32
 80035f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003602:	f043 0220 	orr.w	r2, r3, #32
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e007      	b.n	8003626 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003620:	2b80      	cmp	r3, #128	; 0x80
 8003622:	d1ca      	bne.n	80035ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b084      	sub	sp, #16
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800363a:	e02d      	b.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f837 	bl	80036b0 <I2C_IsAcknowledgeFailed>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e02d      	b.n	80036a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003652:	d021      	beq.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003654:	f7ff f8be 	bl	80027d4 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	429a      	cmp	r2, r3
 8003662:	d302      	bcc.n	800366a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d116      	bne.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f043 0220 	orr.w	r2, r3, #32
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e007      	b.n	80036a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f003 0304 	and.w	r3, r3, #4
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d1ca      	bne.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c6:	d11b      	bne.n	8003700 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	f043 0204 	orr.w	r2, r3, #4
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
	...

08003710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e0cc      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003724:	4b68      	ldr	r3, [pc, #416]	; (80038c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 030f 	and.w	r3, r3, #15
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	429a      	cmp	r2, r3
 8003730:	d90c      	bls.n	800374c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003732:	4b65      	ldr	r3, [pc, #404]	; (80038c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b63      	ldr	r3, [pc, #396]	; (80038c8 <HAL_RCC_ClockConfig+0x1b8>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d001      	beq.n	800374c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e0b8      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d020      	beq.n	800379a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003764:	4b59      	ldr	r3, [pc, #356]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	4a58      	ldr	r2, [pc, #352]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800376e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0308 	and.w	r3, r3, #8
 8003778:	2b00      	cmp	r3, #0
 800377a:	d005      	beq.n	8003788 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800377c:	4b53      	ldr	r3, [pc, #332]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	4a52      	ldr	r2, [pc, #328]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003782:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003786:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003788:	4b50      	ldr	r3, [pc, #320]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	494d      	ldr	r1, [pc, #308]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003796:	4313      	orrs	r3, r2
 8003798:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d044      	beq.n	8003830 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d107      	bne.n	80037be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ae:	4b47      	ldr	r3, [pc, #284]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d119      	bne.n	80037ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e07f      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d003      	beq.n	80037ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ca:	2b03      	cmp	r3, #3
 80037cc:	d107      	bne.n	80037de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ce:	4b3f      	ldr	r3, [pc, #252]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d109      	bne.n	80037ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e06f      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037de:	4b3b      	ldr	r3, [pc, #236]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e067      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ee:	4b37      	ldr	r3, [pc, #220]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f023 0203 	bic.w	r2, r3, #3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	4934      	ldr	r1, [pc, #208]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003800:	f7fe ffe8 	bl	80027d4 <HAL_GetTick>
 8003804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003806:	e00a      	b.n	800381e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003808:	f7fe ffe4 	bl	80027d4 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	f241 3288 	movw	r2, #5000	; 0x1388
 8003816:	4293      	cmp	r3, r2
 8003818:	d901      	bls.n	800381e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e04f      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381e:	4b2b      	ldr	r3, [pc, #172]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f003 020c 	and.w	r2, r3, #12
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	429a      	cmp	r2, r3
 800382e:	d1eb      	bne.n	8003808 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003830:	4b25      	ldr	r3, [pc, #148]	; (80038c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 030f 	and.w	r3, r3, #15
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	429a      	cmp	r2, r3
 800383c:	d20c      	bcs.n	8003858 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800383e:	4b22      	ldr	r3, [pc, #136]	; (80038c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003846:	4b20      	ldr	r3, [pc, #128]	; (80038c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	429a      	cmp	r2, r3
 8003852:	d001      	beq.n	8003858 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e032      	b.n	80038be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003864:	4b19      	ldr	r3, [pc, #100]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	4916      	ldr	r1, [pc, #88]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b00      	cmp	r3, #0
 8003880:	d009      	beq.n	8003896 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003882:	4b12      	ldr	r3, [pc, #72]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	490e      	ldr	r1, [pc, #56]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 8003892:	4313      	orrs	r3, r2
 8003894:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003896:	f000 f887 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 800389a:	4602      	mov	r2, r0
 800389c:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <HAL_RCC_ClockConfig+0x1bc>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	091b      	lsrs	r3, r3, #4
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	490a      	ldr	r1, [pc, #40]	; (80038d0 <HAL_RCC_ClockConfig+0x1c0>)
 80038a8:	5ccb      	ldrb	r3, [r1, r3]
 80038aa:	fa22 f303 	lsr.w	r3, r2, r3
 80038ae:	4a09      	ldr	r2, [pc, #36]	; (80038d4 <HAL_RCC_ClockConfig+0x1c4>)
 80038b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038b2:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <HAL_RCC_ClockConfig+0x1c8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe fda0 	bl	80023fc <HAL_InitTick>

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40023c00 	.word	0x40023c00
 80038cc:	40023800 	.word	0x40023800
 80038d0:	0800a374 	.word	0x0800a374
 80038d4:	20000000 	.word	0x20000000
 80038d8:	20000004 	.word	0x20000004

080038dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038e0:	4b03      	ldr	r3, [pc, #12]	; (80038f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038e2:	681b      	ldr	r3, [r3, #0]
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	20000000 	.word	0x20000000

080038f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038f8:	f7ff fff0 	bl	80038dc <HAL_RCC_GetHCLKFreq>
 80038fc:	4602      	mov	r2, r0
 80038fe:	4b05      	ldr	r3, [pc, #20]	; (8003914 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	0a9b      	lsrs	r3, r3, #10
 8003904:	f003 0307 	and.w	r3, r3, #7
 8003908:	4903      	ldr	r1, [pc, #12]	; (8003918 <HAL_RCC_GetPCLK1Freq+0x24>)
 800390a:	5ccb      	ldrb	r3, [r1, r3]
 800390c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003910:	4618      	mov	r0, r3
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40023800 	.word	0x40023800
 8003918:	0800a384 	.word	0x0800a384

0800391c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003920:	f7ff ffdc 	bl	80038dc <HAL_RCC_GetHCLKFreq>
 8003924:	4602      	mov	r2, r0
 8003926:	4b05      	ldr	r3, [pc, #20]	; (800393c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	0b5b      	lsrs	r3, r3, #13
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	4903      	ldr	r1, [pc, #12]	; (8003940 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003932:	5ccb      	ldrb	r3, [r1, r3]
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003938:	4618      	mov	r0, r3
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40023800 	.word	0x40023800
 8003940:	0800a384 	.word	0x0800a384

08003944 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	220f      	movs	r2, #15
 8003952:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003954:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <HAL_RCC_GetClockConfig+0x5c>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f003 0203 	and.w	r2, r3, #3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003960:	4b0f      	ldr	r3, [pc, #60]	; (80039a0 <HAL_RCC_GetClockConfig+0x5c>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800396c:	4b0c      	ldr	r3, [pc, #48]	; (80039a0 <HAL_RCC_GetClockConfig+0x5c>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003978:	4b09      	ldr	r3, [pc, #36]	; (80039a0 <HAL_RCC_GetClockConfig+0x5c>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	08db      	lsrs	r3, r3, #3
 800397e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003986:	4b07      	ldr	r3, [pc, #28]	; (80039a4 <HAL_RCC_GetClockConfig+0x60>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 020f 	and.w	r2, r3, #15
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	601a      	str	r2, [r3, #0]
}
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	40023800 	.word	0x40023800
 80039a4:	40023c00 	.word	0x40023c00

080039a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039ac:	b0a6      	sub	sp, #152	; 0x98
 80039ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039ce:	4bc8      	ldr	r3, [pc, #800]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 030c 	and.w	r3, r3, #12
 80039d6:	2b0c      	cmp	r3, #12
 80039d8:	f200 817e 	bhi.w	8003cd8 <HAL_RCC_GetSysClockFreq+0x330>
 80039dc:	a201      	add	r2, pc, #4	; (adr r2, 80039e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80039de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e2:	bf00      	nop
 80039e4:	08003a19 	.word	0x08003a19
 80039e8:	08003cd9 	.word	0x08003cd9
 80039ec:	08003cd9 	.word	0x08003cd9
 80039f0:	08003cd9 	.word	0x08003cd9
 80039f4:	08003a21 	.word	0x08003a21
 80039f8:	08003cd9 	.word	0x08003cd9
 80039fc:	08003cd9 	.word	0x08003cd9
 8003a00:	08003cd9 	.word	0x08003cd9
 8003a04:	08003a29 	.word	0x08003a29
 8003a08:	08003cd9 	.word	0x08003cd9
 8003a0c:	08003cd9 	.word	0x08003cd9
 8003a10:	08003cd9 	.word	0x08003cd9
 8003a14:	08003b93 	.word	0x08003b93
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a18:	4bb6      	ldr	r3, [pc, #728]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003a1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8003a1e:	e15f      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a20:	4bb5      	ldr	r3, [pc, #724]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003a26:	e15b      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a28:	4bb1      	ldr	r3, [pc, #708]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a30:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a34:	4bae      	ldr	r3, [pc, #696]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d031      	beq.n	8003aa4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a40:	4bab      	ldr	r3, [pc, #684]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	099b      	lsrs	r3, r3, #6
 8003a46:	2200      	movs	r2, #0
 8003a48:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a52:	663b      	str	r3, [r7, #96]	; 0x60
 8003a54:	2300      	movs	r3, #0
 8003a56:	667b      	str	r3, [r7, #100]	; 0x64
 8003a58:	4ba7      	ldr	r3, [pc, #668]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a5a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003a5e:	462a      	mov	r2, r5
 8003a60:	fb03 f202 	mul.w	r2, r3, r2
 8003a64:	2300      	movs	r3, #0
 8003a66:	4621      	mov	r1, r4
 8003a68:	fb01 f303 	mul.w	r3, r1, r3
 8003a6c:	4413      	add	r3, r2
 8003a6e:	4aa2      	ldr	r2, [pc, #648]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a70:	4621      	mov	r1, r4
 8003a72:	fba1 1202 	umull	r1, r2, r1, r2
 8003a76:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003a78:	460a      	mov	r2, r1
 8003a7a:	67ba      	str	r2, [r7, #120]	; 0x78
 8003a7c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003a7e:	4413      	add	r3, r2
 8003a80:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003a82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a86:	2200      	movs	r2, #0
 8003a88:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a8a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003a8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003a90:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8003a94:	f7fd f968 	bl	8000d68 <__aeabi_uldivmod>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003aa2:	e064      	b.n	8003b6e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aa4:	4b92      	ldr	r3, [pc, #584]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	099b      	lsrs	r3, r3, #6
 8003aaa:	2200      	movs	r2, #0
 8003aac:	653b      	str	r3, [r7, #80]	; 0x50
 8003aae:	657a      	str	r2, [r7, #84]	; 0x54
 8003ab0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ab6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ab8:	2300      	movs	r3, #0
 8003aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003abc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003ac0:	4622      	mov	r2, r4
 8003ac2:	462b      	mov	r3, r5
 8003ac4:	f04f 0000 	mov.w	r0, #0
 8003ac8:	f04f 0100 	mov.w	r1, #0
 8003acc:	0159      	lsls	r1, r3, #5
 8003ace:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ad2:	0150      	lsls	r0, r2, #5
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	4621      	mov	r1, r4
 8003ada:	1a51      	subs	r1, r2, r1
 8003adc:	6139      	str	r1, [r7, #16]
 8003ade:	4629      	mov	r1, r5
 8003ae0:	eb63 0301 	sbc.w	r3, r3, r1
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	f04f 0200 	mov.w	r2, #0
 8003aea:	f04f 0300 	mov.w	r3, #0
 8003aee:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003af2:	4659      	mov	r1, fp
 8003af4:	018b      	lsls	r3, r1, #6
 8003af6:	4651      	mov	r1, sl
 8003af8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003afc:	4651      	mov	r1, sl
 8003afe:	018a      	lsls	r2, r1, #6
 8003b00:	4651      	mov	r1, sl
 8003b02:	ebb2 0801 	subs.w	r8, r2, r1
 8003b06:	4659      	mov	r1, fp
 8003b08:	eb63 0901 	sbc.w	r9, r3, r1
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b20:	4690      	mov	r8, r2
 8003b22:	4699      	mov	r9, r3
 8003b24:	4623      	mov	r3, r4
 8003b26:	eb18 0303 	adds.w	r3, r8, r3
 8003b2a:	60bb      	str	r3, [r7, #8]
 8003b2c:	462b      	mov	r3, r5
 8003b2e:	eb49 0303 	adc.w	r3, r9, r3
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f04f 0300 	mov.w	r3, #0
 8003b3c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b40:	4629      	mov	r1, r5
 8003b42:	028b      	lsls	r3, r1, #10
 8003b44:	4621      	mov	r1, r4
 8003b46:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b4a:	4621      	mov	r1, r4
 8003b4c:	028a      	lsls	r2, r1, #10
 8003b4e:	4610      	mov	r0, r2
 8003b50:	4619      	mov	r1, r3
 8003b52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b56:	2200      	movs	r2, #0
 8003b58:	643b      	str	r3, [r7, #64]	; 0x40
 8003b5a:	647a      	str	r2, [r7, #68]	; 0x44
 8003b5c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003b60:	f7fd f902 	bl	8000d68 <__aeabi_uldivmod>
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	4613      	mov	r3, r2
 8003b6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b6e:	4b60      	ldr	r3, [pc, #384]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	0c1b      	lsrs	r3, r3, #16
 8003b74:	f003 0303 	and.w	r3, r3, #3
 8003b78:	3301      	adds	r3, #1
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8003b80:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003b84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003b90:	e0a6      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b92:	4b57      	ldr	r3, [pc, #348]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b9e:	4b54      	ldr	r3, [pc, #336]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d02a      	beq.n	8003c00 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003baa:	4b51      	ldr	r3, [pc, #324]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	099b      	lsrs	r3, r3, #6
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bb4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	4b4e      	ldr	r3, [pc, #312]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003bc0:	fb03 f201 	mul.w	r2, r3, r1
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	fb00 f303 	mul.w	r3, r0, r3
 8003bca:	4413      	add	r3, r2
 8003bcc:	4a4a      	ldr	r2, [pc, #296]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x350>)
 8003bce:	fba0 1202 	umull	r1, r2, r0, r2
 8003bd2:	677a      	str	r2, [r7, #116]	; 0x74
 8003bd4:	460a      	mov	r2, r1
 8003bd6:	673a      	str	r2, [r7, #112]	; 0x70
 8003bd8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003bda:	4413      	add	r3, r2
 8003bdc:	677b      	str	r3, [r7, #116]	; 0x74
 8003bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003be2:	2200      	movs	r2, #0
 8003be4:	633b      	str	r3, [r7, #48]	; 0x30
 8003be6:	637a      	str	r2, [r7, #52]	; 0x34
 8003be8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003bec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003bf0:	f7fd f8ba 	bl	8000d68 <__aeabi_uldivmod>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003bfe:	e05b      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c00:	4b3b      	ldr	r3, [pc, #236]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	099b      	lsrs	r3, r3, #6
 8003c06:	2200      	movs	r2, #0
 8003c08:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c12:	623b      	str	r3, [r7, #32]
 8003c14:	2300      	movs	r3, #0
 8003c16:	627b      	str	r3, [r7, #36]	; 0x24
 8003c18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c1c:	4642      	mov	r2, r8
 8003c1e:	464b      	mov	r3, r9
 8003c20:	f04f 0000 	mov.w	r0, #0
 8003c24:	f04f 0100 	mov.w	r1, #0
 8003c28:	0159      	lsls	r1, r3, #5
 8003c2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c2e:	0150      	lsls	r0, r2, #5
 8003c30:	4602      	mov	r2, r0
 8003c32:	460b      	mov	r3, r1
 8003c34:	4641      	mov	r1, r8
 8003c36:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c3a:	4649      	mov	r1, r9
 8003c3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c40:	f04f 0200 	mov.w	r2, #0
 8003c44:	f04f 0300 	mov.w	r3, #0
 8003c48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c54:	ebb2 040a 	subs.w	r4, r2, sl
 8003c58:	eb63 050b 	sbc.w	r5, r3, fp
 8003c5c:	f04f 0200 	mov.w	r2, #0
 8003c60:	f04f 0300 	mov.w	r3, #0
 8003c64:	00eb      	lsls	r3, r5, #3
 8003c66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c6a:	00e2      	lsls	r2, r4, #3
 8003c6c:	4614      	mov	r4, r2
 8003c6e:	461d      	mov	r5, r3
 8003c70:	4643      	mov	r3, r8
 8003c72:	18e3      	adds	r3, r4, r3
 8003c74:	603b      	str	r3, [r7, #0]
 8003c76:	464b      	mov	r3, r9
 8003c78:	eb45 0303 	adc.w	r3, r5, r3
 8003c7c:	607b      	str	r3, [r7, #4]
 8003c7e:	f04f 0200 	mov.w	r2, #0
 8003c82:	f04f 0300 	mov.w	r3, #0
 8003c86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c8a:	4629      	mov	r1, r5
 8003c8c:	028b      	lsls	r3, r1, #10
 8003c8e:	4621      	mov	r1, r4
 8003c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c94:	4621      	mov	r1, r4
 8003c96:	028a      	lsls	r2, r1, #10
 8003c98:	4610      	mov	r0, r2
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	61bb      	str	r3, [r7, #24]
 8003ca4:	61fa      	str	r2, [r7, #28]
 8003ca6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003caa:	f7fd f85d 	bl	8000d68 <__aeabi_uldivmod>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003cb8:	4b0d      	ldr	r3, [pc, #52]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	0f1b      	lsrs	r3, r3, #28
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8003cc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003cca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003cd6:	e003      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cd8:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003cda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003cde:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ce0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3798      	adds	r7, #152	; 0x98
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cee:	bf00      	nop
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	00f42400 	.word	0x00f42400
 8003cf8:	017d7840 	.word	0x017d7840

08003cfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e28d      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f000 8083 	beq.w	8003e22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d1c:	4b94      	ldr	r3, [pc, #592]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
 8003d24:	2b04      	cmp	r3, #4
 8003d26:	d019      	beq.n	8003d5c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d28:	4b91      	ldr	r3, [pc, #580]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d30:	2b08      	cmp	r3, #8
 8003d32:	d106      	bne.n	8003d42 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d34:	4b8e      	ldr	r3, [pc, #568]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d40:	d00c      	beq.n	8003d5c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d42:	4b8b      	ldr	r3, [pc, #556]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d4a:	2b0c      	cmp	r3, #12
 8003d4c:	d112      	bne.n	8003d74 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d4e:	4b88      	ldr	r3, [pc, #544]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d5a:	d10b      	bne.n	8003d74 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5c:	4b84      	ldr	r3, [pc, #528]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d05b      	beq.n	8003e20 <HAL_RCC_OscConfig+0x124>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d157      	bne.n	8003e20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e25a      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d7c:	d106      	bne.n	8003d8c <HAL_RCC_OscConfig+0x90>
 8003d7e:	4b7c      	ldr	r3, [pc, #496]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a7b      	ldr	r2, [pc, #492]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d88:	6013      	str	r3, [r2, #0]
 8003d8a:	e01d      	b.n	8003dc8 <HAL_RCC_OscConfig+0xcc>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d94:	d10c      	bne.n	8003db0 <HAL_RCC_OscConfig+0xb4>
 8003d96:	4b76      	ldr	r3, [pc, #472]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a75      	ldr	r2, [pc, #468]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003d9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003da0:	6013      	str	r3, [r2, #0]
 8003da2:	4b73      	ldr	r3, [pc, #460]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a72      	ldr	r2, [pc, #456]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dac:	6013      	str	r3, [r2, #0]
 8003dae:	e00b      	b.n	8003dc8 <HAL_RCC_OscConfig+0xcc>
 8003db0:	4b6f      	ldr	r3, [pc, #444]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a6e      	ldr	r2, [pc, #440]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dba:	6013      	str	r3, [r2, #0]
 8003dbc:	4b6c      	ldr	r3, [pc, #432]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a6b      	ldr	r2, [pc, #428]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003dc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d013      	beq.n	8003df8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd0:	f7fe fd00 	bl	80027d4 <HAL_GetTick>
 8003dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dd6:	e008      	b.n	8003dea <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dd8:	f7fe fcfc 	bl	80027d4 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b64      	cmp	r3, #100	; 0x64
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e21f      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dea:	4b61      	ldr	r3, [pc, #388]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0f0      	beq.n	8003dd8 <HAL_RCC_OscConfig+0xdc>
 8003df6:	e014      	b.n	8003e22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe fcec 	bl	80027d4 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e00:	f7fe fce8 	bl	80027d4 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	; 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e20b      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e12:	4b57      	ldr	r3, [pc, #348]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x104>
 8003e1e:	e000      	b.n	8003e22 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d06f      	beq.n	8003f0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e2e:	4b50      	ldr	r3, [pc, #320]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 030c 	and.w	r3, r3, #12
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d017      	beq.n	8003e6a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e3a:	4b4d      	ldr	r3, [pc, #308]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e42:	2b08      	cmp	r3, #8
 8003e44:	d105      	bne.n	8003e52 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e46:	4b4a      	ldr	r3, [pc, #296]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00b      	beq.n	8003e6a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e52:	4b47      	ldr	r3, [pc, #284]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e5a:	2b0c      	cmp	r3, #12
 8003e5c:	d11c      	bne.n	8003e98 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e5e:	4b44      	ldr	r3, [pc, #272]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d116      	bne.n	8003e98 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e6a:	4b41      	ldr	r3, [pc, #260]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d005      	beq.n	8003e82 <HAL_RCC_OscConfig+0x186>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d001      	beq.n	8003e82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e1d3      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e82:	4b3b      	ldr	r3, [pc, #236]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	00db      	lsls	r3, r3, #3
 8003e90:	4937      	ldr	r1, [pc, #220]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e96:	e03a      	b.n	8003f0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d020      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ea0:	4b34      	ldr	r3, [pc, #208]	; (8003f74 <HAL_RCC_OscConfig+0x278>)
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea6:	f7fe fc95 	bl	80027d4 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eae:	f7fe fc91 	bl	80027d4 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e1b4      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ec0:	4b2b      	ldr	r3, [pc, #172]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0f0      	beq.n	8003eae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ecc:	4b28      	ldr	r3, [pc, #160]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	00db      	lsls	r3, r3, #3
 8003eda:	4925      	ldr	r1, [pc, #148]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	600b      	str	r3, [r1, #0]
 8003ee0:	e015      	b.n	8003f0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ee2:	4b24      	ldr	r3, [pc, #144]	; (8003f74 <HAL_RCC_OscConfig+0x278>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fe fc74 	bl	80027d4 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ef0:	f7fe fc70 	bl	80027d4 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e193      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f02:	4b1b      	ldr	r3, [pc, #108]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f0      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0308 	and.w	r3, r3, #8
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d036      	beq.n	8003f88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d016      	beq.n	8003f50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f22:	4b15      	ldr	r3, [pc, #84]	; (8003f78 <HAL_RCC_OscConfig+0x27c>)
 8003f24:	2201      	movs	r2, #1
 8003f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f28:	f7fe fc54 	bl	80027d4 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f30:	f7fe fc50 	bl	80027d4 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e173      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f42:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <HAL_RCC_OscConfig+0x274>)
 8003f44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0f0      	beq.n	8003f30 <HAL_RCC_OscConfig+0x234>
 8003f4e:	e01b      	b.n	8003f88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f50:	4b09      	ldr	r3, [pc, #36]	; (8003f78 <HAL_RCC_OscConfig+0x27c>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f56:	f7fe fc3d 	bl	80027d4 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f5c:	e00e      	b.n	8003f7c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f5e:	f7fe fc39 	bl	80027d4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d907      	bls.n	8003f7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e15c      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
 8003f70:	40023800 	.word	0x40023800
 8003f74:	42470000 	.word	0x42470000
 8003f78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f7c:	4b8a      	ldr	r3, [pc, #552]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1ea      	bne.n	8003f5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 8097 	beq.w	80040c4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f96:	2300      	movs	r3, #0
 8003f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f9a:	4b83      	ldr	r3, [pc, #524]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10f      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60bb      	str	r3, [r7, #8]
 8003faa:	4b7f      	ldr	r3, [pc, #508]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	4a7e      	ldr	r2, [pc, #504]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fb6:	4b7c      	ldr	r3, [pc, #496]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	60bb      	str	r3, [r7, #8]
 8003fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc6:	4b79      	ldr	r3, [pc, #484]	; (80041ac <HAL_RCC_OscConfig+0x4b0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d118      	bne.n	8004004 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x4b0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a75      	ldr	r2, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x4b0>)
 8003fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fde:	f7fe fbf9 	bl	80027d4 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fe6:	f7fe fbf5 	bl	80027d4 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e118      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff8:	4b6c      	ldr	r3, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x4b0>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0f0      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d106      	bne.n	800401a <HAL_RCC_OscConfig+0x31e>
 800400c:	4b66      	ldr	r3, [pc, #408]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 800400e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004010:	4a65      	ldr	r2, [pc, #404]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004012:	f043 0301 	orr.w	r3, r3, #1
 8004016:	6713      	str	r3, [r2, #112]	; 0x70
 8004018:	e01c      	b.n	8004054 <HAL_RCC_OscConfig+0x358>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2b05      	cmp	r3, #5
 8004020:	d10c      	bne.n	800403c <HAL_RCC_OscConfig+0x340>
 8004022:	4b61      	ldr	r3, [pc, #388]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004026:	4a60      	ldr	r2, [pc, #384]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004028:	f043 0304 	orr.w	r3, r3, #4
 800402c:	6713      	str	r3, [r2, #112]	; 0x70
 800402e:	4b5e      	ldr	r3, [pc, #376]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	4a5d      	ldr	r2, [pc, #372]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	6713      	str	r3, [r2, #112]	; 0x70
 800403a:	e00b      	b.n	8004054 <HAL_RCC_OscConfig+0x358>
 800403c:	4b5a      	ldr	r3, [pc, #360]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 800403e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004040:	4a59      	ldr	r2, [pc, #356]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004042:	f023 0301 	bic.w	r3, r3, #1
 8004046:	6713      	str	r3, [r2, #112]	; 0x70
 8004048:	4b57      	ldr	r3, [pc, #348]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404c:	4a56      	ldr	r2, [pc, #344]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 800404e:	f023 0304 	bic.w	r3, r3, #4
 8004052:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d015      	beq.n	8004088 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405c:	f7fe fbba 	bl	80027d4 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004062:	e00a      	b.n	800407a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004064:	f7fe fbb6 	bl	80027d4 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e0d7      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800407a:	4b4b      	ldr	r3, [pc, #300]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 800407c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0ee      	beq.n	8004064 <HAL_RCC_OscConfig+0x368>
 8004086:	e014      	b.n	80040b2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004088:	f7fe fba4 	bl	80027d4 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800408e:	e00a      	b.n	80040a6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004090:	f7fe fba0 	bl	80027d4 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	f241 3288 	movw	r2, #5000	; 0x1388
 800409e:	4293      	cmp	r3, r2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e0c1      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a6:	4b40      	ldr	r3, [pc, #256]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 80040a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1ee      	bne.n	8004090 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d105      	bne.n	80040c4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040b8:	4b3b      	ldr	r3, [pc, #236]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	4a3a      	ldr	r2, [pc, #232]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 80040be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 80ad 	beq.w	8004228 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040ce:	4b36      	ldr	r3, [pc, #216]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 030c 	and.w	r3, r3, #12
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d060      	beq.n	800419c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d145      	bne.n	800416e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e2:	4b33      	ldr	r3, [pc, #204]	; (80041b0 <HAL_RCC_OscConfig+0x4b4>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7fe fb74 	bl	80027d4 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f0:	f7fe fb70 	bl	80027d4 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e093      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004102:	4b29      	ldr	r3, [pc, #164]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69da      	ldr	r2, [r3, #28]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	431a      	orrs	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	019b      	lsls	r3, r3, #6
 800411e:	431a      	orrs	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004124:	085b      	lsrs	r3, r3, #1
 8004126:	3b01      	subs	r3, #1
 8004128:	041b      	lsls	r3, r3, #16
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	061b      	lsls	r3, r3, #24
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004138:	071b      	lsls	r3, r3, #28
 800413a:	491b      	ldr	r1, [pc, #108]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 800413c:	4313      	orrs	r3, r2
 800413e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004140:	4b1b      	ldr	r3, [pc, #108]	; (80041b0 <HAL_RCC_OscConfig+0x4b4>)
 8004142:	2201      	movs	r2, #1
 8004144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004146:	f7fe fb45 	bl	80027d4 <HAL_GetTick>
 800414a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800414c:	e008      	b.n	8004160 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800414e:	f7fe fb41 	bl	80027d4 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b02      	cmp	r3, #2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e064      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004160:	4b11      	ldr	r3, [pc, #68]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d0f0      	beq.n	800414e <HAL_RCC_OscConfig+0x452>
 800416c:	e05c      	b.n	8004228 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800416e:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <HAL_RCC_OscConfig+0x4b4>)
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004174:	f7fe fb2e 	bl	80027d4 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800417c:	f7fe fb2a 	bl	80027d4 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e04d      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800418e:	4b06      	ldr	r3, [pc, #24]	; (80041a8 <HAL_RCC_OscConfig+0x4ac>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1f0      	bne.n	800417c <HAL_RCC_OscConfig+0x480>
 800419a:	e045      	b.n	8004228 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d107      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e040      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
 80041a8:	40023800 	.word	0x40023800
 80041ac:	40007000 	.word	0x40007000
 80041b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041b4:	4b1f      	ldr	r3, [pc, #124]	; (8004234 <HAL_RCC_OscConfig+0x538>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d030      	beq.n	8004224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d129      	bne.n	8004224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041da:	429a      	cmp	r2, r3
 80041dc:	d122      	bne.n	8004224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041e4:	4013      	ands	r3, r2
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d119      	bne.n	8004224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fa:	085b      	lsrs	r3, r3, #1
 80041fc:	3b01      	subs	r3, #1
 80041fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004200:	429a      	cmp	r2, r3
 8004202:	d10f      	bne.n	8004224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004210:	429a      	cmp	r2, r3
 8004212:	d107      	bne.n	8004224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004220:	429a      	cmp	r2, r3
 8004222:	d001      	beq.n	8004228 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e000      	b.n	800422a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	3718      	adds	r7, #24
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40023800 	.word	0x40023800

08004238 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e041      	b.n	80042ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d106      	bne.n	8004264 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7fd fee6 	bl	8002030 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3304      	adds	r3, #4
 8004274:	4619      	mov	r1, r3
 8004276:	4610      	mov	r0, r2
 8004278:	f000 fb80 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d001      	beq.n	80042f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e04e      	b.n	800438e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a23      	ldr	r2, [pc, #140]	; (800439c <HAL_TIM_Base_Start_IT+0xc4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d022      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800431a:	d01d      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a1f      	ldr	r2, [pc, #124]	; (80043a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d018      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a1e      	ldr	r2, [pc, #120]	; (80043a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d013      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a1c      	ldr	r2, [pc, #112]	; (80043a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00e      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a1b      	ldr	r2, [pc, #108]	; (80043ac <HAL_TIM_Base_Start_IT+0xd4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d009      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a19      	ldr	r2, [pc, #100]	; (80043b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d004      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x80>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a18      	ldr	r2, [pc, #96]	; (80043b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d111      	bne.n	800437c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f003 0307 	and.w	r3, r3, #7
 8004362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b06      	cmp	r3, #6
 8004368:	d010      	beq.n	800438c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f042 0201 	orr.w	r2, r2, #1
 8004378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800437a:	e007      	b.n	800438c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0201 	orr.w	r2, r2, #1
 800438a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40010000 	.word	0x40010000
 80043a0:	40000400 	.word	0x40000400
 80043a4:	40000800 	.word	0x40000800
 80043a8:	40000c00 	.word	0x40000c00
 80043ac:	40010400 	.word	0x40010400
 80043b0:	40014000 	.word	0x40014000
 80043b4:	40001800 	.word	0x40001800

080043b8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e041      	b.n	800444e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d106      	bne.n	80043e4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f7fd fdc8 	bl	8001f74 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3304      	adds	r3, #4
 80043f4:	4619      	mov	r1, r3
 80043f6:	4610      	mov	r0, r2
 80043f8:	f000 fac0 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b082      	sub	sp, #8
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e041      	b.n	80044ec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d106      	bne.n	8004482 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7fd fd9f 	bl	8001fc0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2202      	movs	r2, #2
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	3304      	adds	r3, #4
 8004492:	4619      	mov	r1, r3
 8004494:	4610      	mov	r0, r2
 8004496:	f000 fa71 	bl	800497c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b02      	cmp	r3, #2
 8004508:	d122      	bne.n	8004550 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b02      	cmp	r3, #2
 8004516:	d11b      	bne.n	8004550 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f06f 0202 	mvn.w	r2, #2
 8004520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fc fd94 	bl	8001064 <HAL_TIM_IC_CaptureCallback>
 800453c:	e005      	b.n	800454a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f9fe 	bl	8004940 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fa05 	bl	8004954 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b04      	cmp	r3, #4
 800455c:	d122      	bne.n	80045a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b04      	cmp	r3, #4
 800456a:	d11b      	bne.n	80045a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0204 	mvn.w	r2, #4
 8004574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fc fd6a 	bl	8001064 <HAL_TIM_IC_CaptureCallback>
 8004590:	e005      	b.n	800459e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f9d4 	bl	8004940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f9db 	bl	8004954 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b08      	cmp	r3, #8
 80045b0:	d122      	bne.n	80045f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d11b      	bne.n	80045f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f06f 0208 	mvn.w	r2, #8
 80045c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2204      	movs	r2, #4
 80045ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fc fd40 	bl	8001064 <HAL_TIM_IC_CaptureCallback>
 80045e4:	e005      	b.n	80045f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f9aa 	bl	8004940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f9b1 	bl	8004954 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	2b10      	cmp	r3, #16
 8004604:	d122      	bne.n	800464c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b10      	cmp	r3, #16
 8004612:	d11b      	bne.n	800464c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f06f 0210 	mvn.w	r2, #16
 800461c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2208      	movs	r2, #8
 8004622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f7fc fd16 	bl	8001064 <HAL_TIM_IC_CaptureCallback>
 8004638:	e005      	b.n	8004646 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f980 	bl	8004940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f987 	bl	8004954 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b01      	cmp	r3, #1
 8004658:	d10e      	bne.n	8004678 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b01      	cmp	r3, #1
 8004666:	d107      	bne.n	8004678 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 0201 	mvn.w	r2, #1
 8004670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fd fb6c 	bl	8001d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	2b80      	cmp	r3, #128	; 0x80
 8004684:	d10e      	bne.n	80046a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004690:	2b80      	cmp	r3, #128	; 0x80
 8004692:	d107      	bne.n	80046a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800469c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fc42 	bl	8004f28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ae:	2b40      	cmp	r3, #64	; 0x40
 80046b0:	d10e      	bne.n	80046d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046bc:	2b40      	cmp	r3, #64	; 0x40
 80046be:	d107      	bne.n	80046d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f94c 	bl	8004968 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	f003 0320 	and.w	r3, r3, #32
 80046da:	2b20      	cmp	r3, #32
 80046dc:	d10e      	bne.n	80046fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f003 0320 	and.w	r3, r3, #32
 80046e8:	2b20      	cmp	r3, #32
 80046ea:	d107      	bne.n	80046fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f06f 0220 	mvn.w	r2, #32
 80046f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 fc0c 	bl	8004f14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046fc:	bf00      	nop
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004710:	2300      	movs	r3, #0
 8004712:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <HAL_TIM_OC_ConfigChannel+0x1e>
 800471e:	2302      	movs	r3, #2
 8004720:	e048      	b.n	80047b4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b0c      	cmp	r3, #12
 800472e:	d839      	bhi.n	80047a4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004730:	a201      	add	r2, pc, #4	; (adr r2, 8004738 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004736:	bf00      	nop
 8004738:	0800476d 	.word	0x0800476d
 800473c:	080047a5 	.word	0x080047a5
 8004740:	080047a5 	.word	0x080047a5
 8004744:	080047a5 	.word	0x080047a5
 8004748:	0800477b 	.word	0x0800477b
 800474c:	080047a5 	.word	0x080047a5
 8004750:	080047a5 	.word	0x080047a5
 8004754:	080047a5 	.word	0x080047a5
 8004758:	08004789 	.word	0x08004789
 800475c:	080047a5 	.word	0x080047a5
 8004760:	080047a5 	.word	0x080047a5
 8004764:	080047a5 	.word	0x080047a5
 8004768:	08004797 	.word	0x08004797
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68b9      	ldr	r1, [r7, #8]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 f9a2 	bl	8004abc <TIM_OC1_SetConfig>
      break;
 8004778:	e017      	b.n	80047aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68b9      	ldr	r1, [r7, #8]
 8004780:	4618      	mov	r0, r3
 8004782:	f000 fa0b 	bl	8004b9c <TIM_OC2_SetConfig>
      break;
 8004786:	e010      	b.n	80047aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fa7a 	bl	8004c88 <TIM_OC3_SetConfig>
      break;
 8004794:	e009      	b.n	80047aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	4618      	mov	r0, r3
 800479e:	f000 fae7 	bl	8004d70 <TIM_OC4_SetConfig>
      break;
 80047a2:	e002      	b.n	80047aa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	75fb      	strb	r3, [r7, #23]
      break;
 80047a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047d6:	2302      	movs	r3, #2
 80047d8:	e0ae      	b.n	8004938 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b0c      	cmp	r3, #12
 80047e6:	f200 809f 	bhi.w	8004928 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047ea:	a201      	add	r2, pc, #4	; (adr r2, 80047f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f0:	08004825 	.word	0x08004825
 80047f4:	08004929 	.word	0x08004929
 80047f8:	08004929 	.word	0x08004929
 80047fc:	08004929 	.word	0x08004929
 8004800:	08004865 	.word	0x08004865
 8004804:	08004929 	.word	0x08004929
 8004808:	08004929 	.word	0x08004929
 800480c:	08004929 	.word	0x08004929
 8004810:	080048a7 	.word	0x080048a7
 8004814:	08004929 	.word	0x08004929
 8004818:	08004929 	.word	0x08004929
 800481c:	08004929 	.word	0x08004929
 8004820:	080048e7 	.word	0x080048e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68b9      	ldr	r1, [r7, #8]
 800482a:	4618      	mov	r0, r3
 800482c:	f000 f946 	bl	8004abc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0208 	orr.w	r2, r2, #8
 800483e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0204 	bic.w	r2, r2, #4
 800484e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6999      	ldr	r1, [r3, #24]
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	691a      	ldr	r2, [r3, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	619a      	str	r2, [r3, #24]
      break;
 8004862:	e064      	b.n	800492e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 f996 	bl	8004b9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	699a      	ldr	r2, [r3, #24]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800487e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800488e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6999      	ldr	r1, [r3, #24]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	619a      	str	r2, [r3, #24]
      break;
 80048a4:	e043      	b.n	800492e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68b9      	ldr	r1, [r7, #8]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 f9eb 	bl	8004c88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	69da      	ldr	r2, [r3, #28]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 0208 	orr.w	r2, r2, #8
 80048c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0204 	bic.w	r2, r2, #4
 80048d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69d9      	ldr	r1, [r3, #28]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	61da      	str	r2, [r3, #28]
      break;
 80048e4:	e023      	b.n	800492e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68b9      	ldr	r1, [r7, #8]
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fa3f 	bl	8004d70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69da      	ldr	r2, [r3, #28]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004900:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69d9      	ldr	r1, [r3, #28]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	021a      	lsls	r2, r3, #8
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	61da      	str	r2, [r3, #28]
      break;
 8004926:	e002      	b.n	800492e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	75fb      	strb	r3, [r7, #23]
      break;
 800492c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004936:	7dfb      	ldrb	r3, [r7, #23]
}
 8004938:	4618      	mov	r0, r3
 800493a:	3718      	adds	r7, #24
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a40      	ldr	r2, [pc, #256]	; (8004a90 <TIM_Base_SetConfig+0x114>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d013      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800499a:	d00f      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a3d      	ldr	r2, [pc, #244]	; (8004a94 <TIM_Base_SetConfig+0x118>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d00b      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a3c      	ldr	r2, [pc, #240]	; (8004a98 <TIM_Base_SetConfig+0x11c>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d007      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a3b      	ldr	r2, [pc, #236]	; (8004a9c <TIM_Base_SetConfig+0x120>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d003      	beq.n	80049bc <TIM_Base_SetConfig+0x40>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a3a      	ldr	r2, [pc, #232]	; (8004aa0 <TIM_Base_SetConfig+0x124>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d108      	bne.n	80049ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a2f      	ldr	r2, [pc, #188]	; (8004a90 <TIM_Base_SetConfig+0x114>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d02b      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049dc:	d027      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a2c      	ldr	r2, [pc, #176]	; (8004a94 <TIM_Base_SetConfig+0x118>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d023      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a2b      	ldr	r2, [pc, #172]	; (8004a98 <TIM_Base_SetConfig+0x11c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d01f      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a2a      	ldr	r2, [pc, #168]	; (8004a9c <TIM_Base_SetConfig+0x120>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d01b      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a29      	ldr	r2, [pc, #164]	; (8004aa0 <TIM_Base_SetConfig+0x124>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d017      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a28      	ldr	r2, [pc, #160]	; (8004aa4 <TIM_Base_SetConfig+0x128>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a27      	ldr	r2, [pc, #156]	; (8004aa8 <TIM_Base_SetConfig+0x12c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00f      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a26      	ldr	r2, [pc, #152]	; (8004aac <TIM_Base_SetConfig+0x130>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00b      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a25      	ldr	r2, [pc, #148]	; (8004ab0 <TIM_Base_SetConfig+0x134>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d007      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a24      	ldr	r2, [pc, #144]	; (8004ab4 <TIM_Base_SetConfig+0x138>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d003      	beq.n	8004a2e <TIM_Base_SetConfig+0xb2>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a23      	ldr	r2, [pc, #140]	; (8004ab8 <TIM_Base_SetConfig+0x13c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d108      	bne.n	8004a40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a0a      	ldr	r2, [pc, #40]	; (8004a90 <TIM_Base_SetConfig+0x114>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d003      	beq.n	8004a74 <TIM_Base_SetConfig+0xf8>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a0c      	ldr	r2, [pc, #48]	; (8004aa0 <TIM_Base_SetConfig+0x124>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d103      	bne.n	8004a7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	691a      	ldr	r2, [r3, #16]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	615a      	str	r2, [r3, #20]
}
 8004a82:	bf00      	nop
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	40010000 	.word	0x40010000
 8004a94:	40000400 	.word	0x40000400
 8004a98:	40000800 	.word	0x40000800
 8004a9c:	40000c00 	.word	0x40000c00
 8004aa0:	40010400 	.word	0x40010400
 8004aa4:	40014000 	.word	0x40014000
 8004aa8:	40014400 	.word	0x40014400
 8004aac:	40014800 	.word	0x40014800
 8004ab0:	40001800 	.word	0x40001800
 8004ab4:	40001c00 	.word	0x40001c00
 8004ab8:	40002000 	.word	0x40002000

08004abc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	f023 0201 	bic.w	r2, r3, #1
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0303 	bic.w	r3, r3, #3
 8004af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 0302 	bic.w	r3, r3, #2
 8004b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a20      	ldr	r2, [pc, #128]	; (8004b94 <TIM_OC1_SetConfig+0xd8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d003      	beq.n	8004b20 <TIM_OC1_SetConfig+0x64>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a1f      	ldr	r2, [pc, #124]	; (8004b98 <TIM_OC1_SetConfig+0xdc>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d10c      	bne.n	8004b3a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f023 0308 	bic.w	r3, r3, #8
 8004b26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f023 0304 	bic.w	r3, r3, #4
 8004b38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a15      	ldr	r2, [pc, #84]	; (8004b94 <TIM_OC1_SetConfig+0xd8>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d003      	beq.n	8004b4a <TIM_OC1_SetConfig+0x8e>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a14      	ldr	r2, [pc, #80]	; (8004b98 <TIM_OC1_SetConfig+0xdc>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d111      	bne.n	8004b6e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	693a      	ldr	r2, [r7, #16]
 8004b72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	621a      	str	r2, [r3, #32]
}
 8004b88:	bf00      	nop
 8004b8a:	371c      	adds	r7, #28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	40010000 	.word	0x40010000
 8004b98:	40010400 	.word	0x40010400

08004b9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	f023 0210 	bic.w	r2, r3, #16
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	021b      	lsls	r3, r3, #8
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	f023 0320 	bic.w	r3, r3, #32
 8004be6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	011b      	lsls	r3, r3, #4
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a22      	ldr	r2, [pc, #136]	; (8004c80 <TIM_OC2_SetConfig+0xe4>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d003      	beq.n	8004c04 <TIM_OC2_SetConfig+0x68>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a21      	ldr	r2, [pc, #132]	; (8004c84 <TIM_OC2_SetConfig+0xe8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d10d      	bne.n	8004c20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a17      	ldr	r2, [pc, #92]	; (8004c80 <TIM_OC2_SetConfig+0xe4>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d003      	beq.n	8004c30 <TIM_OC2_SetConfig+0x94>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a16      	ldr	r2, [pc, #88]	; (8004c84 <TIM_OC2_SetConfig+0xe8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d113      	bne.n	8004c58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	621a      	str	r2, [r3, #32]
}
 8004c72:	bf00      	nop
 8004c74:	371c      	adds	r7, #28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	40010000 	.word	0x40010000
 8004c84:	40010400 	.word	0x40010400

08004c88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b087      	sub	sp, #28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f023 0303 	bic.w	r3, r3, #3
 8004cbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	021b      	lsls	r3, r3, #8
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a21      	ldr	r2, [pc, #132]	; (8004d68 <TIM_OC3_SetConfig+0xe0>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d003      	beq.n	8004cee <TIM_OC3_SetConfig+0x66>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a20      	ldr	r2, [pc, #128]	; (8004d6c <TIM_OC3_SetConfig+0xe4>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d10d      	bne.n	8004d0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	021b      	lsls	r3, r3, #8
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a16      	ldr	r2, [pc, #88]	; (8004d68 <TIM_OC3_SetConfig+0xe0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d003      	beq.n	8004d1a <TIM_OC3_SetConfig+0x92>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a15      	ldr	r2, [pc, #84]	; (8004d6c <TIM_OC3_SetConfig+0xe4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d113      	bne.n	8004d42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	621a      	str	r2, [r3, #32]
}
 8004d5c:	bf00      	nop
 8004d5e:	371c      	adds	r7, #28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	40010000 	.word	0x40010000
 8004d6c:	40010400 	.word	0x40010400

08004d70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	021b      	lsls	r3, r3, #8
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	031b      	lsls	r3, r3, #12
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a12      	ldr	r2, [pc, #72]	; (8004e14 <TIM_OC4_SetConfig+0xa4>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d003      	beq.n	8004dd8 <TIM_OC4_SetConfig+0x68>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a11      	ldr	r2, [pc, #68]	; (8004e18 <TIM_OC4_SetConfig+0xa8>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d109      	bne.n	8004dec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	019b      	lsls	r3, r3, #6
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	621a      	str	r2, [r3, #32]
}
 8004e06:	bf00      	nop
 8004e08:	371c      	adds	r7, #28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40010000 	.word	0x40010000
 8004e18:	40010400 	.word	0x40010400

08004e1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e05a      	b.n	8004eea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a21      	ldr	r2, [pc, #132]	; (8004ef8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d022      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e80:	d01d      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a1d      	ldr	r2, [pc, #116]	; (8004efc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d018      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a1b      	ldr	r2, [pc, #108]	; (8004f00 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d013      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a1a      	ldr	r2, [pc, #104]	; (8004f04 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d00e      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a18      	ldr	r2, [pc, #96]	; (8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d009      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a17      	ldr	r2, [pc, #92]	; (8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d004      	beq.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a15      	ldr	r2, [pc, #84]	; (8004f10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d10c      	bne.n	8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ec4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40010000 	.word	0x40010000
 8004efc:	40000400 	.word	0x40000400
 8004f00:	40000800 	.word	0x40000800
 8004f04:	40000c00 	.word	0x40000c00
 8004f08:	40010400 	.word	0x40010400
 8004f0c:	40014000 	.word	0x40014000
 8004f10:	40001800 	.word	0x40001800

08004f14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f30:	bf00      	nop
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e03f      	b.n	8004fce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d106      	bne.n	8004f68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7fd f92a 	bl	80021bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2224      	movs	r2, #36	; 0x24
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 fcdf 	bl	8005944 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	695a      	ldr	r2, [r3, #20]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68da      	ldr	r2, [r3, #12]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b084      	sub	sp, #16
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	60b9      	str	r1, [r7, #8]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	d11d      	bne.n	800502c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_UART_Receive_IT+0x26>
 8004ff6:	88fb      	ldrh	r3, [r7, #6]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e016      	b.n	800502e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_UART_Receive_IT+0x38>
 800500a:	2302      	movs	r3, #2
 800500c:	e00f      	b.n	800502e <HAL_UART_Receive_IT+0x58>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800501c:	88fb      	ldrh	r3, [r7, #6]
 800501e:	461a      	mov	r2, r3
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fab6 	bl	8005594 <UART_Start_Receive_IT>
 8005028:	4603      	mov	r3, r0
 800502a:	e000      	b.n	800502e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
  }
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
	...

08005038 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b0ba      	sub	sp, #232	; 0xe8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800505e:	2300      	movs	r3, #0
 8005060:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005064:	2300      	movs	r3, #0
 8005066:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800506a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800506e:	f003 030f 	and.w	r3, r3, #15
 8005072:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005076:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10f      	bne.n	800509e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800507e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005082:	f003 0320 	and.w	r3, r3, #32
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_UART_IRQHandler+0x66>
 800508a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800508e:	f003 0320 	and.w	r3, r3, #32
 8005092:	2b00      	cmp	r3, #0
 8005094:	d003      	beq.n	800509e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fb99 	bl	80057ce <UART_Receive_IT>
      return;
 800509c:	e256      	b.n	800554c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800509e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 80de 	beq.w	8005264 <HAL_UART_IRQHandler+0x22c>
 80050a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d106      	bne.n	80050c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f000 80d1 	beq.w	8005264 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00b      	beq.n	80050e6 <HAL_UART_IRQHandler+0xae>
 80050ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d005      	beq.n	80050e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050de:	f043 0201 	orr.w	r2, r3, #1
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ea:	f003 0304 	and.w	r3, r3, #4
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00b      	beq.n	800510a <HAL_UART_IRQHandler+0xd2>
 80050f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d005      	beq.n	800510a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	f043 0202 	orr.w	r2, r3, #2
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800510a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00b      	beq.n	800512e <HAL_UART_IRQHandler+0xf6>
 8005116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005126:	f043 0204 	orr.w	r2, r3, #4
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800512e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	2b00      	cmp	r3, #0
 8005138:	d011      	beq.n	800515e <HAL_UART_IRQHandler+0x126>
 800513a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800513e:	f003 0320 	and.w	r3, r3, #32
 8005142:	2b00      	cmp	r3, #0
 8005144:	d105      	bne.n	8005152 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005146:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d005      	beq.n	800515e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	f043 0208 	orr.w	r2, r3, #8
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	2b00      	cmp	r3, #0
 8005164:	f000 81ed 	beq.w	8005542 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800516c:	f003 0320 	and.w	r3, r3, #32
 8005170:	2b00      	cmp	r3, #0
 8005172:	d008      	beq.n	8005186 <HAL_UART_IRQHandler+0x14e>
 8005174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005178:	f003 0320 	and.w	r3, r3, #32
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 fb24 	bl	80057ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005190:	2b40      	cmp	r3, #64	; 0x40
 8005192:	bf0c      	ite	eq
 8005194:	2301      	moveq	r3, #1
 8005196:	2300      	movne	r3, #0
 8005198:	b2db      	uxtb	r3, r3
 800519a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d103      	bne.n	80051b2 <HAL_UART_IRQHandler+0x17a>
 80051aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d04f      	beq.n	8005252 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 fa2c 	bl	8005610 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c2:	2b40      	cmp	r3, #64	; 0x40
 80051c4:	d141      	bne.n	800524a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	3314      	adds	r3, #20
 80051cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051d4:	e853 3f00 	ldrex	r3, [r3]
 80051d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80051dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80051e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	3314      	adds	r3, #20
 80051ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80051f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80051f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80051fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005202:	e841 2300 	strex	r3, r2, [r1]
 8005206:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800520a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1d9      	bne.n	80051c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005216:	2b00      	cmp	r3, #0
 8005218:	d013      	beq.n	8005242 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	4a7d      	ldr	r2, [pc, #500]	; (8005414 <HAL_UART_IRQHandler+0x3dc>)
 8005220:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005226:	4618      	mov	r0, r3
 8005228:	f7fd fc56 	bl	8002ad8 <HAL_DMA_Abort_IT>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d016      	beq.n	8005260 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005236:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800523c:	4610      	mov	r0, r2
 800523e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005240:	e00e      	b.n	8005260 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f990 	bl	8005568 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005248:	e00a      	b.n	8005260 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f98c 	bl	8005568 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005250:	e006      	b.n	8005260 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f988 	bl	8005568 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800525e:	e170      	b.n	8005542 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005260:	bf00      	nop
    return;
 8005262:	e16e      	b.n	8005542 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005268:	2b01      	cmp	r3, #1
 800526a:	f040 814a 	bne.w	8005502 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800526e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005272:	f003 0310 	and.w	r3, r3, #16
 8005276:	2b00      	cmp	r3, #0
 8005278:	f000 8143 	beq.w	8005502 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800527c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005280:	f003 0310 	and.w	r3, r3, #16
 8005284:	2b00      	cmp	r3, #0
 8005286:	f000 813c 	beq.w	8005502 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800528a:	2300      	movs	r3, #0
 800528c:	60bb      	str	r3, [r7, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	60bb      	str	r3, [r7, #8]
 800529e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052aa:	2b40      	cmp	r3, #64	; 0x40
 80052ac:	f040 80b4 	bne.w	8005418 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 8140 	beq.w	8005546 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052ce:	429a      	cmp	r2, r3
 80052d0:	f080 8139 	bcs.w	8005546 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052da:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e0:	69db      	ldr	r3, [r3, #28]
 80052e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052e6:	f000 8088 	beq.w	80053fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052f8:	e853 3f00 	ldrex	r3, [r3]
 80052fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005300:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005304:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005308:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	330c      	adds	r3, #12
 8005312:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005316:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800531a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005322:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005326:	e841 2300 	strex	r3, r2, [r1]
 800532a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800532e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1d9      	bne.n	80052ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	3314      	adds	r3, #20
 800533c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005340:	e853 3f00 	ldrex	r3, [r3]
 8005344:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005346:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005348:	f023 0301 	bic.w	r3, r3, #1
 800534c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3314      	adds	r3, #20
 8005356:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800535a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800535e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005360:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005362:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800536c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e1      	bne.n	8005336 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3314      	adds	r3, #20
 8005378:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005382:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005384:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005388:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3314      	adds	r3, #20
 8005392:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005396:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005398:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800539c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80053a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1e3      	bne.n	8005372 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	330c      	adds	r3, #12
 80053be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053c2:	e853 3f00 	ldrex	r3, [r3]
 80053c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053ca:	f023 0310 	bic.w	r3, r3, #16
 80053ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	330c      	adds	r3, #12
 80053d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80053dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80053de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053e4:	e841 2300 	strex	r3, r2, [r1]
 80053e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1e3      	bne.n	80053b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7fd faff 	bl	80029f8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005402:	b29b      	uxth	r3, r3
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	b29b      	uxth	r3, r3
 8005408:	4619      	mov	r1, r3
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 f8b6 	bl	800557c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005410:	e099      	b.n	8005546 <HAL_UART_IRQHandler+0x50e>
 8005412:	bf00      	nop
 8005414:	080056d7 	.word	0x080056d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005420:	b29b      	uxth	r3, r3
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800542c:	b29b      	uxth	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 808b 	beq.w	800554a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005434:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 8086 	beq.w	800554a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	330c      	adds	r3, #12
 8005444:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005448:	e853 3f00 	ldrex	r3, [r3]
 800544c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800544e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005450:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005454:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005462:	647a      	str	r2, [r7, #68]	; 0x44
 8005464:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005466:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005468:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800546a:	e841 2300 	strex	r3, r2, [r1]
 800546e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1e3      	bne.n	800543e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3314      	adds	r3, #20
 800547c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	623b      	str	r3, [r7, #32]
   return(result);
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	f023 0301 	bic.w	r3, r3, #1
 800548c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	3314      	adds	r3, #20
 8005496:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800549a:	633a      	str	r2, [r7, #48]	; 0x30
 800549c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e3      	bne.n	8005476 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	330c      	adds	r3, #12
 80054c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	e853 3f00 	ldrex	r3, [r3]
 80054ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f023 0310 	bic.w	r3, r3, #16
 80054d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	330c      	adds	r3, #12
 80054dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80054e0:	61fa      	str	r2, [r7, #28]
 80054e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e4:	69b9      	ldr	r1, [r7, #24]
 80054e6:	69fa      	ldr	r2, [r7, #28]
 80054e8:	e841 2300 	strex	r3, r2, [r1]
 80054ec:	617b      	str	r3, [r7, #20]
   return(result);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1e3      	bne.n	80054bc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054f8:	4619      	mov	r1, r3
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f83e 	bl	800557c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005500:	e023      	b.n	800554a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800550a:	2b00      	cmp	r3, #0
 800550c:	d009      	beq.n	8005522 <HAL_UART_IRQHandler+0x4ea>
 800550e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f8ef 	bl	80056fe <UART_Transmit_IT>
    return;
 8005520:	e014      	b.n	800554c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00e      	beq.n	800554c <HAL_UART_IRQHandler+0x514>
 800552e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	d008      	beq.n	800554c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f92f 	bl	800579e <UART_EndTransmit_IT>
    return;
 8005540:	e004      	b.n	800554c <HAL_UART_IRQHandler+0x514>
    return;
 8005542:	bf00      	nop
 8005544:	e002      	b.n	800554c <HAL_UART_IRQHandler+0x514>
      return;
 8005546:	bf00      	nop
 8005548:	e000      	b.n	800554c <HAL_UART_IRQHandler+0x514>
      return;
 800554a:	bf00      	nop
  }
}
 800554c:	37e8      	adds	r7, #232	; 0xe8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop

08005554 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	460b      	mov	r3, r1
 8005586:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	4613      	mov	r3, r2
 80055a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	88fa      	ldrh	r2, [r7, #6]
 80055ac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	88fa      	ldrh	r2, [r7, #6]
 80055b2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2222      	movs	r2, #34	; 0x22
 80055be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d007      	beq.n	80055e2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055e0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	695a      	ldr	r2, [r3, #20]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f042 0201 	orr.w	r2, r2, #1
 80055f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68da      	ldr	r2, [r3, #12]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f042 0220 	orr.w	r2, r2, #32
 8005600:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	3714      	adds	r7, #20
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005610:	b480      	push	{r7}
 8005612:	b095      	sub	sp, #84	; 0x54
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	330c      	adds	r3, #12
 800561e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005622:	e853 3f00 	ldrex	r3, [r3]
 8005626:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800562a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800562e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	330c      	adds	r3, #12
 8005636:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005638:	643a      	str	r2, [r7, #64]	; 0x40
 800563a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800563e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005640:	e841 2300 	strex	r3, r2, [r1]
 8005644:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1e5      	bne.n	8005618 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3314      	adds	r3, #20
 8005652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	61fb      	str	r3, [r7, #28]
   return(result);
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	f023 0301 	bic.w	r3, r3, #1
 8005662:	64bb      	str	r3, [r7, #72]	; 0x48
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	3314      	adds	r3, #20
 800566a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800566c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800566e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800567a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e5      	bne.n	800564c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005684:	2b01      	cmp	r3, #1
 8005686:	d119      	bne.n	80056bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	330c      	adds	r3, #12
 800568e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	e853 3f00 	ldrex	r3, [r3]
 8005696:	60bb      	str	r3, [r7, #8]
   return(result);
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f023 0310 	bic.w	r3, r3, #16
 800569e:	647b      	str	r3, [r7, #68]	; 0x44
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	330c      	adds	r3, #12
 80056a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056a8:	61ba      	str	r2, [r7, #24]
 80056aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ac:	6979      	ldr	r1, [r7, #20]
 80056ae:	69ba      	ldr	r2, [r7, #24]
 80056b0:	e841 2300 	strex	r3, r2, [r1]
 80056b4:	613b      	str	r3, [r7, #16]
   return(result);
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e5      	bne.n	8005688 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80056ca:	bf00      	nop
 80056cc:	3754      	adds	r7, #84	; 0x54
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr

080056d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b084      	sub	sp, #16
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f7ff ff39 	bl	8005568 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056f6:	bf00      	nop
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80056fe:	b480      	push	{r7}
 8005700:	b085      	sub	sp, #20
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b21      	cmp	r3, #33	; 0x21
 8005710:	d13e      	bne.n	8005790 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800571a:	d114      	bne.n	8005746 <UART_Transmit_IT+0x48>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d110      	bne.n	8005746 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	881b      	ldrh	r3, [r3, #0]
 800572e:	461a      	mov	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005738:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	1c9a      	adds	r2, r3, #2
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	621a      	str	r2, [r3, #32]
 8005744:	e008      	b.n	8005758 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	1c59      	adds	r1, r3, #1
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	6211      	str	r1, [r2, #32]
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800575c:	b29b      	uxth	r3, r3
 800575e:	3b01      	subs	r3, #1
 8005760:	b29b      	uxth	r3, r3
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	4619      	mov	r1, r3
 8005766:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10f      	bne.n	800578c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800577a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800578a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800578c:	2300      	movs	r3, #0
 800578e:	e000      	b.n	8005792 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005790:	2302      	movs	r3, #2
  }
}
 8005792:	4618      	mov	r0, r3
 8005794:	3714      	adds	r7, #20
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b082      	sub	sp, #8
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f7ff fec8 	bl	8005554 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3708      	adds	r7, #8
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b08c      	sub	sp, #48	; 0x30
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b22      	cmp	r3, #34	; 0x22
 80057e0:	f040 80ab 	bne.w	800593a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ec:	d117      	bne.n	800581e <UART_Receive_IT+0x50>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d113      	bne.n	800581e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	b29b      	uxth	r3, r3
 8005808:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800580c:	b29a      	uxth	r2, r3
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005816:	1c9a      	adds	r2, r3, #2
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	629a      	str	r2, [r3, #40]	; 0x28
 800581c:	e026      	b.n	800586c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005822:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005824:	2300      	movs	r3, #0
 8005826:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005830:	d007      	beq.n	8005842 <UART_Receive_IT+0x74>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d10a      	bne.n	8005850 <UART_Receive_IT+0x82>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	b2da      	uxtb	r2, r3
 800584a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800584c:	701a      	strb	r2, [r3, #0]
 800584e:	e008      	b.n	8005862 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800585c:	b2da      	uxtb	r2, r3
 800585e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005860:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005870:	b29b      	uxth	r3, r3
 8005872:	3b01      	subs	r3, #1
 8005874:	b29b      	uxth	r3, r3
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	4619      	mov	r1, r3
 800587a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800587c:	2b00      	cmp	r3, #0
 800587e:	d15a      	bne.n	8005936 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0220 	bic.w	r2, r2, #32
 800588e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800589e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	695a      	ldr	r2, [r3, #20]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0201 	bic.w	r2, r2, #1
 80058ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d135      	bne.n	800592c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	330c      	adds	r3, #12
 80058cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	e853 3f00 	ldrex	r3, [r3]
 80058d4:	613b      	str	r3, [r7, #16]
   return(result);
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	f023 0310 	bic.w	r3, r3, #16
 80058dc:	627b      	str	r3, [r7, #36]	; 0x24
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	330c      	adds	r3, #12
 80058e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058e6:	623a      	str	r2, [r7, #32]
 80058e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ea:	69f9      	ldr	r1, [r7, #28]
 80058ec:	6a3a      	ldr	r2, [r7, #32]
 80058ee:	e841 2300 	strex	r3, r2, [r1]
 80058f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1e5      	bne.n	80058c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0310 	and.w	r3, r3, #16
 8005904:	2b10      	cmp	r3, #16
 8005906:	d10a      	bne.n	800591e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005908:	2300      	movs	r3, #0
 800590a:	60fb      	str	r3, [r7, #12]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005922:	4619      	mov	r1, r3
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f7ff fe29 	bl	800557c <HAL_UARTEx_RxEventCallback>
 800592a:	e002      	b.n	8005932 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7fb fbb7 	bl	80010a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005932:	2300      	movs	r3, #0
 8005934:	e002      	b.n	800593c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005936:	2300      	movs	r3, #0
 8005938:	e000      	b.n	800593c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800593a:	2302      	movs	r3, #2
  }
}
 800593c:	4618      	mov	r0, r3
 800593e:	3730      	adds	r7, #48	; 0x30
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005948:	b0c0      	sub	sp, #256	; 0x100
 800594a:	af00      	add	r7, sp, #0
 800594c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800595c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005960:	68d9      	ldr	r1, [r3, #12]
 8005962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	ea40 0301 	orr.w	r3, r0, r1
 800596c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800596e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	431a      	orrs	r2, r3
 800597c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	431a      	orrs	r2, r3
 8005984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	4313      	orrs	r3, r2
 800598c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800599c:	f021 010c 	bic.w	r1, r1, #12
 80059a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80059aa:	430b      	orrs	r3, r1
 80059ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80059ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059be:	6999      	ldr	r1, [r3, #24]
 80059c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	ea40 0301 	orr.w	r3, r0, r1
 80059ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	4b8f      	ldr	r3, [pc, #572]	; (8005c10 <UART_SetConfig+0x2cc>)
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d005      	beq.n	80059e4 <UART_SetConfig+0xa0>
 80059d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	4b8d      	ldr	r3, [pc, #564]	; (8005c14 <UART_SetConfig+0x2d0>)
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d104      	bne.n	80059ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059e4:	f7fd ff9a 	bl	800391c <HAL_RCC_GetPCLK2Freq>
 80059e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80059ec:	e003      	b.n	80059f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059ee:	f7fd ff81 	bl	80038f4 <HAL_RCC_GetPCLK1Freq>
 80059f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a00:	f040 810c 	bne.w	8005c1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005a12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005a16:	4622      	mov	r2, r4
 8005a18:	462b      	mov	r3, r5
 8005a1a:	1891      	adds	r1, r2, r2
 8005a1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005a1e:	415b      	adcs	r3, r3
 8005a20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005a26:	4621      	mov	r1, r4
 8005a28:	eb12 0801 	adds.w	r8, r2, r1
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	eb43 0901 	adc.w	r9, r3, r1
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a46:	4690      	mov	r8, r2
 8005a48:	4699      	mov	r9, r3
 8005a4a:	4623      	mov	r3, r4
 8005a4c:	eb18 0303 	adds.w	r3, r8, r3
 8005a50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005a54:	462b      	mov	r3, r5
 8005a56:	eb49 0303 	adc.w	r3, r9, r3
 8005a5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005a6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005a72:	460b      	mov	r3, r1
 8005a74:	18db      	adds	r3, r3, r3
 8005a76:	653b      	str	r3, [r7, #80]	; 0x50
 8005a78:	4613      	mov	r3, r2
 8005a7a:	eb42 0303 	adc.w	r3, r2, r3
 8005a7e:	657b      	str	r3, [r7, #84]	; 0x54
 8005a80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005a84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005a88:	f7fb f96e 	bl	8000d68 <__aeabi_uldivmod>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4b61      	ldr	r3, [pc, #388]	; (8005c18 <UART_SetConfig+0x2d4>)
 8005a92:	fba3 2302 	umull	r2, r3, r3, r2
 8005a96:	095b      	lsrs	r3, r3, #5
 8005a98:	011c      	lsls	r4, r3, #4
 8005a9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005aa4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005aa8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005aac:	4642      	mov	r2, r8
 8005aae:	464b      	mov	r3, r9
 8005ab0:	1891      	adds	r1, r2, r2
 8005ab2:	64b9      	str	r1, [r7, #72]	; 0x48
 8005ab4:	415b      	adcs	r3, r3
 8005ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ab8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005abc:	4641      	mov	r1, r8
 8005abe:	eb12 0a01 	adds.w	sl, r2, r1
 8005ac2:	4649      	mov	r1, r9
 8005ac4:	eb43 0b01 	adc.w	fp, r3, r1
 8005ac8:	f04f 0200 	mov.w	r2, #0
 8005acc:	f04f 0300 	mov.w	r3, #0
 8005ad0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ad4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ad8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005adc:	4692      	mov	sl, r2
 8005ade:	469b      	mov	fp, r3
 8005ae0:	4643      	mov	r3, r8
 8005ae2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ae6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005aea:	464b      	mov	r3, r9
 8005aec:	eb4b 0303 	adc.w	r3, fp, r3
 8005af0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b00:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005b04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005b08:	460b      	mov	r3, r1
 8005b0a:	18db      	adds	r3, r3, r3
 8005b0c:	643b      	str	r3, [r7, #64]	; 0x40
 8005b0e:	4613      	mov	r3, r2
 8005b10:	eb42 0303 	adc.w	r3, r2, r3
 8005b14:	647b      	str	r3, [r7, #68]	; 0x44
 8005b16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005b1e:	f7fb f923 	bl	8000d68 <__aeabi_uldivmod>
 8005b22:	4602      	mov	r2, r0
 8005b24:	460b      	mov	r3, r1
 8005b26:	4611      	mov	r1, r2
 8005b28:	4b3b      	ldr	r3, [pc, #236]	; (8005c18 <UART_SetConfig+0x2d4>)
 8005b2a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b2e:	095b      	lsrs	r3, r3, #5
 8005b30:	2264      	movs	r2, #100	; 0x64
 8005b32:	fb02 f303 	mul.w	r3, r2, r3
 8005b36:	1acb      	subs	r3, r1, r3
 8005b38:	00db      	lsls	r3, r3, #3
 8005b3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005b3e:	4b36      	ldr	r3, [pc, #216]	; (8005c18 <UART_SetConfig+0x2d4>)
 8005b40:	fba3 2302 	umull	r2, r3, r3, r2
 8005b44:	095b      	lsrs	r3, r3, #5
 8005b46:	005b      	lsls	r3, r3, #1
 8005b48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b4c:	441c      	add	r4, r3
 8005b4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b58:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005b5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005b60:	4642      	mov	r2, r8
 8005b62:	464b      	mov	r3, r9
 8005b64:	1891      	adds	r1, r2, r2
 8005b66:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b68:	415b      	adcs	r3, r3
 8005b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b70:	4641      	mov	r1, r8
 8005b72:	1851      	adds	r1, r2, r1
 8005b74:	6339      	str	r1, [r7, #48]	; 0x30
 8005b76:	4649      	mov	r1, r9
 8005b78:	414b      	adcs	r3, r1
 8005b7a:	637b      	str	r3, [r7, #52]	; 0x34
 8005b7c:	f04f 0200 	mov.w	r2, #0
 8005b80:	f04f 0300 	mov.w	r3, #0
 8005b84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005b88:	4659      	mov	r1, fp
 8005b8a:	00cb      	lsls	r3, r1, #3
 8005b8c:	4651      	mov	r1, sl
 8005b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b92:	4651      	mov	r1, sl
 8005b94:	00ca      	lsls	r2, r1, #3
 8005b96:	4610      	mov	r0, r2
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	4642      	mov	r2, r8
 8005b9e:	189b      	adds	r3, r3, r2
 8005ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ba4:	464b      	mov	r3, r9
 8005ba6:	460a      	mov	r2, r1
 8005ba8:	eb42 0303 	adc.w	r3, r2, r3
 8005bac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005bbc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005bc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	18db      	adds	r3, r3, r3
 8005bc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bca:	4613      	mov	r3, r2
 8005bcc:	eb42 0303 	adc.w	r3, r2, r3
 8005bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005bd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005bda:	f7fb f8c5 	bl	8000d68 <__aeabi_uldivmod>
 8005bde:	4602      	mov	r2, r0
 8005be0:	460b      	mov	r3, r1
 8005be2:	4b0d      	ldr	r3, [pc, #52]	; (8005c18 <UART_SetConfig+0x2d4>)
 8005be4:	fba3 1302 	umull	r1, r3, r3, r2
 8005be8:	095b      	lsrs	r3, r3, #5
 8005bea:	2164      	movs	r1, #100	; 0x64
 8005bec:	fb01 f303 	mul.w	r3, r1, r3
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	00db      	lsls	r3, r3, #3
 8005bf4:	3332      	adds	r3, #50	; 0x32
 8005bf6:	4a08      	ldr	r2, [pc, #32]	; (8005c18 <UART_SetConfig+0x2d4>)
 8005bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bfc:	095b      	lsrs	r3, r3, #5
 8005bfe:	f003 0207 	and.w	r2, r3, #7
 8005c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4422      	add	r2, r4
 8005c0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c0c:	e106      	b.n	8005e1c <UART_SetConfig+0x4d8>
 8005c0e:	bf00      	nop
 8005c10:	40011000 	.word	0x40011000
 8005c14:	40011400 	.word	0x40011400
 8005c18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c20:	2200      	movs	r2, #0
 8005c22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005c26:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005c2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005c2e:	4642      	mov	r2, r8
 8005c30:	464b      	mov	r3, r9
 8005c32:	1891      	adds	r1, r2, r2
 8005c34:	6239      	str	r1, [r7, #32]
 8005c36:	415b      	adcs	r3, r3
 8005c38:	627b      	str	r3, [r7, #36]	; 0x24
 8005c3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c3e:	4641      	mov	r1, r8
 8005c40:	1854      	adds	r4, r2, r1
 8005c42:	4649      	mov	r1, r9
 8005c44:	eb43 0501 	adc.w	r5, r3, r1
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	f04f 0300 	mov.w	r3, #0
 8005c50:	00eb      	lsls	r3, r5, #3
 8005c52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c56:	00e2      	lsls	r2, r4, #3
 8005c58:	4614      	mov	r4, r2
 8005c5a:	461d      	mov	r5, r3
 8005c5c:	4643      	mov	r3, r8
 8005c5e:	18e3      	adds	r3, r4, r3
 8005c60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005c64:	464b      	mov	r3, r9
 8005c66:	eb45 0303 	adc.w	r3, r5, r3
 8005c6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c7e:	f04f 0200 	mov.w	r2, #0
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005c8a:	4629      	mov	r1, r5
 8005c8c:	008b      	lsls	r3, r1, #2
 8005c8e:	4621      	mov	r1, r4
 8005c90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c94:	4621      	mov	r1, r4
 8005c96:	008a      	lsls	r2, r1, #2
 8005c98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005c9c:	f7fb f864 	bl	8000d68 <__aeabi_uldivmod>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4b60      	ldr	r3, [pc, #384]	; (8005e28 <UART_SetConfig+0x4e4>)
 8005ca6:	fba3 2302 	umull	r2, r3, r3, r2
 8005caa:	095b      	lsrs	r3, r3, #5
 8005cac:	011c      	lsls	r4, r3, #4
 8005cae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005cb8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005cbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	1891      	adds	r1, r2, r2
 8005cc6:	61b9      	str	r1, [r7, #24]
 8005cc8:	415b      	adcs	r3, r3
 8005cca:	61fb      	str	r3, [r7, #28]
 8005ccc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cd0:	4641      	mov	r1, r8
 8005cd2:	1851      	adds	r1, r2, r1
 8005cd4:	6139      	str	r1, [r7, #16]
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	414b      	adcs	r3, r1
 8005cda:	617b      	str	r3, [r7, #20]
 8005cdc:	f04f 0200 	mov.w	r2, #0
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ce8:	4659      	mov	r1, fp
 8005cea:	00cb      	lsls	r3, r1, #3
 8005cec:	4651      	mov	r1, sl
 8005cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cf2:	4651      	mov	r1, sl
 8005cf4:	00ca      	lsls	r2, r1, #3
 8005cf6:	4610      	mov	r0, r2
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	4642      	mov	r2, r8
 8005cfe:	189b      	adds	r3, r3, r2
 8005d00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005d04:	464b      	mov	r3, r9
 8005d06:	460a      	mov	r2, r1
 8005d08:	eb42 0303 	adc.w	r3, r2, r3
 8005d0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d1a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	f04f 0300 	mov.w	r3, #0
 8005d24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005d28:	4649      	mov	r1, r9
 8005d2a:	008b      	lsls	r3, r1, #2
 8005d2c:	4641      	mov	r1, r8
 8005d2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d32:	4641      	mov	r1, r8
 8005d34:	008a      	lsls	r2, r1, #2
 8005d36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005d3a:	f7fb f815 	bl	8000d68 <__aeabi_uldivmod>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4611      	mov	r1, r2
 8005d44:	4b38      	ldr	r3, [pc, #224]	; (8005e28 <UART_SetConfig+0x4e4>)
 8005d46:	fba3 2301 	umull	r2, r3, r3, r1
 8005d4a:	095b      	lsrs	r3, r3, #5
 8005d4c:	2264      	movs	r2, #100	; 0x64
 8005d4e:	fb02 f303 	mul.w	r3, r2, r3
 8005d52:	1acb      	subs	r3, r1, r3
 8005d54:	011b      	lsls	r3, r3, #4
 8005d56:	3332      	adds	r3, #50	; 0x32
 8005d58:	4a33      	ldr	r2, [pc, #204]	; (8005e28 <UART_SetConfig+0x4e4>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	095b      	lsrs	r3, r3, #5
 8005d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d64:	441c      	add	r4, r3
 8005d66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	673b      	str	r3, [r7, #112]	; 0x70
 8005d6e:	677a      	str	r2, [r7, #116]	; 0x74
 8005d70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005d74:	4642      	mov	r2, r8
 8005d76:	464b      	mov	r3, r9
 8005d78:	1891      	adds	r1, r2, r2
 8005d7a:	60b9      	str	r1, [r7, #8]
 8005d7c:	415b      	adcs	r3, r3
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d84:	4641      	mov	r1, r8
 8005d86:	1851      	adds	r1, r2, r1
 8005d88:	6039      	str	r1, [r7, #0]
 8005d8a:	4649      	mov	r1, r9
 8005d8c:	414b      	adcs	r3, r1
 8005d8e:	607b      	str	r3, [r7, #4]
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	f04f 0300 	mov.w	r3, #0
 8005d98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d9c:	4659      	mov	r1, fp
 8005d9e:	00cb      	lsls	r3, r1, #3
 8005da0:	4651      	mov	r1, sl
 8005da2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005da6:	4651      	mov	r1, sl
 8005da8:	00ca      	lsls	r2, r1, #3
 8005daa:	4610      	mov	r0, r2
 8005dac:	4619      	mov	r1, r3
 8005dae:	4603      	mov	r3, r0
 8005db0:	4642      	mov	r2, r8
 8005db2:	189b      	adds	r3, r3, r2
 8005db4:	66bb      	str	r3, [r7, #104]	; 0x68
 8005db6:	464b      	mov	r3, r9
 8005db8:	460a      	mov	r2, r1
 8005dba:	eb42 0303 	adc.w	r3, r2, r3
 8005dbe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	663b      	str	r3, [r7, #96]	; 0x60
 8005dca:	667a      	str	r2, [r7, #100]	; 0x64
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	f04f 0300 	mov.w	r3, #0
 8005dd4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005dd8:	4649      	mov	r1, r9
 8005dda:	008b      	lsls	r3, r1, #2
 8005ddc:	4641      	mov	r1, r8
 8005dde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005de2:	4641      	mov	r1, r8
 8005de4:	008a      	lsls	r2, r1, #2
 8005de6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005dea:	f7fa ffbd 	bl	8000d68 <__aeabi_uldivmod>
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	4b0d      	ldr	r3, [pc, #52]	; (8005e28 <UART_SetConfig+0x4e4>)
 8005df4:	fba3 1302 	umull	r1, r3, r3, r2
 8005df8:	095b      	lsrs	r3, r3, #5
 8005dfa:	2164      	movs	r1, #100	; 0x64
 8005dfc:	fb01 f303 	mul.w	r3, r1, r3
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	011b      	lsls	r3, r3, #4
 8005e04:	3332      	adds	r3, #50	; 0x32
 8005e06:	4a08      	ldr	r2, [pc, #32]	; (8005e28 <UART_SetConfig+0x4e4>)
 8005e08:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	f003 020f 	and.w	r2, r3, #15
 8005e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4422      	add	r2, r4
 8005e1a:	609a      	str	r2, [r3, #8]
}
 8005e1c:	bf00      	nop
 8005e1e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005e22:	46bd      	mov	sp, r7
 8005e24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e28:	51eb851f 	.word	0x51eb851f

08005e2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b08a      	sub	sp, #40	; 0x28
 8005e30:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005e32:	2300      	movs	r3, #0
 8005e34:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e36:	4b7f      	ldr	r3, [pc, #508]	; (8006034 <xTaskIncrementTick+0x208>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f040 80f0 	bne.w	8006020 <xTaskIncrementTick+0x1f4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e40:	4b7d      	ldr	r3, [pc, #500]	; (8006038 <xTaskIncrementTick+0x20c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3301      	adds	r3, #1
 8005e46:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005e48:	4a7b      	ldr	r2, [pc, #492]	; (8006038 <xTaskIncrementTick+0x20c>)
 8005e4a:	6a3b      	ldr	r3, [r7, #32]
 8005e4c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d120      	bne.n	8005e96 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005e54:	4b79      	ldr	r3, [pc, #484]	; (800603c <xTaskIncrementTick+0x210>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00a      	beq.n	8005e74 <xTaskIncrementTick+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8005e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8005e70:	bf00      	nop
 8005e72:	e7fe      	b.n	8005e72 <xTaskIncrementTick+0x46>
 8005e74:	4b71      	ldr	r3, [pc, #452]	; (800603c <xTaskIncrementTick+0x210>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	61fb      	str	r3, [r7, #28]
 8005e7a:	4b71      	ldr	r3, [pc, #452]	; (8006040 <xTaskIncrementTick+0x214>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a6f      	ldr	r2, [pc, #444]	; (800603c <xTaskIncrementTick+0x210>)
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	4a6f      	ldr	r2, [pc, #444]	; (8006040 <xTaskIncrementTick+0x214>)
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	6013      	str	r3, [r2, #0]
 8005e88:	4b6e      	ldr	r3, [pc, #440]	; (8006044 <xTaskIncrementTick+0x218>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	4a6d      	ldr	r2, [pc, #436]	; (8006044 <xTaskIncrementTick+0x218>)
 8005e90:	6013      	str	r3, [r2, #0]
 8005e92:	f000 f94f 	bl	8006134 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005e96:	4b6c      	ldr	r3, [pc, #432]	; (8006048 <xTaskIncrementTick+0x21c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	6a3a      	ldr	r2, [r7, #32]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	f0c0 80aa 	bcc.w	8005ff6 <xTaskIncrementTick+0x1ca>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ea2:	4b66      	ldr	r3, [pc, #408]	; (800603c <xTaskIncrementTick+0x210>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d104      	bne.n	8005eb6 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005eac:	4b66      	ldr	r3, [pc, #408]	; (8006048 <xTaskIncrementTick+0x21c>)
 8005eae:	f04f 32ff 	mov.w	r2, #4294967295
 8005eb2:	601a      	str	r2, [r3, #0]
                    break;
 8005eb4:	e09f      	b.n	8005ff6 <xTaskIncrementTick+0x1ca>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eb6:	4b61      	ldr	r3, [pc, #388]	; (800603c <xTaskIncrementTick+0x210>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005ec6:	6a3a      	ldr	r2, [r7, #32]
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d203      	bcs.n	8005ed6 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005ece:	4a5e      	ldr	r2, [pc, #376]	; (8006048 <xTaskIncrementTick+0x21c>)
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8005ed4:	e08f      	b.n	8005ff6 <xTaskIncrementTick+0x1ca>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	613b      	str	r3, [r7, #16]
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	69ba      	ldr	r2, [r7, #24]
 8005ee2:	68d2      	ldr	r2, [r2, #12]
 8005ee4:	609a      	str	r2, [r3, #8]
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	69ba      	ldr	r2, [r7, #24]
 8005eec:	6892      	ldr	r2, [r2, #8]
 8005eee:	605a      	str	r2, [r3, #4]
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d103      	bne.n	8005f04 <xTaskIncrementTick+0xd8>
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	68da      	ldr	r2, [r3, #12]
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	605a      	str	r2, [r3, #4]
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2200      	movs	r2, #0
 8005f08:	615a      	str	r2, [r3, #20]
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	1e5a      	subs	r2, r3, #1
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d01e      	beq.n	8005f5a <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f20:	60fb      	str	r3, [r7, #12]
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	6a12      	ldr	r2, [r2, #32]
 8005f2a:	609a      	str	r2, [r3, #8]
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	69ba      	ldr	r2, [r7, #24]
 8005f32:	69d2      	ldr	r2, [r2, #28]
 8005f34:	605a      	str	r2, [r3, #4]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	3318      	adds	r3, #24
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d103      	bne.n	8005f4a <xTaskIncrementTick+0x11e>
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	6a1a      	ldr	r2, [r3, #32]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	605a      	str	r2, [r3, #4]
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	629a      	str	r2, [r3, #40]	; 0x28
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	1e5a      	subs	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f001 fb65 	bl	800762c <SEGGER_SYSVIEW_OnTaskStartReady>
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f66:	2201      	movs	r2, #1
 8005f68:	409a      	lsls	r2, r3
 8005f6a:	4b38      	ldr	r3, [pc, #224]	; (800604c <xTaskIncrementTick+0x220>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	4a36      	ldr	r2, [pc, #216]	; (800604c <xTaskIncrementTick+0x220>)
 8005f72:	6013      	str	r3, [r2, #0]
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f78:	4935      	ldr	r1, [pc, #212]	; (8006050 <xTaskIncrementTick+0x224>)
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	440b      	add	r3, r1
 8005f84:	3304      	adds	r3, #4
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	60bb      	str	r3, [r7, #8]
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	609a      	str	r2, [r3, #8]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	60da      	str	r2, [r3, #12]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	69ba      	ldr	r2, [r7, #24]
 8005f9e:	3204      	adds	r2, #4
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	1d1a      	adds	r2, r3, #4
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	609a      	str	r2, [r3, #8]
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fae:	4613      	mov	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4413      	add	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4a26      	ldr	r2, [pc, #152]	; (8006050 <xTaskIncrementTick+0x224>)
 8005fb8:	441a      	add	r2, r3
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	615a      	str	r2, [r3, #20]
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc2:	4923      	ldr	r1, [pc, #140]	; (8006050 <xTaskIncrementTick+0x224>)
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	440b      	add	r3, r1
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	1c59      	adds	r1, r3, #1
 8005fd2:	481f      	ldr	r0, [pc, #124]	; (8006050 <xTaskIncrementTick+0x224>)
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	4413      	add	r3, r2
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4403      	add	r3, r0
 8005fde:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe4:	4b1b      	ldr	r3, [pc, #108]	; (8006054 <xTaskIncrementTick+0x228>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fea:	429a      	cmp	r2, r3
 8005fec:	f67f af59 	bls.w	8005ea2 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ff4:	e755      	b.n	8005ea2 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ff6:	4b17      	ldr	r3, [pc, #92]	; (8006054 <xTaskIncrementTick+0x228>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ffc:	4914      	ldr	r1, [pc, #80]	; (8006050 <xTaskIncrementTick+0x224>)
 8005ffe:	4613      	mov	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4413      	add	r3, r2
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	440b      	add	r3, r1
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d901      	bls.n	8006012 <xTaskIncrementTick+0x1e6>
            {
                xSwitchRequired = pdTRUE;
 800600e:	2301      	movs	r3, #1
 8006010:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8006012:	4b11      	ldr	r3, [pc, #68]	; (8006058 <xTaskIncrementTick+0x22c>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d007      	beq.n	800602a <xTaskIncrementTick+0x1fe>
            {
                xSwitchRequired = pdTRUE;
 800601a:	2301      	movs	r3, #1
 800601c:	627b      	str	r3, [r7, #36]	; 0x24
 800601e:	e004      	b.n	800602a <xTaskIncrementTick+0x1fe>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006020:	4b0e      	ldr	r3, [pc, #56]	; (800605c <xTaskIncrementTick+0x230>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	3301      	adds	r3, #1
 8006026:	4a0d      	ldr	r2, [pc, #52]	; (800605c <xTaskIncrementTick+0x230>)
 8006028:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800602c:	4618      	mov	r0, r3
 800602e:	3728      	adds	r7, #40	; 0x28
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	2000082c 	.word	0x2000082c
 8006038:	20000810 	.word	0x20000810
 800603c:	200007f4 	.word	0x200007f4
 8006040:	200007f8 	.word	0x200007f8
 8006044:	20000820 	.word	0x20000820
 8006048:	20000824 	.word	0x20000824
 800604c:	20000814 	.word	0x20000814
 8006050:	20000790 	.word	0x20000790
 8006054:	2000078c 	.word	0x2000078c
 8006058:	2000081c 	.word	0x2000081c
 800605c:	20000818 	.word	0x20000818

08006060 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006066:	4b2d      	ldr	r3, [pc, #180]	; (800611c <vTaskSwitchContext+0xbc>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800606e:	4b2c      	ldr	r3, [pc, #176]	; (8006120 <vTaskSwitchContext+0xc0>)
 8006070:	2201      	movs	r2, #1
 8006072:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8006074:	e04d      	b.n	8006112 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8006076:	4b2a      	ldr	r3, [pc, #168]	; (8006120 <vTaskSwitchContext+0xc0>)
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800607c:	4b29      	ldr	r3, [pc, #164]	; (8006124 <vTaskSwitchContext+0xc4>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	fab3 f383 	clz	r3, r3
 8006088:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800608a:	7afb      	ldrb	r3, [r7, #11]
 800608c:	f1c3 031f 	rsb	r3, r3, #31
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	4925      	ldr	r1, [pc, #148]	; (8006128 <vTaskSwitchContext+0xc8>)
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4613      	mov	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	440b      	add	r3, r1
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10a      	bne.n	80060bc <vTaskSwitchContext+0x5c>
        __asm volatile
 80060a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060aa:	f383 8811 	msr	BASEPRI, r3
 80060ae:	f3bf 8f6f 	isb	sy
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	607b      	str	r3, [r7, #4]
    }
 80060b8:	bf00      	nop
 80060ba:	e7fe      	b.n	80060ba <vTaskSwitchContext+0x5a>
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	4613      	mov	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4413      	add	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	4a18      	ldr	r2, [pc, #96]	; (8006128 <vTaskSwitchContext+0xc8>)
 80060c8:	4413      	add	r3, r2
 80060ca:	613b      	str	r3, [r7, #16]
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	605a      	str	r2, [r3, #4]
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	3308      	adds	r3, #8
 80060de:	429a      	cmp	r2, r3
 80060e0:	d104      	bne.n	80060ec <vTaskSwitchContext+0x8c>
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	605a      	str	r2, [r3, #4]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	4a0e      	ldr	r2, [pc, #56]	; (800612c <vTaskSwitchContext+0xcc>)
 80060f4:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80060f6:	4b0d      	ldr	r3, [pc, #52]	; (800612c <vTaskSwitchContext+0xcc>)
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	4b0d      	ldr	r3, [pc, #52]	; (8006130 <vTaskSwitchContext+0xd0>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d102      	bne.n	8006108 <vTaskSwitchContext+0xa8>
 8006102:	f001 fa35 	bl	8007570 <SEGGER_SYSVIEW_OnIdle>
}
 8006106:	e004      	b.n	8006112 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8006108:	4b08      	ldr	r3, [pc, #32]	; (800612c <vTaskSwitchContext+0xcc>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4618      	mov	r0, r3
 800610e:	f001 fa4b 	bl	80075a8 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8006112:	bf00      	nop
 8006114:	3718      	adds	r7, #24
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	2000082c 	.word	0x2000082c
 8006120:	2000081c 	.word	0x2000081c
 8006124:	20000814 	.word	0x20000814
 8006128:	20000790 	.word	0x20000790
 800612c:	2000078c 	.word	0x2000078c
 8006130:	20000828 	.word	0x20000828

08006134 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006134:	b480      	push	{r7}
 8006136:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006138:	4b0a      	ldr	r3, [pc, #40]	; (8006164 <prvResetNextTaskUnblockTime+0x30>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d104      	bne.n	800614c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006142:	4b09      	ldr	r3, [pc, #36]	; (8006168 <prvResetNextTaskUnblockTime+0x34>)
 8006144:	f04f 32ff 	mov.w	r2, #4294967295
 8006148:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800614a:	e005      	b.n	8006158 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800614c:	4b05      	ldr	r3, [pc, #20]	; (8006164 <prvResetNextTaskUnblockTime+0x30>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a04      	ldr	r2, [pc, #16]	; (8006168 <prvResetNextTaskUnblockTime+0x34>)
 8006156:	6013      	str	r3, [r2, #0]
}
 8006158:	bf00      	nop
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	200007f4 	.word	0x200007f4
 8006168:	20000824 	.word	0x20000824

0800616c <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 800616c:	b580      	push	{r7, lr}
 800616e:	b094      	sub	sp, #80	; 0x50
 8006170:	af02      	add	r7, sp, #8
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
 8006178:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800617a:	2301      	movs	r3, #1
 800617c:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8006196:	bf00      	nop
 8006198:	e7fe      	b.n	8006198 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00a      	beq.n	80061b6 <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 80061a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a4:	f383 8811 	msr	BASEPRI, r3
 80061a8:	f3bf 8f6f 	isb	sy
 80061ac:	f3bf 8f4f 	dsb	sy
 80061b0:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80061b2:	bf00      	nop
 80061b4:	e7fe      	b.n	80061b4 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061b6:	f000 f9c1 	bl	800653c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	643b      	str	r3, [r7, #64]	; 0x40

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80061be:	f3ef 8211 	mrs	r2, BASEPRI
 80061c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c6:	f383 8811 	msr	BASEPRI, r3
 80061ca:	f3bf 8f6f 	isb	sy
 80061ce:	f3bf 8f4f 	dsb	sy
 80061d2:	623a      	str	r2, [r7, #32]
 80061d4:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80061d6:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 80061da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d006      	beq.n	80061ee <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80061e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061e2:	68ba      	ldr	r2, [r7, #8]
 80061e4:	3214      	adds	r2, #20
 80061e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80061ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061ec:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80061ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4413      	add	r3, r2
 80061f4:	3354      	adds	r3, #84	; 0x54
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80061fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	4413      	add	r3, r2
 8006202:	3354      	adds	r3, #84	; 0x54
 8006204:	2202      	movs	r2, #2
 8006206:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	2b04      	cmp	r3, #4
 800620c:	d83b      	bhi.n	8006286 <xTaskGenericNotifyFromISR+0x11a>
 800620e:	a201      	add	r2, pc, #4	; (adr r2, 8006214 <xTaskGenericNotifyFromISR+0xa8>)
 8006210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006214:	080062a5 	.word	0x080062a5
 8006218:	08006229 	.word	0x08006229
 800621c:	08006245 	.word	0x08006245
 8006220:	0800625d 	.word	0x0800625d
 8006224:	0800626b 	.word	0x0800626b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006228:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800622a:	68ba      	ldr	r2, [r7, #8]
 800622c:	3214      	adds	r2, #20
 800622e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	ea42 0103 	orr.w	r1, r2, r3
 8006238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	3214      	adds	r2, #20
 800623e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006242:	e032      	b.n	80062aa <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006244:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	3214      	adds	r2, #20
 800624a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800624e:	1c59      	adds	r1, r3, #1
 8006250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	3214      	adds	r2, #20
 8006256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800625a:	e026      	b.n	80062aa <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800625c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	3214      	adds	r2, #20
 8006262:	6879      	ldr	r1, [r7, #4]
 8006264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006268:	e01f      	b.n	80062aa <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800626a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800626e:	2b02      	cmp	r3, #2
 8006270:	d006      	beq.n	8006280 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006272:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	3214      	adds	r2, #20
 8006278:	6879      	ldr	r1, [r7, #4]
 800627a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800627e:	e014      	b.n	80062aa <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 8006280:	2300      	movs	r3, #0
 8006282:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 8006284:	e011      	b.n	80062aa <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006286:	4b69      	ldr	r3, [pc, #420]	; (800642c <xTaskGenericNotifyFromISR+0x2c0>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00c      	beq.n	80062a8 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 800628e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006292:	f383 8811 	msr	BASEPRI, r3
 8006296:	f3bf 8f6f 	isb	sy
 800629a:	f3bf 8f4f 	dsb	sy
 800629e:	61bb      	str	r3, [r7, #24]
    }
 80062a0:	bf00      	nop
 80062a2:	e7fe      	b.n	80062a2 <xTaskGenericNotifyFromISR+0x136>
                    break;
 80062a4:	bf00      	nop
 80062a6:	e000      	b.n	80062aa <xTaskGenericNotifyFromISR+0x13e>
                    break;
 80062a8:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 80062aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ac:	4618      	mov	r0, r3
 80062ae:	f001 f9ff 	bl	80076b0 <SEGGER_SYSVIEW_ShrinkId>
 80062b2:	78f9      	ldrb	r1, [r7, #3]
 80062b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062b6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80062b8:	9201      	str	r2, [sp, #4]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	460b      	mov	r3, r1
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	4601      	mov	r1, r0
 80062c2:	203f      	movs	r0, #63	; 0x3f
 80062c4:	f000 fe6c 	bl	8006fa0 <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80062c8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	f040 80a2 	bne.w	8006416 <xTaskGenericNotifyFromISR+0x2aa>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80062d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00a      	beq.n	80062f0 <xTaskGenericNotifyFromISR+0x184>
        __asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	617b      	str	r3, [r7, #20]
    }
 80062ec:	bf00      	nop
 80062ee:	e7fe      	b.n	80062ee <xTaskGenericNotifyFromISR+0x182>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062f0:	4b4f      	ldr	r3, [pc, #316]	; (8006430 <xTaskGenericNotifyFromISR+0x2c4>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d162      	bne.n	80063be <xTaskGenericNotifyFromISR+0x252>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80062f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	633b      	str	r3, [r7, #48]	; 0x30
 80062fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006304:	68d2      	ldr	r2, [r2, #12]
 8006306:	609a      	str	r2, [r3, #8]
 8006308:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800630e:	6892      	ldr	r2, [r2, #8]
 8006310:	605a      	str	r2, [r3, #4]
 8006312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006318:	3304      	adds	r3, #4
 800631a:	429a      	cmp	r2, r3
 800631c:	d103      	bne.n	8006326 <xTaskGenericNotifyFromISR+0x1ba>
 800631e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006320:	68da      	ldr	r2, [r3, #12]
 8006322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006324:	605a      	str	r2, [r3, #4]
 8006326:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006328:	2200      	movs	r2, #0
 800632a:	615a      	str	r2, [r3, #20]
 800632c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	1e5a      	subs	r2, r3, #1
 8006332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006334:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006338:	4618      	mov	r0, r3
 800633a:	f001 f977 	bl	800762c <SEGGER_SYSVIEW_OnTaskStartReady>
 800633e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006342:	2201      	movs	r2, #1
 8006344:	409a      	lsls	r2, r3
 8006346:	4b3b      	ldr	r3, [pc, #236]	; (8006434 <xTaskGenericNotifyFromISR+0x2c8>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4313      	orrs	r3, r2
 800634c:	4a39      	ldr	r2, [pc, #228]	; (8006434 <xTaskGenericNotifyFromISR+0x2c8>)
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006354:	4938      	ldr	r1, [pc, #224]	; (8006438 <xTaskGenericNotifyFromISR+0x2cc>)
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	440b      	add	r3, r1
 8006360:	3304      	adds	r3, #4
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800636a:	609a      	str	r2, [r3, #8]
 800636c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006372:	60da      	str	r2, [r3, #12]
 8006374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800637a:	3204      	adds	r2, #4
 800637c:	605a      	str	r2, [r3, #4]
 800637e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006380:	1d1a      	adds	r2, r3, #4
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006384:	609a      	str	r2, [r3, #8]
 8006386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800638a:	4613      	mov	r3, r2
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4a29      	ldr	r2, [pc, #164]	; (8006438 <xTaskGenericNotifyFromISR+0x2cc>)
 8006394:	441a      	add	r2, r3
 8006396:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006398:	615a      	str	r2, [r3, #20]
 800639a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800639c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800639e:	4926      	ldr	r1, [pc, #152]	; (8006438 <xTaskGenericNotifyFromISR+0x2cc>)
 80063a0:	4613      	mov	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	440b      	add	r3, r1
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	1c59      	adds	r1, r3, #1
 80063ae:	4822      	ldr	r0, [pc, #136]	; (8006438 <xTaskGenericNotifyFromISR+0x2cc>)
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4403      	add	r3, r0
 80063ba:	6019      	str	r1, [r3, #0]
 80063bc:	e01b      	b.n	80063f6 <xTaskGenericNotifyFromISR+0x28a>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80063be:	4b1f      	ldr	r3, [pc, #124]	; (800643c <xTaskGenericNotifyFromISR+0x2d0>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	637b      	str	r3, [r7, #52]	; 0x34
 80063c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80063c8:	61da      	str	r2, [r3, #28]
 80063ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063d0:	621a      	str	r2, [r3, #32]
 80063d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063d8:	3218      	adds	r2, #24
 80063da:	605a      	str	r2, [r3, #4]
 80063dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063de:	f103 0218 	add.w	r2, r3, #24
 80063e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063e4:	609a      	str	r2, [r3, #8]
 80063e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063e8:	4a14      	ldr	r2, [pc, #80]	; (800643c <xTaskGenericNotifyFromISR+0x2d0>)
 80063ea:	629a      	str	r2, [r3, #40]	; 0x28
 80063ec:	4b13      	ldr	r3, [pc, #76]	; (800643c <xTaskGenericNotifyFromISR+0x2d0>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3301      	adds	r3, #1
 80063f2:	4a12      	ldr	r2, [pc, #72]	; (800643c <xTaskGenericNotifyFromISR+0x2d0>)
 80063f4:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063fa:	4b11      	ldr	r3, [pc, #68]	; (8006440 <xTaskGenericNotifyFromISR+0x2d4>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006400:	429a      	cmp	r2, r3
 8006402:	d908      	bls.n	8006416 <xTaskGenericNotifyFromISR+0x2aa>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8006404:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006406:	2b00      	cmp	r3, #0
 8006408:	d002      	beq.n	8006410 <xTaskGenericNotifyFromISR+0x2a4>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800640a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800640c:	2201      	movs	r2, #1
 800640e:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8006410:	4b0c      	ldr	r3, [pc, #48]	; (8006444 <xTaskGenericNotifyFromISR+0x2d8>)
 8006412:	2201      	movs	r2, #1
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006418:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8006420:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8006422:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 8006424:	4618      	mov	r0, r3
 8006426:	3748      	adds	r7, #72	; 0x48
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}
 800642c:	20000810 	.word	0x20000810
 8006430:	2000082c 	.word	0x2000082c
 8006434:	20000814 	.word	0x20000814
 8006438:	20000790 	.word	0x20000790
 800643c:	200007fc 	.word	0x200007fc
 8006440:	2000078c 	.word	0x2000078c
 8006444:	2000081c 	.word	0x2000081c
	...

08006450 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006450:	4b07      	ldr	r3, [pc, #28]	; (8006470 <pxCurrentTCBConst2>)
 8006452:	6819      	ldr	r1, [r3, #0]
 8006454:	6808      	ldr	r0, [r1, #0]
 8006456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645a:	f380 8809 	msr	PSP, r0
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f04f 0000 	mov.w	r0, #0
 8006466:	f380 8811 	msr	BASEPRI, r0
 800646a:	4770      	bx	lr
 800646c:	f3af 8000 	nop.w

08006470 <pxCurrentTCBConst2>:
 8006470:	2000078c 	.word	0x2000078c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
	...

08006480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006480:	f3ef 8009 	mrs	r0, PSP
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	4b15      	ldr	r3, [pc, #84]	; (80064e0 <pxCurrentTCBConst>)
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	f01e 0f10 	tst.w	lr, #16
 8006490:	bf08      	it	eq
 8006492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649a:	6010      	str	r0, [r2, #0]
 800649c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064a4:	f380 8811 	msr	BASEPRI, r0
 80064a8:	f3bf 8f4f 	dsb	sy
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f7ff fdd6 	bl	8006060 <vTaskSwitchContext>
 80064b4:	f04f 0000 	mov.w	r0, #0
 80064b8:	f380 8811 	msr	BASEPRI, r0
 80064bc:	bc09      	pop	{r0, r3}
 80064be:	6819      	ldr	r1, [r3, #0]
 80064c0:	6808      	ldr	r0, [r1, #0]
 80064c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c6:	f01e 0f10 	tst.w	lr, #16
 80064ca:	bf08      	it	eq
 80064cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80064d0:	f380 8809 	msr	PSP, r0
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	f3af 8000 	nop.w

080064e0 <pxCurrentTCBConst>:
 80064e0:	2000078c 	.word	0x2000078c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80064e4:	bf00      	nop
 80064e6:	bf00      	nop

080064e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
        __asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	607b      	str	r3, [r7, #4]
    }
 8006500:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8006502:	f000 ffbb 	bl	800747c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006506:	f7ff fc91 	bl	8005e2c <xTaskIncrementTick>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d006      	beq.n	800651e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8006510:	f001 f812 	bl	8007538 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006514:	4b08      	ldr	r3, [pc, #32]	; (8006538 <SysTick_Handler+0x50>)
 8006516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800651a:	601a      	str	r2, [r3, #0]
 800651c:	e001      	b.n	8006522 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800651e:	f000 ffef 	bl	8007500 <SEGGER_SYSVIEW_RecordExitISR>
 8006522:	2300      	movs	r3, #0
 8006524:	603b      	str	r3, [r7, #0]
        __asm volatile
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	f383 8811 	msr	BASEPRI, r3
    }
 800652c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	e000ed04 	.word	0xe000ed04

0800653c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006542:	f3ef 8305 	mrs	r3, IPSR
 8006546:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2b0f      	cmp	r3, #15
 800654c:	d914      	bls.n	8006578 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800654e:	4a17      	ldr	r2, [pc, #92]	; (80065ac <vPortValidateInterruptPriority+0x70>)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4413      	add	r3, r2
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006558:	4b15      	ldr	r3, [pc, #84]	; (80065b0 <vPortValidateInterruptPriority+0x74>)
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	7afa      	ldrb	r2, [r7, #11]
 800655e:	429a      	cmp	r2, r3
 8006560:	d20a      	bcs.n	8006578 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	607b      	str	r3, [r7, #4]
    }
 8006574:	bf00      	nop
 8006576:	e7fe      	b.n	8006576 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006578:	4b0e      	ldr	r3, [pc, #56]	; (80065b4 <vPortValidateInterruptPriority+0x78>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006580:	4b0d      	ldr	r3, [pc, #52]	; (80065b8 <vPortValidateInterruptPriority+0x7c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	429a      	cmp	r2, r3
 8006586:	d90a      	bls.n	800659e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8006588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800658c:	f383 8811 	msr	BASEPRI, r3
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	603b      	str	r3, [r7, #0]
    }
 800659a:	bf00      	nop
 800659c:	e7fe      	b.n	800659c <vPortValidateInterruptPriority+0x60>
    }
 800659e:	bf00      	nop
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	e000e3f0 	.word	0xe000e3f0
 80065b0:	20000830 	.word	0x20000830
 80065b4:	e000ed0c 	.word	0xe000ed0c
 80065b8:	20000834 	.word	0x20000834

080065bc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80065c2:	4b24      	ldr	r3, [pc, #144]	; (8006654 <_DoInit+0x98>)
 80065c4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2203      	movs	r2, #3
 80065ca:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2203      	movs	r2, #3
 80065d0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a20      	ldr	r2, [pc, #128]	; (8006658 <_DoInit+0x9c>)
 80065d6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a20      	ldr	r2, [pc, #128]	; (800665c <_DoInit+0xa0>)
 80065dc:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065e4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a17      	ldr	r2, [pc, #92]	; (8006658 <_DoInit+0x9c>)
 80065fc:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a17      	ldr	r2, [pc, #92]	; (8006660 <_DoInit+0xa4>)
 8006602:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2210      	movs	r2, #16
 8006608:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3307      	adds	r3, #7
 8006620:	4a10      	ldr	r2, [pc, #64]	; (8006664 <_DoInit+0xa8>)
 8006622:	6810      	ldr	r0, [r2, #0]
 8006624:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8006626:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a0e      	ldr	r2, [pc, #56]	; (8006668 <_DoInit+0xac>)
 800662e:	6810      	ldr	r0, [r2, #0]
 8006630:	6018      	str	r0, [r3, #0]
 8006632:	8891      	ldrh	r1, [r2, #4]
 8006634:	7992      	ldrb	r2, [r2, #6]
 8006636:	8099      	strh	r1, [r3, #4]
 8006638:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800663a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2220      	movs	r2, #32
 8006642:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8006644:	f3bf 8f5f 	dmb	sy
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr
 8006654:	20000838 	.word	0x20000838
 8006658:	0800a35c 	.word	0x0800a35c
 800665c:	200008e0 	.word	0x200008e0
 8006660:	20000ce0 	.word	0x20000ce0
 8006664:	0800a368 	.word	0x0800a368
 8006668:	0800a36c 	.word	0x0800a36c

0800666c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800666c:	b580      	push	{r7, lr}
 800666e:	b08a      	sub	sp, #40	; 0x28
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8006678:	2300      	movs	r3, #0
 800667a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	429a      	cmp	r2, r3
 800668e:	d905      	bls.n	800669c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	3b01      	subs	r3, #1
 8006698:	627b      	str	r3, [r7, #36]	; 0x24
 800669a:	e007      	b.n	80066ac <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	69b9      	ldr	r1, [r7, #24]
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	1acb      	subs	r3, r1, r3
 80066a6:	4413      	add	r3, r2
 80066a8:	3b01      	subs	r3, #1
 80066aa:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689a      	ldr	r2, [r3, #8]
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066b6:	4293      	cmp	r3, r2
 80066b8:	bf28      	it	cs
 80066ba:	4613      	movcs	r3, r2
 80066bc:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80066be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4293      	cmp	r3, r2
 80066c4:	bf28      	it	cs
 80066c6:	4613      	movcs	r3, r2
 80066c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	685a      	ldr	r2, [r3, #4]
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	4413      	add	r3, r2
 80066d2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80066d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066d6:	68b9      	ldr	r1, [r7, #8]
 80066d8:	6978      	ldr	r0, [r7, #20]
 80066da:	f001 fec0 	bl	800845e <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80066de:	6a3a      	ldr	r2, [r7, #32]
 80066e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e2:	4413      	add	r3, r2
 80066e4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80066e6:	68ba      	ldr	r2, [r7, #8]
 80066e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ea:	4413      	add	r3, r2
 80066ec:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80066f6:	69fa      	ldr	r2, [r7, #28]
 80066f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fa:	4413      	add	r3, r2
 80066fc:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	69fa      	ldr	r2, [r7, #28]
 8006704:	429a      	cmp	r2, r3
 8006706:	d101      	bne.n	800670c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8006708:	2300      	movs	r3, #0
 800670a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800670c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	69fa      	ldr	r2, [r7, #28]
 8006714:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1b2      	bne.n	8006682 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800671c:	6a3b      	ldr	r3, [r7, #32]
}
 800671e:	4618      	mov	r0, r3
 8006720:	3728      	adds	r7, #40	; 0x28
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}

08006726 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8006726:	b580      	push	{r7, lr}
 8006728:	b088      	sub	sp, #32
 800672a:	af00      	add	r7, sp, #0
 800672c:	60f8      	str	r0, [r7, #12]
 800672e:	60b9      	str	r1, [r7, #8]
 8006730:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	689a      	ldr	r2, [r3, #8]
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	429a      	cmp	r2, r3
 8006748:	d911      	bls.n	800676e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	4413      	add	r3, r2
 8006752:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	68b9      	ldr	r1, [r7, #8]
 8006758:	6938      	ldr	r0, [r7, #16]
 800675a:	f001 fe80 	bl	800845e <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800675e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8006762:	69fa      	ldr	r2, [r7, #28]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	441a      	add	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800676c:	e01f      	b.n	80067ae <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	4413      	add	r3, r2
 800677a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	68b9      	ldr	r1, [r7, #8]
 8006780:	6938      	ldr	r0, [r7, #16]
 8006782:	f001 fe6c 	bl	800845e <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8006794:	68ba      	ldr	r2, [r7, #8]
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	4413      	add	r3, r2
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	4619      	mov	r1, r3
 800679e:	6938      	ldr	r0, [r7, #16]
 80067a0:	f001 fe5d 	bl	800845e <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80067a4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	60da      	str	r2, [r3, #12]
}
 80067ae:	bf00      	nop
 80067b0:	3720      	adds	r7, #32
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80067b6:	b480      	push	{r7}
 80067b8:	b087      	sub	sp, #28
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d808      	bhi.n	80067e4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	689a      	ldr	r2, [r3, #8]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	1ad2      	subs	r2, r2, r3
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	4413      	add	r3, r2
 80067de:	3b01      	subs	r3, #1
 80067e0:	617b      	str	r3, [r7, #20]
 80067e2:	e004      	b.n	80067ee <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	3b01      	subs	r3, #1
 80067ec:	617b      	str	r3, [r7, #20]
  }
  return r;
 80067ee:	697b      	ldr	r3, [r7, #20]
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	371c      	adds	r7, #28
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b08c      	sub	sp, #48	; 0x30
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8006808:	4b3e      	ldr	r3, [pc, #248]	; (8006904 <SEGGER_RTT_ReadNoLock+0x108>)
 800680a:	623b      	str	r3, [r7, #32]
 800680c:	6a3b      	ldr	r3, [r7, #32]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	b2db      	uxtb	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <SEGGER_RTT_ReadNoLock+0x1e>
 8006816:	f7ff fed1 	bl	80065bc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4613      	mov	r3, r2
 800681e:	005b      	lsls	r3, r3, #1
 8006820:	4413      	add	r3, r2
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	3360      	adds	r3, #96	; 0x60
 8006826:	4a37      	ldr	r2, [pc, #220]	; (8006904 <SEGGER_RTT_ReadNoLock+0x108>)
 8006828:	4413      	add	r3, r2
 800682a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800683c:	2300      	movs	r3, #0
 800683e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8006840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	429a      	cmp	r2, r3
 8006846:	d92b      	bls.n	80068a0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4293      	cmp	r3, r2
 8006858:	bf28      	it	cs
 800685a:	4613      	movcs	r3, r2
 800685c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	685a      	ldr	r2, [r3, #4]
 8006862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006864:	4413      	add	r3, r2
 8006866:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	6939      	ldr	r1, [r7, #16]
 800686c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800686e:	f001 fdf6 	bl	800845e <memcpy>
    NumBytesRead += NumBytesRem;
 8006872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	4413      	add	r3, r2
 8006878:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800687a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	4413      	add	r3, r2
 8006880:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800688a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	4413      	add	r3, r2
 8006890:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006898:	429a      	cmp	r2, r3
 800689a:	d101      	bne.n	80068a0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800689c:	2300      	movs	r3, #0
 800689e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80068a0:	69ba      	ldr	r2, [r7, #24]
 80068a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80068a8:	697a      	ldr	r2, [r7, #20]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4293      	cmp	r3, r2
 80068ae:	bf28      	it	cs
 80068b0:	4613      	movcs	r3, r2
 80068b2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d019      	beq.n	80068ee <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c0:	4413      	add	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	6939      	ldr	r1, [r7, #16]
 80068c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068ca:	f001 fdc8 	bl	800845e <memcpy>
    NumBytesRead += NumBytesRem;
 80068ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	4413      	add	r3, r2
 80068d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80068d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	4413      	add	r3, r2
 80068dc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80068e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	4413      	add	r3, r2
 80068ec:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80068ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d002      	beq.n	80068fa <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068f8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80068fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3730      	adds	r7, #48	; 0x30
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	20000838 	.word	0x20000838

08006908 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8006908:	b580      	push	{r7, lr}
 800690a:	b088      	sub	sp, #32
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	1c5a      	adds	r2, r3, #1
 800691c:	4613      	mov	r3, r2
 800691e:	005b      	lsls	r3, r3, #1
 8006920:	4413      	add	r3, r2
 8006922:	00db      	lsls	r3, r3, #3
 8006924:	4a1f      	ldr	r2, [pc, #124]	; (80069a4 <SEGGER_RTT_WriteNoLock+0x9c>)
 8006926:	4413      	add	r3, r2
 8006928:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	2b02      	cmp	r3, #2
 8006930:	d029      	beq.n	8006986 <SEGGER_RTT_WriteNoLock+0x7e>
 8006932:	2b02      	cmp	r3, #2
 8006934:	d82e      	bhi.n	8006994 <SEGGER_RTT_WriteNoLock+0x8c>
 8006936:	2b00      	cmp	r3, #0
 8006938:	d002      	beq.n	8006940 <SEGGER_RTT_WriteNoLock+0x38>
 800693a:	2b01      	cmp	r3, #1
 800693c:	d013      	beq.n	8006966 <SEGGER_RTT_WriteNoLock+0x5e>
 800693e:	e029      	b.n	8006994 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8006940:	6978      	ldr	r0, [r7, #20]
 8006942:	f7ff ff38 	bl	80067b6 <_GetAvailWriteSpace>
 8006946:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	429a      	cmp	r2, r3
 800694e:	d202      	bcs.n	8006956 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8006950:	2300      	movs	r3, #0
 8006952:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8006954:	e021      	b.n	800699a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	69b9      	ldr	r1, [r7, #24]
 800695e:	6978      	ldr	r0, [r7, #20]
 8006960:	f7ff fee1 	bl	8006726 <_WriteNoCheck>
    break;
 8006964:	e019      	b.n	800699a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8006966:	6978      	ldr	r0, [r7, #20]
 8006968:	f7ff ff25 	bl	80067b6 <_GetAvailWriteSpace>
 800696c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	4293      	cmp	r3, r2
 8006974:	bf28      	it	cs
 8006976:	4613      	movcs	r3, r2
 8006978:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800697a:	69fa      	ldr	r2, [r7, #28]
 800697c:	69b9      	ldr	r1, [r7, #24]
 800697e:	6978      	ldr	r0, [r7, #20]
 8006980:	f7ff fed1 	bl	8006726 <_WriteNoCheck>
    break;
 8006984:	e009      	b.n	800699a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	69b9      	ldr	r1, [r7, #24]
 800698a:	6978      	ldr	r0, [r7, #20]
 800698c:	f7ff fe6e 	bl	800666c <_WriteBlocking>
 8006990:	61f8      	str	r0, [r7, #28]
    break;
 8006992:	e002      	b.n	800699a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8006994:	2300      	movs	r3, #0
 8006996:	61fb      	str	r3, [r7, #28]
    break;
 8006998:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800699a:	69fb      	ldr	r3, [r7, #28]
}
 800699c:	4618      	mov	r0, r3
 800699e:	3720      	adds	r7, #32
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	20000838 	.word	0x20000838

080069a8 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b088      	sub	sp, #32
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80069b4:	4b0e      	ldr	r3, [pc, #56]	; (80069f0 <SEGGER_RTT_Write+0x48>)
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d101      	bne.n	80069c6 <SEGGER_RTT_Write+0x1e>
 80069c2:	f7ff fdfb 	bl	80065bc <_DoInit>
  SEGGER_RTT_LOCK();
 80069c6:	f3ef 8311 	mrs	r3, BASEPRI
 80069ca:	f04f 0120 	mov.w	r1, #32
 80069ce:	f381 8811 	msr	BASEPRI, r1
 80069d2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	68b9      	ldr	r1, [r7, #8]
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f7ff ff95 	bl	8006908 <SEGGER_RTT_WriteNoLock>
 80069de:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80069e6:	697b      	ldr	r3, [r7, #20]
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3720      	adds	r7, #32
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	20000838 	.word	0x20000838

080069f4 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80069f4:	b480      	push	{r7}
 80069f6:	b087      	sub	sp, #28
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8006a00:	2300      	movs	r3, #0
 8006a02:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8006a04:	e002      	b.n	8006a0c <_EncodeStr+0x18>
    Len++;
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	4413      	add	r3, r2
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d1f6      	bne.n	8006a06 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d901      	bls.n	8006a24 <_EncodeStr+0x30>
    Len = Limit;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	2bfe      	cmp	r3, #254	; 0xfe
 8006a28:	d806      	bhi.n	8006a38 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	1c5a      	adds	r2, r3, #1
 8006a2e:	60fa      	str	r2, [r7, #12]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	b2d2      	uxtb	r2, r2
 8006a34:	701a      	strb	r2, [r3, #0]
 8006a36:	e011      	b.n	8006a5c <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	1c5a      	adds	r2, r3, #1
 8006a3c:	60fa      	str	r2, [r7, #12]
 8006a3e:	22ff      	movs	r2, #255	; 0xff
 8006a40:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	60fa      	str	r2, [r7, #12]
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	0a19      	lsrs	r1, r3, #8
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	1c5a      	adds	r2, r3, #1
 8006a56:	60fa      	str	r2, [r7, #12]
 8006a58:	b2ca      	uxtb	r2, r1
 8006a5a:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8006a60:	e00a      	b.n	8006a78 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	1c53      	adds	r3, r2, #1
 8006a66:	60bb      	str	r3, [r7, #8]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	1c59      	adds	r1, r3, #1
 8006a6c:	60f9      	str	r1, [r7, #12]
 8006a6e:	7812      	ldrb	r2, [r2, #0]
 8006a70:	701a      	strb	r2, [r3, #0]
    n++;
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	3301      	adds	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d3f0      	bcc.n	8006a62 <_EncodeStr+0x6e>
  }
  return pPayload;
 8006a80:	68fb      	ldr	r3, [r7, #12]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	3304      	adds	r3, #4
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
	...

08006aa8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006aae:	4b35      	ldr	r3, [pc, #212]	; (8006b84 <_HandleIncomingPacket+0xdc>)
 8006ab0:	7e1b      	ldrb	r3, [r3, #24]
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	1cfb      	adds	r3, r7, #3
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	4619      	mov	r1, r3
 8006aba:	f7ff fe9f 	bl	80067fc <SEGGER_RTT_ReadNoLock>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	dd59      	ble.n	8006b7c <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8006ac8:	78fb      	ldrb	r3, [r7, #3]
 8006aca:	2b80      	cmp	r3, #128	; 0x80
 8006acc:	d032      	beq.n	8006b34 <_HandleIncomingPacket+0x8c>
 8006ace:	2b80      	cmp	r3, #128	; 0x80
 8006ad0:	dc42      	bgt.n	8006b58 <_HandleIncomingPacket+0xb0>
 8006ad2:	2b07      	cmp	r3, #7
 8006ad4:	dc16      	bgt.n	8006b04 <_HandleIncomingPacket+0x5c>
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	dd3e      	ble.n	8006b58 <_HandleIncomingPacket+0xb0>
 8006ada:	3b01      	subs	r3, #1
 8006adc:	2b06      	cmp	r3, #6
 8006ade:	d83b      	bhi.n	8006b58 <_HandleIncomingPacket+0xb0>
 8006ae0:	a201      	add	r2, pc, #4	; (adr r2, 8006ae8 <_HandleIncomingPacket+0x40>)
 8006ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae6:	bf00      	nop
 8006ae8:	08006b0b 	.word	0x08006b0b
 8006aec:	08006b11 	.word	0x08006b11
 8006af0:	08006b17 	.word	0x08006b17
 8006af4:	08006b1d 	.word	0x08006b1d
 8006af8:	08006b23 	.word	0x08006b23
 8006afc:	08006b29 	.word	0x08006b29
 8006b00:	08006b2f 	.word	0x08006b2f
 8006b04:	2b7f      	cmp	r3, #127	; 0x7f
 8006b06:	d034      	beq.n	8006b72 <_HandleIncomingPacket+0xca>
 8006b08:	e026      	b.n	8006b58 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8006b0a:	f000 faf7 	bl	80070fc <SEGGER_SYSVIEW_Start>
      break;
 8006b0e:	e035      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8006b10:	f000 fbae 	bl	8007270 <SEGGER_SYSVIEW_Stop>
      break;
 8006b14:	e032      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8006b16:	f000 fc7f 	bl	8007418 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8006b1a:	e02f      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8006b1c:	f000 fc68 	bl	80073f0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8006b20:	e02c      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8006b22:	f000 fbcb 	bl	80072bc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8006b26:	e029      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8006b28:	f000 fe70 	bl	800780c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8006b2c:	e026      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8006b2e:	f000 fe4f 	bl	80077d0 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8006b32:	e023      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006b34:	4b13      	ldr	r3, [pc, #76]	; (8006b84 <_HandleIncomingPacket+0xdc>)
 8006b36:	7e1b      	ldrb	r3, [r3, #24]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	1cfb      	adds	r3, r7, #3
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	4619      	mov	r1, r3
 8006b40:	f7ff fe5c 	bl	80067fc <SEGGER_RTT_ReadNoLock>
 8006b44:	4603      	mov	r3, r0
 8006b46:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	dd13      	ble.n	8006b76 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	4618      	mov	r0, r3
 8006b52:	f000 fdbd 	bl	80076d0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8006b56:	e00e      	b.n	8006b76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8006b58:	78fb      	ldrb	r3, [r7, #3]
 8006b5a:	b25b      	sxtb	r3, r3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	da0c      	bge.n	8006b7a <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006b60:	4b08      	ldr	r3, [pc, #32]	; (8006b84 <_HandleIncomingPacket+0xdc>)
 8006b62:	7e1b      	ldrb	r3, [r3, #24]
 8006b64:	4618      	mov	r0, r3
 8006b66:	1cfb      	adds	r3, r7, #3
 8006b68:	2201      	movs	r2, #1
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	f7ff fe46 	bl	80067fc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8006b70:	e003      	b.n	8006b7a <_HandleIncomingPacket+0xd2>
      break;
 8006b72:	bf00      	nop
 8006b74:	e002      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
      break;
 8006b76:	bf00      	nop
 8006b78:	e000      	b.n	8006b7c <_HandleIncomingPacket+0xd4>
      break;
 8006b7a:	bf00      	nop
    }
  }
}
 8006b7c:	bf00      	nop
 8006b7e:	3708      	adds	r7, #8
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}
 8006b84:	20000cf0 	.word	0x20000cf0

08006b88 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b08c      	sub	sp, #48	; 0x30
 8006b8c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8006b8e:	2301      	movs	r3, #1
 8006b90:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8006b92:	1d3b      	adds	r3, r7, #4
 8006b94:	3301      	adds	r3, #1
 8006b96:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b9c:	4b31      	ldr	r3, [pc, #196]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ba2:	e00b      	b.n	8006bbc <_TrySendOverflowPacket+0x34>
 8006ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006baa:	1c59      	adds	r1, r3, #1
 8006bac:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006bae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bb2:	b2d2      	uxtb	r2, r2
 8006bb4:	701a      	strb	r2, [r3, #0]
 8006bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb8:	09db      	lsrs	r3, r3, #7
 8006bba:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bbe:	2b7f      	cmp	r3, #127	; 0x7f
 8006bc0:	d8f0      	bhi.n	8006ba4 <_TrySendOverflowPacket+0x1c>
 8006bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006bd2:	4b25      	ldr	r3, [pc, #148]	; (8006c68 <_TrySendOverflowPacket+0xe0>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006bd8:	4b22      	ldr	r3, [pc, #136]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	627b      	str	r3, [r7, #36]	; 0x24
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	623b      	str	r3, [r7, #32]
 8006bea:	e00b      	b.n	8006c04 <_TrySendOverflowPacket+0x7c>
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	b2da      	uxtb	r2, r3
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf2:	1c59      	adds	r1, r3, #1
 8006bf4:	6279      	str	r1, [r7, #36]	; 0x24
 8006bf6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bfa:	b2d2      	uxtb	r2, r2
 8006bfc:	701a      	strb	r2, [r3, #0]
 8006bfe:	6a3b      	ldr	r3, [r7, #32]
 8006c00:	09db      	lsrs	r3, r3, #7
 8006c02:	623b      	str	r3, [r7, #32]
 8006c04:	6a3b      	ldr	r3, [r7, #32]
 8006c06:	2b7f      	cmp	r3, #127	; 0x7f
 8006c08:	d8f0      	bhi.n	8006bec <_TrySendOverflowPacket+0x64>
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0c:	1c5a      	adds	r2, r3, #1
 8006c0e:	627a      	str	r2, [r7, #36]	; 0x24
 8006c10:	6a3a      	ldr	r2, [r7, #32]
 8006c12:	b2d2      	uxtb	r2, r2
 8006c14:	701a      	strb	r2, [r3, #0]
 8006c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c18:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8006c1a:	4b12      	ldr	r3, [pc, #72]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006c1c:	785b      	ldrb	r3, [r3, #1]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	1d3b      	adds	r3, r7, #4
 8006c22:	69fa      	ldr	r2, [r7, #28]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	461a      	mov	r2, r3
 8006c28:	1d3b      	adds	r3, r7, #4
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	f7f9 faf0 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006c30:	4603      	mov	r3, r0
 8006c32:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d009      	beq.n	8006c4e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006c3a:	4a0a      	ldr	r2, [pc, #40]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006c40:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	3b01      	subs	r3, #1
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	4b06      	ldr	r3, [pc, #24]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006c4a:	701a      	strb	r2, [r3, #0]
 8006c4c:	e004      	b.n	8006c58 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8006c4e:	4b05      	ldr	r3, [pc, #20]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	3301      	adds	r3, #1
 8006c54:	4a03      	ldr	r2, [pc, #12]	; (8006c64 <_TrySendOverflowPacket+0xdc>)
 8006c56:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8006c58:	693b      	ldr	r3, [r7, #16]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3730      	adds	r7, #48	; 0x30
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	20000cf0 	.word	0x20000cf0
 8006c68:	e0001004 	.word	0xe0001004

08006c6c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b08a      	sub	sp, #40	; 0x28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8006c78:	4b6c      	ldr	r3, [pc, #432]	; (8006e2c <_SendPacket+0x1c0>)
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d010      	beq.n	8006ca2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8006c80:	4b6a      	ldr	r3, [pc, #424]	; (8006e2c <_SendPacket+0x1c0>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f000 80a3 	beq.w	8006dd0 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8006c8a:	4b68      	ldr	r3, [pc, #416]	; (8006e2c <_SendPacket+0x1c0>)
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d109      	bne.n	8006ca6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8006c92:	f7ff ff79 	bl	8006b88 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8006c96:	4b65      	ldr	r3, [pc, #404]	; (8006e2c <_SendPacket+0x1c0>)
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	f040 809a 	bne.w	8006dd4 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8006ca0:	e001      	b.n	8006ca6 <_SendPacket+0x3a>
    goto Send;
 8006ca2:	bf00      	nop
 8006ca4:	e000      	b.n	8006ca8 <_SendPacket+0x3c>
Send:
 8006ca6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b1f      	cmp	r3, #31
 8006cac:	d809      	bhi.n	8006cc2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8006cae:	4b5f      	ldr	r3, [pc, #380]	; (8006e2c <_SendPacket+0x1c0>)
 8006cb0:	69da      	ldr	r2, [r3, #28]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f040 808b 	bne.w	8006dd8 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b17      	cmp	r3, #23
 8006cc6:	d807      	bhi.n	8006cd8 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	60fb      	str	r3, [r7, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	b2da      	uxtb	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	701a      	strb	r2, [r3, #0]
 8006cd6:	e03d      	b.n	8006d54 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	2b7f      	cmp	r3, #127	; 0x7f
 8006ce4:	d912      	bls.n	8006d0c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	09da      	lsrs	r2, r3, #7
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	b2d2      	uxtb	r2, r2
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	3a01      	subs	r2, #1
 8006cfe:	60fa      	str	r2, [r7, #12]
 8006d00:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006d04:	b2da      	uxtb	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	701a      	strb	r2, [r3, #0]
 8006d0a:	e006      	b.n	8006d1a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	60fb      	str	r3, [r7, #12]
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	b2da      	uxtb	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b7f      	cmp	r3, #127	; 0x7f
 8006d1e:	d912      	bls.n	8006d46 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	09da      	lsrs	r2, r3, #7
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	3b01      	subs	r3, #1
 8006d28:	60fb      	str	r3, [r7, #12]
 8006d2a:	b2d2      	uxtb	r2, r2
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	3a01      	subs	r2, #1
 8006d38:	60fa      	str	r2, [r7, #12]
 8006d3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	701a      	strb	r2, [r3, #0]
 8006d44:	e006      	b.n	8006d54 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	60fb      	str	r3, [r7, #12]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	b2da      	uxtb	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006d54:	4b36      	ldr	r3, [pc, #216]	; (8006e30 <_SendPacket+0x1c4>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006d5a:	4b34      	ldr	r3, [pc, #208]	; (8006e2c <_SendPacket+0x1c0>)
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	69ba      	ldr	r2, [r7, #24]
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	627b      	str	r3, [r7, #36]	; 0x24
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	623b      	str	r3, [r7, #32]
 8006d6c:	e00b      	b.n	8006d86 <_SendPacket+0x11a>
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
 8006d70:	b2da      	uxtb	r2, r3
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	1c59      	adds	r1, r3, #1
 8006d76:	6279      	str	r1, [r7, #36]	; 0x24
 8006d78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d7c:	b2d2      	uxtb	r2, r2
 8006d7e:	701a      	strb	r2, [r3, #0]
 8006d80:	6a3b      	ldr	r3, [r7, #32]
 8006d82:	09db      	lsrs	r3, r3, #7
 8006d84:	623b      	str	r3, [r7, #32]
 8006d86:	6a3b      	ldr	r3, [r7, #32]
 8006d88:	2b7f      	cmp	r3, #127	; 0x7f
 8006d8a:	d8f0      	bhi.n	8006d6e <_SendPacket+0x102>
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8e:	1c5a      	adds	r2, r3, #1
 8006d90:	627a      	str	r2, [r7, #36]	; 0x24
 8006d92:	6a3a      	ldr	r2, [r7, #32]
 8006d94:	b2d2      	uxtb	r2, r2
 8006d96:	701a      	strb	r2, [r3, #0]
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8006d9c:	4b23      	ldr	r3, [pc, #140]	; (8006e2c <_SendPacket+0x1c0>)
 8006d9e:	785b      	ldrb	r3, [r3, #1]
 8006da0:	4618      	mov	r0, r3
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	461a      	mov	r2, r3
 8006daa:	68f9      	ldr	r1, [r7, #12]
 8006dac:	f7f9 fa30 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006db0:	4603      	mov	r3, r0
 8006db2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d003      	beq.n	8006dc2 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006dba:	4a1c      	ldr	r2, [pc, #112]	; (8006e2c <_SendPacket+0x1c0>)
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	60d3      	str	r3, [r2, #12]
 8006dc0:	e00b      	b.n	8006dda <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8006dc2:	4b1a      	ldr	r3, [pc, #104]	; (8006e2c <_SendPacket+0x1c0>)
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	4b18      	ldr	r3, [pc, #96]	; (8006e2c <_SendPacket+0x1c0>)
 8006dcc:	701a      	strb	r2, [r3, #0]
 8006dce:	e004      	b.n	8006dda <_SendPacket+0x16e>
    goto SendDone;
 8006dd0:	bf00      	nop
 8006dd2:	e002      	b.n	8006dda <_SendPacket+0x16e>
      goto SendDone;
 8006dd4:	bf00      	nop
 8006dd6:	e000      	b.n	8006dda <_SendPacket+0x16e>
      goto SendDone;
 8006dd8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006dda:	4b14      	ldr	r3, [pc, #80]	; (8006e2c <_SendPacket+0x1c0>)
 8006ddc:	7e1b      	ldrb	r3, [r3, #24]
 8006dde:	4619      	mov	r1, r3
 8006de0:	4a14      	ldr	r2, [pc, #80]	; (8006e34 <_SendPacket+0x1c8>)
 8006de2:	460b      	mov	r3, r1
 8006de4:	005b      	lsls	r3, r3, #1
 8006de6:	440b      	add	r3, r1
 8006de8:	00db      	lsls	r3, r3, #3
 8006dea:	4413      	add	r3, r2
 8006dec:	336c      	adds	r3, #108	; 0x6c
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	4b0e      	ldr	r3, [pc, #56]	; (8006e2c <_SendPacket+0x1c0>)
 8006df2:	7e1b      	ldrb	r3, [r3, #24]
 8006df4:	4618      	mov	r0, r3
 8006df6:	490f      	ldr	r1, [pc, #60]	; (8006e34 <_SendPacket+0x1c8>)
 8006df8:	4603      	mov	r3, r0
 8006dfa:	005b      	lsls	r3, r3, #1
 8006dfc:	4403      	add	r3, r0
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	440b      	add	r3, r1
 8006e02:	3370      	adds	r3, #112	; 0x70
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d00b      	beq.n	8006e22 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006e0a:	4b08      	ldr	r3, [pc, #32]	; (8006e2c <_SendPacket+0x1c0>)
 8006e0c:	789b      	ldrb	r3, [r3, #2]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d107      	bne.n	8006e22 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006e12:	4b06      	ldr	r3, [pc, #24]	; (8006e2c <_SendPacket+0x1c0>)
 8006e14:	2201      	movs	r2, #1
 8006e16:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006e18:	f7ff fe46 	bl	8006aa8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006e1c:	4b03      	ldr	r3, [pc, #12]	; (8006e2c <_SendPacket+0x1c0>)
 8006e1e:	2200      	movs	r2, #0
 8006e20:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8006e22:	bf00      	nop
 8006e24:	3728      	adds	r7, #40	; 0x28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	20000cf0 	.word	0x20000cf0
 8006e30:	e0001004 	.word	0xe0001004
 8006e34:	20000838 	.word	0x20000838

08006e38 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006e40:	f3ef 8311 	mrs	r3, BASEPRI
 8006e44:	f04f 0120 	mov.w	r1, #32
 8006e48:	f381 8811 	msr	BASEPRI, r1
 8006e4c:	60fb      	str	r3, [r7, #12]
 8006e4e:	4808      	ldr	r0, [pc, #32]	; (8006e70 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006e50:	f7ff fe1d 	bl	8006a8e <_PreparePacket>
 8006e54:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	68b9      	ldr	r1, [r7, #8]
 8006e5a:	68b8      	ldr	r0, [r7, #8]
 8006e5c:	f7ff ff06 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f383 8811 	msr	BASEPRI, r3
}
 8006e66:	bf00      	nop
 8006e68:	3710      	adds	r7, #16
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	20000d20 	.word	0x20000d20

08006e74 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b088      	sub	sp, #32
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006e7e:	f3ef 8311 	mrs	r3, BASEPRI
 8006e82:	f04f 0120 	mov.w	r1, #32
 8006e86:	f381 8811 	msr	BASEPRI, r1
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	4816      	ldr	r0, [pc, #88]	; (8006ee8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006e8e:	f7ff fdfe 	bl	8006a8e <_PreparePacket>
 8006e92:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	61fb      	str	r3, [r7, #28]
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	61bb      	str	r3, [r7, #24]
 8006ea0:	e00b      	b.n	8006eba <SEGGER_SYSVIEW_RecordU32+0x46>
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	b2da      	uxtb	r2, r3
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	1c59      	adds	r1, r3, #1
 8006eaa:	61f9      	str	r1, [r7, #28]
 8006eac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006eb0:	b2d2      	uxtb	r2, r2
 8006eb2:	701a      	strb	r2, [r3, #0]
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	09db      	lsrs	r3, r3, #7
 8006eb8:	61bb      	str	r3, [r7, #24]
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	2b7f      	cmp	r3, #127	; 0x7f
 8006ebe:	d8f0      	bhi.n	8006ea2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	61fa      	str	r2, [r7, #28]
 8006ec6:	69ba      	ldr	r2, [r7, #24]
 8006ec8:	b2d2      	uxtb	r2, r2
 8006eca:	701a      	strb	r2, [r3, #0]
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	68f9      	ldr	r1, [r7, #12]
 8006ed4:	6938      	ldr	r0, [r7, #16]
 8006ed6:	f7ff fec9 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f383 8811 	msr	BASEPRI, r3
}
 8006ee0:	bf00      	nop
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	20000d20 	.word	0x20000d20

08006eec <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b08c      	sub	sp, #48	; 0x30
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006ef8:	f3ef 8311 	mrs	r3, BASEPRI
 8006efc:	f04f 0120 	mov.w	r1, #32
 8006f00:	f381 8811 	msr	BASEPRI, r1
 8006f04:	61fb      	str	r3, [r7, #28]
 8006f06:	4825      	ldr	r0, [pc, #148]	; (8006f9c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006f08:	f7ff fdc1 	bl	8006a8e <_PreparePacket>
 8006f0c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f1a:	e00b      	b.n	8006f34 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f22:	1c59      	adds	r1, r3, #1
 8006f24:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006f26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f2a:	b2d2      	uxtb	r2, r2
 8006f2c:	701a      	strb	r2, [r3, #0]
 8006f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f30:	09db      	lsrs	r3, r3, #7
 8006f32:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f36:	2b7f      	cmp	r3, #127	; 0x7f
 8006f38:	d8f0      	bhi.n	8006f1c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8006f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f42:	b2d2      	uxtb	r2, r2
 8006f44:	701a      	strb	r2, [r3, #0]
 8006f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f48:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	623b      	str	r3, [r7, #32]
 8006f52:	e00b      	b.n	8006f6c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006f54:	6a3b      	ldr	r3, [r7, #32]
 8006f56:	b2da      	uxtb	r2, r3
 8006f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5a:	1c59      	adds	r1, r3, #1
 8006f5c:	6279      	str	r1, [r7, #36]	; 0x24
 8006f5e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f62:	b2d2      	uxtb	r2, r2
 8006f64:	701a      	strb	r2, [r3, #0]
 8006f66:	6a3b      	ldr	r3, [r7, #32]
 8006f68:	09db      	lsrs	r3, r3, #7
 8006f6a:	623b      	str	r3, [r7, #32]
 8006f6c:	6a3b      	ldr	r3, [r7, #32]
 8006f6e:	2b7f      	cmp	r3, #127	; 0x7f
 8006f70:	d8f0      	bhi.n	8006f54 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	627a      	str	r2, [r7, #36]	; 0x24
 8006f78:	6a3a      	ldr	r2, [r7, #32]
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f80:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	6979      	ldr	r1, [r7, #20]
 8006f86:	69b8      	ldr	r0, [r7, #24]
 8006f88:	f7ff fe70 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	f383 8811 	msr	BASEPRI, r3
}
 8006f92:	bf00      	nop
 8006f94:	3730      	adds	r7, #48	; 0x30
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	20000d20 	.word	0x20000d20

08006fa0 <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b092      	sub	sp, #72	; 0x48
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
 8006fac:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 8006fae:	f3ef 8311 	mrs	r3, BASEPRI
 8006fb2:	f04f 0120 	mov.w	r1, #32
 8006fb6:	f381 8811 	msr	BASEPRI, r1
 8006fba:	61fb      	str	r3, [r7, #28]
 8006fbc:	484e      	ldr	r0, [pc, #312]	; (80070f8 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 8006fbe:	f7ff fd66 	bl	8006a8e <_PreparePacket>
 8006fc2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	647b      	str	r3, [r7, #68]	; 0x44
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	643b      	str	r3, [r7, #64]	; 0x40
 8006fd0:	e00b      	b.n	8006fea <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 8006fd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fd4:	b2da      	uxtb	r2, r3
 8006fd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fd8:	1c59      	adds	r1, r3, #1
 8006fda:	6479      	str	r1, [r7, #68]	; 0x44
 8006fdc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006fe0:	b2d2      	uxtb	r2, r2
 8006fe2:	701a      	strb	r2, [r3, #0]
 8006fe4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fe6:	09db      	lsrs	r3, r3, #7
 8006fe8:	643b      	str	r3, [r7, #64]	; 0x40
 8006fea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fec:	2b7f      	cmp	r3, #127	; 0x7f
 8006fee:	d8f0      	bhi.n	8006fd2 <SEGGER_SYSVIEW_RecordU32x5+0x32>
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ff2:	1c5a      	adds	r2, r3, #1
 8006ff4:	647a      	str	r2, [r7, #68]	; 0x44
 8006ff6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ff8:	b2d2      	uxtb	r2, r2
 8006ffa:	701a      	strb	r2, [r3, #0]
 8006ffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ffe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	63bb      	str	r3, [r7, #56]	; 0x38
 8007008:	e00b      	b.n	8007022 <SEGGER_SYSVIEW_RecordU32x5+0x82>
 800700a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800700c:	b2da      	uxtb	r2, r3
 800700e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007010:	1c59      	adds	r1, r3, #1
 8007012:	63f9      	str	r1, [r7, #60]	; 0x3c
 8007014:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007018:	b2d2      	uxtb	r2, r2
 800701a:	701a      	strb	r2, [r3, #0]
 800701c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800701e:	09db      	lsrs	r3, r3, #7
 8007020:	63bb      	str	r3, [r7, #56]	; 0x38
 8007022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007024:	2b7f      	cmp	r3, #127	; 0x7f
 8007026:	d8f0      	bhi.n	800700a <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 8007028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800702a:	1c5a      	adds	r2, r3, #1
 800702c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800702e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007030:	b2d2      	uxtb	r2, r2
 8007032:	701a      	strb	r2, [r3, #0]
 8007034:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007036:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	637b      	str	r3, [r7, #52]	; 0x34
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	633b      	str	r3, [r7, #48]	; 0x30
 8007040:	e00b      	b.n	800705a <SEGGER_SYSVIEW_RecordU32x5+0xba>
 8007042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007044:	b2da      	uxtb	r2, r3
 8007046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007048:	1c59      	adds	r1, r3, #1
 800704a:	6379      	str	r1, [r7, #52]	; 0x34
 800704c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007050:	b2d2      	uxtb	r2, r2
 8007052:	701a      	strb	r2, [r3, #0]
 8007054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007056:	09db      	lsrs	r3, r3, #7
 8007058:	633b      	str	r3, [r7, #48]	; 0x30
 800705a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800705c:	2b7f      	cmp	r3, #127	; 0x7f
 800705e:	d8f0      	bhi.n	8007042 <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 8007060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	637a      	str	r2, [r7, #52]	; 0x34
 8007066:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007068:	b2d2      	uxtb	r2, r2
 800706a:	701a      	strb	r2, [r3, #0]
 800706c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800706e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007074:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007076:	62bb      	str	r3, [r7, #40]	; 0x28
 8007078:	e00b      	b.n	8007092 <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 800707a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707c:	b2da      	uxtb	r2, r3
 800707e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007080:	1c59      	adds	r1, r3, #1
 8007082:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007084:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007088:	b2d2      	uxtb	r2, r2
 800708a:	701a      	strb	r2, [r3, #0]
 800708c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800708e:	09db      	lsrs	r3, r3, #7
 8007090:	62bb      	str	r3, [r7, #40]	; 0x28
 8007092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007094:	2b7f      	cmp	r3, #127	; 0x7f
 8007096:	d8f0      	bhi.n	800707a <SEGGER_SYSVIEW_RecordU32x5+0xda>
 8007098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709a:	1c5a      	adds	r2, r3, #1
 800709c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800709e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070a0:	b2d2      	uxtb	r2, r2
 80070a2:	701a      	strb	r2, [r3, #0]
 80070a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	627b      	str	r3, [r7, #36]	; 0x24
 80070ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070ae:	623b      	str	r3, [r7, #32]
 80070b0:	e00b      	b.n	80070ca <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 80070b2:	6a3b      	ldr	r3, [r7, #32]
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b8:	1c59      	adds	r1, r3, #1
 80070ba:	6279      	str	r1, [r7, #36]	; 0x24
 80070bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070c0:	b2d2      	uxtb	r2, r2
 80070c2:	701a      	strb	r2, [r3, #0]
 80070c4:	6a3b      	ldr	r3, [r7, #32]
 80070c6:	09db      	lsrs	r3, r3, #7
 80070c8:	623b      	str	r3, [r7, #32]
 80070ca:	6a3b      	ldr	r3, [r7, #32]
 80070cc:	2b7f      	cmp	r3, #127	; 0x7f
 80070ce:	d8f0      	bhi.n	80070b2 <SEGGER_SYSVIEW_RecordU32x5+0x112>
 80070d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d2:	1c5a      	adds	r2, r3, #1
 80070d4:	627a      	str	r2, [r7, #36]	; 0x24
 80070d6:	6a3a      	ldr	r2, [r7, #32]
 80070d8:	b2d2      	uxtb	r2, r2
 80070da:	701a      	strb	r2, [r3, #0]
 80070dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070de:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	6979      	ldr	r1, [r7, #20]
 80070e4:	69b8      	ldr	r0, [r7, #24]
 80070e6:	f7ff fdc1 	bl	8006c6c <_SendPacket>
  RECORD_END();
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	f383 8811 	msr	BASEPRI, r3
}
 80070f0:	bf00      	nop
 80070f2:	3748      	adds	r7, #72	; 0x48
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	20000d20 	.word	0x20000d20

080070fc <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b08c      	sub	sp, #48	; 0x30
 8007100:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8007102:	4b58      	ldr	r3, [pc, #352]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 8007104:	2201      	movs	r2, #1
 8007106:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8007108:	f3ef 8311 	mrs	r3, BASEPRI
 800710c:	f04f 0120 	mov.w	r1, #32
 8007110:	f381 8811 	msr	BASEPRI, r1
 8007114:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8007116:	4b53      	ldr	r3, [pc, #332]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 8007118:	785b      	ldrb	r3, [r3, #1]
 800711a:	220a      	movs	r2, #10
 800711c:	4952      	ldr	r1, [pc, #328]	; (8007268 <SEGGER_SYSVIEW_Start+0x16c>)
 800711e:	4618      	mov	r0, r3
 8007120:	f7f9 f876 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800712a:	200a      	movs	r0, #10
 800712c:	f7ff fe84 	bl	8006e38 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007130:	f3ef 8311 	mrs	r3, BASEPRI
 8007134:	f04f 0120 	mov.w	r1, #32
 8007138:	f381 8811 	msr	BASEPRI, r1
 800713c:	60bb      	str	r3, [r7, #8]
 800713e:	484b      	ldr	r0, [pc, #300]	; (800726c <SEGGER_SYSVIEW_Start+0x170>)
 8007140:	f7ff fca5 	bl	8006a8e <_PreparePacket>
 8007144:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800714e:	4b45      	ldr	r3, [pc, #276]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	62bb      	str	r3, [r7, #40]	; 0x28
 8007154:	e00b      	b.n	800716e <SEGGER_SYSVIEW_Start+0x72>
 8007156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007158:	b2da      	uxtb	r2, r3
 800715a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800715c:	1c59      	adds	r1, r3, #1
 800715e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007160:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007164:	b2d2      	uxtb	r2, r2
 8007166:	701a      	strb	r2, [r3, #0]
 8007168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800716a:	09db      	lsrs	r3, r3, #7
 800716c:	62bb      	str	r3, [r7, #40]	; 0x28
 800716e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007170:	2b7f      	cmp	r3, #127	; 0x7f
 8007172:	d8f0      	bhi.n	8007156 <SEGGER_SYSVIEW_Start+0x5a>
 8007174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007176:	1c5a      	adds	r2, r3, #1
 8007178:	62fa      	str	r2, [r7, #44]	; 0x2c
 800717a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800717c:	b2d2      	uxtb	r2, r2
 800717e:	701a      	strb	r2, [r3, #0]
 8007180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007182:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	627b      	str	r3, [r7, #36]	; 0x24
 8007188:	4b36      	ldr	r3, [pc, #216]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	623b      	str	r3, [r7, #32]
 800718e:	e00b      	b.n	80071a8 <SEGGER_SYSVIEW_Start+0xac>
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	b2da      	uxtb	r2, r3
 8007194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007196:	1c59      	adds	r1, r3, #1
 8007198:	6279      	str	r1, [r7, #36]	; 0x24
 800719a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800719e:	b2d2      	uxtb	r2, r2
 80071a0:	701a      	strb	r2, [r3, #0]
 80071a2:	6a3b      	ldr	r3, [r7, #32]
 80071a4:	09db      	lsrs	r3, r3, #7
 80071a6:	623b      	str	r3, [r7, #32]
 80071a8:	6a3b      	ldr	r3, [r7, #32]
 80071aa:	2b7f      	cmp	r3, #127	; 0x7f
 80071ac:	d8f0      	bhi.n	8007190 <SEGGER_SYSVIEW_Start+0x94>
 80071ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	627a      	str	r2, [r7, #36]	; 0x24
 80071b4:	6a3a      	ldr	r2, [r7, #32]
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	701a      	strb	r2, [r3, #0]
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	61fb      	str	r3, [r7, #28]
 80071c2:	4b28      	ldr	r3, [pc, #160]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	61bb      	str	r3, [r7, #24]
 80071c8:	e00b      	b.n	80071e2 <SEGGER_SYSVIEW_Start+0xe6>
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	1c59      	adds	r1, r3, #1
 80071d2:	61f9      	str	r1, [r7, #28]
 80071d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80071d8:	b2d2      	uxtb	r2, r2
 80071da:	701a      	strb	r2, [r3, #0]
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	09db      	lsrs	r3, r3, #7
 80071e0:	61bb      	str	r3, [r7, #24]
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b7f      	cmp	r3, #127	; 0x7f
 80071e6:	d8f0      	bhi.n	80071ca <SEGGER_SYSVIEW_Start+0xce>
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	61fa      	str	r2, [r7, #28]
 80071ee:	69ba      	ldr	r2, [r7, #24]
 80071f0:	b2d2      	uxtb	r2, r2
 80071f2:	701a      	strb	r2, [r3, #0]
 80071f4:	69fb      	ldr	r3, [r7, #28]
 80071f6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	617b      	str	r3, [r7, #20]
 80071fc:	2300      	movs	r3, #0
 80071fe:	613b      	str	r3, [r7, #16]
 8007200:	e00b      	b.n	800721a <SEGGER_SYSVIEW_Start+0x11e>
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	b2da      	uxtb	r2, r3
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	1c59      	adds	r1, r3, #1
 800720a:	6179      	str	r1, [r7, #20]
 800720c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007210:	b2d2      	uxtb	r2, r2
 8007212:	701a      	strb	r2, [r3, #0]
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	09db      	lsrs	r3, r3, #7
 8007218:	613b      	str	r3, [r7, #16]
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	2b7f      	cmp	r3, #127	; 0x7f
 800721e:	d8f0      	bhi.n	8007202 <SEGGER_SYSVIEW_Start+0x106>
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	1c5a      	adds	r2, r3, #1
 8007224:	617a      	str	r2, [r7, #20]
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	b2d2      	uxtb	r2, r2
 800722a:	701a      	strb	r2, [r3, #0]
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007230:	2218      	movs	r2, #24
 8007232:	6839      	ldr	r1, [r7, #0]
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f7ff fd19 	bl	8006c6c <_SendPacket>
      RECORD_END();
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007240:	4b08      	ldr	r3, [pc, #32]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 8007242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007244:	2b00      	cmp	r3, #0
 8007246:	d002      	beq.n	800724e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007248:	4b06      	ldr	r3, [pc, #24]	; (8007264 <SEGGER_SYSVIEW_Start+0x168>)
 800724a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800724e:	f000 f8e3 	bl	8007418 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8007252:	f000 f8cd 	bl	80073f0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8007256:	f000 fad9 	bl	800780c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800725a:	bf00      	nop
 800725c:	3730      	adds	r7, #48	; 0x30
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	20000cf0 	.word	0x20000cf0
 8007268:	0800a38c 	.word	0x0800a38c
 800726c:	20000d20 	.word	0x20000d20

08007270 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007276:	f3ef 8311 	mrs	r3, BASEPRI
 800727a:	f04f 0120 	mov.w	r1, #32
 800727e:	f381 8811 	msr	BASEPRI, r1
 8007282:	607b      	str	r3, [r7, #4]
 8007284:	480b      	ldr	r0, [pc, #44]	; (80072b4 <SEGGER_SYSVIEW_Stop+0x44>)
 8007286:	f7ff fc02 	bl	8006a8e <_PreparePacket>
 800728a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800728c:	4b0a      	ldr	r3, [pc, #40]	; (80072b8 <SEGGER_SYSVIEW_Stop+0x48>)
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d007      	beq.n	80072a4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8007294:	220b      	movs	r2, #11
 8007296:	6839      	ldr	r1, [r7, #0]
 8007298:	6838      	ldr	r0, [r7, #0]
 800729a:	f7ff fce7 	bl	8006c6c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800729e:	4b06      	ldr	r3, [pc, #24]	; (80072b8 <SEGGER_SYSVIEW_Stop+0x48>)
 80072a0:	2200      	movs	r2, #0
 80072a2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f383 8811 	msr	BASEPRI, r3
}
 80072aa:	bf00      	nop
 80072ac:	3708      	adds	r7, #8
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	20000d20 	.word	0x20000d20
 80072b8:	20000cf0 	.word	0x20000cf0

080072bc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80072bc:	b580      	push	{r7, lr}
 80072be:	b08c      	sub	sp, #48	; 0x30
 80072c0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80072c2:	f3ef 8311 	mrs	r3, BASEPRI
 80072c6:	f04f 0120 	mov.w	r1, #32
 80072ca:	f381 8811 	msr	BASEPRI, r1
 80072ce:	60fb      	str	r3, [r7, #12]
 80072d0:	4845      	ldr	r0, [pc, #276]	; (80073e8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80072d2:	f7ff fbdc 	bl	8006a8e <_PreparePacket>
 80072d6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072e0:	4b42      	ldr	r3, [pc, #264]	; (80073ec <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80072e6:	e00b      	b.n	8007300 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80072e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ee:	1c59      	adds	r1, r3, #1
 80072f0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80072f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80072f6:	b2d2      	uxtb	r2, r2
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fc:	09db      	lsrs	r3, r3, #7
 80072fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8007300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007302:	2b7f      	cmp	r3, #127	; 0x7f
 8007304:	d8f0      	bhi.n	80072e8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8007306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007308:	1c5a      	adds	r2, r3, #1
 800730a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800730c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800730e:	b2d2      	uxtb	r2, r2
 8007310:	701a      	strb	r2, [r3, #0]
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	627b      	str	r3, [r7, #36]	; 0x24
 800731a:	4b34      	ldr	r3, [pc, #208]	; (80073ec <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	623b      	str	r3, [r7, #32]
 8007320:	e00b      	b.n	800733a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8007322:	6a3b      	ldr	r3, [r7, #32]
 8007324:	b2da      	uxtb	r2, r3
 8007326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007328:	1c59      	adds	r1, r3, #1
 800732a:	6279      	str	r1, [r7, #36]	; 0x24
 800732c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007330:	b2d2      	uxtb	r2, r2
 8007332:	701a      	strb	r2, [r3, #0]
 8007334:	6a3b      	ldr	r3, [r7, #32]
 8007336:	09db      	lsrs	r3, r3, #7
 8007338:	623b      	str	r3, [r7, #32]
 800733a:	6a3b      	ldr	r3, [r7, #32]
 800733c:	2b7f      	cmp	r3, #127	; 0x7f
 800733e:	d8f0      	bhi.n	8007322 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8007340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007342:	1c5a      	adds	r2, r3, #1
 8007344:	627a      	str	r2, [r7, #36]	; 0x24
 8007346:	6a3a      	ldr	r2, [r7, #32]
 8007348:	b2d2      	uxtb	r2, r2
 800734a:	701a      	strb	r2, [r3, #0]
 800734c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	61fb      	str	r3, [r7, #28]
 8007354:	4b25      	ldr	r3, [pc, #148]	; (80073ec <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	61bb      	str	r3, [r7, #24]
 800735a:	e00b      	b.n	8007374 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	b2da      	uxtb	r2, r3
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	1c59      	adds	r1, r3, #1
 8007364:	61f9      	str	r1, [r7, #28]
 8007366:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800736a:	b2d2      	uxtb	r2, r2
 800736c:	701a      	strb	r2, [r3, #0]
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	09db      	lsrs	r3, r3, #7
 8007372:	61bb      	str	r3, [r7, #24]
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	2b7f      	cmp	r3, #127	; 0x7f
 8007378:	d8f0      	bhi.n	800735c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	1c5a      	adds	r2, r3, #1
 800737e:	61fa      	str	r2, [r7, #28]
 8007380:	69ba      	ldr	r2, [r7, #24]
 8007382:	b2d2      	uxtb	r2, r2
 8007384:	701a      	strb	r2, [r3, #0]
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	617b      	str	r3, [r7, #20]
 800738e:	2300      	movs	r3, #0
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	e00b      	b.n	80073ac <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	b2da      	uxtb	r2, r3
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	1c59      	adds	r1, r3, #1
 800739c:	6179      	str	r1, [r7, #20]
 800739e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80073a2:	b2d2      	uxtb	r2, r2
 80073a4:	701a      	strb	r2, [r3, #0]
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	09db      	lsrs	r3, r3, #7
 80073aa:	613b      	str	r3, [r7, #16]
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	2b7f      	cmp	r3, #127	; 0x7f
 80073b0:	d8f0      	bhi.n	8007394 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	1c5a      	adds	r2, r3, #1
 80073b6:	617a      	str	r2, [r7, #20]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	b2d2      	uxtb	r2, r2
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80073c2:	2218      	movs	r2, #24
 80073c4:	6879      	ldr	r1, [r7, #4]
 80073c6:	68b8      	ldr	r0, [r7, #8]
 80073c8:	f7ff fc50 	bl	8006c6c <_SendPacket>
  RECORD_END();
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80073d2:	4b06      	ldr	r3, [pc, #24]	; (80073ec <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80073d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80073da:	4b04      	ldr	r3, [pc, #16]	; (80073ec <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80073dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073de:	4798      	blx	r3
  }
}
 80073e0:	bf00      	nop
 80073e2:	3730      	adds	r7, #48	; 0x30
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	20000d20 	.word	0x20000d20
 80073ec:	20000cf0 	.word	0x20000cf0

080073f0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80073f0:	b580      	push	{r7, lr}
 80073f2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80073f4:	4b07      	ldr	r3, [pc, #28]	; (8007414 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d008      	beq.n	800740e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80073fc:	4b05      	ldr	r3, [pc, #20]	; (8007414 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8007406:	4b03      	ldr	r3, [pc, #12]	; (8007414 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007408:	6a1b      	ldr	r3, [r3, #32]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	4798      	blx	r3
  }
}
 800740e:	bf00      	nop
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	20000cf0 	.word	0x20000cf0

08007418 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8007418:	b590      	push	{r4, r7, lr}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800741e:	4b15      	ldr	r3, [pc, #84]	; (8007474 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d01a      	beq.n	800745c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8007426:	4b13      	ldr	r3, [pc, #76]	; (8007474 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d015      	beq.n	800745c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8007430:	4b10      	ldr	r3, [pc, #64]	; (8007474 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007432:	6a1b      	ldr	r3, [r3, #32]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4798      	blx	r3
 8007438:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800743c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800743e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007442:	f04f 0200 	mov.w	r2, #0
 8007446:	f04f 0300 	mov.w	r3, #0
 800744a:	000a      	movs	r2, r1
 800744c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800744e:	4613      	mov	r3, r2
 8007450:	461a      	mov	r2, r3
 8007452:	4621      	mov	r1, r4
 8007454:	200d      	movs	r0, #13
 8007456:	f7ff fd49 	bl	8006eec <SEGGER_SYSVIEW_RecordU32x2>
 800745a:	e006      	b.n	800746a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800745c:	4b06      	ldr	r3, [pc, #24]	; (8007478 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4619      	mov	r1, r3
 8007462:	200c      	movs	r0, #12
 8007464:	f7ff fd06 	bl	8006e74 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	370c      	adds	r7, #12
 800746e:	46bd      	mov	sp, r7
 8007470:	bd90      	pop	{r4, r7, pc}
 8007472:	bf00      	nop
 8007474:	20000cf0 	.word	0x20000cf0
 8007478:	e0001004 	.word	0xe0001004

0800747c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800747c:	b580      	push	{r7, lr}
 800747e:	b086      	sub	sp, #24
 8007480:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007482:	f3ef 8311 	mrs	r3, BASEPRI
 8007486:	f04f 0120 	mov.w	r1, #32
 800748a:	f381 8811 	msr	BASEPRI, r1
 800748e:	60fb      	str	r3, [r7, #12]
 8007490:	4819      	ldr	r0, [pc, #100]	; (80074f8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8007492:	f7ff fafc 	bl	8006a8e <_PreparePacket>
 8007496:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800749c:	4b17      	ldr	r3, [pc, #92]	; (80074fc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074a4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	617b      	str	r3, [r7, #20]
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	613b      	str	r3, [r7, #16]
 80074ae:	e00b      	b.n	80074c8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	b2da      	uxtb	r2, r3
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	1c59      	adds	r1, r3, #1
 80074b8:	6179      	str	r1, [r7, #20]
 80074ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80074be:	b2d2      	uxtb	r2, r2
 80074c0:	701a      	strb	r2, [r3, #0]
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	09db      	lsrs	r3, r3, #7
 80074c6:	613b      	str	r3, [r7, #16]
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	2b7f      	cmp	r3, #127	; 0x7f
 80074cc:	d8f0      	bhi.n	80074b0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	1c5a      	adds	r2, r3, #1
 80074d2:	617a      	str	r2, [r7, #20]
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	b2d2      	uxtb	r2, r2
 80074d8:	701a      	strb	r2, [r3, #0]
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80074de:	2202      	movs	r2, #2
 80074e0:	6879      	ldr	r1, [r7, #4]
 80074e2:	68b8      	ldr	r0, [r7, #8]
 80074e4:	f7ff fbc2 	bl	8006c6c <_SendPacket>
  RECORD_END();
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f383 8811 	msr	BASEPRI, r3
}
 80074ee:	bf00      	nop
 80074f0:	3718      	adds	r7, #24
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	20000d20 	.word	0x20000d20
 80074fc:	e000ed04 	.word	0xe000ed04

08007500 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007506:	f3ef 8311 	mrs	r3, BASEPRI
 800750a:	f04f 0120 	mov.w	r1, #32
 800750e:	f381 8811 	msr	BASEPRI, r1
 8007512:	607b      	str	r3, [r7, #4]
 8007514:	4807      	ldr	r0, [pc, #28]	; (8007534 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8007516:	f7ff faba 	bl	8006a8e <_PreparePacket>
 800751a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800751c:	2203      	movs	r2, #3
 800751e:	6839      	ldr	r1, [r7, #0]
 8007520:	6838      	ldr	r0, [r7, #0]
 8007522:	f7ff fba3 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f383 8811 	msr	BASEPRI, r3
}
 800752c:	bf00      	nop
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	20000d20 	.word	0x20000d20

08007538 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800753e:	f3ef 8311 	mrs	r3, BASEPRI
 8007542:	f04f 0120 	mov.w	r1, #32
 8007546:	f381 8811 	msr	BASEPRI, r1
 800754a:	607b      	str	r3, [r7, #4]
 800754c:	4807      	ldr	r0, [pc, #28]	; (800756c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800754e:	f7ff fa9e 	bl	8006a8e <_PreparePacket>
 8007552:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8007554:	2212      	movs	r2, #18
 8007556:	6839      	ldr	r1, [r7, #0]
 8007558:	6838      	ldr	r0, [r7, #0]
 800755a:	f7ff fb87 	bl	8006c6c <_SendPacket>
  RECORD_END();
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f383 8811 	msr	BASEPRI, r3
}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	20000d20 	.word	0x20000d20

08007570 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007576:	f3ef 8311 	mrs	r3, BASEPRI
 800757a:	f04f 0120 	mov.w	r1, #32
 800757e:	f381 8811 	msr	BASEPRI, r1
 8007582:	607b      	str	r3, [r7, #4]
 8007584:	4807      	ldr	r0, [pc, #28]	; (80075a4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007586:	f7ff fa82 	bl	8006a8e <_PreparePacket>
 800758a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800758c:	2211      	movs	r2, #17
 800758e:	6839      	ldr	r1, [r7, #0]
 8007590:	6838      	ldr	r0, [r7, #0]
 8007592:	f7ff fb6b 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f383 8811 	msr	BASEPRI, r3
}
 800759c:	bf00      	nop
 800759e:	3708      	adds	r7, #8
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	20000d20 	.word	0x20000d20

080075a8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b088      	sub	sp, #32
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80075b0:	f3ef 8311 	mrs	r3, BASEPRI
 80075b4:	f04f 0120 	mov.w	r1, #32
 80075b8:	f381 8811 	msr	BASEPRI, r1
 80075bc:	617b      	str	r3, [r7, #20]
 80075be:	4819      	ldr	r0, [pc, #100]	; (8007624 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80075c0:	f7ff fa65 	bl	8006a8e <_PreparePacket>
 80075c4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80075ca:	4b17      	ldr	r3, [pc, #92]	; (8007628 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	61fb      	str	r3, [r7, #28]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	61bb      	str	r3, [r7, #24]
 80075dc:	e00b      	b.n	80075f6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	b2da      	uxtb	r2, r3
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	1c59      	adds	r1, r3, #1
 80075e6:	61f9      	str	r1, [r7, #28]
 80075e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80075ec:	b2d2      	uxtb	r2, r2
 80075ee:	701a      	strb	r2, [r3, #0]
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	09db      	lsrs	r3, r3, #7
 80075f4:	61bb      	str	r3, [r7, #24]
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	2b7f      	cmp	r3, #127	; 0x7f
 80075fa:	d8f0      	bhi.n	80075de <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	1c5a      	adds	r2, r3, #1
 8007600:	61fa      	str	r2, [r7, #28]
 8007602:	69ba      	ldr	r2, [r7, #24]
 8007604:	b2d2      	uxtb	r2, r2
 8007606:	701a      	strb	r2, [r3, #0]
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800760c:	2204      	movs	r2, #4
 800760e:	68f9      	ldr	r1, [r7, #12]
 8007610:	6938      	ldr	r0, [r7, #16]
 8007612:	f7ff fb2b 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f383 8811 	msr	BASEPRI, r3
}
 800761c:	bf00      	nop
 800761e:	3720      	adds	r7, #32
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	20000d20 	.word	0x20000d20
 8007628:	20000cf0 	.word	0x20000cf0

0800762c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800762c:	b580      	push	{r7, lr}
 800762e:	b088      	sub	sp, #32
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007634:	f3ef 8311 	mrs	r3, BASEPRI
 8007638:	f04f 0120 	mov.w	r1, #32
 800763c:	f381 8811 	msr	BASEPRI, r1
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	4819      	ldr	r0, [pc, #100]	; (80076a8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007644:	f7ff fa23 	bl	8006a8e <_PreparePacket>
 8007648:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800764e:	4b17      	ldr	r3, [pc, #92]	; (80076ac <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	61fb      	str	r3, [r7, #28]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	61bb      	str	r3, [r7, #24]
 8007660:	e00b      	b.n	800767a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8007662:	69bb      	ldr	r3, [r7, #24]
 8007664:	b2da      	uxtb	r2, r3
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	1c59      	adds	r1, r3, #1
 800766a:	61f9      	str	r1, [r7, #28]
 800766c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007670:	b2d2      	uxtb	r2, r2
 8007672:	701a      	strb	r2, [r3, #0]
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	09db      	lsrs	r3, r3, #7
 8007678:	61bb      	str	r3, [r7, #24]
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	2b7f      	cmp	r3, #127	; 0x7f
 800767e:	d8f0      	bhi.n	8007662 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	1c5a      	adds	r2, r3, #1
 8007684:	61fa      	str	r2, [r7, #28]
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	b2d2      	uxtb	r2, r2
 800768a:	701a      	strb	r2, [r3, #0]
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8007690:	2206      	movs	r2, #6
 8007692:	68f9      	ldr	r1, [r7, #12]
 8007694:	6938      	ldr	r0, [r7, #16]
 8007696:	f7ff fae9 	bl	8006c6c <_SendPacket>
  RECORD_END();
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	f383 8811 	msr	BASEPRI, r3
}
 80076a0:	bf00      	nop
 80076a2:	3720      	adds	r7, #32
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	20000d20 	.word	0x20000d20
 80076ac:	20000cf0 	.word	0x20000cf0

080076b0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80076b8:	4b04      	ldr	r3, [pc, #16]	; (80076cc <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80076ba:	691b      	ldr	r3, [r3, #16]
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	1ad3      	subs	r3, r2, r3
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	20000cf0 	.word	0x20000cf0

080076d0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b08c      	sub	sp, #48	; 0x30
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	4603      	mov	r3, r0
 80076d8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80076da:	4b3b      	ldr	r3, [pc, #236]	; (80077c8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d06d      	beq.n	80077be <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80076e2:	4b39      	ldr	r3, [pc, #228]	; (80077c8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80076e8:	2300      	movs	r3, #0
 80076ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80076ec:	e008      	b.n	8007700 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80076ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80076f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d007      	beq.n	800770a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80076fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076fc:	3301      	adds	r3, #1
 80076fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8007700:	79fb      	ldrb	r3, [r7, #7]
 8007702:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007704:	429a      	cmp	r2, r3
 8007706:	d3f2      	bcc.n	80076ee <SEGGER_SYSVIEW_SendModule+0x1e>
 8007708:	e000      	b.n	800770c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800770a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800770c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770e:	2b00      	cmp	r3, #0
 8007710:	d055      	beq.n	80077be <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007712:	f3ef 8311 	mrs	r3, BASEPRI
 8007716:	f04f 0120 	mov.w	r1, #32
 800771a:	f381 8811 	msr	BASEPRI, r1
 800771e:	617b      	str	r3, [r7, #20]
 8007720:	482a      	ldr	r0, [pc, #168]	; (80077cc <SEGGER_SYSVIEW_SendModule+0xfc>)
 8007722:	f7ff f9b4 	bl	8006a8e <_PreparePacket>
 8007726:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	627b      	str	r3, [r7, #36]	; 0x24
 8007730:	79fb      	ldrb	r3, [r7, #7]
 8007732:	623b      	str	r3, [r7, #32]
 8007734:	e00b      	b.n	800774e <SEGGER_SYSVIEW_SendModule+0x7e>
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	b2da      	uxtb	r2, r3
 800773a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773c:	1c59      	adds	r1, r3, #1
 800773e:	6279      	str	r1, [r7, #36]	; 0x24
 8007740:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007744:	b2d2      	uxtb	r2, r2
 8007746:	701a      	strb	r2, [r3, #0]
 8007748:	6a3b      	ldr	r3, [r7, #32]
 800774a:	09db      	lsrs	r3, r3, #7
 800774c:	623b      	str	r3, [r7, #32]
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	2b7f      	cmp	r3, #127	; 0x7f
 8007752:	d8f0      	bhi.n	8007736 <SEGGER_SYSVIEW_SendModule+0x66>
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	627a      	str	r2, [r7, #36]	; 0x24
 800775a:	6a3a      	ldr	r2, [r7, #32]
 800775c:	b2d2      	uxtb	r2, r2
 800775e:	701a      	strb	r2, [r3, #0]
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	61fb      	str	r3, [r7, #28]
 8007768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	61bb      	str	r3, [r7, #24]
 800776e:	e00b      	b.n	8007788 <SEGGER_SYSVIEW_SendModule+0xb8>
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	b2da      	uxtb	r2, r3
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	1c59      	adds	r1, r3, #1
 8007778:	61f9      	str	r1, [r7, #28]
 800777a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800777e:	b2d2      	uxtb	r2, r2
 8007780:	701a      	strb	r2, [r3, #0]
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	09db      	lsrs	r3, r3, #7
 8007786:	61bb      	str	r3, [r7, #24]
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	2b7f      	cmp	r3, #127	; 0x7f
 800778c:	d8f0      	bhi.n	8007770 <SEGGER_SYSVIEW_SendModule+0xa0>
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	61fa      	str	r2, [r7, #28]
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	b2d2      	uxtb	r2, r2
 8007798:	701a      	strb	r2, [r3, #0]
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800779e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2280      	movs	r2, #128	; 0x80
 80077a4:	4619      	mov	r1, r3
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f7ff f924 	bl	80069f4 <_EncodeStr>
 80077ac:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80077ae:	2216      	movs	r2, #22
 80077b0:	68f9      	ldr	r1, [r7, #12]
 80077b2:	6938      	ldr	r0, [r7, #16]
 80077b4:	f7ff fa5a 	bl	8006c6c <_SendPacket>
      RECORD_END();
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80077be:	bf00      	nop
 80077c0:	3730      	adds	r7, #48	; 0x30
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20000d18 	.word	0x20000d18
 80077cc:	20000d20 	.word	0x20000d20

080077d0 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80077d6:	4b0c      	ldr	r3, [pc, #48]	; (8007808 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00f      	beq.n	80077fe <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80077de:	4b0a      	ldr	r3, [pc, #40]	; (8007808 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1f2      	bne.n	80077e4 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80077fe:	bf00      	nop
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	20000d18 	.word	0x20000d18

0800780c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007812:	f3ef 8311 	mrs	r3, BASEPRI
 8007816:	f04f 0120 	mov.w	r1, #32
 800781a:	f381 8811 	msr	BASEPRI, r1
 800781e:	60fb      	str	r3, [r7, #12]
 8007820:	4817      	ldr	r0, [pc, #92]	; (8007880 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007822:	f7ff f934 	bl	8006a8e <_PreparePacket>
 8007826:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	617b      	str	r3, [r7, #20]
 8007830:	4b14      	ldr	r3, [pc, #80]	; (8007884 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	613b      	str	r3, [r7, #16]
 8007836:	e00b      	b.n	8007850 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	b2da      	uxtb	r2, r3
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	1c59      	adds	r1, r3, #1
 8007840:	6179      	str	r1, [r7, #20]
 8007842:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007846:	b2d2      	uxtb	r2, r2
 8007848:	701a      	strb	r2, [r3, #0]
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	09db      	lsrs	r3, r3, #7
 800784e:	613b      	str	r3, [r7, #16]
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	2b7f      	cmp	r3, #127	; 0x7f
 8007854:	d8f0      	bhi.n	8007838 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	1c5a      	adds	r2, r3, #1
 800785a:	617a      	str	r2, [r7, #20]
 800785c:	693a      	ldr	r2, [r7, #16]
 800785e:	b2d2      	uxtb	r2, r2
 8007860:	701a      	strb	r2, [r3, #0]
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007866:	221b      	movs	r2, #27
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	68b8      	ldr	r0, [r7, #8]
 800786c:	f7ff f9fe 	bl	8006c6c <_SendPacket>
  RECORD_END();
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f383 8811 	msr	BASEPRI, r3
}
 8007876:	bf00      	nop
 8007878:	3718      	adds	r7, #24
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}
 800787e:	bf00      	nop
 8007880:	20000d20 	.word	0x20000d20
 8007884:	20000d1c 	.word	0x20000d1c

08007888 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
 8007894:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	6879      	ldr	r1, [r7, #4]
 800789a:	2000      	movs	r0, #0
 800789c:	f7ff f884 	bl	80069a8 <SEGGER_RTT_Write>
  return len;
 80078a0:	683b      	ldr	r3, [r7, #0]
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <__cvt>:
 80078aa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078ae:	ec55 4b10 	vmov	r4, r5, d0
 80078b2:	2d00      	cmp	r5, #0
 80078b4:	460e      	mov	r6, r1
 80078b6:	4619      	mov	r1, r3
 80078b8:	462b      	mov	r3, r5
 80078ba:	bfbb      	ittet	lt
 80078bc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80078c0:	461d      	movlt	r5, r3
 80078c2:	2300      	movge	r3, #0
 80078c4:	232d      	movlt	r3, #45	; 0x2d
 80078c6:	700b      	strb	r3, [r1, #0]
 80078c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80078ce:	4691      	mov	r9, r2
 80078d0:	f023 0820 	bic.w	r8, r3, #32
 80078d4:	bfbc      	itt	lt
 80078d6:	4622      	movlt	r2, r4
 80078d8:	4614      	movlt	r4, r2
 80078da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80078de:	d005      	beq.n	80078ec <__cvt+0x42>
 80078e0:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80078e4:	d100      	bne.n	80078e8 <__cvt+0x3e>
 80078e6:	3601      	adds	r6, #1
 80078e8:	2102      	movs	r1, #2
 80078ea:	e000      	b.n	80078ee <__cvt+0x44>
 80078ec:	2103      	movs	r1, #3
 80078ee:	ab03      	add	r3, sp, #12
 80078f0:	9301      	str	r3, [sp, #4]
 80078f2:	ab02      	add	r3, sp, #8
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	ec45 4b10 	vmov	d0, r4, r5
 80078fa:	4653      	mov	r3, sl
 80078fc:	4632      	mov	r2, r6
 80078fe:	f000 fe47 	bl	8008590 <_dtoa_r>
 8007902:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007906:	4607      	mov	r7, r0
 8007908:	d102      	bne.n	8007910 <__cvt+0x66>
 800790a:	f019 0f01 	tst.w	r9, #1
 800790e:	d022      	beq.n	8007956 <__cvt+0xac>
 8007910:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007914:	eb07 0906 	add.w	r9, r7, r6
 8007918:	d110      	bne.n	800793c <__cvt+0x92>
 800791a:	783b      	ldrb	r3, [r7, #0]
 800791c:	2b30      	cmp	r3, #48	; 0x30
 800791e:	d10a      	bne.n	8007936 <__cvt+0x8c>
 8007920:	2200      	movs	r2, #0
 8007922:	2300      	movs	r3, #0
 8007924:	4620      	mov	r0, r4
 8007926:	4629      	mov	r1, r5
 8007928:	f7f9 f93e 	bl	8000ba8 <__aeabi_dcmpeq>
 800792c:	b918      	cbnz	r0, 8007936 <__cvt+0x8c>
 800792e:	f1c6 0601 	rsb	r6, r6, #1
 8007932:	f8ca 6000 	str.w	r6, [sl]
 8007936:	f8da 3000 	ldr.w	r3, [sl]
 800793a:	4499      	add	r9, r3
 800793c:	2200      	movs	r2, #0
 800793e:	2300      	movs	r3, #0
 8007940:	4620      	mov	r0, r4
 8007942:	4629      	mov	r1, r5
 8007944:	f7f9 f930 	bl	8000ba8 <__aeabi_dcmpeq>
 8007948:	b108      	cbz	r0, 800794e <__cvt+0xa4>
 800794a:	f8cd 900c 	str.w	r9, [sp, #12]
 800794e:	2230      	movs	r2, #48	; 0x30
 8007950:	9b03      	ldr	r3, [sp, #12]
 8007952:	454b      	cmp	r3, r9
 8007954:	d307      	bcc.n	8007966 <__cvt+0xbc>
 8007956:	9b03      	ldr	r3, [sp, #12]
 8007958:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800795a:	1bdb      	subs	r3, r3, r7
 800795c:	4638      	mov	r0, r7
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	b004      	add	sp, #16
 8007962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007966:	1c59      	adds	r1, r3, #1
 8007968:	9103      	str	r1, [sp, #12]
 800796a:	701a      	strb	r2, [r3, #0]
 800796c:	e7f0      	b.n	8007950 <__cvt+0xa6>

0800796e <__exponent>:
 800796e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007970:	4603      	mov	r3, r0
 8007972:	2900      	cmp	r1, #0
 8007974:	bfb8      	it	lt
 8007976:	4249      	neglt	r1, r1
 8007978:	f803 2b02 	strb.w	r2, [r3], #2
 800797c:	bfb4      	ite	lt
 800797e:	222d      	movlt	r2, #45	; 0x2d
 8007980:	222b      	movge	r2, #43	; 0x2b
 8007982:	2909      	cmp	r1, #9
 8007984:	7042      	strb	r2, [r0, #1]
 8007986:	dd2a      	ble.n	80079de <__exponent+0x70>
 8007988:	f10d 0207 	add.w	r2, sp, #7
 800798c:	4617      	mov	r7, r2
 800798e:	260a      	movs	r6, #10
 8007990:	4694      	mov	ip, r2
 8007992:	fb91 f5f6 	sdiv	r5, r1, r6
 8007996:	fb06 1415 	mls	r4, r6, r5, r1
 800799a:	3430      	adds	r4, #48	; 0x30
 800799c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80079a0:	460c      	mov	r4, r1
 80079a2:	2c63      	cmp	r4, #99	; 0x63
 80079a4:	f102 32ff 	add.w	r2, r2, #4294967295
 80079a8:	4629      	mov	r1, r5
 80079aa:	dcf1      	bgt.n	8007990 <__exponent+0x22>
 80079ac:	3130      	adds	r1, #48	; 0x30
 80079ae:	f1ac 0402 	sub.w	r4, ip, #2
 80079b2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80079b6:	1c41      	adds	r1, r0, #1
 80079b8:	4622      	mov	r2, r4
 80079ba:	42ba      	cmp	r2, r7
 80079bc:	d30a      	bcc.n	80079d4 <__exponent+0x66>
 80079be:	f10d 0209 	add.w	r2, sp, #9
 80079c2:	eba2 020c 	sub.w	r2, r2, ip
 80079c6:	42bc      	cmp	r4, r7
 80079c8:	bf88      	it	hi
 80079ca:	2200      	movhi	r2, #0
 80079cc:	4413      	add	r3, r2
 80079ce:	1a18      	subs	r0, r3, r0
 80079d0:	b003      	add	sp, #12
 80079d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079d4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80079d8:	f801 5f01 	strb.w	r5, [r1, #1]!
 80079dc:	e7ed      	b.n	80079ba <__exponent+0x4c>
 80079de:	2330      	movs	r3, #48	; 0x30
 80079e0:	3130      	adds	r1, #48	; 0x30
 80079e2:	7083      	strb	r3, [r0, #2]
 80079e4:	70c1      	strb	r1, [r0, #3]
 80079e6:	1d03      	adds	r3, r0, #4
 80079e8:	e7f1      	b.n	80079ce <__exponent+0x60>
	...

080079ec <_printf_float>:
 80079ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f0:	ed2d 8b02 	vpush	{d8}
 80079f4:	b08d      	sub	sp, #52	; 0x34
 80079f6:	460c      	mov	r4, r1
 80079f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80079fc:	4616      	mov	r6, r2
 80079fe:	461f      	mov	r7, r3
 8007a00:	4605      	mov	r5, r0
 8007a02:	f000 fcc7 	bl	8008394 <_localeconv_r>
 8007a06:	f8d0 a000 	ldr.w	sl, [r0]
 8007a0a:	4650      	mov	r0, sl
 8007a0c:	f7f8 fca0 	bl	8000350 <strlen>
 8007a10:	2300      	movs	r3, #0
 8007a12:	930a      	str	r3, [sp, #40]	; 0x28
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	9305      	str	r3, [sp, #20]
 8007a18:	f8d8 3000 	ldr.w	r3, [r8]
 8007a1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007a20:	3307      	adds	r3, #7
 8007a22:	f023 0307 	bic.w	r3, r3, #7
 8007a26:	f103 0208 	add.w	r2, r3, #8
 8007a2a:	f8c8 2000 	str.w	r2, [r8]
 8007a2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007a36:	9307      	str	r3, [sp, #28]
 8007a38:	f8cd 8018 	str.w	r8, [sp, #24]
 8007a3c:	ee08 0a10 	vmov	s16, r0
 8007a40:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007a44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a48:	4b9e      	ldr	r3, [pc, #632]	; (8007cc4 <_printf_float+0x2d8>)
 8007a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a4e:	f7f9 f8dd 	bl	8000c0c <__aeabi_dcmpun>
 8007a52:	bb88      	cbnz	r0, 8007ab8 <_printf_float+0xcc>
 8007a54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a58:	4b9a      	ldr	r3, [pc, #616]	; (8007cc4 <_printf_float+0x2d8>)
 8007a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a5e:	f7f9 f8b7 	bl	8000bd0 <__aeabi_dcmple>
 8007a62:	bb48      	cbnz	r0, 8007ab8 <_printf_float+0xcc>
 8007a64:	2200      	movs	r2, #0
 8007a66:	2300      	movs	r3, #0
 8007a68:	4640      	mov	r0, r8
 8007a6a:	4649      	mov	r1, r9
 8007a6c:	f7f9 f8a6 	bl	8000bbc <__aeabi_dcmplt>
 8007a70:	b110      	cbz	r0, 8007a78 <_printf_float+0x8c>
 8007a72:	232d      	movs	r3, #45	; 0x2d
 8007a74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a78:	4a93      	ldr	r2, [pc, #588]	; (8007cc8 <_printf_float+0x2dc>)
 8007a7a:	4b94      	ldr	r3, [pc, #592]	; (8007ccc <_printf_float+0x2e0>)
 8007a7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007a80:	bf94      	ite	ls
 8007a82:	4690      	movls	r8, r2
 8007a84:	4698      	movhi	r8, r3
 8007a86:	2303      	movs	r3, #3
 8007a88:	6123      	str	r3, [r4, #16]
 8007a8a:	9b05      	ldr	r3, [sp, #20]
 8007a8c:	f023 0304 	bic.w	r3, r3, #4
 8007a90:	6023      	str	r3, [r4, #0]
 8007a92:	f04f 0900 	mov.w	r9, #0
 8007a96:	9700      	str	r7, [sp, #0]
 8007a98:	4633      	mov	r3, r6
 8007a9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	f000 f9da 	bl	8007e58 <_printf_common>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	f040 8090 	bne.w	8007bca <_printf_float+0x1de>
 8007aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8007aae:	b00d      	add	sp, #52	; 0x34
 8007ab0:	ecbd 8b02 	vpop	{d8}
 8007ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab8:	4642      	mov	r2, r8
 8007aba:	464b      	mov	r3, r9
 8007abc:	4640      	mov	r0, r8
 8007abe:	4649      	mov	r1, r9
 8007ac0:	f7f9 f8a4 	bl	8000c0c <__aeabi_dcmpun>
 8007ac4:	b140      	cbz	r0, 8007ad8 <_printf_float+0xec>
 8007ac6:	464b      	mov	r3, r9
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bfbc      	itt	lt
 8007acc:	232d      	movlt	r3, #45	; 0x2d
 8007ace:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007ad2:	4a7f      	ldr	r2, [pc, #508]	; (8007cd0 <_printf_float+0x2e4>)
 8007ad4:	4b7f      	ldr	r3, [pc, #508]	; (8007cd4 <_printf_float+0x2e8>)
 8007ad6:	e7d1      	b.n	8007a7c <_printf_float+0x90>
 8007ad8:	6863      	ldr	r3, [r4, #4]
 8007ada:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007ade:	9206      	str	r2, [sp, #24]
 8007ae0:	1c5a      	adds	r2, r3, #1
 8007ae2:	d13f      	bne.n	8007b64 <_printf_float+0x178>
 8007ae4:	2306      	movs	r3, #6
 8007ae6:	6063      	str	r3, [r4, #4]
 8007ae8:	9b05      	ldr	r3, [sp, #20]
 8007aea:	6861      	ldr	r1, [r4, #4]
 8007aec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007af0:	2300      	movs	r3, #0
 8007af2:	9303      	str	r3, [sp, #12]
 8007af4:	ab0a      	add	r3, sp, #40	; 0x28
 8007af6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007afa:	ab09      	add	r3, sp, #36	; 0x24
 8007afc:	ec49 8b10 	vmov	d0, r8, r9
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	6022      	str	r2, [r4, #0]
 8007b04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b08:	4628      	mov	r0, r5
 8007b0a:	f7ff fece 	bl	80078aa <__cvt>
 8007b0e:	9b06      	ldr	r3, [sp, #24]
 8007b10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b12:	2b47      	cmp	r3, #71	; 0x47
 8007b14:	4680      	mov	r8, r0
 8007b16:	d108      	bne.n	8007b2a <_printf_float+0x13e>
 8007b18:	1cc8      	adds	r0, r1, #3
 8007b1a:	db02      	blt.n	8007b22 <_printf_float+0x136>
 8007b1c:	6863      	ldr	r3, [r4, #4]
 8007b1e:	4299      	cmp	r1, r3
 8007b20:	dd41      	ble.n	8007ba6 <_printf_float+0x1ba>
 8007b22:	f1ab 0302 	sub.w	r3, fp, #2
 8007b26:	fa5f fb83 	uxtb.w	fp, r3
 8007b2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b2e:	d820      	bhi.n	8007b72 <_printf_float+0x186>
 8007b30:	3901      	subs	r1, #1
 8007b32:	465a      	mov	r2, fp
 8007b34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b38:	9109      	str	r1, [sp, #36]	; 0x24
 8007b3a:	f7ff ff18 	bl	800796e <__exponent>
 8007b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b40:	1813      	adds	r3, r2, r0
 8007b42:	2a01      	cmp	r2, #1
 8007b44:	4681      	mov	r9, r0
 8007b46:	6123      	str	r3, [r4, #16]
 8007b48:	dc02      	bgt.n	8007b50 <_printf_float+0x164>
 8007b4a:	6822      	ldr	r2, [r4, #0]
 8007b4c:	07d2      	lsls	r2, r2, #31
 8007b4e:	d501      	bpl.n	8007b54 <_printf_float+0x168>
 8007b50:	3301      	adds	r3, #1
 8007b52:	6123      	str	r3, [r4, #16]
 8007b54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d09c      	beq.n	8007a96 <_printf_float+0xaa>
 8007b5c:	232d      	movs	r3, #45	; 0x2d
 8007b5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b62:	e798      	b.n	8007a96 <_printf_float+0xaa>
 8007b64:	9a06      	ldr	r2, [sp, #24]
 8007b66:	2a47      	cmp	r2, #71	; 0x47
 8007b68:	d1be      	bne.n	8007ae8 <_printf_float+0xfc>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1bc      	bne.n	8007ae8 <_printf_float+0xfc>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e7b9      	b.n	8007ae6 <_printf_float+0xfa>
 8007b72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007b76:	d118      	bne.n	8007baa <_printf_float+0x1be>
 8007b78:	2900      	cmp	r1, #0
 8007b7a:	6863      	ldr	r3, [r4, #4]
 8007b7c:	dd0b      	ble.n	8007b96 <_printf_float+0x1aa>
 8007b7e:	6121      	str	r1, [r4, #16]
 8007b80:	b913      	cbnz	r3, 8007b88 <_printf_float+0x19c>
 8007b82:	6822      	ldr	r2, [r4, #0]
 8007b84:	07d0      	lsls	r0, r2, #31
 8007b86:	d502      	bpl.n	8007b8e <_printf_float+0x1a2>
 8007b88:	3301      	adds	r3, #1
 8007b8a:	440b      	add	r3, r1
 8007b8c:	6123      	str	r3, [r4, #16]
 8007b8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007b90:	f04f 0900 	mov.w	r9, #0
 8007b94:	e7de      	b.n	8007b54 <_printf_float+0x168>
 8007b96:	b913      	cbnz	r3, 8007b9e <_printf_float+0x1b2>
 8007b98:	6822      	ldr	r2, [r4, #0]
 8007b9a:	07d2      	lsls	r2, r2, #31
 8007b9c:	d501      	bpl.n	8007ba2 <_printf_float+0x1b6>
 8007b9e:	3302      	adds	r3, #2
 8007ba0:	e7f4      	b.n	8007b8c <_printf_float+0x1a0>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e7f2      	b.n	8007b8c <_printf_float+0x1a0>
 8007ba6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bac:	4299      	cmp	r1, r3
 8007bae:	db05      	blt.n	8007bbc <_printf_float+0x1d0>
 8007bb0:	6823      	ldr	r3, [r4, #0]
 8007bb2:	6121      	str	r1, [r4, #16]
 8007bb4:	07d8      	lsls	r0, r3, #31
 8007bb6:	d5ea      	bpl.n	8007b8e <_printf_float+0x1a2>
 8007bb8:	1c4b      	adds	r3, r1, #1
 8007bba:	e7e7      	b.n	8007b8c <_printf_float+0x1a0>
 8007bbc:	2900      	cmp	r1, #0
 8007bbe:	bfd4      	ite	le
 8007bc0:	f1c1 0202 	rsble	r2, r1, #2
 8007bc4:	2201      	movgt	r2, #1
 8007bc6:	4413      	add	r3, r2
 8007bc8:	e7e0      	b.n	8007b8c <_printf_float+0x1a0>
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	055a      	lsls	r2, r3, #21
 8007bce:	d407      	bmi.n	8007be0 <_printf_float+0x1f4>
 8007bd0:	6923      	ldr	r3, [r4, #16]
 8007bd2:	4642      	mov	r2, r8
 8007bd4:	4631      	mov	r1, r6
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	47b8      	blx	r7
 8007bda:	3001      	adds	r0, #1
 8007bdc:	d12c      	bne.n	8007c38 <_printf_float+0x24c>
 8007bde:	e764      	b.n	8007aaa <_printf_float+0xbe>
 8007be0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007be4:	f240 80e0 	bls.w	8007da8 <_printf_float+0x3bc>
 8007be8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bec:	2200      	movs	r2, #0
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f7f8 ffda 	bl	8000ba8 <__aeabi_dcmpeq>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d034      	beq.n	8007c62 <_printf_float+0x276>
 8007bf8:	4a37      	ldr	r2, [pc, #220]	; (8007cd8 <_printf_float+0x2ec>)
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	4631      	mov	r1, r6
 8007bfe:	4628      	mov	r0, r5
 8007c00:	47b8      	blx	r7
 8007c02:	3001      	adds	r0, #1
 8007c04:	f43f af51 	beq.w	8007aaa <_printf_float+0xbe>
 8007c08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	db02      	blt.n	8007c16 <_printf_float+0x22a>
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	07d8      	lsls	r0, r3, #31
 8007c14:	d510      	bpl.n	8007c38 <_printf_float+0x24c>
 8007c16:	ee18 3a10 	vmov	r3, s16
 8007c1a:	4652      	mov	r2, sl
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4628      	mov	r0, r5
 8007c20:	47b8      	blx	r7
 8007c22:	3001      	adds	r0, #1
 8007c24:	f43f af41 	beq.w	8007aaa <_printf_float+0xbe>
 8007c28:	f04f 0800 	mov.w	r8, #0
 8007c2c:	f104 091a 	add.w	r9, r4, #26
 8007c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c32:	3b01      	subs	r3, #1
 8007c34:	4543      	cmp	r3, r8
 8007c36:	dc09      	bgt.n	8007c4c <_printf_float+0x260>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	079b      	lsls	r3, r3, #30
 8007c3c:	f100 8107 	bmi.w	8007e4e <_printf_float+0x462>
 8007c40:	68e0      	ldr	r0, [r4, #12]
 8007c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c44:	4298      	cmp	r0, r3
 8007c46:	bfb8      	it	lt
 8007c48:	4618      	movlt	r0, r3
 8007c4a:	e730      	b.n	8007aae <_printf_float+0xc2>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	464a      	mov	r2, r9
 8007c50:	4631      	mov	r1, r6
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b8      	blx	r7
 8007c56:	3001      	adds	r0, #1
 8007c58:	f43f af27 	beq.w	8007aaa <_printf_float+0xbe>
 8007c5c:	f108 0801 	add.w	r8, r8, #1
 8007c60:	e7e6      	b.n	8007c30 <_printf_float+0x244>
 8007c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	dc39      	bgt.n	8007cdc <_printf_float+0x2f0>
 8007c68:	4a1b      	ldr	r2, [pc, #108]	; (8007cd8 <_printf_float+0x2ec>)
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	4631      	mov	r1, r6
 8007c6e:	4628      	mov	r0, r5
 8007c70:	47b8      	blx	r7
 8007c72:	3001      	adds	r0, #1
 8007c74:	f43f af19 	beq.w	8007aaa <_printf_float+0xbe>
 8007c78:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	d102      	bne.n	8007c86 <_printf_float+0x29a>
 8007c80:	6823      	ldr	r3, [r4, #0]
 8007c82:	07d9      	lsls	r1, r3, #31
 8007c84:	d5d8      	bpl.n	8007c38 <_printf_float+0x24c>
 8007c86:	ee18 3a10 	vmov	r3, s16
 8007c8a:	4652      	mov	r2, sl
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b8      	blx	r7
 8007c92:	3001      	adds	r0, #1
 8007c94:	f43f af09 	beq.w	8007aaa <_printf_float+0xbe>
 8007c98:	f04f 0900 	mov.w	r9, #0
 8007c9c:	f104 0a1a 	add.w	sl, r4, #26
 8007ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca2:	425b      	negs	r3, r3
 8007ca4:	454b      	cmp	r3, r9
 8007ca6:	dc01      	bgt.n	8007cac <_printf_float+0x2c0>
 8007ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007caa:	e792      	b.n	8007bd2 <_printf_float+0x1e6>
 8007cac:	2301      	movs	r3, #1
 8007cae:	4652      	mov	r2, sl
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	47b8      	blx	r7
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	f43f aef7 	beq.w	8007aaa <_printf_float+0xbe>
 8007cbc:	f109 0901 	add.w	r9, r9, #1
 8007cc0:	e7ee      	b.n	8007ca0 <_printf_float+0x2b4>
 8007cc2:	bf00      	nop
 8007cc4:	7fefffff 	.word	0x7fefffff
 8007cc8:	0800a497 	.word	0x0800a497
 8007ccc:	0800a49b 	.word	0x0800a49b
 8007cd0:	0800a49f 	.word	0x0800a49f
 8007cd4:	0800a4a3 	.word	0x0800a4a3
 8007cd8:	0800a4a7 	.word	0x0800a4a7
 8007cdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	bfa8      	it	ge
 8007ce4:	461a      	movge	r2, r3
 8007ce6:	2a00      	cmp	r2, #0
 8007ce8:	4691      	mov	r9, r2
 8007cea:	dc37      	bgt.n	8007d5c <_printf_float+0x370>
 8007cec:	f04f 0b00 	mov.w	fp, #0
 8007cf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cf4:	f104 021a 	add.w	r2, r4, #26
 8007cf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007cfa:	9305      	str	r3, [sp, #20]
 8007cfc:	eba3 0309 	sub.w	r3, r3, r9
 8007d00:	455b      	cmp	r3, fp
 8007d02:	dc33      	bgt.n	8007d6c <_printf_float+0x380>
 8007d04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	db3b      	blt.n	8007d84 <_printf_float+0x398>
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	07da      	lsls	r2, r3, #31
 8007d10:	d438      	bmi.n	8007d84 <_printf_float+0x398>
 8007d12:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007d16:	eba2 0903 	sub.w	r9, r2, r3
 8007d1a:	9b05      	ldr	r3, [sp, #20]
 8007d1c:	1ad2      	subs	r2, r2, r3
 8007d1e:	4591      	cmp	r9, r2
 8007d20:	bfa8      	it	ge
 8007d22:	4691      	movge	r9, r2
 8007d24:	f1b9 0f00 	cmp.w	r9, #0
 8007d28:	dc35      	bgt.n	8007d96 <_printf_float+0x3aa>
 8007d2a:	f04f 0800 	mov.w	r8, #0
 8007d2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d32:	f104 0a1a 	add.w	sl, r4, #26
 8007d36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d3a:	1a9b      	subs	r3, r3, r2
 8007d3c:	eba3 0309 	sub.w	r3, r3, r9
 8007d40:	4543      	cmp	r3, r8
 8007d42:	f77f af79 	ble.w	8007c38 <_printf_float+0x24c>
 8007d46:	2301      	movs	r3, #1
 8007d48:	4652      	mov	r2, sl
 8007d4a:	4631      	mov	r1, r6
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	47b8      	blx	r7
 8007d50:	3001      	adds	r0, #1
 8007d52:	f43f aeaa 	beq.w	8007aaa <_printf_float+0xbe>
 8007d56:	f108 0801 	add.w	r8, r8, #1
 8007d5a:	e7ec      	b.n	8007d36 <_printf_float+0x34a>
 8007d5c:	4613      	mov	r3, r2
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4642      	mov	r2, r8
 8007d62:	4628      	mov	r0, r5
 8007d64:	47b8      	blx	r7
 8007d66:	3001      	adds	r0, #1
 8007d68:	d1c0      	bne.n	8007cec <_printf_float+0x300>
 8007d6a:	e69e      	b.n	8007aaa <_printf_float+0xbe>
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4628      	mov	r0, r5
 8007d72:	9205      	str	r2, [sp, #20]
 8007d74:	47b8      	blx	r7
 8007d76:	3001      	adds	r0, #1
 8007d78:	f43f ae97 	beq.w	8007aaa <_printf_float+0xbe>
 8007d7c:	9a05      	ldr	r2, [sp, #20]
 8007d7e:	f10b 0b01 	add.w	fp, fp, #1
 8007d82:	e7b9      	b.n	8007cf8 <_printf_float+0x30c>
 8007d84:	ee18 3a10 	vmov	r3, s16
 8007d88:	4652      	mov	r2, sl
 8007d8a:	4631      	mov	r1, r6
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	47b8      	blx	r7
 8007d90:	3001      	adds	r0, #1
 8007d92:	d1be      	bne.n	8007d12 <_printf_float+0x326>
 8007d94:	e689      	b.n	8007aaa <_printf_float+0xbe>
 8007d96:	9a05      	ldr	r2, [sp, #20]
 8007d98:	464b      	mov	r3, r9
 8007d9a:	4442      	add	r2, r8
 8007d9c:	4631      	mov	r1, r6
 8007d9e:	4628      	mov	r0, r5
 8007da0:	47b8      	blx	r7
 8007da2:	3001      	adds	r0, #1
 8007da4:	d1c1      	bne.n	8007d2a <_printf_float+0x33e>
 8007da6:	e680      	b.n	8007aaa <_printf_float+0xbe>
 8007da8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007daa:	2a01      	cmp	r2, #1
 8007dac:	dc01      	bgt.n	8007db2 <_printf_float+0x3c6>
 8007dae:	07db      	lsls	r3, r3, #31
 8007db0:	d53a      	bpl.n	8007e28 <_printf_float+0x43c>
 8007db2:	2301      	movs	r3, #1
 8007db4:	4642      	mov	r2, r8
 8007db6:	4631      	mov	r1, r6
 8007db8:	4628      	mov	r0, r5
 8007dba:	47b8      	blx	r7
 8007dbc:	3001      	adds	r0, #1
 8007dbe:	f43f ae74 	beq.w	8007aaa <_printf_float+0xbe>
 8007dc2:	ee18 3a10 	vmov	r3, s16
 8007dc6:	4652      	mov	r2, sl
 8007dc8:	4631      	mov	r1, r6
 8007dca:	4628      	mov	r0, r5
 8007dcc:	47b8      	blx	r7
 8007dce:	3001      	adds	r0, #1
 8007dd0:	f43f ae6b 	beq.w	8007aaa <_printf_float+0xbe>
 8007dd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007de0:	f7f8 fee2 	bl	8000ba8 <__aeabi_dcmpeq>
 8007de4:	b9d8      	cbnz	r0, 8007e1e <_printf_float+0x432>
 8007de6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007dea:	f108 0201 	add.w	r2, r8, #1
 8007dee:	4631      	mov	r1, r6
 8007df0:	4628      	mov	r0, r5
 8007df2:	47b8      	blx	r7
 8007df4:	3001      	adds	r0, #1
 8007df6:	d10e      	bne.n	8007e16 <_printf_float+0x42a>
 8007df8:	e657      	b.n	8007aaa <_printf_float+0xbe>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	4652      	mov	r2, sl
 8007dfe:	4631      	mov	r1, r6
 8007e00:	4628      	mov	r0, r5
 8007e02:	47b8      	blx	r7
 8007e04:	3001      	adds	r0, #1
 8007e06:	f43f ae50 	beq.w	8007aaa <_printf_float+0xbe>
 8007e0a:	f108 0801 	add.w	r8, r8, #1
 8007e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e10:	3b01      	subs	r3, #1
 8007e12:	4543      	cmp	r3, r8
 8007e14:	dcf1      	bgt.n	8007dfa <_printf_float+0x40e>
 8007e16:	464b      	mov	r3, r9
 8007e18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e1c:	e6da      	b.n	8007bd4 <_printf_float+0x1e8>
 8007e1e:	f04f 0800 	mov.w	r8, #0
 8007e22:	f104 0a1a 	add.w	sl, r4, #26
 8007e26:	e7f2      	b.n	8007e0e <_printf_float+0x422>
 8007e28:	2301      	movs	r3, #1
 8007e2a:	4642      	mov	r2, r8
 8007e2c:	e7df      	b.n	8007dee <_printf_float+0x402>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	464a      	mov	r2, r9
 8007e32:	4631      	mov	r1, r6
 8007e34:	4628      	mov	r0, r5
 8007e36:	47b8      	blx	r7
 8007e38:	3001      	adds	r0, #1
 8007e3a:	f43f ae36 	beq.w	8007aaa <_printf_float+0xbe>
 8007e3e:	f108 0801 	add.w	r8, r8, #1
 8007e42:	68e3      	ldr	r3, [r4, #12]
 8007e44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007e46:	1a5b      	subs	r3, r3, r1
 8007e48:	4543      	cmp	r3, r8
 8007e4a:	dcf0      	bgt.n	8007e2e <_printf_float+0x442>
 8007e4c:	e6f8      	b.n	8007c40 <_printf_float+0x254>
 8007e4e:	f04f 0800 	mov.w	r8, #0
 8007e52:	f104 0919 	add.w	r9, r4, #25
 8007e56:	e7f4      	b.n	8007e42 <_printf_float+0x456>

08007e58 <_printf_common>:
 8007e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e5c:	4616      	mov	r6, r2
 8007e5e:	4699      	mov	r9, r3
 8007e60:	688a      	ldr	r2, [r1, #8]
 8007e62:	690b      	ldr	r3, [r1, #16]
 8007e64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	bfb8      	it	lt
 8007e6c:	4613      	movlt	r3, r2
 8007e6e:	6033      	str	r3, [r6, #0]
 8007e70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e74:	4607      	mov	r7, r0
 8007e76:	460c      	mov	r4, r1
 8007e78:	b10a      	cbz	r2, 8007e7e <_printf_common+0x26>
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	6033      	str	r3, [r6, #0]
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	0699      	lsls	r1, r3, #26
 8007e82:	bf42      	ittt	mi
 8007e84:	6833      	ldrmi	r3, [r6, #0]
 8007e86:	3302      	addmi	r3, #2
 8007e88:	6033      	strmi	r3, [r6, #0]
 8007e8a:	6825      	ldr	r5, [r4, #0]
 8007e8c:	f015 0506 	ands.w	r5, r5, #6
 8007e90:	d106      	bne.n	8007ea0 <_printf_common+0x48>
 8007e92:	f104 0a19 	add.w	sl, r4, #25
 8007e96:	68e3      	ldr	r3, [r4, #12]
 8007e98:	6832      	ldr	r2, [r6, #0]
 8007e9a:	1a9b      	subs	r3, r3, r2
 8007e9c:	42ab      	cmp	r3, r5
 8007e9e:	dc26      	bgt.n	8007eee <_printf_common+0x96>
 8007ea0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ea4:	1e13      	subs	r3, r2, #0
 8007ea6:	6822      	ldr	r2, [r4, #0]
 8007ea8:	bf18      	it	ne
 8007eaa:	2301      	movne	r3, #1
 8007eac:	0692      	lsls	r2, r2, #26
 8007eae:	d42b      	bmi.n	8007f08 <_printf_common+0xb0>
 8007eb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007eb4:	4649      	mov	r1, r9
 8007eb6:	4638      	mov	r0, r7
 8007eb8:	47c0      	blx	r8
 8007eba:	3001      	adds	r0, #1
 8007ebc:	d01e      	beq.n	8007efc <_printf_common+0xa4>
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	6922      	ldr	r2, [r4, #16]
 8007ec2:	f003 0306 	and.w	r3, r3, #6
 8007ec6:	2b04      	cmp	r3, #4
 8007ec8:	bf02      	ittt	eq
 8007eca:	68e5      	ldreq	r5, [r4, #12]
 8007ecc:	6833      	ldreq	r3, [r6, #0]
 8007ece:	1aed      	subeq	r5, r5, r3
 8007ed0:	68a3      	ldr	r3, [r4, #8]
 8007ed2:	bf0c      	ite	eq
 8007ed4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ed8:	2500      	movne	r5, #0
 8007eda:	4293      	cmp	r3, r2
 8007edc:	bfc4      	itt	gt
 8007ede:	1a9b      	subgt	r3, r3, r2
 8007ee0:	18ed      	addgt	r5, r5, r3
 8007ee2:	2600      	movs	r6, #0
 8007ee4:	341a      	adds	r4, #26
 8007ee6:	42b5      	cmp	r5, r6
 8007ee8:	d11a      	bne.n	8007f20 <_printf_common+0xc8>
 8007eea:	2000      	movs	r0, #0
 8007eec:	e008      	b.n	8007f00 <_printf_common+0xa8>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	4652      	mov	r2, sl
 8007ef2:	4649      	mov	r1, r9
 8007ef4:	4638      	mov	r0, r7
 8007ef6:	47c0      	blx	r8
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d103      	bne.n	8007f04 <_printf_common+0xac>
 8007efc:	f04f 30ff 	mov.w	r0, #4294967295
 8007f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f04:	3501      	adds	r5, #1
 8007f06:	e7c6      	b.n	8007e96 <_printf_common+0x3e>
 8007f08:	18e1      	adds	r1, r4, r3
 8007f0a:	1c5a      	adds	r2, r3, #1
 8007f0c:	2030      	movs	r0, #48	; 0x30
 8007f0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f12:	4422      	add	r2, r4
 8007f14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f1c:	3302      	adds	r3, #2
 8007f1e:	e7c7      	b.n	8007eb0 <_printf_common+0x58>
 8007f20:	2301      	movs	r3, #1
 8007f22:	4622      	mov	r2, r4
 8007f24:	4649      	mov	r1, r9
 8007f26:	4638      	mov	r0, r7
 8007f28:	47c0      	blx	r8
 8007f2a:	3001      	adds	r0, #1
 8007f2c:	d0e6      	beq.n	8007efc <_printf_common+0xa4>
 8007f2e:	3601      	adds	r6, #1
 8007f30:	e7d9      	b.n	8007ee6 <_printf_common+0x8e>
	...

08007f34 <_printf_i>:
 8007f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f38:	7e0f      	ldrb	r7, [r1, #24]
 8007f3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f3c:	2f78      	cmp	r7, #120	; 0x78
 8007f3e:	4691      	mov	r9, r2
 8007f40:	4680      	mov	r8, r0
 8007f42:	460c      	mov	r4, r1
 8007f44:	469a      	mov	sl, r3
 8007f46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f4a:	d807      	bhi.n	8007f5c <_printf_i+0x28>
 8007f4c:	2f62      	cmp	r7, #98	; 0x62
 8007f4e:	d80a      	bhi.n	8007f66 <_printf_i+0x32>
 8007f50:	2f00      	cmp	r7, #0
 8007f52:	f000 80d4 	beq.w	80080fe <_printf_i+0x1ca>
 8007f56:	2f58      	cmp	r7, #88	; 0x58
 8007f58:	f000 80c0 	beq.w	80080dc <_printf_i+0x1a8>
 8007f5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f64:	e03a      	b.n	8007fdc <_printf_i+0xa8>
 8007f66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f6a:	2b15      	cmp	r3, #21
 8007f6c:	d8f6      	bhi.n	8007f5c <_printf_i+0x28>
 8007f6e:	a101      	add	r1, pc, #4	; (adr r1, 8007f74 <_printf_i+0x40>)
 8007f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f74:	08007fcd 	.word	0x08007fcd
 8007f78:	08007fe1 	.word	0x08007fe1
 8007f7c:	08007f5d 	.word	0x08007f5d
 8007f80:	08007f5d 	.word	0x08007f5d
 8007f84:	08007f5d 	.word	0x08007f5d
 8007f88:	08007f5d 	.word	0x08007f5d
 8007f8c:	08007fe1 	.word	0x08007fe1
 8007f90:	08007f5d 	.word	0x08007f5d
 8007f94:	08007f5d 	.word	0x08007f5d
 8007f98:	08007f5d 	.word	0x08007f5d
 8007f9c:	08007f5d 	.word	0x08007f5d
 8007fa0:	080080e5 	.word	0x080080e5
 8007fa4:	0800800d 	.word	0x0800800d
 8007fa8:	0800809f 	.word	0x0800809f
 8007fac:	08007f5d 	.word	0x08007f5d
 8007fb0:	08007f5d 	.word	0x08007f5d
 8007fb4:	08008107 	.word	0x08008107
 8007fb8:	08007f5d 	.word	0x08007f5d
 8007fbc:	0800800d 	.word	0x0800800d
 8007fc0:	08007f5d 	.word	0x08007f5d
 8007fc4:	08007f5d 	.word	0x08007f5d
 8007fc8:	080080a7 	.word	0x080080a7
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	1d1a      	adds	r2, r3, #4
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	602a      	str	r2, [r5, #0]
 8007fd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e09f      	b.n	8008120 <_printf_i+0x1ec>
 8007fe0:	6820      	ldr	r0, [r4, #0]
 8007fe2:	682b      	ldr	r3, [r5, #0]
 8007fe4:	0607      	lsls	r7, r0, #24
 8007fe6:	f103 0104 	add.w	r1, r3, #4
 8007fea:	6029      	str	r1, [r5, #0]
 8007fec:	d501      	bpl.n	8007ff2 <_printf_i+0xbe>
 8007fee:	681e      	ldr	r6, [r3, #0]
 8007ff0:	e003      	b.n	8007ffa <_printf_i+0xc6>
 8007ff2:	0646      	lsls	r6, r0, #25
 8007ff4:	d5fb      	bpl.n	8007fee <_printf_i+0xba>
 8007ff6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007ffa:	2e00      	cmp	r6, #0
 8007ffc:	da03      	bge.n	8008006 <_printf_i+0xd2>
 8007ffe:	232d      	movs	r3, #45	; 0x2d
 8008000:	4276      	negs	r6, r6
 8008002:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008006:	485a      	ldr	r0, [pc, #360]	; (8008170 <_printf_i+0x23c>)
 8008008:	230a      	movs	r3, #10
 800800a:	e012      	b.n	8008032 <_printf_i+0xfe>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	6820      	ldr	r0, [r4, #0]
 8008010:	1d19      	adds	r1, r3, #4
 8008012:	6029      	str	r1, [r5, #0]
 8008014:	0605      	lsls	r5, r0, #24
 8008016:	d501      	bpl.n	800801c <_printf_i+0xe8>
 8008018:	681e      	ldr	r6, [r3, #0]
 800801a:	e002      	b.n	8008022 <_printf_i+0xee>
 800801c:	0641      	lsls	r1, r0, #25
 800801e:	d5fb      	bpl.n	8008018 <_printf_i+0xe4>
 8008020:	881e      	ldrh	r6, [r3, #0]
 8008022:	4853      	ldr	r0, [pc, #332]	; (8008170 <_printf_i+0x23c>)
 8008024:	2f6f      	cmp	r7, #111	; 0x6f
 8008026:	bf0c      	ite	eq
 8008028:	2308      	moveq	r3, #8
 800802a:	230a      	movne	r3, #10
 800802c:	2100      	movs	r1, #0
 800802e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008032:	6865      	ldr	r5, [r4, #4]
 8008034:	60a5      	str	r5, [r4, #8]
 8008036:	2d00      	cmp	r5, #0
 8008038:	bfa2      	ittt	ge
 800803a:	6821      	ldrge	r1, [r4, #0]
 800803c:	f021 0104 	bicge.w	r1, r1, #4
 8008040:	6021      	strge	r1, [r4, #0]
 8008042:	b90e      	cbnz	r6, 8008048 <_printf_i+0x114>
 8008044:	2d00      	cmp	r5, #0
 8008046:	d04b      	beq.n	80080e0 <_printf_i+0x1ac>
 8008048:	4615      	mov	r5, r2
 800804a:	fbb6 f1f3 	udiv	r1, r6, r3
 800804e:	fb03 6711 	mls	r7, r3, r1, r6
 8008052:	5dc7      	ldrb	r7, [r0, r7]
 8008054:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008058:	4637      	mov	r7, r6
 800805a:	42bb      	cmp	r3, r7
 800805c:	460e      	mov	r6, r1
 800805e:	d9f4      	bls.n	800804a <_printf_i+0x116>
 8008060:	2b08      	cmp	r3, #8
 8008062:	d10b      	bne.n	800807c <_printf_i+0x148>
 8008064:	6823      	ldr	r3, [r4, #0]
 8008066:	07de      	lsls	r6, r3, #31
 8008068:	d508      	bpl.n	800807c <_printf_i+0x148>
 800806a:	6923      	ldr	r3, [r4, #16]
 800806c:	6861      	ldr	r1, [r4, #4]
 800806e:	4299      	cmp	r1, r3
 8008070:	bfde      	ittt	le
 8008072:	2330      	movle	r3, #48	; 0x30
 8008074:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008078:	f105 35ff 	addle.w	r5, r5, #4294967295
 800807c:	1b52      	subs	r2, r2, r5
 800807e:	6122      	str	r2, [r4, #16]
 8008080:	f8cd a000 	str.w	sl, [sp]
 8008084:	464b      	mov	r3, r9
 8008086:	aa03      	add	r2, sp, #12
 8008088:	4621      	mov	r1, r4
 800808a:	4640      	mov	r0, r8
 800808c:	f7ff fee4 	bl	8007e58 <_printf_common>
 8008090:	3001      	adds	r0, #1
 8008092:	d14a      	bne.n	800812a <_printf_i+0x1f6>
 8008094:	f04f 30ff 	mov.w	r0, #4294967295
 8008098:	b004      	add	sp, #16
 800809a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	f043 0320 	orr.w	r3, r3, #32
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	4833      	ldr	r0, [pc, #204]	; (8008174 <_printf_i+0x240>)
 80080a8:	2778      	movs	r7, #120	; 0x78
 80080aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	6829      	ldr	r1, [r5, #0]
 80080b2:	061f      	lsls	r7, r3, #24
 80080b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80080b8:	d402      	bmi.n	80080c0 <_printf_i+0x18c>
 80080ba:	065f      	lsls	r7, r3, #25
 80080bc:	bf48      	it	mi
 80080be:	b2b6      	uxthmi	r6, r6
 80080c0:	07df      	lsls	r7, r3, #31
 80080c2:	bf48      	it	mi
 80080c4:	f043 0320 	orrmi.w	r3, r3, #32
 80080c8:	6029      	str	r1, [r5, #0]
 80080ca:	bf48      	it	mi
 80080cc:	6023      	strmi	r3, [r4, #0]
 80080ce:	b91e      	cbnz	r6, 80080d8 <_printf_i+0x1a4>
 80080d0:	6823      	ldr	r3, [r4, #0]
 80080d2:	f023 0320 	bic.w	r3, r3, #32
 80080d6:	6023      	str	r3, [r4, #0]
 80080d8:	2310      	movs	r3, #16
 80080da:	e7a7      	b.n	800802c <_printf_i+0xf8>
 80080dc:	4824      	ldr	r0, [pc, #144]	; (8008170 <_printf_i+0x23c>)
 80080de:	e7e4      	b.n	80080aa <_printf_i+0x176>
 80080e0:	4615      	mov	r5, r2
 80080e2:	e7bd      	b.n	8008060 <_printf_i+0x12c>
 80080e4:	682b      	ldr	r3, [r5, #0]
 80080e6:	6826      	ldr	r6, [r4, #0]
 80080e8:	6961      	ldr	r1, [r4, #20]
 80080ea:	1d18      	adds	r0, r3, #4
 80080ec:	6028      	str	r0, [r5, #0]
 80080ee:	0635      	lsls	r5, r6, #24
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	d501      	bpl.n	80080f8 <_printf_i+0x1c4>
 80080f4:	6019      	str	r1, [r3, #0]
 80080f6:	e002      	b.n	80080fe <_printf_i+0x1ca>
 80080f8:	0670      	lsls	r0, r6, #25
 80080fa:	d5fb      	bpl.n	80080f4 <_printf_i+0x1c0>
 80080fc:	8019      	strh	r1, [r3, #0]
 80080fe:	2300      	movs	r3, #0
 8008100:	6123      	str	r3, [r4, #16]
 8008102:	4615      	mov	r5, r2
 8008104:	e7bc      	b.n	8008080 <_printf_i+0x14c>
 8008106:	682b      	ldr	r3, [r5, #0]
 8008108:	1d1a      	adds	r2, r3, #4
 800810a:	602a      	str	r2, [r5, #0]
 800810c:	681d      	ldr	r5, [r3, #0]
 800810e:	6862      	ldr	r2, [r4, #4]
 8008110:	2100      	movs	r1, #0
 8008112:	4628      	mov	r0, r5
 8008114:	f7f8 f8cc 	bl	80002b0 <memchr>
 8008118:	b108      	cbz	r0, 800811e <_printf_i+0x1ea>
 800811a:	1b40      	subs	r0, r0, r5
 800811c:	6060      	str	r0, [r4, #4]
 800811e:	6863      	ldr	r3, [r4, #4]
 8008120:	6123      	str	r3, [r4, #16]
 8008122:	2300      	movs	r3, #0
 8008124:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008128:	e7aa      	b.n	8008080 <_printf_i+0x14c>
 800812a:	6923      	ldr	r3, [r4, #16]
 800812c:	462a      	mov	r2, r5
 800812e:	4649      	mov	r1, r9
 8008130:	4640      	mov	r0, r8
 8008132:	47d0      	blx	sl
 8008134:	3001      	adds	r0, #1
 8008136:	d0ad      	beq.n	8008094 <_printf_i+0x160>
 8008138:	6823      	ldr	r3, [r4, #0]
 800813a:	079b      	lsls	r3, r3, #30
 800813c:	d413      	bmi.n	8008166 <_printf_i+0x232>
 800813e:	68e0      	ldr	r0, [r4, #12]
 8008140:	9b03      	ldr	r3, [sp, #12]
 8008142:	4298      	cmp	r0, r3
 8008144:	bfb8      	it	lt
 8008146:	4618      	movlt	r0, r3
 8008148:	e7a6      	b.n	8008098 <_printf_i+0x164>
 800814a:	2301      	movs	r3, #1
 800814c:	4632      	mov	r2, r6
 800814e:	4649      	mov	r1, r9
 8008150:	4640      	mov	r0, r8
 8008152:	47d0      	blx	sl
 8008154:	3001      	adds	r0, #1
 8008156:	d09d      	beq.n	8008094 <_printf_i+0x160>
 8008158:	3501      	adds	r5, #1
 800815a:	68e3      	ldr	r3, [r4, #12]
 800815c:	9903      	ldr	r1, [sp, #12]
 800815e:	1a5b      	subs	r3, r3, r1
 8008160:	42ab      	cmp	r3, r5
 8008162:	dcf2      	bgt.n	800814a <_printf_i+0x216>
 8008164:	e7eb      	b.n	800813e <_printf_i+0x20a>
 8008166:	2500      	movs	r5, #0
 8008168:	f104 0619 	add.w	r6, r4, #25
 800816c:	e7f5      	b.n	800815a <_printf_i+0x226>
 800816e:	bf00      	nop
 8008170:	0800a4a9 	.word	0x0800a4a9
 8008174:	0800a4ba 	.word	0x0800a4ba

08008178 <std>:
 8008178:	2300      	movs	r3, #0
 800817a:	b510      	push	{r4, lr}
 800817c:	4604      	mov	r4, r0
 800817e:	e9c0 3300 	strd	r3, r3, [r0]
 8008182:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008186:	6083      	str	r3, [r0, #8]
 8008188:	8181      	strh	r1, [r0, #12]
 800818a:	6643      	str	r3, [r0, #100]	; 0x64
 800818c:	81c2      	strh	r2, [r0, #14]
 800818e:	6183      	str	r3, [r0, #24]
 8008190:	4619      	mov	r1, r3
 8008192:	2208      	movs	r2, #8
 8008194:	305c      	adds	r0, #92	; 0x5c
 8008196:	f000 f8f4 	bl	8008382 <memset>
 800819a:	4b0d      	ldr	r3, [pc, #52]	; (80081d0 <std+0x58>)
 800819c:	6263      	str	r3, [r4, #36]	; 0x24
 800819e:	4b0d      	ldr	r3, [pc, #52]	; (80081d4 <std+0x5c>)
 80081a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80081a2:	4b0d      	ldr	r3, [pc, #52]	; (80081d8 <std+0x60>)
 80081a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081a6:	4b0d      	ldr	r3, [pc, #52]	; (80081dc <std+0x64>)
 80081a8:	6323      	str	r3, [r4, #48]	; 0x30
 80081aa:	4b0d      	ldr	r3, [pc, #52]	; (80081e0 <std+0x68>)
 80081ac:	6224      	str	r4, [r4, #32]
 80081ae:	429c      	cmp	r4, r3
 80081b0:	d006      	beq.n	80081c0 <std+0x48>
 80081b2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80081b6:	4294      	cmp	r4, r2
 80081b8:	d002      	beq.n	80081c0 <std+0x48>
 80081ba:	33d0      	adds	r3, #208	; 0xd0
 80081bc:	429c      	cmp	r4, r3
 80081be:	d105      	bne.n	80081cc <std+0x54>
 80081c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80081c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c8:	f000 b946 	b.w	8008458 <__retarget_lock_init_recursive>
 80081cc:	bd10      	pop	{r4, pc}
 80081ce:	bf00      	nop
 80081d0:	080082fd 	.word	0x080082fd
 80081d4:	0800831f 	.word	0x0800831f
 80081d8:	08008357 	.word	0x08008357
 80081dc:	0800837b 	.word	0x0800837b
 80081e0:	20000e04 	.word	0x20000e04

080081e4 <stdio_exit_handler>:
 80081e4:	4a02      	ldr	r2, [pc, #8]	; (80081f0 <stdio_exit_handler+0xc>)
 80081e6:	4903      	ldr	r1, [pc, #12]	; (80081f4 <stdio_exit_handler+0x10>)
 80081e8:	4803      	ldr	r0, [pc, #12]	; (80081f8 <stdio_exit_handler+0x14>)
 80081ea:	f000 b869 	b.w	80082c0 <_fwalk_sglue>
 80081ee:	bf00      	nop
 80081f0:	2000000c 	.word	0x2000000c
 80081f4:	08009bb9 	.word	0x08009bb9
 80081f8:	20000184 	.word	0x20000184

080081fc <cleanup_stdio>:
 80081fc:	6841      	ldr	r1, [r0, #4]
 80081fe:	4b0c      	ldr	r3, [pc, #48]	; (8008230 <cleanup_stdio+0x34>)
 8008200:	4299      	cmp	r1, r3
 8008202:	b510      	push	{r4, lr}
 8008204:	4604      	mov	r4, r0
 8008206:	d001      	beq.n	800820c <cleanup_stdio+0x10>
 8008208:	f001 fcd6 	bl	8009bb8 <_fflush_r>
 800820c:	68a1      	ldr	r1, [r4, #8]
 800820e:	4b09      	ldr	r3, [pc, #36]	; (8008234 <cleanup_stdio+0x38>)
 8008210:	4299      	cmp	r1, r3
 8008212:	d002      	beq.n	800821a <cleanup_stdio+0x1e>
 8008214:	4620      	mov	r0, r4
 8008216:	f001 fccf 	bl	8009bb8 <_fflush_r>
 800821a:	68e1      	ldr	r1, [r4, #12]
 800821c:	4b06      	ldr	r3, [pc, #24]	; (8008238 <cleanup_stdio+0x3c>)
 800821e:	4299      	cmp	r1, r3
 8008220:	d004      	beq.n	800822c <cleanup_stdio+0x30>
 8008222:	4620      	mov	r0, r4
 8008224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008228:	f001 bcc6 	b.w	8009bb8 <_fflush_r>
 800822c:	bd10      	pop	{r4, pc}
 800822e:	bf00      	nop
 8008230:	20000e04 	.word	0x20000e04
 8008234:	20000e6c 	.word	0x20000e6c
 8008238:	20000ed4 	.word	0x20000ed4

0800823c <global_stdio_init.part.0>:
 800823c:	b510      	push	{r4, lr}
 800823e:	4b0b      	ldr	r3, [pc, #44]	; (800826c <global_stdio_init.part.0+0x30>)
 8008240:	4c0b      	ldr	r4, [pc, #44]	; (8008270 <global_stdio_init.part.0+0x34>)
 8008242:	4a0c      	ldr	r2, [pc, #48]	; (8008274 <global_stdio_init.part.0+0x38>)
 8008244:	601a      	str	r2, [r3, #0]
 8008246:	4620      	mov	r0, r4
 8008248:	2200      	movs	r2, #0
 800824a:	2104      	movs	r1, #4
 800824c:	f7ff ff94 	bl	8008178 <std>
 8008250:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008254:	2201      	movs	r2, #1
 8008256:	2109      	movs	r1, #9
 8008258:	f7ff ff8e 	bl	8008178 <std>
 800825c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008260:	2202      	movs	r2, #2
 8008262:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008266:	2112      	movs	r1, #18
 8008268:	f7ff bf86 	b.w	8008178 <std>
 800826c:	20000f3c 	.word	0x20000f3c
 8008270:	20000e04 	.word	0x20000e04
 8008274:	080081e5 	.word	0x080081e5

08008278 <__sfp_lock_acquire>:
 8008278:	4801      	ldr	r0, [pc, #4]	; (8008280 <__sfp_lock_acquire+0x8>)
 800827a:	f000 b8ee 	b.w	800845a <__retarget_lock_acquire_recursive>
 800827e:	bf00      	nop
 8008280:	20000f45 	.word	0x20000f45

08008284 <__sfp_lock_release>:
 8008284:	4801      	ldr	r0, [pc, #4]	; (800828c <__sfp_lock_release+0x8>)
 8008286:	f000 b8e9 	b.w	800845c <__retarget_lock_release_recursive>
 800828a:	bf00      	nop
 800828c:	20000f45 	.word	0x20000f45

08008290 <__sinit>:
 8008290:	b510      	push	{r4, lr}
 8008292:	4604      	mov	r4, r0
 8008294:	f7ff fff0 	bl	8008278 <__sfp_lock_acquire>
 8008298:	6a23      	ldr	r3, [r4, #32]
 800829a:	b11b      	cbz	r3, 80082a4 <__sinit+0x14>
 800829c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082a0:	f7ff bff0 	b.w	8008284 <__sfp_lock_release>
 80082a4:	4b04      	ldr	r3, [pc, #16]	; (80082b8 <__sinit+0x28>)
 80082a6:	6223      	str	r3, [r4, #32]
 80082a8:	4b04      	ldr	r3, [pc, #16]	; (80082bc <__sinit+0x2c>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1f5      	bne.n	800829c <__sinit+0xc>
 80082b0:	f7ff ffc4 	bl	800823c <global_stdio_init.part.0>
 80082b4:	e7f2      	b.n	800829c <__sinit+0xc>
 80082b6:	bf00      	nop
 80082b8:	080081fd 	.word	0x080081fd
 80082bc:	20000f3c 	.word	0x20000f3c

080082c0 <_fwalk_sglue>:
 80082c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082c4:	4607      	mov	r7, r0
 80082c6:	4688      	mov	r8, r1
 80082c8:	4614      	mov	r4, r2
 80082ca:	2600      	movs	r6, #0
 80082cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082d0:	f1b9 0901 	subs.w	r9, r9, #1
 80082d4:	d505      	bpl.n	80082e2 <_fwalk_sglue+0x22>
 80082d6:	6824      	ldr	r4, [r4, #0]
 80082d8:	2c00      	cmp	r4, #0
 80082da:	d1f7      	bne.n	80082cc <_fwalk_sglue+0xc>
 80082dc:	4630      	mov	r0, r6
 80082de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082e2:	89ab      	ldrh	r3, [r5, #12]
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d907      	bls.n	80082f8 <_fwalk_sglue+0x38>
 80082e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082ec:	3301      	adds	r3, #1
 80082ee:	d003      	beq.n	80082f8 <_fwalk_sglue+0x38>
 80082f0:	4629      	mov	r1, r5
 80082f2:	4638      	mov	r0, r7
 80082f4:	47c0      	blx	r8
 80082f6:	4306      	orrs	r6, r0
 80082f8:	3568      	adds	r5, #104	; 0x68
 80082fa:	e7e9      	b.n	80082d0 <_fwalk_sglue+0x10>

080082fc <__sread>:
 80082fc:	b510      	push	{r4, lr}
 80082fe:	460c      	mov	r4, r1
 8008300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008304:	f000 f86c 	bl	80083e0 <_read_r>
 8008308:	2800      	cmp	r0, #0
 800830a:	bfab      	itete	ge
 800830c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800830e:	89a3      	ldrhlt	r3, [r4, #12]
 8008310:	181b      	addge	r3, r3, r0
 8008312:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008316:	bfac      	ite	ge
 8008318:	6563      	strge	r3, [r4, #84]	; 0x54
 800831a:	81a3      	strhlt	r3, [r4, #12]
 800831c:	bd10      	pop	{r4, pc}

0800831e <__swrite>:
 800831e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008322:	461f      	mov	r7, r3
 8008324:	898b      	ldrh	r3, [r1, #12]
 8008326:	05db      	lsls	r3, r3, #23
 8008328:	4605      	mov	r5, r0
 800832a:	460c      	mov	r4, r1
 800832c:	4616      	mov	r6, r2
 800832e:	d505      	bpl.n	800833c <__swrite+0x1e>
 8008330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008334:	2302      	movs	r3, #2
 8008336:	2200      	movs	r2, #0
 8008338:	f000 f840 	bl	80083bc <_lseek_r>
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008342:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008346:	81a3      	strh	r3, [r4, #12]
 8008348:	4632      	mov	r2, r6
 800834a:	463b      	mov	r3, r7
 800834c:	4628      	mov	r0, r5
 800834e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008352:	f7ff ba99 	b.w	8007888 <_write_r>

08008356 <__sseek>:
 8008356:	b510      	push	{r4, lr}
 8008358:	460c      	mov	r4, r1
 800835a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800835e:	f000 f82d 	bl	80083bc <_lseek_r>
 8008362:	1c43      	adds	r3, r0, #1
 8008364:	89a3      	ldrh	r3, [r4, #12]
 8008366:	bf15      	itete	ne
 8008368:	6560      	strne	r0, [r4, #84]	; 0x54
 800836a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800836e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008372:	81a3      	strheq	r3, [r4, #12]
 8008374:	bf18      	it	ne
 8008376:	81a3      	strhne	r3, [r4, #12]
 8008378:	bd10      	pop	{r4, pc}

0800837a <__sclose>:
 800837a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837e:	f000 b80d 	b.w	800839c <_close_r>

08008382 <memset>:
 8008382:	4402      	add	r2, r0
 8008384:	4603      	mov	r3, r0
 8008386:	4293      	cmp	r3, r2
 8008388:	d100      	bne.n	800838c <memset+0xa>
 800838a:	4770      	bx	lr
 800838c:	f803 1b01 	strb.w	r1, [r3], #1
 8008390:	e7f9      	b.n	8008386 <memset+0x4>
	...

08008394 <_localeconv_r>:
 8008394:	4800      	ldr	r0, [pc, #0]	; (8008398 <_localeconv_r+0x4>)
 8008396:	4770      	bx	lr
 8008398:	20000108 	.word	0x20000108

0800839c <_close_r>:
 800839c:	b538      	push	{r3, r4, r5, lr}
 800839e:	4d06      	ldr	r5, [pc, #24]	; (80083b8 <_close_r+0x1c>)
 80083a0:	2300      	movs	r3, #0
 80083a2:	4604      	mov	r4, r0
 80083a4:	4608      	mov	r0, r1
 80083a6:	602b      	str	r3, [r5, #0]
 80083a8:	f7fa f96d 	bl	8002686 <_close>
 80083ac:	1c43      	adds	r3, r0, #1
 80083ae:	d102      	bne.n	80083b6 <_close_r+0x1a>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	b103      	cbz	r3, 80083b6 <_close_r+0x1a>
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	bd38      	pop	{r3, r4, r5, pc}
 80083b8:	20000f40 	.word	0x20000f40

080083bc <_lseek_r>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	4d07      	ldr	r5, [pc, #28]	; (80083dc <_lseek_r+0x20>)
 80083c0:	4604      	mov	r4, r0
 80083c2:	4608      	mov	r0, r1
 80083c4:	4611      	mov	r1, r2
 80083c6:	2200      	movs	r2, #0
 80083c8:	602a      	str	r2, [r5, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	f7fa f982 	bl	80026d4 <_lseek>
 80083d0:	1c43      	adds	r3, r0, #1
 80083d2:	d102      	bne.n	80083da <_lseek_r+0x1e>
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	b103      	cbz	r3, 80083da <_lseek_r+0x1e>
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	bd38      	pop	{r3, r4, r5, pc}
 80083dc:	20000f40 	.word	0x20000f40

080083e0 <_read_r>:
 80083e0:	b538      	push	{r3, r4, r5, lr}
 80083e2:	4d07      	ldr	r5, [pc, #28]	; (8008400 <_read_r+0x20>)
 80083e4:	4604      	mov	r4, r0
 80083e6:	4608      	mov	r0, r1
 80083e8:	4611      	mov	r1, r2
 80083ea:	2200      	movs	r2, #0
 80083ec:	602a      	str	r2, [r5, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	f7fa f92c 	bl	800264c <_read>
 80083f4:	1c43      	adds	r3, r0, #1
 80083f6:	d102      	bne.n	80083fe <_read_r+0x1e>
 80083f8:	682b      	ldr	r3, [r5, #0]
 80083fa:	b103      	cbz	r3, 80083fe <_read_r+0x1e>
 80083fc:	6023      	str	r3, [r4, #0]
 80083fe:	bd38      	pop	{r3, r4, r5, pc}
 8008400:	20000f40 	.word	0x20000f40

08008404 <__errno>:
 8008404:	4b01      	ldr	r3, [pc, #4]	; (800840c <__errno+0x8>)
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	200001d0 	.word	0x200001d0

08008410 <__libc_init_array>:
 8008410:	b570      	push	{r4, r5, r6, lr}
 8008412:	4d0d      	ldr	r5, [pc, #52]	; (8008448 <__libc_init_array+0x38>)
 8008414:	4c0d      	ldr	r4, [pc, #52]	; (800844c <__libc_init_array+0x3c>)
 8008416:	1b64      	subs	r4, r4, r5
 8008418:	10a4      	asrs	r4, r4, #2
 800841a:	2600      	movs	r6, #0
 800841c:	42a6      	cmp	r6, r4
 800841e:	d109      	bne.n	8008434 <__libc_init_array+0x24>
 8008420:	4d0b      	ldr	r5, [pc, #44]	; (8008450 <__libc_init_array+0x40>)
 8008422:	4c0c      	ldr	r4, [pc, #48]	; (8008454 <__libc_init_array+0x44>)
 8008424:	f001 ff44 	bl	800a2b0 <_init>
 8008428:	1b64      	subs	r4, r4, r5
 800842a:	10a4      	asrs	r4, r4, #2
 800842c:	2600      	movs	r6, #0
 800842e:	42a6      	cmp	r6, r4
 8008430:	d105      	bne.n	800843e <__libc_init_array+0x2e>
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	f855 3b04 	ldr.w	r3, [r5], #4
 8008438:	4798      	blx	r3
 800843a:	3601      	adds	r6, #1
 800843c:	e7ee      	b.n	800841c <__libc_init_array+0xc>
 800843e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008442:	4798      	blx	r3
 8008444:	3601      	adds	r6, #1
 8008446:	e7f2      	b.n	800842e <__libc_init_array+0x1e>
 8008448:	0800a714 	.word	0x0800a714
 800844c:	0800a714 	.word	0x0800a714
 8008450:	0800a714 	.word	0x0800a714
 8008454:	0800a718 	.word	0x0800a718

08008458 <__retarget_lock_init_recursive>:
 8008458:	4770      	bx	lr

0800845a <__retarget_lock_acquire_recursive>:
 800845a:	4770      	bx	lr

0800845c <__retarget_lock_release_recursive>:
 800845c:	4770      	bx	lr

0800845e <memcpy>:
 800845e:	440a      	add	r2, r1
 8008460:	4291      	cmp	r1, r2
 8008462:	f100 33ff 	add.w	r3, r0, #4294967295
 8008466:	d100      	bne.n	800846a <memcpy+0xc>
 8008468:	4770      	bx	lr
 800846a:	b510      	push	{r4, lr}
 800846c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008470:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008474:	4291      	cmp	r1, r2
 8008476:	d1f9      	bne.n	800846c <memcpy+0xe>
 8008478:	bd10      	pop	{r4, pc}

0800847a <quorem>:
 800847a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800847e:	6903      	ldr	r3, [r0, #16]
 8008480:	690c      	ldr	r4, [r1, #16]
 8008482:	42a3      	cmp	r3, r4
 8008484:	4607      	mov	r7, r0
 8008486:	db7e      	blt.n	8008586 <quorem+0x10c>
 8008488:	3c01      	subs	r4, #1
 800848a:	f101 0814 	add.w	r8, r1, #20
 800848e:	f100 0514 	add.w	r5, r0, #20
 8008492:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008496:	9301      	str	r3, [sp, #4]
 8008498:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800849c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084a0:	3301      	adds	r3, #1
 80084a2:	429a      	cmp	r2, r3
 80084a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80084a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80084b0:	d331      	bcc.n	8008516 <quorem+0x9c>
 80084b2:	f04f 0e00 	mov.w	lr, #0
 80084b6:	4640      	mov	r0, r8
 80084b8:	46ac      	mov	ip, r5
 80084ba:	46f2      	mov	sl, lr
 80084bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80084c0:	b293      	uxth	r3, r2
 80084c2:	fb06 e303 	mla	r3, r6, r3, lr
 80084c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80084ca:	0c1a      	lsrs	r2, r3, #16
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	ebaa 0303 	sub.w	r3, sl, r3
 80084d2:	f8dc a000 	ldr.w	sl, [ip]
 80084d6:	fa13 f38a 	uxtah	r3, r3, sl
 80084da:	fb06 220e 	mla	r2, r6, lr, r2
 80084de:	9300      	str	r3, [sp, #0]
 80084e0:	9b00      	ldr	r3, [sp, #0]
 80084e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80084e6:	b292      	uxth	r2, r2
 80084e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80084ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084f0:	f8bd 3000 	ldrh.w	r3, [sp]
 80084f4:	4581      	cmp	r9, r0
 80084f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084fa:	f84c 3b04 	str.w	r3, [ip], #4
 80084fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008502:	d2db      	bcs.n	80084bc <quorem+0x42>
 8008504:	f855 300b 	ldr.w	r3, [r5, fp]
 8008508:	b92b      	cbnz	r3, 8008516 <quorem+0x9c>
 800850a:	9b01      	ldr	r3, [sp, #4]
 800850c:	3b04      	subs	r3, #4
 800850e:	429d      	cmp	r5, r3
 8008510:	461a      	mov	r2, r3
 8008512:	d32c      	bcc.n	800856e <quorem+0xf4>
 8008514:	613c      	str	r4, [r7, #16]
 8008516:	4638      	mov	r0, r7
 8008518:	f001 f9ba 	bl	8009890 <__mcmp>
 800851c:	2800      	cmp	r0, #0
 800851e:	db22      	blt.n	8008566 <quorem+0xec>
 8008520:	3601      	adds	r6, #1
 8008522:	4629      	mov	r1, r5
 8008524:	2000      	movs	r0, #0
 8008526:	f858 2b04 	ldr.w	r2, [r8], #4
 800852a:	f8d1 c000 	ldr.w	ip, [r1]
 800852e:	b293      	uxth	r3, r2
 8008530:	1ac3      	subs	r3, r0, r3
 8008532:	0c12      	lsrs	r2, r2, #16
 8008534:	fa13 f38c 	uxtah	r3, r3, ip
 8008538:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800853c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008540:	b29b      	uxth	r3, r3
 8008542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008546:	45c1      	cmp	r9, r8
 8008548:	f841 3b04 	str.w	r3, [r1], #4
 800854c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008550:	d2e9      	bcs.n	8008526 <quorem+0xac>
 8008552:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008556:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800855a:	b922      	cbnz	r2, 8008566 <quorem+0xec>
 800855c:	3b04      	subs	r3, #4
 800855e:	429d      	cmp	r5, r3
 8008560:	461a      	mov	r2, r3
 8008562:	d30a      	bcc.n	800857a <quorem+0x100>
 8008564:	613c      	str	r4, [r7, #16]
 8008566:	4630      	mov	r0, r6
 8008568:	b003      	add	sp, #12
 800856a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800856e:	6812      	ldr	r2, [r2, #0]
 8008570:	3b04      	subs	r3, #4
 8008572:	2a00      	cmp	r2, #0
 8008574:	d1ce      	bne.n	8008514 <quorem+0x9a>
 8008576:	3c01      	subs	r4, #1
 8008578:	e7c9      	b.n	800850e <quorem+0x94>
 800857a:	6812      	ldr	r2, [r2, #0]
 800857c:	3b04      	subs	r3, #4
 800857e:	2a00      	cmp	r2, #0
 8008580:	d1f0      	bne.n	8008564 <quorem+0xea>
 8008582:	3c01      	subs	r4, #1
 8008584:	e7eb      	b.n	800855e <quorem+0xe4>
 8008586:	2000      	movs	r0, #0
 8008588:	e7ee      	b.n	8008568 <quorem+0xee>
 800858a:	0000      	movs	r0, r0
 800858c:	0000      	movs	r0, r0
	...

08008590 <_dtoa_r>:
 8008590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008594:	ed2d 8b04 	vpush	{d8-d9}
 8008598:	69c5      	ldr	r5, [r0, #28]
 800859a:	b093      	sub	sp, #76	; 0x4c
 800859c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80085a0:	ec57 6b10 	vmov	r6, r7, d0
 80085a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80085a8:	9107      	str	r1, [sp, #28]
 80085aa:	4604      	mov	r4, r0
 80085ac:	920a      	str	r2, [sp, #40]	; 0x28
 80085ae:	930d      	str	r3, [sp, #52]	; 0x34
 80085b0:	b975      	cbnz	r5, 80085d0 <_dtoa_r+0x40>
 80085b2:	2010      	movs	r0, #16
 80085b4:	f000 fe2a 	bl	800920c <malloc>
 80085b8:	4602      	mov	r2, r0
 80085ba:	61e0      	str	r0, [r4, #28]
 80085bc:	b920      	cbnz	r0, 80085c8 <_dtoa_r+0x38>
 80085be:	4bae      	ldr	r3, [pc, #696]	; (8008878 <_dtoa_r+0x2e8>)
 80085c0:	21ef      	movs	r1, #239	; 0xef
 80085c2:	48ae      	ldr	r0, [pc, #696]	; (800887c <_dtoa_r+0x2ec>)
 80085c4:	f001 fb30 	bl	8009c28 <__assert_func>
 80085c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80085cc:	6005      	str	r5, [r0, #0]
 80085ce:	60c5      	str	r5, [r0, #12]
 80085d0:	69e3      	ldr	r3, [r4, #28]
 80085d2:	6819      	ldr	r1, [r3, #0]
 80085d4:	b151      	cbz	r1, 80085ec <_dtoa_r+0x5c>
 80085d6:	685a      	ldr	r2, [r3, #4]
 80085d8:	604a      	str	r2, [r1, #4]
 80085da:	2301      	movs	r3, #1
 80085dc:	4093      	lsls	r3, r2
 80085de:	608b      	str	r3, [r1, #8]
 80085e0:	4620      	mov	r0, r4
 80085e2:	f000 ff19 	bl	8009418 <_Bfree>
 80085e6:	69e3      	ldr	r3, [r4, #28]
 80085e8:	2200      	movs	r2, #0
 80085ea:	601a      	str	r2, [r3, #0]
 80085ec:	1e3b      	subs	r3, r7, #0
 80085ee:	bfbb      	ittet	lt
 80085f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80085f4:	9303      	strlt	r3, [sp, #12]
 80085f6:	2300      	movge	r3, #0
 80085f8:	2201      	movlt	r2, #1
 80085fa:	bfac      	ite	ge
 80085fc:	f8c8 3000 	strge.w	r3, [r8]
 8008600:	f8c8 2000 	strlt.w	r2, [r8]
 8008604:	4b9e      	ldr	r3, [pc, #632]	; (8008880 <_dtoa_r+0x2f0>)
 8008606:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800860a:	ea33 0308 	bics.w	r3, r3, r8
 800860e:	d11b      	bne.n	8008648 <_dtoa_r+0xb8>
 8008610:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008612:	f242 730f 	movw	r3, #9999	; 0x270f
 8008616:	6013      	str	r3, [r2, #0]
 8008618:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800861c:	4333      	orrs	r3, r6
 800861e:	f000 8593 	beq.w	8009148 <_dtoa_r+0xbb8>
 8008622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008624:	b963      	cbnz	r3, 8008640 <_dtoa_r+0xb0>
 8008626:	4b97      	ldr	r3, [pc, #604]	; (8008884 <_dtoa_r+0x2f4>)
 8008628:	e027      	b.n	800867a <_dtoa_r+0xea>
 800862a:	4b97      	ldr	r3, [pc, #604]	; (8008888 <_dtoa_r+0x2f8>)
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	9800      	ldr	r0, [sp, #0]
 8008636:	b013      	add	sp, #76	; 0x4c
 8008638:	ecbd 8b04 	vpop	{d8-d9}
 800863c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008640:	4b90      	ldr	r3, [pc, #576]	; (8008884 <_dtoa_r+0x2f4>)
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	3303      	adds	r3, #3
 8008646:	e7f3      	b.n	8008630 <_dtoa_r+0xa0>
 8008648:	ed9d 7b02 	vldr	d7, [sp, #8]
 800864c:	2200      	movs	r2, #0
 800864e:	ec51 0b17 	vmov	r0, r1, d7
 8008652:	eeb0 8a47 	vmov.f32	s16, s14
 8008656:	eef0 8a67 	vmov.f32	s17, s15
 800865a:	2300      	movs	r3, #0
 800865c:	f7f8 faa4 	bl	8000ba8 <__aeabi_dcmpeq>
 8008660:	4681      	mov	r9, r0
 8008662:	b160      	cbz	r0, 800867e <_dtoa_r+0xee>
 8008664:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008666:	2301      	movs	r3, #1
 8008668:	6013      	str	r3, [r2, #0]
 800866a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800866c:	2b00      	cmp	r3, #0
 800866e:	f000 8568 	beq.w	8009142 <_dtoa_r+0xbb2>
 8008672:	4b86      	ldr	r3, [pc, #536]	; (800888c <_dtoa_r+0x2fc>)
 8008674:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008676:	6013      	str	r3, [r2, #0]
 8008678:	3b01      	subs	r3, #1
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	e7da      	b.n	8008634 <_dtoa_r+0xa4>
 800867e:	aa10      	add	r2, sp, #64	; 0x40
 8008680:	a911      	add	r1, sp, #68	; 0x44
 8008682:	4620      	mov	r0, r4
 8008684:	eeb0 0a48 	vmov.f32	s0, s16
 8008688:	eef0 0a68 	vmov.f32	s1, s17
 800868c:	f001 f9a6 	bl	80099dc <__d2b>
 8008690:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008694:	4682      	mov	sl, r0
 8008696:	2d00      	cmp	r5, #0
 8008698:	d07f      	beq.n	800879a <_dtoa_r+0x20a>
 800869a:	ee18 3a90 	vmov	r3, s17
 800869e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80086a6:	ec51 0b18 	vmov	r0, r1, d8
 80086aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80086ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80086b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80086b6:	4619      	mov	r1, r3
 80086b8:	2200      	movs	r2, #0
 80086ba:	4b75      	ldr	r3, [pc, #468]	; (8008890 <_dtoa_r+0x300>)
 80086bc:	f7f7 fe54 	bl	8000368 <__aeabi_dsub>
 80086c0:	a367      	add	r3, pc, #412	; (adr r3, 8008860 <_dtoa_r+0x2d0>)
 80086c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c6:	f7f8 f807 	bl	80006d8 <__aeabi_dmul>
 80086ca:	a367      	add	r3, pc, #412	; (adr r3, 8008868 <_dtoa_r+0x2d8>)
 80086cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d0:	f7f7 fe4c 	bl	800036c <__adddf3>
 80086d4:	4606      	mov	r6, r0
 80086d6:	4628      	mov	r0, r5
 80086d8:	460f      	mov	r7, r1
 80086da:	f7f7 ff93 	bl	8000604 <__aeabi_i2d>
 80086de:	a364      	add	r3, pc, #400	; (adr r3, 8008870 <_dtoa_r+0x2e0>)
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	f7f7 fff8 	bl	80006d8 <__aeabi_dmul>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4630      	mov	r0, r6
 80086ee:	4639      	mov	r1, r7
 80086f0:	f7f7 fe3c 	bl	800036c <__adddf3>
 80086f4:	4606      	mov	r6, r0
 80086f6:	460f      	mov	r7, r1
 80086f8:	f7f8 fa9e 	bl	8000c38 <__aeabi_d2iz>
 80086fc:	2200      	movs	r2, #0
 80086fe:	4683      	mov	fp, r0
 8008700:	2300      	movs	r3, #0
 8008702:	4630      	mov	r0, r6
 8008704:	4639      	mov	r1, r7
 8008706:	f7f8 fa59 	bl	8000bbc <__aeabi_dcmplt>
 800870a:	b148      	cbz	r0, 8008720 <_dtoa_r+0x190>
 800870c:	4658      	mov	r0, fp
 800870e:	f7f7 ff79 	bl	8000604 <__aeabi_i2d>
 8008712:	4632      	mov	r2, r6
 8008714:	463b      	mov	r3, r7
 8008716:	f7f8 fa47 	bl	8000ba8 <__aeabi_dcmpeq>
 800871a:	b908      	cbnz	r0, 8008720 <_dtoa_r+0x190>
 800871c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008720:	f1bb 0f16 	cmp.w	fp, #22
 8008724:	d857      	bhi.n	80087d6 <_dtoa_r+0x246>
 8008726:	4b5b      	ldr	r3, [pc, #364]	; (8008894 <_dtoa_r+0x304>)
 8008728:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800872c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008730:	ec51 0b18 	vmov	r0, r1, d8
 8008734:	f7f8 fa42 	bl	8000bbc <__aeabi_dcmplt>
 8008738:	2800      	cmp	r0, #0
 800873a:	d04e      	beq.n	80087da <_dtoa_r+0x24a>
 800873c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008740:	2300      	movs	r3, #0
 8008742:	930c      	str	r3, [sp, #48]	; 0x30
 8008744:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008746:	1b5b      	subs	r3, r3, r5
 8008748:	1e5a      	subs	r2, r3, #1
 800874a:	bf45      	ittet	mi
 800874c:	f1c3 0301 	rsbmi	r3, r3, #1
 8008750:	9305      	strmi	r3, [sp, #20]
 8008752:	2300      	movpl	r3, #0
 8008754:	2300      	movmi	r3, #0
 8008756:	9206      	str	r2, [sp, #24]
 8008758:	bf54      	ite	pl
 800875a:	9305      	strpl	r3, [sp, #20]
 800875c:	9306      	strmi	r3, [sp, #24]
 800875e:	f1bb 0f00 	cmp.w	fp, #0
 8008762:	db3c      	blt.n	80087de <_dtoa_r+0x24e>
 8008764:	9b06      	ldr	r3, [sp, #24]
 8008766:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800876a:	445b      	add	r3, fp
 800876c:	9306      	str	r3, [sp, #24]
 800876e:	2300      	movs	r3, #0
 8008770:	9308      	str	r3, [sp, #32]
 8008772:	9b07      	ldr	r3, [sp, #28]
 8008774:	2b09      	cmp	r3, #9
 8008776:	d868      	bhi.n	800884a <_dtoa_r+0x2ba>
 8008778:	2b05      	cmp	r3, #5
 800877a:	bfc4      	itt	gt
 800877c:	3b04      	subgt	r3, #4
 800877e:	9307      	strgt	r3, [sp, #28]
 8008780:	9b07      	ldr	r3, [sp, #28]
 8008782:	f1a3 0302 	sub.w	r3, r3, #2
 8008786:	bfcc      	ite	gt
 8008788:	2500      	movgt	r5, #0
 800878a:	2501      	movle	r5, #1
 800878c:	2b03      	cmp	r3, #3
 800878e:	f200 8085 	bhi.w	800889c <_dtoa_r+0x30c>
 8008792:	e8df f003 	tbb	[pc, r3]
 8008796:	3b2e      	.short	0x3b2e
 8008798:	5839      	.short	0x5839
 800879a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800879e:	441d      	add	r5, r3
 80087a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80087a4:	2b20      	cmp	r3, #32
 80087a6:	bfc1      	itttt	gt
 80087a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087ac:	fa08 f803 	lslgt.w	r8, r8, r3
 80087b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80087b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80087b8:	bfd6      	itet	le
 80087ba:	f1c3 0320 	rsble	r3, r3, #32
 80087be:	ea48 0003 	orrgt.w	r0, r8, r3
 80087c2:	fa06 f003 	lslle.w	r0, r6, r3
 80087c6:	f7f7 ff0d 	bl	80005e4 <__aeabi_ui2d>
 80087ca:	2201      	movs	r2, #1
 80087cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80087d0:	3d01      	subs	r5, #1
 80087d2:	920e      	str	r2, [sp, #56]	; 0x38
 80087d4:	e76f      	b.n	80086b6 <_dtoa_r+0x126>
 80087d6:	2301      	movs	r3, #1
 80087d8:	e7b3      	b.n	8008742 <_dtoa_r+0x1b2>
 80087da:	900c      	str	r0, [sp, #48]	; 0x30
 80087dc:	e7b2      	b.n	8008744 <_dtoa_r+0x1b4>
 80087de:	9b05      	ldr	r3, [sp, #20]
 80087e0:	eba3 030b 	sub.w	r3, r3, fp
 80087e4:	9305      	str	r3, [sp, #20]
 80087e6:	f1cb 0300 	rsb	r3, fp, #0
 80087ea:	9308      	str	r3, [sp, #32]
 80087ec:	2300      	movs	r3, #0
 80087ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80087f0:	e7bf      	b.n	8008772 <_dtoa_r+0x1e2>
 80087f2:	2300      	movs	r3, #0
 80087f4:	9309      	str	r3, [sp, #36]	; 0x24
 80087f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	dc52      	bgt.n	80088a2 <_dtoa_r+0x312>
 80087fc:	2301      	movs	r3, #1
 80087fe:	9301      	str	r3, [sp, #4]
 8008800:	9304      	str	r3, [sp, #16]
 8008802:	461a      	mov	r2, r3
 8008804:	920a      	str	r2, [sp, #40]	; 0x28
 8008806:	e00b      	b.n	8008820 <_dtoa_r+0x290>
 8008808:	2301      	movs	r3, #1
 800880a:	e7f3      	b.n	80087f4 <_dtoa_r+0x264>
 800880c:	2300      	movs	r3, #0
 800880e:	9309      	str	r3, [sp, #36]	; 0x24
 8008810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008812:	445b      	add	r3, fp
 8008814:	9301      	str	r3, [sp, #4]
 8008816:	3301      	adds	r3, #1
 8008818:	2b01      	cmp	r3, #1
 800881a:	9304      	str	r3, [sp, #16]
 800881c:	bfb8      	it	lt
 800881e:	2301      	movlt	r3, #1
 8008820:	69e0      	ldr	r0, [r4, #28]
 8008822:	2100      	movs	r1, #0
 8008824:	2204      	movs	r2, #4
 8008826:	f102 0614 	add.w	r6, r2, #20
 800882a:	429e      	cmp	r6, r3
 800882c:	d93d      	bls.n	80088aa <_dtoa_r+0x31a>
 800882e:	6041      	str	r1, [r0, #4]
 8008830:	4620      	mov	r0, r4
 8008832:	f000 fdb1 	bl	8009398 <_Balloc>
 8008836:	9000      	str	r0, [sp, #0]
 8008838:	2800      	cmp	r0, #0
 800883a:	d139      	bne.n	80088b0 <_dtoa_r+0x320>
 800883c:	4b16      	ldr	r3, [pc, #88]	; (8008898 <_dtoa_r+0x308>)
 800883e:	4602      	mov	r2, r0
 8008840:	f240 11af 	movw	r1, #431	; 0x1af
 8008844:	e6bd      	b.n	80085c2 <_dtoa_r+0x32>
 8008846:	2301      	movs	r3, #1
 8008848:	e7e1      	b.n	800880e <_dtoa_r+0x27e>
 800884a:	2501      	movs	r5, #1
 800884c:	2300      	movs	r3, #0
 800884e:	9307      	str	r3, [sp, #28]
 8008850:	9509      	str	r5, [sp, #36]	; 0x24
 8008852:	f04f 33ff 	mov.w	r3, #4294967295
 8008856:	9301      	str	r3, [sp, #4]
 8008858:	9304      	str	r3, [sp, #16]
 800885a:	2200      	movs	r2, #0
 800885c:	2312      	movs	r3, #18
 800885e:	e7d1      	b.n	8008804 <_dtoa_r+0x274>
 8008860:	636f4361 	.word	0x636f4361
 8008864:	3fd287a7 	.word	0x3fd287a7
 8008868:	8b60c8b3 	.word	0x8b60c8b3
 800886c:	3fc68a28 	.word	0x3fc68a28
 8008870:	509f79fb 	.word	0x509f79fb
 8008874:	3fd34413 	.word	0x3fd34413
 8008878:	0800a4e2 	.word	0x0800a4e2
 800887c:	0800a4f9 	.word	0x0800a4f9
 8008880:	7ff00000 	.word	0x7ff00000
 8008884:	0800a4de 	.word	0x0800a4de
 8008888:	0800a4d5 	.word	0x0800a4d5
 800888c:	0800a4a8 	.word	0x0800a4a8
 8008890:	3ff80000 	.word	0x3ff80000
 8008894:	0800a5e8 	.word	0x0800a5e8
 8008898:	0800a551 	.word	0x0800a551
 800889c:	2301      	movs	r3, #1
 800889e:	9309      	str	r3, [sp, #36]	; 0x24
 80088a0:	e7d7      	b.n	8008852 <_dtoa_r+0x2c2>
 80088a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088a4:	9301      	str	r3, [sp, #4]
 80088a6:	9304      	str	r3, [sp, #16]
 80088a8:	e7ba      	b.n	8008820 <_dtoa_r+0x290>
 80088aa:	3101      	adds	r1, #1
 80088ac:	0052      	lsls	r2, r2, #1
 80088ae:	e7ba      	b.n	8008826 <_dtoa_r+0x296>
 80088b0:	69e3      	ldr	r3, [r4, #28]
 80088b2:	9a00      	ldr	r2, [sp, #0]
 80088b4:	601a      	str	r2, [r3, #0]
 80088b6:	9b04      	ldr	r3, [sp, #16]
 80088b8:	2b0e      	cmp	r3, #14
 80088ba:	f200 80a8 	bhi.w	8008a0e <_dtoa_r+0x47e>
 80088be:	2d00      	cmp	r5, #0
 80088c0:	f000 80a5 	beq.w	8008a0e <_dtoa_r+0x47e>
 80088c4:	f1bb 0f00 	cmp.w	fp, #0
 80088c8:	dd38      	ble.n	800893c <_dtoa_r+0x3ac>
 80088ca:	4bc0      	ldr	r3, [pc, #768]	; (8008bcc <_dtoa_r+0x63c>)
 80088cc:	f00b 020f 	and.w	r2, fp, #15
 80088d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80088d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80088dc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80088e0:	d019      	beq.n	8008916 <_dtoa_r+0x386>
 80088e2:	4bbb      	ldr	r3, [pc, #748]	; (8008bd0 <_dtoa_r+0x640>)
 80088e4:	ec51 0b18 	vmov	r0, r1, d8
 80088e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088ec:	f7f8 f81e 	bl	800092c <__aeabi_ddiv>
 80088f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088f4:	f008 080f 	and.w	r8, r8, #15
 80088f8:	2503      	movs	r5, #3
 80088fa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008bd0 <_dtoa_r+0x640>
 80088fe:	f1b8 0f00 	cmp.w	r8, #0
 8008902:	d10a      	bne.n	800891a <_dtoa_r+0x38a>
 8008904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008908:	4632      	mov	r2, r6
 800890a:	463b      	mov	r3, r7
 800890c:	f7f8 f80e 	bl	800092c <__aeabi_ddiv>
 8008910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008914:	e02b      	b.n	800896e <_dtoa_r+0x3de>
 8008916:	2502      	movs	r5, #2
 8008918:	e7ef      	b.n	80088fa <_dtoa_r+0x36a>
 800891a:	f018 0f01 	tst.w	r8, #1
 800891e:	d008      	beq.n	8008932 <_dtoa_r+0x3a2>
 8008920:	4630      	mov	r0, r6
 8008922:	4639      	mov	r1, r7
 8008924:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008928:	f7f7 fed6 	bl	80006d8 <__aeabi_dmul>
 800892c:	3501      	adds	r5, #1
 800892e:	4606      	mov	r6, r0
 8008930:	460f      	mov	r7, r1
 8008932:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008936:	f109 0908 	add.w	r9, r9, #8
 800893a:	e7e0      	b.n	80088fe <_dtoa_r+0x36e>
 800893c:	f000 809f 	beq.w	8008a7e <_dtoa_r+0x4ee>
 8008940:	f1cb 0600 	rsb	r6, fp, #0
 8008944:	4ba1      	ldr	r3, [pc, #644]	; (8008bcc <_dtoa_r+0x63c>)
 8008946:	4fa2      	ldr	r7, [pc, #648]	; (8008bd0 <_dtoa_r+0x640>)
 8008948:	f006 020f 	and.w	r2, r6, #15
 800894c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008954:	ec51 0b18 	vmov	r0, r1, d8
 8008958:	f7f7 febe 	bl	80006d8 <__aeabi_dmul>
 800895c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008960:	1136      	asrs	r6, r6, #4
 8008962:	2300      	movs	r3, #0
 8008964:	2502      	movs	r5, #2
 8008966:	2e00      	cmp	r6, #0
 8008968:	d17e      	bne.n	8008a68 <_dtoa_r+0x4d8>
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1d0      	bne.n	8008910 <_dtoa_r+0x380>
 800896e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008970:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 8084 	beq.w	8008a82 <_dtoa_r+0x4f2>
 800897a:	4b96      	ldr	r3, [pc, #600]	; (8008bd4 <_dtoa_r+0x644>)
 800897c:	2200      	movs	r2, #0
 800897e:	4640      	mov	r0, r8
 8008980:	4649      	mov	r1, r9
 8008982:	f7f8 f91b 	bl	8000bbc <__aeabi_dcmplt>
 8008986:	2800      	cmp	r0, #0
 8008988:	d07b      	beq.n	8008a82 <_dtoa_r+0x4f2>
 800898a:	9b04      	ldr	r3, [sp, #16]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d078      	beq.n	8008a82 <_dtoa_r+0x4f2>
 8008990:	9b01      	ldr	r3, [sp, #4]
 8008992:	2b00      	cmp	r3, #0
 8008994:	dd39      	ble.n	8008a0a <_dtoa_r+0x47a>
 8008996:	4b90      	ldr	r3, [pc, #576]	; (8008bd8 <_dtoa_r+0x648>)
 8008998:	2200      	movs	r2, #0
 800899a:	4640      	mov	r0, r8
 800899c:	4649      	mov	r1, r9
 800899e:	f7f7 fe9b 	bl	80006d8 <__aeabi_dmul>
 80089a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089a6:	9e01      	ldr	r6, [sp, #4]
 80089a8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80089ac:	3501      	adds	r5, #1
 80089ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80089b2:	4628      	mov	r0, r5
 80089b4:	f7f7 fe26 	bl	8000604 <__aeabi_i2d>
 80089b8:	4642      	mov	r2, r8
 80089ba:	464b      	mov	r3, r9
 80089bc:	f7f7 fe8c 	bl	80006d8 <__aeabi_dmul>
 80089c0:	4b86      	ldr	r3, [pc, #536]	; (8008bdc <_dtoa_r+0x64c>)
 80089c2:	2200      	movs	r2, #0
 80089c4:	f7f7 fcd2 	bl	800036c <__adddf3>
 80089c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80089cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089d0:	9303      	str	r3, [sp, #12]
 80089d2:	2e00      	cmp	r6, #0
 80089d4:	d158      	bne.n	8008a88 <_dtoa_r+0x4f8>
 80089d6:	4b82      	ldr	r3, [pc, #520]	; (8008be0 <_dtoa_r+0x650>)
 80089d8:	2200      	movs	r2, #0
 80089da:	4640      	mov	r0, r8
 80089dc:	4649      	mov	r1, r9
 80089de:	f7f7 fcc3 	bl	8000368 <__aeabi_dsub>
 80089e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089e6:	4680      	mov	r8, r0
 80089e8:	4689      	mov	r9, r1
 80089ea:	f7f8 f905 	bl	8000bf8 <__aeabi_dcmpgt>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	f040 8296 	bne.w	8008f20 <_dtoa_r+0x990>
 80089f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80089f8:	4640      	mov	r0, r8
 80089fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089fe:	4649      	mov	r1, r9
 8008a00:	f7f8 f8dc 	bl	8000bbc <__aeabi_dcmplt>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	f040 8289 	bne.w	8008f1c <_dtoa_r+0x98c>
 8008a0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f2c0 814e 	blt.w	8008cb2 <_dtoa_r+0x722>
 8008a16:	f1bb 0f0e 	cmp.w	fp, #14
 8008a1a:	f300 814a 	bgt.w	8008cb2 <_dtoa_r+0x722>
 8008a1e:	4b6b      	ldr	r3, [pc, #428]	; (8008bcc <_dtoa_r+0x63c>)
 8008a20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f280 80dc 	bge.w	8008be8 <_dtoa_r+0x658>
 8008a30:	9b04      	ldr	r3, [sp, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f300 80d8 	bgt.w	8008be8 <_dtoa_r+0x658>
 8008a38:	f040 826f 	bne.w	8008f1a <_dtoa_r+0x98a>
 8008a3c:	4b68      	ldr	r3, [pc, #416]	; (8008be0 <_dtoa_r+0x650>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	4640      	mov	r0, r8
 8008a42:	4649      	mov	r1, r9
 8008a44:	f7f7 fe48 	bl	80006d8 <__aeabi_dmul>
 8008a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a4c:	f7f8 f8ca 	bl	8000be4 <__aeabi_dcmpge>
 8008a50:	9e04      	ldr	r6, [sp, #16]
 8008a52:	4637      	mov	r7, r6
 8008a54:	2800      	cmp	r0, #0
 8008a56:	f040 8245 	bne.w	8008ee4 <_dtoa_r+0x954>
 8008a5a:	9d00      	ldr	r5, [sp, #0]
 8008a5c:	2331      	movs	r3, #49	; 0x31
 8008a5e:	f805 3b01 	strb.w	r3, [r5], #1
 8008a62:	f10b 0b01 	add.w	fp, fp, #1
 8008a66:	e241      	b.n	8008eec <_dtoa_r+0x95c>
 8008a68:	07f2      	lsls	r2, r6, #31
 8008a6a:	d505      	bpl.n	8008a78 <_dtoa_r+0x4e8>
 8008a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a70:	f7f7 fe32 	bl	80006d8 <__aeabi_dmul>
 8008a74:	3501      	adds	r5, #1
 8008a76:	2301      	movs	r3, #1
 8008a78:	1076      	asrs	r6, r6, #1
 8008a7a:	3708      	adds	r7, #8
 8008a7c:	e773      	b.n	8008966 <_dtoa_r+0x3d6>
 8008a7e:	2502      	movs	r5, #2
 8008a80:	e775      	b.n	800896e <_dtoa_r+0x3de>
 8008a82:	9e04      	ldr	r6, [sp, #16]
 8008a84:	465f      	mov	r7, fp
 8008a86:	e792      	b.n	80089ae <_dtoa_r+0x41e>
 8008a88:	9900      	ldr	r1, [sp, #0]
 8008a8a:	4b50      	ldr	r3, [pc, #320]	; (8008bcc <_dtoa_r+0x63c>)
 8008a8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a90:	4431      	add	r1, r6
 8008a92:	9102      	str	r1, [sp, #8]
 8008a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a96:	eeb0 9a47 	vmov.f32	s18, s14
 8008a9a:	eef0 9a67 	vmov.f32	s19, s15
 8008a9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008aa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008aa6:	2900      	cmp	r1, #0
 8008aa8:	d044      	beq.n	8008b34 <_dtoa_r+0x5a4>
 8008aaa:	494e      	ldr	r1, [pc, #312]	; (8008be4 <_dtoa_r+0x654>)
 8008aac:	2000      	movs	r0, #0
 8008aae:	f7f7 ff3d 	bl	800092c <__aeabi_ddiv>
 8008ab2:	ec53 2b19 	vmov	r2, r3, d9
 8008ab6:	f7f7 fc57 	bl	8000368 <__aeabi_dsub>
 8008aba:	9d00      	ldr	r5, [sp, #0]
 8008abc:	ec41 0b19 	vmov	d9, r0, r1
 8008ac0:	4649      	mov	r1, r9
 8008ac2:	4640      	mov	r0, r8
 8008ac4:	f7f8 f8b8 	bl	8000c38 <__aeabi_d2iz>
 8008ac8:	4606      	mov	r6, r0
 8008aca:	f7f7 fd9b 	bl	8000604 <__aeabi_i2d>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	4649      	mov	r1, r9
 8008ad6:	f7f7 fc47 	bl	8000368 <__aeabi_dsub>
 8008ada:	3630      	adds	r6, #48	; 0x30
 8008adc:	f805 6b01 	strb.w	r6, [r5], #1
 8008ae0:	ec53 2b19 	vmov	r2, r3, d9
 8008ae4:	4680      	mov	r8, r0
 8008ae6:	4689      	mov	r9, r1
 8008ae8:	f7f8 f868 	bl	8000bbc <__aeabi_dcmplt>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d164      	bne.n	8008bba <_dtoa_r+0x62a>
 8008af0:	4642      	mov	r2, r8
 8008af2:	464b      	mov	r3, r9
 8008af4:	4937      	ldr	r1, [pc, #220]	; (8008bd4 <_dtoa_r+0x644>)
 8008af6:	2000      	movs	r0, #0
 8008af8:	f7f7 fc36 	bl	8000368 <__aeabi_dsub>
 8008afc:	ec53 2b19 	vmov	r2, r3, d9
 8008b00:	f7f8 f85c 	bl	8000bbc <__aeabi_dcmplt>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	f040 80b6 	bne.w	8008c76 <_dtoa_r+0x6e6>
 8008b0a:	9b02      	ldr	r3, [sp, #8]
 8008b0c:	429d      	cmp	r5, r3
 8008b0e:	f43f af7c 	beq.w	8008a0a <_dtoa_r+0x47a>
 8008b12:	4b31      	ldr	r3, [pc, #196]	; (8008bd8 <_dtoa_r+0x648>)
 8008b14:	ec51 0b19 	vmov	r0, r1, d9
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f7f7 fddd 	bl	80006d8 <__aeabi_dmul>
 8008b1e:	4b2e      	ldr	r3, [pc, #184]	; (8008bd8 <_dtoa_r+0x648>)
 8008b20:	ec41 0b19 	vmov	d9, r0, r1
 8008b24:	2200      	movs	r2, #0
 8008b26:	4640      	mov	r0, r8
 8008b28:	4649      	mov	r1, r9
 8008b2a:	f7f7 fdd5 	bl	80006d8 <__aeabi_dmul>
 8008b2e:	4680      	mov	r8, r0
 8008b30:	4689      	mov	r9, r1
 8008b32:	e7c5      	b.n	8008ac0 <_dtoa_r+0x530>
 8008b34:	ec51 0b17 	vmov	r0, r1, d7
 8008b38:	f7f7 fdce 	bl	80006d8 <__aeabi_dmul>
 8008b3c:	9b02      	ldr	r3, [sp, #8]
 8008b3e:	9d00      	ldr	r5, [sp, #0]
 8008b40:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b42:	ec41 0b19 	vmov	d9, r0, r1
 8008b46:	4649      	mov	r1, r9
 8008b48:	4640      	mov	r0, r8
 8008b4a:	f7f8 f875 	bl	8000c38 <__aeabi_d2iz>
 8008b4e:	4606      	mov	r6, r0
 8008b50:	f7f7 fd58 	bl	8000604 <__aeabi_i2d>
 8008b54:	3630      	adds	r6, #48	; 0x30
 8008b56:	4602      	mov	r2, r0
 8008b58:	460b      	mov	r3, r1
 8008b5a:	4640      	mov	r0, r8
 8008b5c:	4649      	mov	r1, r9
 8008b5e:	f7f7 fc03 	bl	8000368 <__aeabi_dsub>
 8008b62:	f805 6b01 	strb.w	r6, [r5], #1
 8008b66:	9b02      	ldr	r3, [sp, #8]
 8008b68:	429d      	cmp	r5, r3
 8008b6a:	4680      	mov	r8, r0
 8008b6c:	4689      	mov	r9, r1
 8008b6e:	f04f 0200 	mov.w	r2, #0
 8008b72:	d124      	bne.n	8008bbe <_dtoa_r+0x62e>
 8008b74:	4b1b      	ldr	r3, [pc, #108]	; (8008be4 <_dtoa_r+0x654>)
 8008b76:	ec51 0b19 	vmov	r0, r1, d9
 8008b7a:	f7f7 fbf7 	bl	800036c <__adddf3>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	4640      	mov	r0, r8
 8008b84:	4649      	mov	r1, r9
 8008b86:	f7f8 f837 	bl	8000bf8 <__aeabi_dcmpgt>
 8008b8a:	2800      	cmp	r0, #0
 8008b8c:	d173      	bne.n	8008c76 <_dtoa_r+0x6e6>
 8008b8e:	ec53 2b19 	vmov	r2, r3, d9
 8008b92:	4914      	ldr	r1, [pc, #80]	; (8008be4 <_dtoa_r+0x654>)
 8008b94:	2000      	movs	r0, #0
 8008b96:	f7f7 fbe7 	bl	8000368 <__aeabi_dsub>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	4640      	mov	r0, r8
 8008ba0:	4649      	mov	r1, r9
 8008ba2:	f7f8 f80b 	bl	8000bbc <__aeabi_dcmplt>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	f43f af2f 	beq.w	8008a0a <_dtoa_r+0x47a>
 8008bac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008bae:	1e6b      	subs	r3, r5, #1
 8008bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008bb6:	2b30      	cmp	r3, #48	; 0x30
 8008bb8:	d0f8      	beq.n	8008bac <_dtoa_r+0x61c>
 8008bba:	46bb      	mov	fp, r7
 8008bbc:	e04a      	b.n	8008c54 <_dtoa_r+0x6c4>
 8008bbe:	4b06      	ldr	r3, [pc, #24]	; (8008bd8 <_dtoa_r+0x648>)
 8008bc0:	f7f7 fd8a 	bl	80006d8 <__aeabi_dmul>
 8008bc4:	4680      	mov	r8, r0
 8008bc6:	4689      	mov	r9, r1
 8008bc8:	e7bd      	b.n	8008b46 <_dtoa_r+0x5b6>
 8008bca:	bf00      	nop
 8008bcc:	0800a5e8 	.word	0x0800a5e8
 8008bd0:	0800a5c0 	.word	0x0800a5c0
 8008bd4:	3ff00000 	.word	0x3ff00000
 8008bd8:	40240000 	.word	0x40240000
 8008bdc:	401c0000 	.word	0x401c0000
 8008be0:	40140000 	.word	0x40140000
 8008be4:	3fe00000 	.word	0x3fe00000
 8008be8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008bec:	9d00      	ldr	r5, [sp, #0]
 8008bee:	4642      	mov	r2, r8
 8008bf0:	464b      	mov	r3, r9
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	4639      	mov	r1, r7
 8008bf6:	f7f7 fe99 	bl	800092c <__aeabi_ddiv>
 8008bfa:	f7f8 f81d 	bl	8000c38 <__aeabi_d2iz>
 8008bfe:	9001      	str	r0, [sp, #4]
 8008c00:	f7f7 fd00 	bl	8000604 <__aeabi_i2d>
 8008c04:	4642      	mov	r2, r8
 8008c06:	464b      	mov	r3, r9
 8008c08:	f7f7 fd66 	bl	80006d8 <__aeabi_dmul>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 fba8 	bl	8000368 <__aeabi_dsub>
 8008c18:	9e01      	ldr	r6, [sp, #4]
 8008c1a:	9f04      	ldr	r7, [sp, #16]
 8008c1c:	3630      	adds	r6, #48	; 0x30
 8008c1e:	f805 6b01 	strb.w	r6, [r5], #1
 8008c22:	9e00      	ldr	r6, [sp, #0]
 8008c24:	1bae      	subs	r6, r5, r6
 8008c26:	42b7      	cmp	r7, r6
 8008c28:	4602      	mov	r2, r0
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	d134      	bne.n	8008c98 <_dtoa_r+0x708>
 8008c2e:	f7f7 fb9d 	bl	800036c <__adddf3>
 8008c32:	4642      	mov	r2, r8
 8008c34:	464b      	mov	r3, r9
 8008c36:	4606      	mov	r6, r0
 8008c38:	460f      	mov	r7, r1
 8008c3a:	f7f7 ffdd 	bl	8000bf8 <__aeabi_dcmpgt>
 8008c3e:	b9c8      	cbnz	r0, 8008c74 <_dtoa_r+0x6e4>
 8008c40:	4642      	mov	r2, r8
 8008c42:	464b      	mov	r3, r9
 8008c44:	4630      	mov	r0, r6
 8008c46:	4639      	mov	r1, r7
 8008c48:	f7f7 ffae 	bl	8000ba8 <__aeabi_dcmpeq>
 8008c4c:	b110      	cbz	r0, 8008c54 <_dtoa_r+0x6c4>
 8008c4e:	9b01      	ldr	r3, [sp, #4]
 8008c50:	07db      	lsls	r3, r3, #31
 8008c52:	d40f      	bmi.n	8008c74 <_dtoa_r+0x6e4>
 8008c54:	4651      	mov	r1, sl
 8008c56:	4620      	mov	r0, r4
 8008c58:	f000 fbde 	bl	8009418 <_Bfree>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c60:	702b      	strb	r3, [r5, #0]
 8008c62:	f10b 0301 	add.w	r3, fp, #1
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	f43f ace2 	beq.w	8008634 <_dtoa_r+0xa4>
 8008c70:	601d      	str	r5, [r3, #0]
 8008c72:	e4df      	b.n	8008634 <_dtoa_r+0xa4>
 8008c74:	465f      	mov	r7, fp
 8008c76:	462b      	mov	r3, r5
 8008c78:	461d      	mov	r5, r3
 8008c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c7e:	2a39      	cmp	r2, #57	; 0x39
 8008c80:	d106      	bne.n	8008c90 <_dtoa_r+0x700>
 8008c82:	9a00      	ldr	r2, [sp, #0]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d1f7      	bne.n	8008c78 <_dtoa_r+0x6e8>
 8008c88:	9900      	ldr	r1, [sp, #0]
 8008c8a:	2230      	movs	r2, #48	; 0x30
 8008c8c:	3701      	adds	r7, #1
 8008c8e:	700a      	strb	r2, [r1, #0]
 8008c90:	781a      	ldrb	r2, [r3, #0]
 8008c92:	3201      	adds	r2, #1
 8008c94:	701a      	strb	r2, [r3, #0]
 8008c96:	e790      	b.n	8008bba <_dtoa_r+0x62a>
 8008c98:	4ba3      	ldr	r3, [pc, #652]	; (8008f28 <_dtoa_r+0x998>)
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f7f7 fd1c 	bl	80006d8 <__aeabi_dmul>
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	4606      	mov	r6, r0
 8008ca6:	460f      	mov	r7, r1
 8008ca8:	f7f7 ff7e 	bl	8000ba8 <__aeabi_dcmpeq>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d09e      	beq.n	8008bee <_dtoa_r+0x65e>
 8008cb0:	e7d0      	b.n	8008c54 <_dtoa_r+0x6c4>
 8008cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cb4:	2a00      	cmp	r2, #0
 8008cb6:	f000 80ca 	beq.w	8008e4e <_dtoa_r+0x8be>
 8008cba:	9a07      	ldr	r2, [sp, #28]
 8008cbc:	2a01      	cmp	r2, #1
 8008cbe:	f300 80ad 	bgt.w	8008e1c <_dtoa_r+0x88c>
 8008cc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	f000 80a5 	beq.w	8008e14 <_dtoa_r+0x884>
 8008cca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008cce:	9e08      	ldr	r6, [sp, #32]
 8008cd0:	9d05      	ldr	r5, [sp, #20]
 8008cd2:	9a05      	ldr	r2, [sp, #20]
 8008cd4:	441a      	add	r2, r3
 8008cd6:	9205      	str	r2, [sp, #20]
 8008cd8:	9a06      	ldr	r2, [sp, #24]
 8008cda:	2101      	movs	r1, #1
 8008cdc:	441a      	add	r2, r3
 8008cde:	4620      	mov	r0, r4
 8008ce0:	9206      	str	r2, [sp, #24]
 8008ce2:	f000 fc4f 	bl	8009584 <__i2b>
 8008ce6:	4607      	mov	r7, r0
 8008ce8:	b165      	cbz	r5, 8008d04 <_dtoa_r+0x774>
 8008cea:	9b06      	ldr	r3, [sp, #24]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dd09      	ble.n	8008d04 <_dtoa_r+0x774>
 8008cf0:	42ab      	cmp	r3, r5
 8008cf2:	9a05      	ldr	r2, [sp, #20]
 8008cf4:	bfa8      	it	ge
 8008cf6:	462b      	movge	r3, r5
 8008cf8:	1ad2      	subs	r2, r2, r3
 8008cfa:	9205      	str	r2, [sp, #20]
 8008cfc:	9a06      	ldr	r2, [sp, #24]
 8008cfe:	1aed      	subs	r5, r5, r3
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	9306      	str	r3, [sp, #24]
 8008d04:	9b08      	ldr	r3, [sp, #32]
 8008d06:	b1f3      	cbz	r3, 8008d46 <_dtoa_r+0x7b6>
 8008d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 80a3 	beq.w	8008e56 <_dtoa_r+0x8c6>
 8008d10:	2e00      	cmp	r6, #0
 8008d12:	dd10      	ble.n	8008d36 <_dtoa_r+0x7a6>
 8008d14:	4639      	mov	r1, r7
 8008d16:	4632      	mov	r2, r6
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 fcf3 	bl	8009704 <__pow5mult>
 8008d1e:	4652      	mov	r2, sl
 8008d20:	4601      	mov	r1, r0
 8008d22:	4607      	mov	r7, r0
 8008d24:	4620      	mov	r0, r4
 8008d26:	f000 fc43 	bl	80095b0 <__multiply>
 8008d2a:	4651      	mov	r1, sl
 8008d2c:	4680      	mov	r8, r0
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f000 fb72 	bl	8009418 <_Bfree>
 8008d34:	46c2      	mov	sl, r8
 8008d36:	9b08      	ldr	r3, [sp, #32]
 8008d38:	1b9a      	subs	r2, r3, r6
 8008d3a:	d004      	beq.n	8008d46 <_dtoa_r+0x7b6>
 8008d3c:	4651      	mov	r1, sl
 8008d3e:	4620      	mov	r0, r4
 8008d40:	f000 fce0 	bl	8009704 <__pow5mult>
 8008d44:	4682      	mov	sl, r0
 8008d46:	2101      	movs	r1, #1
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f000 fc1b 	bl	8009584 <__i2b>
 8008d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	4606      	mov	r6, r0
 8008d54:	f340 8081 	ble.w	8008e5a <_dtoa_r+0x8ca>
 8008d58:	461a      	mov	r2, r3
 8008d5a:	4601      	mov	r1, r0
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	f000 fcd1 	bl	8009704 <__pow5mult>
 8008d62:	9b07      	ldr	r3, [sp, #28]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	4606      	mov	r6, r0
 8008d68:	dd7a      	ble.n	8008e60 <_dtoa_r+0x8d0>
 8008d6a:	f04f 0800 	mov.w	r8, #0
 8008d6e:	6933      	ldr	r3, [r6, #16]
 8008d70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008d74:	6918      	ldr	r0, [r3, #16]
 8008d76:	f000 fbb7 	bl	80094e8 <__hi0bits>
 8008d7a:	f1c0 0020 	rsb	r0, r0, #32
 8008d7e:	9b06      	ldr	r3, [sp, #24]
 8008d80:	4418      	add	r0, r3
 8008d82:	f010 001f 	ands.w	r0, r0, #31
 8008d86:	f000 8094 	beq.w	8008eb2 <_dtoa_r+0x922>
 8008d8a:	f1c0 0320 	rsb	r3, r0, #32
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	f340 8085 	ble.w	8008e9e <_dtoa_r+0x90e>
 8008d94:	9b05      	ldr	r3, [sp, #20]
 8008d96:	f1c0 001c 	rsb	r0, r0, #28
 8008d9a:	4403      	add	r3, r0
 8008d9c:	9305      	str	r3, [sp, #20]
 8008d9e:	9b06      	ldr	r3, [sp, #24]
 8008da0:	4403      	add	r3, r0
 8008da2:	4405      	add	r5, r0
 8008da4:	9306      	str	r3, [sp, #24]
 8008da6:	9b05      	ldr	r3, [sp, #20]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	dd05      	ble.n	8008db8 <_dtoa_r+0x828>
 8008dac:	4651      	mov	r1, sl
 8008dae:	461a      	mov	r2, r3
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fd01 	bl	80097b8 <__lshift>
 8008db6:	4682      	mov	sl, r0
 8008db8:	9b06      	ldr	r3, [sp, #24]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	dd05      	ble.n	8008dca <_dtoa_r+0x83a>
 8008dbe:	4631      	mov	r1, r6
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f000 fcf8 	bl	80097b8 <__lshift>
 8008dc8:	4606      	mov	r6, r0
 8008dca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d072      	beq.n	8008eb6 <_dtoa_r+0x926>
 8008dd0:	4631      	mov	r1, r6
 8008dd2:	4650      	mov	r0, sl
 8008dd4:	f000 fd5c 	bl	8009890 <__mcmp>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	da6c      	bge.n	8008eb6 <_dtoa_r+0x926>
 8008ddc:	2300      	movs	r3, #0
 8008dde:	4651      	mov	r1, sl
 8008de0:	220a      	movs	r2, #10
 8008de2:	4620      	mov	r0, r4
 8008de4:	f000 fb3a 	bl	800945c <__multadd>
 8008de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dee:	4682      	mov	sl, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	f000 81b0 	beq.w	8009156 <_dtoa_r+0xbc6>
 8008df6:	2300      	movs	r3, #0
 8008df8:	4639      	mov	r1, r7
 8008dfa:	220a      	movs	r2, #10
 8008dfc:	4620      	mov	r0, r4
 8008dfe:	f000 fb2d 	bl	800945c <__multadd>
 8008e02:	9b01      	ldr	r3, [sp, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	4607      	mov	r7, r0
 8008e08:	f300 8096 	bgt.w	8008f38 <_dtoa_r+0x9a8>
 8008e0c:	9b07      	ldr	r3, [sp, #28]
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	dc59      	bgt.n	8008ec6 <_dtoa_r+0x936>
 8008e12:	e091      	b.n	8008f38 <_dtoa_r+0x9a8>
 8008e14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e1a:	e758      	b.n	8008cce <_dtoa_r+0x73e>
 8008e1c:	9b04      	ldr	r3, [sp, #16]
 8008e1e:	1e5e      	subs	r6, r3, #1
 8008e20:	9b08      	ldr	r3, [sp, #32]
 8008e22:	42b3      	cmp	r3, r6
 8008e24:	bfbf      	itttt	lt
 8008e26:	9b08      	ldrlt	r3, [sp, #32]
 8008e28:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008e2a:	9608      	strlt	r6, [sp, #32]
 8008e2c:	1af3      	sublt	r3, r6, r3
 8008e2e:	bfb4      	ite	lt
 8008e30:	18d2      	addlt	r2, r2, r3
 8008e32:	1b9e      	subge	r6, r3, r6
 8008e34:	9b04      	ldr	r3, [sp, #16]
 8008e36:	bfbc      	itt	lt
 8008e38:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008e3a:	2600      	movlt	r6, #0
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	bfb7      	itett	lt
 8008e40:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008e44:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008e48:	1a9d      	sublt	r5, r3, r2
 8008e4a:	2300      	movlt	r3, #0
 8008e4c:	e741      	b.n	8008cd2 <_dtoa_r+0x742>
 8008e4e:	9e08      	ldr	r6, [sp, #32]
 8008e50:	9d05      	ldr	r5, [sp, #20]
 8008e52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008e54:	e748      	b.n	8008ce8 <_dtoa_r+0x758>
 8008e56:	9a08      	ldr	r2, [sp, #32]
 8008e58:	e770      	b.n	8008d3c <_dtoa_r+0x7ac>
 8008e5a:	9b07      	ldr	r3, [sp, #28]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	dc19      	bgt.n	8008e94 <_dtoa_r+0x904>
 8008e60:	9b02      	ldr	r3, [sp, #8]
 8008e62:	b9bb      	cbnz	r3, 8008e94 <_dtoa_r+0x904>
 8008e64:	9b03      	ldr	r3, [sp, #12]
 8008e66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e6a:	b99b      	cbnz	r3, 8008e94 <_dtoa_r+0x904>
 8008e6c:	9b03      	ldr	r3, [sp, #12]
 8008e6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e72:	0d1b      	lsrs	r3, r3, #20
 8008e74:	051b      	lsls	r3, r3, #20
 8008e76:	b183      	cbz	r3, 8008e9a <_dtoa_r+0x90a>
 8008e78:	9b05      	ldr	r3, [sp, #20]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	9305      	str	r3, [sp, #20]
 8008e7e:	9b06      	ldr	r3, [sp, #24]
 8008e80:	3301      	adds	r3, #1
 8008e82:	9306      	str	r3, [sp, #24]
 8008e84:	f04f 0801 	mov.w	r8, #1
 8008e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f47f af6f 	bne.w	8008d6e <_dtoa_r+0x7de>
 8008e90:	2001      	movs	r0, #1
 8008e92:	e774      	b.n	8008d7e <_dtoa_r+0x7ee>
 8008e94:	f04f 0800 	mov.w	r8, #0
 8008e98:	e7f6      	b.n	8008e88 <_dtoa_r+0x8f8>
 8008e9a:	4698      	mov	r8, r3
 8008e9c:	e7f4      	b.n	8008e88 <_dtoa_r+0x8f8>
 8008e9e:	d082      	beq.n	8008da6 <_dtoa_r+0x816>
 8008ea0:	9a05      	ldr	r2, [sp, #20]
 8008ea2:	331c      	adds	r3, #28
 8008ea4:	441a      	add	r2, r3
 8008ea6:	9205      	str	r2, [sp, #20]
 8008ea8:	9a06      	ldr	r2, [sp, #24]
 8008eaa:	441a      	add	r2, r3
 8008eac:	441d      	add	r5, r3
 8008eae:	9206      	str	r2, [sp, #24]
 8008eb0:	e779      	b.n	8008da6 <_dtoa_r+0x816>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	e7f4      	b.n	8008ea0 <_dtoa_r+0x910>
 8008eb6:	9b04      	ldr	r3, [sp, #16]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	dc37      	bgt.n	8008f2c <_dtoa_r+0x99c>
 8008ebc:	9b07      	ldr	r3, [sp, #28]
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	dd34      	ble.n	8008f2c <_dtoa_r+0x99c>
 8008ec2:	9b04      	ldr	r3, [sp, #16]
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	9b01      	ldr	r3, [sp, #4]
 8008ec8:	b963      	cbnz	r3, 8008ee4 <_dtoa_r+0x954>
 8008eca:	4631      	mov	r1, r6
 8008ecc:	2205      	movs	r2, #5
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 fac4 	bl	800945c <__multadd>
 8008ed4:	4601      	mov	r1, r0
 8008ed6:	4606      	mov	r6, r0
 8008ed8:	4650      	mov	r0, sl
 8008eda:	f000 fcd9 	bl	8009890 <__mcmp>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	f73f adbb 	bgt.w	8008a5a <_dtoa_r+0x4ca>
 8008ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ee6:	9d00      	ldr	r5, [sp, #0]
 8008ee8:	ea6f 0b03 	mvn.w	fp, r3
 8008eec:	f04f 0800 	mov.w	r8, #0
 8008ef0:	4631      	mov	r1, r6
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	f000 fa90 	bl	8009418 <_Bfree>
 8008ef8:	2f00      	cmp	r7, #0
 8008efa:	f43f aeab 	beq.w	8008c54 <_dtoa_r+0x6c4>
 8008efe:	f1b8 0f00 	cmp.w	r8, #0
 8008f02:	d005      	beq.n	8008f10 <_dtoa_r+0x980>
 8008f04:	45b8      	cmp	r8, r7
 8008f06:	d003      	beq.n	8008f10 <_dtoa_r+0x980>
 8008f08:	4641      	mov	r1, r8
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 fa84 	bl	8009418 <_Bfree>
 8008f10:	4639      	mov	r1, r7
 8008f12:	4620      	mov	r0, r4
 8008f14:	f000 fa80 	bl	8009418 <_Bfree>
 8008f18:	e69c      	b.n	8008c54 <_dtoa_r+0x6c4>
 8008f1a:	2600      	movs	r6, #0
 8008f1c:	4637      	mov	r7, r6
 8008f1e:	e7e1      	b.n	8008ee4 <_dtoa_r+0x954>
 8008f20:	46bb      	mov	fp, r7
 8008f22:	4637      	mov	r7, r6
 8008f24:	e599      	b.n	8008a5a <_dtoa_r+0x4ca>
 8008f26:	bf00      	nop
 8008f28:	40240000 	.word	0x40240000
 8008f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	f000 80c8 	beq.w	80090c4 <_dtoa_r+0xb34>
 8008f34:	9b04      	ldr	r3, [sp, #16]
 8008f36:	9301      	str	r3, [sp, #4]
 8008f38:	2d00      	cmp	r5, #0
 8008f3a:	dd05      	ble.n	8008f48 <_dtoa_r+0x9b8>
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	462a      	mov	r2, r5
 8008f40:	4620      	mov	r0, r4
 8008f42:	f000 fc39 	bl	80097b8 <__lshift>
 8008f46:	4607      	mov	r7, r0
 8008f48:	f1b8 0f00 	cmp.w	r8, #0
 8008f4c:	d05b      	beq.n	8009006 <_dtoa_r+0xa76>
 8008f4e:	6879      	ldr	r1, [r7, #4]
 8008f50:	4620      	mov	r0, r4
 8008f52:	f000 fa21 	bl	8009398 <_Balloc>
 8008f56:	4605      	mov	r5, r0
 8008f58:	b928      	cbnz	r0, 8008f66 <_dtoa_r+0x9d6>
 8008f5a:	4b83      	ldr	r3, [pc, #524]	; (8009168 <_dtoa_r+0xbd8>)
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008f62:	f7ff bb2e 	b.w	80085c2 <_dtoa_r+0x32>
 8008f66:	693a      	ldr	r2, [r7, #16]
 8008f68:	3202      	adds	r2, #2
 8008f6a:	0092      	lsls	r2, r2, #2
 8008f6c:	f107 010c 	add.w	r1, r7, #12
 8008f70:	300c      	adds	r0, #12
 8008f72:	f7ff fa74 	bl	800845e <memcpy>
 8008f76:	2201      	movs	r2, #1
 8008f78:	4629      	mov	r1, r5
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	f000 fc1c 	bl	80097b8 <__lshift>
 8008f80:	9b00      	ldr	r3, [sp, #0]
 8008f82:	3301      	adds	r3, #1
 8008f84:	9304      	str	r3, [sp, #16]
 8008f86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f8a:	4413      	add	r3, r2
 8008f8c:	9308      	str	r3, [sp, #32]
 8008f8e:	9b02      	ldr	r3, [sp, #8]
 8008f90:	f003 0301 	and.w	r3, r3, #1
 8008f94:	46b8      	mov	r8, r7
 8008f96:	9306      	str	r3, [sp, #24]
 8008f98:	4607      	mov	r7, r0
 8008f9a:	9b04      	ldr	r3, [sp, #16]
 8008f9c:	4631      	mov	r1, r6
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	4650      	mov	r0, sl
 8008fa2:	9301      	str	r3, [sp, #4]
 8008fa4:	f7ff fa69 	bl	800847a <quorem>
 8008fa8:	4641      	mov	r1, r8
 8008faa:	9002      	str	r0, [sp, #8]
 8008fac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008fb0:	4650      	mov	r0, sl
 8008fb2:	f000 fc6d 	bl	8009890 <__mcmp>
 8008fb6:	463a      	mov	r2, r7
 8008fb8:	9005      	str	r0, [sp, #20]
 8008fba:	4631      	mov	r1, r6
 8008fbc:	4620      	mov	r0, r4
 8008fbe:	f000 fc83 	bl	80098c8 <__mdiff>
 8008fc2:	68c2      	ldr	r2, [r0, #12]
 8008fc4:	4605      	mov	r5, r0
 8008fc6:	bb02      	cbnz	r2, 800900a <_dtoa_r+0xa7a>
 8008fc8:	4601      	mov	r1, r0
 8008fca:	4650      	mov	r0, sl
 8008fcc:	f000 fc60 	bl	8009890 <__mcmp>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	4629      	mov	r1, r5
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	9209      	str	r2, [sp, #36]	; 0x24
 8008fd8:	f000 fa1e 	bl	8009418 <_Bfree>
 8008fdc:	9b07      	ldr	r3, [sp, #28]
 8008fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fe0:	9d04      	ldr	r5, [sp, #16]
 8008fe2:	ea43 0102 	orr.w	r1, r3, r2
 8008fe6:	9b06      	ldr	r3, [sp, #24]
 8008fe8:	4319      	orrs	r1, r3
 8008fea:	d110      	bne.n	800900e <_dtoa_r+0xa7e>
 8008fec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ff0:	d029      	beq.n	8009046 <_dtoa_r+0xab6>
 8008ff2:	9b05      	ldr	r3, [sp, #20]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	dd02      	ble.n	8008ffe <_dtoa_r+0xa6e>
 8008ff8:	9b02      	ldr	r3, [sp, #8]
 8008ffa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008ffe:	9b01      	ldr	r3, [sp, #4]
 8009000:	f883 9000 	strb.w	r9, [r3]
 8009004:	e774      	b.n	8008ef0 <_dtoa_r+0x960>
 8009006:	4638      	mov	r0, r7
 8009008:	e7ba      	b.n	8008f80 <_dtoa_r+0x9f0>
 800900a:	2201      	movs	r2, #1
 800900c:	e7e1      	b.n	8008fd2 <_dtoa_r+0xa42>
 800900e:	9b05      	ldr	r3, [sp, #20]
 8009010:	2b00      	cmp	r3, #0
 8009012:	db04      	blt.n	800901e <_dtoa_r+0xa8e>
 8009014:	9907      	ldr	r1, [sp, #28]
 8009016:	430b      	orrs	r3, r1
 8009018:	9906      	ldr	r1, [sp, #24]
 800901a:	430b      	orrs	r3, r1
 800901c:	d120      	bne.n	8009060 <_dtoa_r+0xad0>
 800901e:	2a00      	cmp	r2, #0
 8009020:	dded      	ble.n	8008ffe <_dtoa_r+0xa6e>
 8009022:	4651      	mov	r1, sl
 8009024:	2201      	movs	r2, #1
 8009026:	4620      	mov	r0, r4
 8009028:	f000 fbc6 	bl	80097b8 <__lshift>
 800902c:	4631      	mov	r1, r6
 800902e:	4682      	mov	sl, r0
 8009030:	f000 fc2e 	bl	8009890 <__mcmp>
 8009034:	2800      	cmp	r0, #0
 8009036:	dc03      	bgt.n	8009040 <_dtoa_r+0xab0>
 8009038:	d1e1      	bne.n	8008ffe <_dtoa_r+0xa6e>
 800903a:	f019 0f01 	tst.w	r9, #1
 800903e:	d0de      	beq.n	8008ffe <_dtoa_r+0xa6e>
 8009040:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009044:	d1d8      	bne.n	8008ff8 <_dtoa_r+0xa68>
 8009046:	9a01      	ldr	r2, [sp, #4]
 8009048:	2339      	movs	r3, #57	; 0x39
 800904a:	7013      	strb	r3, [r2, #0]
 800904c:	462b      	mov	r3, r5
 800904e:	461d      	mov	r5, r3
 8009050:	3b01      	subs	r3, #1
 8009052:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009056:	2a39      	cmp	r2, #57	; 0x39
 8009058:	d06c      	beq.n	8009134 <_dtoa_r+0xba4>
 800905a:	3201      	adds	r2, #1
 800905c:	701a      	strb	r2, [r3, #0]
 800905e:	e747      	b.n	8008ef0 <_dtoa_r+0x960>
 8009060:	2a00      	cmp	r2, #0
 8009062:	dd07      	ble.n	8009074 <_dtoa_r+0xae4>
 8009064:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009068:	d0ed      	beq.n	8009046 <_dtoa_r+0xab6>
 800906a:	9a01      	ldr	r2, [sp, #4]
 800906c:	f109 0301 	add.w	r3, r9, #1
 8009070:	7013      	strb	r3, [r2, #0]
 8009072:	e73d      	b.n	8008ef0 <_dtoa_r+0x960>
 8009074:	9b04      	ldr	r3, [sp, #16]
 8009076:	9a08      	ldr	r2, [sp, #32]
 8009078:	f803 9c01 	strb.w	r9, [r3, #-1]
 800907c:	4293      	cmp	r3, r2
 800907e:	d043      	beq.n	8009108 <_dtoa_r+0xb78>
 8009080:	4651      	mov	r1, sl
 8009082:	2300      	movs	r3, #0
 8009084:	220a      	movs	r2, #10
 8009086:	4620      	mov	r0, r4
 8009088:	f000 f9e8 	bl	800945c <__multadd>
 800908c:	45b8      	cmp	r8, r7
 800908e:	4682      	mov	sl, r0
 8009090:	f04f 0300 	mov.w	r3, #0
 8009094:	f04f 020a 	mov.w	r2, #10
 8009098:	4641      	mov	r1, r8
 800909a:	4620      	mov	r0, r4
 800909c:	d107      	bne.n	80090ae <_dtoa_r+0xb1e>
 800909e:	f000 f9dd 	bl	800945c <__multadd>
 80090a2:	4680      	mov	r8, r0
 80090a4:	4607      	mov	r7, r0
 80090a6:	9b04      	ldr	r3, [sp, #16]
 80090a8:	3301      	adds	r3, #1
 80090aa:	9304      	str	r3, [sp, #16]
 80090ac:	e775      	b.n	8008f9a <_dtoa_r+0xa0a>
 80090ae:	f000 f9d5 	bl	800945c <__multadd>
 80090b2:	4639      	mov	r1, r7
 80090b4:	4680      	mov	r8, r0
 80090b6:	2300      	movs	r3, #0
 80090b8:	220a      	movs	r2, #10
 80090ba:	4620      	mov	r0, r4
 80090bc:	f000 f9ce 	bl	800945c <__multadd>
 80090c0:	4607      	mov	r7, r0
 80090c2:	e7f0      	b.n	80090a6 <_dtoa_r+0xb16>
 80090c4:	9b04      	ldr	r3, [sp, #16]
 80090c6:	9301      	str	r3, [sp, #4]
 80090c8:	9d00      	ldr	r5, [sp, #0]
 80090ca:	4631      	mov	r1, r6
 80090cc:	4650      	mov	r0, sl
 80090ce:	f7ff f9d4 	bl	800847a <quorem>
 80090d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80090d6:	9b00      	ldr	r3, [sp, #0]
 80090d8:	f805 9b01 	strb.w	r9, [r5], #1
 80090dc:	1aea      	subs	r2, r5, r3
 80090de:	9b01      	ldr	r3, [sp, #4]
 80090e0:	4293      	cmp	r3, r2
 80090e2:	dd07      	ble.n	80090f4 <_dtoa_r+0xb64>
 80090e4:	4651      	mov	r1, sl
 80090e6:	2300      	movs	r3, #0
 80090e8:	220a      	movs	r2, #10
 80090ea:	4620      	mov	r0, r4
 80090ec:	f000 f9b6 	bl	800945c <__multadd>
 80090f0:	4682      	mov	sl, r0
 80090f2:	e7ea      	b.n	80090ca <_dtoa_r+0xb3a>
 80090f4:	9b01      	ldr	r3, [sp, #4]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	bfc8      	it	gt
 80090fa:	461d      	movgt	r5, r3
 80090fc:	9b00      	ldr	r3, [sp, #0]
 80090fe:	bfd8      	it	le
 8009100:	2501      	movle	r5, #1
 8009102:	441d      	add	r5, r3
 8009104:	f04f 0800 	mov.w	r8, #0
 8009108:	4651      	mov	r1, sl
 800910a:	2201      	movs	r2, #1
 800910c:	4620      	mov	r0, r4
 800910e:	f000 fb53 	bl	80097b8 <__lshift>
 8009112:	4631      	mov	r1, r6
 8009114:	4682      	mov	sl, r0
 8009116:	f000 fbbb 	bl	8009890 <__mcmp>
 800911a:	2800      	cmp	r0, #0
 800911c:	dc96      	bgt.n	800904c <_dtoa_r+0xabc>
 800911e:	d102      	bne.n	8009126 <_dtoa_r+0xb96>
 8009120:	f019 0f01 	tst.w	r9, #1
 8009124:	d192      	bne.n	800904c <_dtoa_r+0xabc>
 8009126:	462b      	mov	r3, r5
 8009128:	461d      	mov	r5, r3
 800912a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800912e:	2a30      	cmp	r2, #48	; 0x30
 8009130:	d0fa      	beq.n	8009128 <_dtoa_r+0xb98>
 8009132:	e6dd      	b.n	8008ef0 <_dtoa_r+0x960>
 8009134:	9a00      	ldr	r2, [sp, #0]
 8009136:	429a      	cmp	r2, r3
 8009138:	d189      	bne.n	800904e <_dtoa_r+0xabe>
 800913a:	f10b 0b01 	add.w	fp, fp, #1
 800913e:	2331      	movs	r3, #49	; 0x31
 8009140:	e796      	b.n	8009070 <_dtoa_r+0xae0>
 8009142:	4b0a      	ldr	r3, [pc, #40]	; (800916c <_dtoa_r+0xbdc>)
 8009144:	f7ff ba99 	b.w	800867a <_dtoa_r+0xea>
 8009148:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800914a:	2b00      	cmp	r3, #0
 800914c:	f47f aa6d 	bne.w	800862a <_dtoa_r+0x9a>
 8009150:	4b07      	ldr	r3, [pc, #28]	; (8009170 <_dtoa_r+0xbe0>)
 8009152:	f7ff ba92 	b.w	800867a <_dtoa_r+0xea>
 8009156:	9b01      	ldr	r3, [sp, #4]
 8009158:	2b00      	cmp	r3, #0
 800915a:	dcb5      	bgt.n	80090c8 <_dtoa_r+0xb38>
 800915c:	9b07      	ldr	r3, [sp, #28]
 800915e:	2b02      	cmp	r3, #2
 8009160:	f73f aeb1 	bgt.w	8008ec6 <_dtoa_r+0x936>
 8009164:	e7b0      	b.n	80090c8 <_dtoa_r+0xb38>
 8009166:	bf00      	nop
 8009168:	0800a551 	.word	0x0800a551
 800916c:	0800a4a7 	.word	0x0800a4a7
 8009170:	0800a4d5 	.word	0x0800a4d5

08009174 <_free_r>:
 8009174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009176:	2900      	cmp	r1, #0
 8009178:	d044      	beq.n	8009204 <_free_r+0x90>
 800917a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800917e:	9001      	str	r0, [sp, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	f1a1 0404 	sub.w	r4, r1, #4
 8009186:	bfb8      	it	lt
 8009188:	18e4      	addlt	r4, r4, r3
 800918a:	f000 f8f9 	bl	8009380 <__malloc_lock>
 800918e:	4a1e      	ldr	r2, [pc, #120]	; (8009208 <_free_r+0x94>)
 8009190:	9801      	ldr	r0, [sp, #4]
 8009192:	6813      	ldr	r3, [r2, #0]
 8009194:	b933      	cbnz	r3, 80091a4 <_free_r+0x30>
 8009196:	6063      	str	r3, [r4, #4]
 8009198:	6014      	str	r4, [r2, #0]
 800919a:	b003      	add	sp, #12
 800919c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091a0:	f000 b8f4 	b.w	800938c <__malloc_unlock>
 80091a4:	42a3      	cmp	r3, r4
 80091a6:	d908      	bls.n	80091ba <_free_r+0x46>
 80091a8:	6825      	ldr	r5, [r4, #0]
 80091aa:	1961      	adds	r1, r4, r5
 80091ac:	428b      	cmp	r3, r1
 80091ae:	bf01      	itttt	eq
 80091b0:	6819      	ldreq	r1, [r3, #0]
 80091b2:	685b      	ldreq	r3, [r3, #4]
 80091b4:	1949      	addeq	r1, r1, r5
 80091b6:	6021      	streq	r1, [r4, #0]
 80091b8:	e7ed      	b.n	8009196 <_free_r+0x22>
 80091ba:	461a      	mov	r2, r3
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	b10b      	cbz	r3, 80091c4 <_free_r+0x50>
 80091c0:	42a3      	cmp	r3, r4
 80091c2:	d9fa      	bls.n	80091ba <_free_r+0x46>
 80091c4:	6811      	ldr	r1, [r2, #0]
 80091c6:	1855      	adds	r5, r2, r1
 80091c8:	42a5      	cmp	r5, r4
 80091ca:	d10b      	bne.n	80091e4 <_free_r+0x70>
 80091cc:	6824      	ldr	r4, [r4, #0]
 80091ce:	4421      	add	r1, r4
 80091d0:	1854      	adds	r4, r2, r1
 80091d2:	42a3      	cmp	r3, r4
 80091d4:	6011      	str	r1, [r2, #0]
 80091d6:	d1e0      	bne.n	800919a <_free_r+0x26>
 80091d8:	681c      	ldr	r4, [r3, #0]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	6053      	str	r3, [r2, #4]
 80091de:	440c      	add	r4, r1
 80091e0:	6014      	str	r4, [r2, #0]
 80091e2:	e7da      	b.n	800919a <_free_r+0x26>
 80091e4:	d902      	bls.n	80091ec <_free_r+0x78>
 80091e6:	230c      	movs	r3, #12
 80091e8:	6003      	str	r3, [r0, #0]
 80091ea:	e7d6      	b.n	800919a <_free_r+0x26>
 80091ec:	6825      	ldr	r5, [r4, #0]
 80091ee:	1961      	adds	r1, r4, r5
 80091f0:	428b      	cmp	r3, r1
 80091f2:	bf04      	itt	eq
 80091f4:	6819      	ldreq	r1, [r3, #0]
 80091f6:	685b      	ldreq	r3, [r3, #4]
 80091f8:	6063      	str	r3, [r4, #4]
 80091fa:	bf04      	itt	eq
 80091fc:	1949      	addeq	r1, r1, r5
 80091fe:	6021      	streq	r1, [r4, #0]
 8009200:	6054      	str	r4, [r2, #4]
 8009202:	e7ca      	b.n	800919a <_free_r+0x26>
 8009204:	b003      	add	sp, #12
 8009206:	bd30      	pop	{r4, r5, pc}
 8009208:	20000f48 	.word	0x20000f48

0800920c <malloc>:
 800920c:	4b02      	ldr	r3, [pc, #8]	; (8009218 <malloc+0xc>)
 800920e:	4601      	mov	r1, r0
 8009210:	6818      	ldr	r0, [r3, #0]
 8009212:	f000 b823 	b.w	800925c <_malloc_r>
 8009216:	bf00      	nop
 8009218:	200001d0 	.word	0x200001d0

0800921c <sbrk_aligned>:
 800921c:	b570      	push	{r4, r5, r6, lr}
 800921e:	4e0e      	ldr	r6, [pc, #56]	; (8009258 <sbrk_aligned+0x3c>)
 8009220:	460c      	mov	r4, r1
 8009222:	6831      	ldr	r1, [r6, #0]
 8009224:	4605      	mov	r5, r0
 8009226:	b911      	cbnz	r1, 800922e <sbrk_aligned+0x12>
 8009228:	f000 fcee 	bl	8009c08 <_sbrk_r>
 800922c:	6030      	str	r0, [r6, #0]
 800922e:	4621      	mov	r1, r4
 8009230:	4628      	mov	r0, r5
 8009232:	f000 fce9 	bl	8009c08 <_sbrk_r>
 8009236:	1c43      	adds	r3, r0, #1
 8009238:	d00a      	beq.n	8009250 <sbrk_aligned+0x34>
 800923a:	1cc4      	adds	r4, r0, #3
 800923c:	f024 0403 	bic.w	r4, r4, #3
 8009240:	42a0      	cmp	r0, r4
 8009242:	d007      	beq.n	8009254 <sbrk_aligned+0x38>
 8009244:	1a21      	subs	r1, r4, r0
 8009246:	4628      	mov	r0, r5
 8009248:	f000 fcde 	bl	8009c08 <_sbrk_r>
 800924c:	3001      	adds	r0, #1
 800924e:	d101      	bne.n	8009254 <sbrk_aligned+0x38>
 8009250:	f04f 34ff 	mov.w	r4, #4294967295
 8009254:	4620      	mov	r0, r4
 8009256:	bd70      	pop	{r4, r5, r6, pc}
 8009258:	20000f4c 	.word	0x20000f4c

0800925c <_malloc_r>:
 800925c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009260:	1ccd      	adds	r5, r1, #3
 8009262:	f025 0503 	bic.w	r5, r5, #3
 8009266:	3508      	adds	r5, #8
 8009268:	2d0c      	cmp	r5, #12
 800926a:	bf38      	it	cc
 800926c:	250c      	movcc	r5, #12
 800926e:	2d00      	cmp	r5, #0
 8009270:	4607      	mov	r7, r0
 8009272:	db01      	blt.n	8009278 <_malloc_r+0x1c>
 8009274:	42a9      	cmp	r1, r5
 8009276:	d905      	bls.n	8009284 <_malloc_r+0x28>
 8009278:	230c      	movs	r3, #12
 800927a:	603b      	str	r3, [r7, #0]
 800927c:	2600      	movs	r6, #0
 800927e:	4630      	mov	r0, r6
 8009280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009284:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009358 <_malloc_r+0xfc>
 8009288:	f000 f87a 	bl	8009380 <__malloc_lock>
 800928c:	f8d8 3000 	ldr.w	r3, [r8]
 8009290:	461c      	mov	r4, r3
 8009292:	bb5c      	cbnz	r4, 80092ec <_malloc_r+0x90>
 8009294:	4629      	mov	r1, r5
 8009296:	4638      	mov	r0, r7
 8009298:	f7ff ffc0 	bl	800921c <sbrk_aligned>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	4604      	mov	r4, r0
 80092a0:	d155      	bne.n	800934e <_malloc_r+0xf2>
 80092a2:	f8d8 4000 	ldr.w	r4, [r8]
 80092a6:	4626      	mov	r6, r4
 80092a8:	2e00      	cmp	r6, #0
 80092aa:	d145      	bne.n	8009338 <_malloc_r+0xdc>
 80092ac:	2c00      	cmp	r4, #0
 80092ae:	d048      	beq.n	8009342 <_malloc_r+0xe6>
 80092b0:	6823      	ldr	r3, [r4, #0]
 80092b2:	4631      	mov	r1, r6
 80092b4:	4638      	mov	r0, r7
 80092b6:	eb04 0903 	add.w	r9, r4, r3
 80092ba:	f000 fca5 	bl	8009c08 <_sbrk_r>
 80092be:	4581      	cmp	r9, r0
 80092c0:	d13f      	bne.n	8009342 <_malloc_r+0xe6>
 80092c2:	6821      	ldr	r1, [r4, #0]
 80092c4:	1a6d      	subs	r5, r5, r1
 80092c6:	4629      	mov	r1, r5
 80092c8:	4638      	mov	r0, r7
 80092ca:	f7ff ffa7 	bl	800921c <sbrk_aligned>
 80092ce:	3001      	adds	r0, #1
 80092d0:	d037      	beq.n	8009342 <_malloc_r+0xe6>
 80092d2:	6823      	ldr	r3, [r4, #0]
 80092d4:	442b      	add	r3, r5
 80092d6:	6023      	str	r3, [r4, #0]
 80092d8:	f8d8 3000 	ldr.w	r3, [r8]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d038      	beq.n	8009352 <_malloc_r+0xf6>
 80092e0:	685a      	ldr	r2, [r3, #4]
 80092e2:	42a2      	cmp	r2, r4
 80092e4:	d12b      	bne.n	800933e <_malloc_r+0xe2>
 80092e6:	2200      	movs	r2, #0
 80092e8:	605a      	str	r2, [r3, #4]
 80092ea:	e00f      	b.n	800930c <_malloc_r+0xb0>
 80092ec:	6822      	ldr	r2, [r4, #0]
 80092ee:	1b52      	subs	r2, r2, r5
 80092f0:	d41f      	bmi.n	8009332 <_malloc_r+0xd6>
 80092f2:	2a0b      	cmp	r2, #11
 80092f4:	d917      	bls.n	8009326 <_malloc_r+0xca>
 80092f6:	1961      	adds	r1, r4, r5
 80092f8:	42a3      	cmp	r3, r4
 80092fa:	6025      	str	r5, [r4, #0]
 80092fc:	bf18      	it	ne
 80092fe:	6059      	strne	r1, [r3, #4]
 8009300:	6863      	ldr	r3, [r4, #4]
 8009302:	bf08      	it	eq
 8009304:	f8c8 1000 	streq.w	r1, [r8]
 8009308:	5162      	str	r2, [r4, r5]
 800930a:	604b      	str	r3, [r1, #4]
 800930c:	4638      	mov	r0, r7
 800930e:	f104 060b 	add.w	r6, r4, #11
 8009312:	f000 f83b 	bl	800938c <__malloc_unlock>
 8009316:	f026 0607 	bic.w	r6, r6, #7
 800931a:	1d23      	adds	r3, r4, #4
 800931c:	1af2      	subs	r2, r6, r3
 800931e:	d0ae      	beq.n	800927e <_malloc_r+0x22>
 8009320:	1b9b      	subs	r3, r3, r6
 8009322:	50a3      	str	r3, [r4, r2]
 8009324:	e7ab      	b.n	800927e <_malloc_r+0x22>
 8009326:	42a3      	cmp	r3, r4
 8009328:	6862      	ldr	r2, [r4, #4]
 800932a:	d1dd      	bne.n	80092e8 <_malloc_r+0x8c>
 800932c:	f8c8 2000 	str.w	r2, [r8]
 8009330:	e7ec      	b.n	800930c <_malloc_r+0xb0>
 8009332:	4623      	mov	r3, r4
 8009334:	6864      	ldr	r4, [r4, #4]
 8009336:	e7ac      	b.n	8009292 <_malloc_r+0x36>
 8009338:	4634      	mov	r4, r6
 800933a:	6876      	ldr	r6, [r6, #4]
 800933c:	e7b4      	b.n	80092a8 <_malloc_r+0x4c>
 800933e:	4613      	mov	r3, r2
 8009340:	e7cc      	b.n	80092dc <_malloc_r+0x80>
 8009342:	230c      	movs	r3, #12
 8009344:	603b      	str	r3, [r7, #0]
 8009346:	4638      	mov	r0, r7
 8009348:	f000 f820 	bl	800938c <__malloc_unlock>
 800934c:	e797      	b.n	800927e <_malloc_r+0x22>
 800934e:	6025      	str	r5, [r4, #0]
 8009350:	e7dc      	b.n	800930c <_malloc_r+0xb0>
 8009352:	605b      	str	r3, [r3, #4]
 8009354:	deff      	udf	#255	; 0xff
 8009356:	bf00      	nop
 8009358:	20000f48 	.word	0x20000f48

0800935c <__ascii_mbtowc>:
 800935c:	b082      	sub	sp, #8
 800935e:	b901      	cbnz	r1, 8009362 <__ascii_mbtowc+0x6>
 8009360:	a901      	add	r1, sp, #4
 8009362:	b142      	cbz	r2, 8009376 <__ascii_mbtowc+0x1a>
 8009364:	b14b      	cbz	r3, 800937a <__ascii_mbtowc+0x1e>
 8009366:	7813      	ldrb	r3, [r2, #0]
 8009368:	600b      	str	r3, [r1, #0]
 800936a:	7812      	ldrb	r2, [r2, #0]
 800936c:	1e10      	subs	r0, r2, #0
 800936e:	bf18      	it	ne
 8009370:	2001      	movne	r0, #1
 8009372:	b002      	add	sp, #8
 8009374:	4770      	bx	lr
 8009376:	4610      	mov	r0, r2
 8009378:	e7fb      	b.n	8009372 <__ascii_mbtowc+0x16>
 800937a:	f06f 0001 	mvn.w	r0, #1
 800937e:	e7f8      	b.n	8009372 <__ascii_mbtowc+0x16>

08009380 <__malloc_lock>:
 8009380:	4801      	ldr	r0, [pc, #4]	; (8009388 <__malloc_lock+0x8>)
 8009382:	f7ff b86a 	b.w	800845a <__retarget_lock_acquire_recursive>
 8009386:	bf00      	nop
 8009388:	20000f44 	.word	0x20000f44

0800938c <__malloc_unlock>:
 800938c:	4801      	ldr	r0, [pc, #4]	; (8009394 <__malloc_unlock+0x8>)
 800938e:	f7ff b865 	b.w	800845c <__retarget_lock_release_recursive>
 8009392:	bf00      	nop
 8009394:	20000f44 	.word	0x20000f44

08009398 <_Balloc>:
 8009398:	b570      	push	{r4, r5, r6, lr}
 800939a:	69c6      	ldr	r6, [r0, #28]
 800939c:	4604      	mov	r4, r0
 800939e:	460d      	mov	r5, r1
 80093a0:	b976      	cbnz	r6, 80093c0 <_Balloc+0x28>
 80093a2:	2010      	movs	r0, #16
 80093a4:	f7ff ff32 	bl	800920c <malloc>
 80093a8:	4602      	mov	r2, r0
 80093aa:	61e0      	str	r0, [r4, #28]
 80093ac:	b920      	cbnz	r0, 80093b8 <_Balloc+0x20>
 80093ae:	4b18      	ldr	r3, [pc, #96]	; (8009410 <_Balloc+0x78>)
 80093b0:	4818      	ldr	r0, [pc, #96]	; (8009414 <_Balloc+0x7c>)
 80093b2:	216b      	movs	r1, #107	; 0x6b
 80093b4:	f000 fc38 	bl	8009c28 <__assert_func>
 80093b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093bc:	6006      	str	r6, [r0, #0]
 80093be:	60c6      	str	r6, [r0, #12]
 80093c0:	69e6      	ldr	r6, [r4, #28]
 80093c2:	68f3      	ldr	r3, [r6, #12]
 80093c4:	b183      	cbz	r3, 80093e8 <_Balloc+0x50>
 80093c6:	69e3      	ldr	r3, [r4, #28]
 80093c8:	68db      	ldr	r3, [r3, #12]
 80093ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80093ce:	b9b8      	cbnz	r0, 8009400 <_Balloc+0x68>
 80093d0:	2101      	movs	r1, #1
 80093d2:	fa01 f605 	lsl.w	r6, r1, r5
 80093d6:	1d72      	adds	r2, r6, #5
 80093d8:	0092      	lsls	r2, r2, #2
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 fc42 	bl	8009c64 <_calloc_r>
 80093e0:	b160      	cbz	r0, 80093fc <_Balloc+0x64>
 80093e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80093e6:	e00e      	b.n	8009406 <_Balloc+0x6e>
 80093e8:	2221      	movs	r2, #33	; 0x21
 80093ea:	2104      	movs	r1, #4
 80093ec:	4620      	mov	r0, r4
 80093ee:	f000 fc39 	bl	8009c64 <_calloc_r>
 80093f2:	69e3      	ldr	r3, [r4, #28]
 80093f4:	60f0      	str	r0, [r6, #12]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d1e4      	bne.n	80093c6 <_Balloc+0x2e>
 80093fc:	2000      	movs	r0, #0
 80093fe:	bd70      	pop	{r4, r5, r6, pc}
 8009400:	6802      	ldr	r2, [r0, #0]
 8009402:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009406:	2300      	movs	r3, #0
 8009408:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800940c:	e7f7      	b.n	80093fe <_Balloc+0x66>
 800940e:	bf00      	nop
 8009410:	0800a4e2 	.word	0x0800a4e2
 8009414:	0800a562 	.word	0x0800a562

08009418 <_Bfree>:
 8009418:	b570      	push	{r4, r5, r6, lr}
 800941a:	69c6      	ldr	r6, [r0, #28]
 800941c:	4605      	mov	r5, r0
 800941e:	460c      	mov	r4, r1
 8009420:	b976      	cbnz	r6, 8009440 <_Bfree+0x28>
 8009422:	2010      	movs	r0, #16
 8009424:	f7ff fef2 	bl	800920c <malloc>
 8009428:	4602      	mov	r2, r0
 800942a:	61e8      	str	r0, [r5, #28]
 800942c:	b920      	cbnz	r0, 8009438 <_Bfree+0x20>
 800942e:	4b09      	ldr	r3, [pc, #36]	; (8009454 <_Bfree+0x3c>)
 8009430:	4809      	ldr	r0, [pc, #36]	; (8009458 <_Bfree+0x40>)
 8009432:	218f      	movs	r1, #143	; 0x8f
 8009434:	f000 fbf8 	bl	8009c28 <__assert_func>
 8009438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800943c:	6006      	str	r6, [r0, #0]
 800943e:	60c6      	str	r6, [r0, #12]
 8009440:	b13c      	cbz	r4, 8009452 <_Bfree+0x3a>
 8009442:	69eb      	ldr	r3, [r5, #28]
 8009444:	6862      	ldr	r2, [r4, #4]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800944c:	6021      	str	r1, [r4, #0]
 800944e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009452:	bd70      	pop	{r4, r5, r6, pc}
 8009454:	0800a4e2 	.word	0x0800a4e2
 8009458:	0800a562 	.word	0x0800a562

0800945c <__multadd>:
 800945c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009460:	690d      	ldr	r5, [r1, #16]
 8009462:	4607      	mov	r7, r0
 8009464:	460c      	mov	r4, r1
 8009466:	461e      	mov	r6, r3
 8009468:	f101 0c14 	add.w	ip, r1, #20
 800946c:	2000      	movs	r0, #0
 800946e:	f8dc 3000 	ldr.w	r3, [ip]
 8009472:	b299      	uxth	r1, r3
 8009474:	fb02 6101 	mla	r1, r2, r1, r6
 8009478:	0c1e      	lsrs	r6, r3, #16
 800947a:	0c0b      	lsrs	r3, r1, #16
 800947c:	fb02 3306 	mla	r3, r2, r6, r3
 8009480:	b289      	uxth	r1, r1
 8009482:	3001      	adds	r0, #1
 8009484:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009488:	4285      	cmp	r5, r0
 800948a:	f84c 1b04 	str.w	r1, [ip], #4
 800948e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009492:	dcec      	bgt.n	800946e <__multadd+0x12>
 8009494:	b30e      	cbz	r6, 80094da <__multadd+0x7e>
 8009496:	68a3      	ldr	r3, [r4, #8]
 8009498:	42ab      	cmp	r3, r5
 800949a:	dc19      	bgt.n	80094d0 <__multadd+0x74>
 800949c:	6861      	ldr	r1, [r4, #4]
 800949e:	4638      	mov	r0, r7
 80094a0:	3101      	adds	r1, #1
 80094a2:	f7ff ff79 	bl	8009398 <_Balloc>
 80094a6:	4680      	mov	r8, r0
 80094a8:	b928      	cbnz	r0, 80094b6 <__multadd+0x5a>
 80094aa:	4602      	mov	r2, r0
 80094ac:	4b0c      	ldr	r3, [pc, #48]	; (80094e0 <__multadd+0x84>)
 80094ae:	480d      	ldr	r0, [pc, #52]	; (80094e4 <__multadd+0x88>)
 80094b0:	21ba      	movs	r1, #186	; 0xba
 80094b2:	f000 fbb9 	bl	8009c28 <__assert_func>
 80094b6:	6922      	ldr	r2, [r4, #16]
 80094b8:	3202      	adds	r2, #2
 80094ba:	f104 010c 	add.w	r1, r4, #12
 80094be:	0092      	lsls	r2, r2, #2
 80094c0:	300c      	adds	r0, #12
 80094c2:	f7fe ffcc 	bl	800845e <memcpy>
 80094c6:	4621      	mov	r1, r4
 80094c8:	4638      	mov	r0, r7
 80094ca:	f7ff ffa5 	bl	8009418 <_Bfree>
 80094ce:	4644      	mov	r4, r8
 80094d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80094d4:	3501      	adds	r5, #1
 80094d6:	615e      	str	r6, [r3, #20]
 80094d8:	6125      	str	r5, [r4, #16]
 80094da:	4620      	mov	r0, r4
 80094dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e0:	0800a551 	.word	0x0800a551
 80094e4:	0800a562 	.word	0x0800a562

080094e8 <__hi0bits>:
 80094e8:	0c03      	lsrs	r3, r0, #16
 80094ea:	041b      	lsls	r3, r3, #16
 80094ec:	b9d3      	cbnz	r3, 8009524 <__hi0bits+0x3c>
 80094ee:	0400      	lsls	r0, r0, #16
 80094f0:	2310      	movs	r3, #16
 80094f2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80094f6:	bf04      	itt	eq
 80094f8:	0200      	lsleq	r0, r0, #8
 80094fa:	3308      	addeq	r3, #8
 80094fc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009500:	bf04      	itt	eq
 8009502:	0100      	lsleq	r0, r0, #4
 8009504:	3304      	addeq	r3, #4
 8009506:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800950a:	bf04      	itt	eq
 800950c:	0080      	lsleq	r0, r0, #2
 800950e:	3302      	addeq	r3, #2
 8009510:	2800      	cmp	r0, #0
 8009512:	db05      	blt.n	8009520 <__hi0bits+0x38>
 8009514:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009518:	f103 0301 	add.w	r3, r3, #1
 800951c:	bf08      	it	eq
 800951e:	2320      	moveq	r3, #32
 8009520:	4618      	mov	r0, r3
 8009522:	4770      	bx	lr
 8009524:	2300      	movs	r3, #0
 8009526:	e7e4      	b.n	80094f2 <__hi0bits+0xa>

08009528 <__lo0bits>:
 8009528:	6803      	ldr	r3, [r0, #0]
 800952a:	f013 0207 	ands.w	r2, r3, #7
 800952e:	d00c      	beq.n	800954a <__lo0bits+0x22>
 8009530:	07d9      	lsls	r1, r3, #31
 8009532:	d422      	bmi.n	800957a <__lo0bits+0x52>
 8009534:	079a      	lsls	r2, r3, #30
 8009536:	bf49      	itett	mi
 8009538:	085b      	lsrmi	r3, r3, #1
 800953a:	089b      	lsrpl	r3, r3, #2
 800953c:	6003      	strmi	r3, [r0, #0]
 800953e:	2201      	movmi	r2, #1
 8009540:	bf5c      	itt	pl
 8009542:	6003      	strpl	r3, [r0, #0]
 8009544:	2202      	movpl	r2, #2
 8009546:	4610      	mov	r0, r2
 8009548:	4770      	bx	lr
 800954a:	b299      	uxth	r1, r3
 800954c:	b909      	cbnz	r1, 8009552 <__lo0bits+0x2a>
 800954e:	0c1b      	lsrs	r3, r3, #16
 8009550:	2210      	movs	r2, #16
 8009552:	b2d9      	uxtb	r1, r3
 8009554:	b909      	cbnz	r1, 800955a <__lo0bits+0x32>
 8009556:	3208      	adds	r2, #8
 8009558:	0a1b      	lsrs	r3, r3, #8
 800955a:	0719      	lsls	r1, r3, #28
 800955c:	bf04      	itt	eq
 800955e:	091b      	lsreq	r3, r3, #4
 8009560:	3204      	addeq	r2, #4
 8009562:	0799      	lsls	r1, r3, #30
 8009564:	bf04      	itt	eq
 8009566:	089b      	lsreq	r3, r3, #2
 8009568:	3202      	addeq	r2, #2
 800956a:	07d9      	lsls	r1, r3, #31
 800956c:	d403      	bmi.n	8009576 <__lo0bits+0x4e>
 800956e:	085b      	lsrs	r3, r3, #1
 8009570:	f102 0201 	add.w	r2, r2, #1
 8009574:	d003      	beq.n	800957e <__lo0bits+0x56>
 8009576:	6003      	str	r3, [r0, #0]
 8009578:	e7e5      	b.n	8009546 <__lo0bits+0x1e>
 800957a:	2200      	movs	r2, #0
 800957c:	e7e3      	b.n	8009546 <__lo0bits+0x1e>
 800957e:	2220      	movs	r2, #32
 8009580:	e7e1      	b.n	8009546 <__lo0bits+0x1e>
	...

08009584 <__i2b>:
 8009584:	b510      	push	{r4, lr}
 8009586:	460c      	mov	r4, r1
 8009588:	2101      	movs	r1, #1
 800958a:	f7ff ff05 	bl	8009398 <_Balloc>
 800958e:	4602      	mov	r2, r0
 8009590:	b928      	cbnz	r0, 800959e <__i2b+0x1a>
 8009592:	4b05      	ldr	r3, [pc, #20]	; (80095a8 <__i2b+0x24>)
 8009594:	4805      	ldr	r0, [pc, #20]	; (80095ac <__i2b+0x28>)
 8009596:	f240 1145 	movw	r1, #325	; 0x145
 800959a:	f000 fb45 	bl	8009c28 <__assert_func>
 800959e:	2301      	movs	r3, #1
 80095a0:	6144      	str	r4, [r0, #20]
 80095a2:	6103      	str	r3, [r0, #16]
 80095a4:	bd10      	pop	{r4, pc}
 80095a6:	bf00      	nop
 80095a8:	0800a551 	.word	0x0800a551
 80095ac:	0800a562 	.word	0x0800a562

080095b0 <__multiply>:
 80095b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b4:	4691      	mov	r9, r2
 80095b6:	690a      	ldr	r2, [r1, #16]
 80095b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80095bc:	429a      	cmp	r2, r3
 80095be:	bfb8      	it	lt
 80095c0:	460b      	movlt	r3, r1
 80095c2:	460c      	mov	r4, r1
 80095c4:	bfbc      	itt	lt
 80095c6:	464c      	movlt	r4, r9
 80095c8:	4699      	movlt	r9, r3
 80095ca:	6927      	ldr	r7, [r4, #16]
 80095cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80095d0:	68a3      	ldr	r3, [r4, #8]
 80095d2:	6861      	ldr	r1, [r4, #4]
 80095d4:	eb07 060a 	add.w	r6, r7, sl
 80095d8:	42b3      	cmp	r3, r6
 80095da:	b085      	sub	sp, #20
 80095dc:	bfb8      	it	lt
 80095de:	3101      	addlt	r1, #1
 80095e0:	f7ff feda 	bl	8009398 <_Balloc>
 80095e4:	b930      	cbnz	r0, 80095f4 <__multiply+0x44>
 80095e6:	4602      	mov	r2, r0
 80095e8:	4b44      	ldr	r3, [pc, #272]	; (80096fc <__multiply+0x14c>)
 80095ea:	4845      	ldr	r0, [pc, #276]	; (8009700 <__multiply+0x150>)
 80095ec:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80095f0:	f000 fb1a 	bl	8009c28 <__assert_func>
 80095f4:	f100 0514 	add.w	r5, r0, #20
 80095f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80095fc:	462b      	mov	r3, r5
 80095fe:	2200      	movs	r2, #0
 8009600:	4543      	cmp	r3, r8
 8009602:	d321      	bcc.n	8009648 <__multiply+0x98>
 8009604:	f104 0314 	add.w	r3, r4, #20
 8009608:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800960c:	f109 0314 	add.w	r3, r9, #20
 8009610:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009614:	9202      	str	r2, [sp, #8]
 8009616:	1b3a      	subs	r2, r7, r4
 8009618:	3a15      	subs	r2, #21
 800961a:	f022 0203 	bic.w	r2, r2, #3
 800961e:	3204      	adds	r2, #4
 8009620:	f104 0115 	add.w	r1, r4, #21
 8009624:	428f      	cmp	r7, r1
 8009626:	bf38      	it	cc
 8009628:	2204      	movcc	r2, #4
 800962a:	9201      	str	r2, [sp, #4]
 800962c:	9a02      	ldr	r2, [sp, #8]
 800962e:	9303      	str	r3, [sp, #12]
 8009630:	429a      	cmp	r2, r3
 8009632:	d80c      	bhi.n	800964e <__multiply+0x9e>
 8009634:	2e00      	cmp	r6, #0
 8009636:	dd03      	ble.n	8009640 <__multiply+0x90>
 8009638:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800963c:	2b00      	cmp	r3, #0
 800963e:	d05b      	beq.n	80096f8 <__multiply+0x148>
 8009640:	6106      	str	r6, [r0, #16]
 8009642:	b005      	add	sp, #20
 8009644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009648:	f843 2b04 	str.w	r2, [r3], #4
 800964c:	e7d8      	b.n	8009600 <__multiply+0x50>
 800964e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009652:	f1ba 0f00 	cmp.w	sl, #0
 8009656:	d024      	beq.n	80096a2 <__multiply+0xf2>
 8009658:	f104 0e14 	add.w	lr, r4, #20
 800965c:	46a9      	mov	r9, r5
 800965e:	f04f 0c00 	mov.w	ip, #0
 8009662:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009666:	f8d9 1000 	ldr.w	r1, [r9]
 800966a:	fa1f fb82 	uxth.w	fp, r2
 800966e:	b289      	uxth	r1, r1
 8009670:	fb0a 110b 	mla	r1, sl, fp, r1
 8009674:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009678:	f8d9 2000 	ldr.w	r2, [r9]
 800967c:	4461      	add	r1, ip
 800967e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009682:	fb0a c20b 	mla	r2, sl, fp, ip
 8009686:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800968a:	b289      	uxth	r1, r1
 800968c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009690:	4577      	cmp	r7, lr
 8009692:	f849 1b04 	str.w	r1, [r9], #4
 8009696:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800969a:	d8e2      	bhi.n	8009662 <__multiply+0xb2>
 800969c:	9a01      	ldr	r2, [sp, #4]
 800969e:	f845 c002 	str.w	ip, [r5, r2]
 80096a2:	9a03      	ldr	r2, [sp, #12]
 80096a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80096a8:	3304      	adds	r3, #4
 80096aa:	f1b9 0f00 	cmp.w	r9, #0
 80096ae:	d021      	beq.n	80096f4 <__multiply+0x144>
 80096b0:	6829      	ldr	r1, [r5, #0]
 80096b2:	f104 0c14 	add.w	ip, r4, #20
 80096b6:	46ae      	mov	lr, r5
 80096b8:	f04f 0a00 	mov.w	sl, #0
 80096bc:	f8bc b000 	ldrh.w	fp, [ip]
 80096c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80096c4:	fb09 220b 	mla	r2, r9, fp, r2
 80096c8:	4452      	add	r2, sl
 80096ca:	b289      	uxth	r1, r1
 80096cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80096d0:	f84e 1b04 	str.w	r1, [lr], #4
 80096d4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80096d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80096dc:	f8be 1000 	ldrh.w	r1, [lr]
 80096e0:	fb09 110a 	mla	r1, r9, sl, r1
 80096e4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80096e8:	4567      	cmp	r7, ip
 80096ea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80096ee:	d8e5      	bhi.n	80096bc <__multiply+0x10c>
 80096f0:	9a01      	ldr	r2, [sp, #4]
 80096f2:	50a9      	str	r1, [r5, r2]
 80096f4:	3504      	adds	r5, #4
 80096f6:	e799      	b.n	800962c <__multiply+0x7c>
 80096f8:	3e01      	subs	r6, #1
 80096fa:	e79b      	b.n	8009634 <__multiply+0x84>
 80096fc:	0800a551 	.word	0x0800a551
 8009700:	0800a562 	.word	0x0800a562

08009704 <__pow5mult>:
 8009704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009708:	4615      	mov	r5, r2
 800970a:	f012 0203 	ands.w	r2, r2, #3
 800970e:	4606      	mov	r6, r0
 8009710:	460f      	mov	r7, r1
 8009712:	d007      	beq.n	8009724 <__pow5mult+0x20>
 8009714:	4c25      	ldr	r4, [pc, #148]	; (80097ac <__pow5mult+0xa8>)
 8009716:	3a01      	subs	r2, #1
 8009718:	2300      	movs	r3, #0
 800971a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800971e:	f7ff fe9d 	bl	800945c <__multadd>
 8009722:	4607      	mov	r7, r0
 8009724:	10ad      	asrs	r5, r5, #2
 8009726:	d03d      	beq.n	80097a4 <__pow5mult+0xa0>
 8009728:	69f4      	ldr	r4, [r6, #28]
 800972a:	b97c      	cbnz	r4, 800974c <__pow5mult+0x48>
 800972c:	2010      	movs	r0, #16
 800972e:	f7ff fd6d 	bl	800920c <malloc>
 8009732:	4602      	mov	r2, r0
 8009734:	61f0      	str	r0, [r6, #28]
 8009736:	b928      	cbnz	r0, 8009744 <__pow5mult+0x40>
 8009738:	4b1d      	ldr	r3, [pc, #116]	; (80097b0 <__pow5mult+0xac>)
 800973a:	481e      	ldr	r0, [pc, #120]	; (80097b4 <__pow5mult+0xb0>)
 800973c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009740:	f000 fa72 	bl	8009c28 <__assert_func>
 8009744:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009748:	6004      	str	r4, [r0, #0]
 800974a:	60c4      	str	r4, [r0, #12]
 800974c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009750:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009754:	b94c      	cbnz	r4, 800976a <__pow5mult+0x66>
 8009756:	f240 2171 	movw	r1, #625	; 0x271
 800975a:	4630      	mov	r0, r6
 800975c:	f7ff ff12 	bl	8009584 <__i2b>
 8009760:	2300      	movs	r3, #0
 8009762:	f8c8 0008 	str.w	r0, [r8, #8]
 8009766:	4604      	mov	r4, r0
 8009768:	6003      	str	r3, [r0, #0]
 800976a:	f04f 0900 	mov.w	r9, #0
 800976e:	07eb      	lsls	r3, r5, #31
 8009770:	d50a      	bpl.n	8009788 <__pow5mult+0x84>
 8009772:	4639      	mov	r1, r7
 8009774:	4622      	mov	r2, r4
 8009776:	4630      	mov	r0, r6
 8009778:	f7ff ff1a 	bl	80095b0 <__multiply>
 800977c:	4639      	mov	r1, r7
 800977e:	4680      	mov	r8, r0
 8009780:	4630      	mov	r0, r6
 8009782:	f7ff fe49 	bl	8009418 <_Bfree>
 8009786:	4647      	mov	r7, r8
 8009788:	106d      	asrs	r5, r5, #1
 800978a:	d00b      	beq.n	80097a4 <__pow5mult+0xa0>
 800978c:	6820      	ldr	r0, [r4, #0]
 800978e:	b938      	cbnz	r0, 80097a0 <__pow5mult+0x9c>
 8009790:	4622      	mov	r2, r4
 8009792:	4621      	mov	r1, r4
 8009794:	4630      	mov	r0, r6
 8009796:	f7ff ff0b 	bl	80095b0 <__multiply>
 800979a:	6020      	str	r0, [r4, #0]
 800979c:	f8c0 9000 	str.w	r9, [r0]
 80097a0:	4604      	mov	r4, r0
 80097a2:	e7e4      	b.n	800976e <__pow5mult+0x6a>
 80097a4:	4638      	mov	r0, r7
 80097a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097aa:	bf00      	nop
 80097ac:	0800a6b0 	.word	0x0800a6b0
 80097b0:	0800a4e2 	.word	0x0800a4e2
 80097b4:	0800a562 	.word	0x0800a562

080097b8 <__lshift>:
 80097b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097bc:	460c      	mov	r4, r1
 80097be:	6849      	ldr	r1, [r1, #4]
 80097c0:	6923      	ldr	r3, [r4, #16]
 80097c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80097c6:	68a3      	ldr	r3, [r4, #8]
 80097c8:	4607      	mov	r7, r0
 80097ca:	4691      	mov	r9, r2
 80097cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80097d0:	f108 0601 	add.w	r6, r8, #1
 80097d4:	42b3      	cmp	r3, r6
 80097d6:	db0b      	blt.n	80097f0 <__lshift+0x38>
 80097d8:	4638      	mov	r0, r7
 80097da:	f7ff fddd 	bl	8009398 <_Balloc>
 80097de:	4605      	mov	r5, r0
 80097e0:	b948      	cbnz	r0, 80097f6 <__lshift+0x3e>
 80097e2:	4602      	mov	r2, r0
 80097e4:	4b28      	ldr	r3, [pc, #160]	; (8009888 <__lshift+0xd0>)
 80097e6:	4829      	ldr	r0, [pc, #164]	; (800988c <__lshift+0xd4>)
 80097e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80097ec:	f000 fa1c 	bl	8009c28 <__assert_func>
 80097f0:	3101      	adds	r1, #1
 80097f2:	005b      	lsls	r3, r3, #1
 80097f4:	e7ee      	b.n	80097d4 <__lshift+0x1c>
 80097f6:	2300      	movs	r3, #0
 80097f8:	f100 0114 	add.w	r1, r0, #20
 80097fc:	f100 0210 	add.w	r2, r0, #16
 8009800:	4618      	mov	r0, r3
 8009802:	4553      	cmp	r3, sl
 8009804:	db33      	blt.n	800986e <__lshift+0xb6>
 8009806:	6920      	ldr	r0, [r4, #16]
 8009808:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800980c:	f104 0314 	add.w	r3, r4, #20
 8009810:	f019 091f 	ands.w	r9, r9, #31
 8009814:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009818:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800981c:	d02b      	beq.n	8009876 <__lshift+0xbe>
 800981e:	f1c9 0e20 	rsb	lr, r9, #32
 8009822:	468a      	mov	sl, r1
 8009824:	2200      	movs	r2, #0
 8009826:	6818      	ldr	r0, [r3, #0]
 8009828:	fa00 f009 	lsl.w	r0, r0, r9
 800982c:	4310      	orrs	r0, r2
 800982e:	f84a 0b04 	str.w	r0, [sl], #4
 8009832:	f853 2b04 	ldr.w	r2, [r3], #4
 8009836:	459c      	cmp	ip, r3
 8009838:	fa22 f20e 	lsr.w	r2, r2, lr
 800983c:	d8f3      	bhi.n	8009826 <__lshift+0x6e>
 800983e:	ebac 0304 	sub.w	r3, ip, r4
 8009842:	3b15      	subs	r3, #21
 8009844:	f023 0303 	bic.w	r3, r3, #3
 8009848:	3304      	adds	r3, #4
 800984a:	f104 0015 	add.w	r0, r4, #21
 800984e:	4584      	cmp	ip, r0
 8009850:	bf38      	it	cc
 8009852:	2304      	movcc	r3, #4
 8009854:	50ca      	str	r2, [r1, r3]
 8009856:	b10a      	cbz	r2, 800985c <__lshift+0xa4>
 8009858:	f108 0602 	add.w	r6, r8, #2
 800985c:	3e01      	subs	r6, #1
 800985e:	4638      	mov	r0, r7
 8009860:	612e      	str	r6, [r5, #16]
 8009862:	4621      	mov	r1, r4
 8009864:	f7ff fdd8 	bl	8009418 <_Bfree>
 8009868:	4628      	mov	r0, r5
 800986a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800986e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009872:	3301      	adds	r3, #1
 8009874:	e7c5      	b.n	8009802 <__lshift+0x4a>
 8009876:	3904      	subs	r1, #4
 8009878:	f853 2b04 	ldr.w	r2, [r3], #4
 800987c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009880:	459c      	cmp	ip, r3
 8009882:	d8f9      	bhi.n	8009878 <__lshift+0xc0>
 8009884:	e7ea      	b.n	800985c <__lshift+0xa4>
 8009886:	bf00      	nop
 8009888:	0800a551 	.word	0x0800a551
 800988c:	0800a562 	.word	0x0800a562

08009890 <__mcmp>:
 8009890:	b530      	push	{r4, r5, lr}
 8009892:	6902      	ldr	r2, [r0, #16]
 8009894:	690c      	ldr	r4, [r1, #16]
 8009896:	1b12      	subs	r2, r2, r4
 8009898:	d10e      	bne.n	80098b8 <__mcmp+0x28>
 800989a:	f100 0314 	add.w	r3, r0, #20
 800989e:	3114      	adds	r1, #20
 80098a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80098a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80098a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80098ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80098b0:	42a5      	cmp	r5, r4
 80098b2:	d003      	beq.n	80098bc <__mcmp+0x2c>
 80098b4:	d305      	bcc.n	80098c2 <__mcmp+0x32>
 80098b6:	2201      	movs	r2, #1
 80098b8:	4610      	mov	r0, r2
 80098ba:	bd30      	pop	{r4, r5, pc}
 80098bc:	4283      	cmp	r3, r0
 80098be:	d3f3      	bcc.n	80098a8 <__mcmp+0x18>
 80098c0:	e7fa      	b.n	80098b8 <__mcmp+0x28>
 80098c2:	f04f 32ff 	mov.w	r2, #4294967295
 80098c6:	e7f7      	b.n	80098b8 <__mcmp+0x28>

080098c8 <__mdiff>:
 80098c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098cc:	460c      	mov	r4, r1
 80098ce:	4606      	mov	r6, r0
 80098d0:	4611      	mov	r1, r2
 80098d2:	4620      	mov	r0, r4
 80098d4:	4690      	mov	r8, r2
 80098d6:	f7ff ffdb 	bl	8009890 <__mcmp>
 80098da:	1e05      	subs	r5, r0, #0
 80098dc:	d110      	bne.n	8009900 <__mdiff+0x38>
 80098de:	4629      	mov	r1, r5
 80098e0:	4630      	mov	r0, r6
 80098e2:	f7ff fd59 	bl	8009398 <_Balloc>
 80098e6:	b930      	cbnz	r0, 80098f6 <__mdiff+0x2e>
 80098e8:	4b3a      	ldr	r3, [pc, #232]	; (80099d4 <__mdiff+0x10c>)
 80098ea:	4602      	mov	r2, r0
 80098ec:	f240 2137 	movw	r1, #567	; 0x237
 80098f0:	4839      	ldr	r0, [pc, #228]	; (80099d8 <__mdiff+0x110>)
 80098f2:	f000 f999 	bl	8009c28 <__assert_func>
 80098f6:	2301      	movs	r3, #1
 80098f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80098fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009900:	bfa4      	itt	ge
 8009902:	4643      	movge	r3, r8
 8009904:	46a0      	movge	r8, r4
 8009906:	4630      	mov	r0, r6
 8009908:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800990c:	bfa6      	itte	ge
 800990e:	461c      	movge	r4, r3
 8009910:	2500      	movge	r5, #0
 8009912:	2501      	movlt	r5, #1
 8009914:	f7ff fd40 	bl	8009398 <_Balloc>
 8009918:	b920      	cbnz	r0, 8009924 <__mdiff+0x5c>
 800991a:	4b2e      	ldr	r3, [pc, #184]	; (80099d4 <__mdiff+0x10c>)
 800991c:	4602      	mov	r2, r0
 800991e:	f240 2145 	movw	r1, #581	; 0x245
 8009922:	e7e5      	b.n	80098f0 <__mdiff+0x28>
 8009924:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009928:	6926      	ldr	r6, [r4, #16]
 800992a:	60c5      	str	r5, [r0, #12]
 800992c:	f104 0914 	add.w	r9, r4, #20
 8009930:	f108 0514 	add.w	r5, r8, #20
 8009934:	f100 0e14 	add.w	lr, r0, #20
 8009938:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800993c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009940:	f108 0210 	add.w	r2, r8, #16
 8009944:	46f2      	mov	sl, lr
 8009946:	2100      	movs	r1, #0
 8009948:	f859 3b04 	ldr.w	r3, [r9], #4
 800994c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009950:	fa11 f88b 	uxtah	r8, r1, fp
 8009954:	b299      	uxth	r1, r3
 8009956:	0c1b      	lsrs	r3, r3, #16
 8009958:	eba8 0801 	sub.w	r8, r8, r1
 800995c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009960:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009964:	fa1f f888 	uxth.w	r8, r8
 8009968:	1419      	asrs	r1, r3, #16
 800996a:	454e      	cmp	r6, r9
 800996c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009970:	f84a 3b04 	str.w	r3, [sl], #4
 8009974:	d8e8      	bhi.n	8009948 <__mdiff+0x80>
 8009976:	1b33      	subs	r3, r6, r4
 8009978:	3b15      	subs	r3, #21
 800997a:	f023 0303 	bic.w	r3, r3, #3
 800997e:	3304      	adds	r3, #4
 8009980:	3415      	adds	r4, #21
 8009982:	42a6      	cmp	r6, r4
 8009984:	bf38      	it	cc
 8009986:	2304      	movcc	r3, #4
 8009988:	441d      	add	r5, r3
 800998a:	4473      	add	r3, lr
 800998c:	469e      	mov	lr, r3
 800998e:	462e      	mov	r6, r5
 8009990:	4566      	cmp	r6, ip
 8009992:	d30e      	bcc.n	80099b2 <__mdiff+0xea>
 8009994:	f10c 0203 	add.w	r2, ip, #3
 8009998:	1b52      	subs	r2, r2, r5
 800999a:	f022 0203 	bic.w	r2, r2, #3
 800999e:	3d03      	subs	r5, #3
 80099a0:	45ac      	cmp	ip, r5
 80099a2:	bf38      	it	cc
 80099a4:	2200      	movcc	r2, #0
 80099a6:	4413      	add	r3, r2
 80099a8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80099ac:	b17a      	cbz	r2, 80099ce <__mdiff+0x106>
 80099ae:	6107      	str	r7, [r0, #16]
 80099b0:	e7a4      	b.n	80098fc <__mdiff+0x34>
 80099b2:	f856 8b04 	ldr.w	r8, [r6], #4
 80099b6:	fa11 f288 	uxtah	r2, r1, r8
 80099ba:	1414      	asrs	r4, r2, #16
 80099bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80099c0:	b292      	uxth	r2, r2
 80099c2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80099c6:	f84e 2b04 	str.w	r2, [lr], #4
 80099ca:	1421      	asrs	r1, r4, #16
 80099cc:	e7e0      	b.n	8009990 <__mdiff+0xc8>
 80099ce:	3f01      	subs	r7, #1
 80099d0:	e7ea      	b.n	80099a8 <__mdiff+0xe0>
 80099d2:	bf00      	nop
 80099d4:	0800a551 	.word	0x0800a551
 80099d8:	0800a562 	.word	0x0800a562

080099dc <__d2b>:
 80099dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099e0:	460f      	mov	r7, r1
 80099e2:	2101      	movs	r1, #1
 80099e4:	ec59 8b10 	vmov	r8, r9, d0
 80099e8:	4616      	mov	r6, r2
 80099ea:	f7ff fcd5 	bl	8009398 <_Balloc>
 80099ee:	4604      	mov	r4, r0
 80099f0:	b930      	cbnz	r0, 8009a00 <__d2b+0x24>
 80099f2:	4602      	mov	r2, r0
 80099f4:	4b24      	ldr	r3, [pc, #144]	; (8009a88 <__d2b+0xac>)
 80099f6:	4825      	ldr	r0, [pc, #148]	; (8009a8c <__d2b+0xb0>)
 80099f8:	f240 310f 	movw	r1, #783	; 0x30f
 80099fc:	f000 f914 	bl	8009c28 <__assert_func>
 8009a00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009a04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009a08:	bb2d      	cbnz	r5, 8009a56 <__d2b+0x7a>
 8009a0a:	9301      	str	r3, [sp, #4]
 8009a0c:	f1b8 0300 	subs.w	r3, r8, #0
 8009a10:	d026      	beq.n	8009a60 <__d2b+0x84>
 8009a12:	4668      	mov	r0, sp
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	f7ff fd87 	bl	8009528 <__lo0bits>
 8009a1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009a1e:	b1e8      	cbz	r0, 8009a5c <__d2b+0x80>
 8009a20:	f1c0 0320 	rsb	r3, r0, #32
 8009a24:	fa02 f303 	lsl.w	r3, r2, r3
 8009a28:	430b      	orrs	r3, r1
 8009a2a:	40c2      	lsrs	r2, r0
 8009a2c:	6163      	str	r3, [r4, #20]
 8009a2e:	9201      	str	r2, [sp, #4]
 8009a30:	9b01      	ldr	r3, [sp, #4]
 8009a32:	61a3      	str	r3, [r4, #24]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	bf14      	ite	ne
 8009a38:	2202      	movne	r2, #2
 8009a3a:	2201      	moveq	r2, #1
 8009a3c:	6122      	str	r2, [r4, #16]
 8009a3e:	b1bd      	cbz	r5, 8009a70 <__d2b+0x94>
 8009a40:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009a44:	4405      	add	r5, r0
 8009a46:	603d      	str	r5, [r7, #0]
 8009a48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009a4c:	6030      	str	r0, [r6, #0]
 8009a4e:	4620      	mov	r0, r4
 8009a50:	b003      	add	sp, #12
 8009a52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a5a:	e7d6      	b.n	8009a0a <__d2b+0x2e>
 8009a5c:	6161      	str	r1, [r4, #20]
 8009a5e:	e7e7      	b.n	8009a30 <__d2b+0x54>
 8009a60:	a801      	add	r0, sp, #4
 8009a62:	f7ff fd61 	bl	8009528 <__lo0bits>
 8009a66:	9b01      	ldr	r3, [sp, #4]
 8009a68:	6163      	str	r3, [r4, #20]
 8009a6a:	3020      	adds	r0, #32
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	e7e5      	b.n	8009a3c <__d2b+0x60>
 8009a70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009a78:	6038      	str	r0, [r7, #0]
 8009a7a:	6918      	ldr	r0, [r3, #16]
 8009a7c:	f7ff fd34 	bl	80094e8 <__hi0bits>
 8009a80:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a84:	e7e2      	b.n	8009a4c <__d2b+0x70>
 8009a86:	bf00      	nop
 8009a88:	0800a551 	.word	0x0800a551
 8009a8c:	0800a562 	.word	0x0800a562

08009a90 <__ascii_wctomb>:
 8009a90:	b149      	cbz	r1, 8009aa6 <__ascii_wctomb+0x16>
 8009a92:	2aff      	cmp	r2, #255	; 0xff
 8009a94:	bf85      	ittet	hi
 8009a96:	238a      	movhi	r3, #138	; 0x8a
 8009a98:	6003      	strhi	r3, [r0, #0]
 8009a9a:	700a      	strbls	r2, [r1, #0]
 8009a9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009aa0:	bf98      	it	ls
 8009aa2:	2001      	movls	r0, #1
 8009aa4:	4770      	bx	lr
 8009aa6:	4608      	mov	r0, r1
 8009aa8:	4770      	bx	lr
	...

08009aac <__sflush_r>:
 8009aac:	898a      	ldrh	r2, [r1, #12]
 8009aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab2:	4605      	mov	r5, r0
 8009ab4:	0710      	lsls	r0, r2, #28
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	d458      	bmi.n	8009b6c <__sflush_r+0xc0>
 8009aba:	684b      	ldr	r3, [r1, #4]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	dc05      	bgt.n	8009acc <__sflush_r+0x20>
 8009ac0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	dc02      	bgt.n	8009acc <__sflush_r+0x20>
 8009ac6:	2000      	movs	r0, #0
 8009ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009acc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ace:	2e00      	cmp	r6, #0
 8009ad0:	d0f9      	beq.n	8009ac6 <__sflush_r+0x1a>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ad8:	682f      	ldr	r7, [r5, #0]
 8009ada:	6a21      	ldr	r1, [r4, #32]
 8009adc:	602b      	str	r3, [r5, #0]
 8009ade:	d032      	beq.n	8009b46 <__sflush_r+0x9a>
 8009ae0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ae2:	89a3      	ldrh	r3, [r4, #12]
 8009ae4:	075a      	lsls	r2, r3, #29
 8009ae6:	d505      	bpl.n	8009af4 <__sflush_r+0x48>
 8009ae8:	6863      	ldr	r3, [r4, #4]
 8009aea:	1ac0      	subs	r0, r0, r3
 8009aec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009aee:	b10b      	cbz	r3, 8009af4 <__sflush_r+0x48>
 8009af0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009af2:	1ac0      	subs	r0, r0, r3
 8009af4:	2300      	movs	r3, #0
 8009af6:	4602      	mov	r2, r0
 8009af8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009afa:	6a21      	ldr	r1, [r4, #32]
 8009afc:	4628      	mov	r0, r5
 8009afe:	47b0      	blx	r6
 8009b00:	1c43      	adds	r3, r0, #1
 8009b02:	89a3      	ldrh	r3, [r4, #12]
 8009b04:	d106      	bne.n	8009b14 <__sflush_r+0x68>
 8009b06:	6829      	ldr	r1, [r5, #0]
 8009b08:	291d      	cmp	r1, #29
 8009b0a:	d82b      	bhi.n	8009b64 <__sflush_r+0xb8>
 8009b0c:	4a29      	ldr	r2, [pc, #164]	; (8009bb4 <__sflush_r+0x108>)
 8009b0e:	410a      	asrs	r2, r1
 8009b10:	07d6      	lsls	r6, r2, #31
 8009b12:	d427      	bmi.n	8009b64 <__sflush_r+0xb8>
 8009b14:	2200      	movs	r2, #0
 8009b16:	6062      	str	r2, [r4, #4]
 8009b18:	04d9      	lsls	r1, r3, #19
 8009b1a:	6922      	ldr	r2, [r4, #16]
 8009b1c:	6022      	str	r2, [r4, #0]
 8009b1e:	d504      	bpl.n	8009b2a <__sflush_r+0x7e>
 8009b20:	1c42      	adds	r2, r0, #1
 8009b22:	d101      	bne.n	8009b28 <__sflush_r+0x7c>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	b903      	cbnz	r3, 8009b2a <__sflush_r+0x7e>
 8009b28:	6560      	str	r0, [r4, #84]	; 0x54
 8009b2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b2c:	602f      	str	r7, [r5, #0]
 8009b2e:	2900      	cmp	r1, #0
 8009b30:	d0c9      	beq.n	8009ac6 <__sflush_r+0x1a>
 8009b32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b36:	4299      	cmp	r1, r3
 8009b38:	d002      	beq.n	8009b40 <__sflush_r+0x94>
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	f7ff fb1a 	bl	8009174 <_free_r>
 8009b40:	2000      	movs	r0, #0
 8009b42:	6360      	str	r0, [r4, #52]	; 0x34
 8009b44:	e7c0      	b.n	8009ac8 <__sflush_r+0x1c>
 8009b46:	2301      	movs	r3, #1
 8009b48:	4628      	mov	r0, r5
 8009b4a:	47b0      	blx	r6
 8009b4c:	1c41      	adds	r1, r0, #1
 8009b4e:	d1c8      	bne.n	8009ae2 <__sflush_r+0x36>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d0c5      	beq.n	8009ae2 <__sflush_r+0x36>
 8009b56:	2b1d      	cmp	r3, #29
 8009b58:	d001      	beq.n	8009b5e <__sflush_r+0xb2>
 8009b5a:	2b16      	cmp	r3, #22
 8009b5c:	d101      	bne.n	8009b62 <__sflush_r+0xb6>
 8009b5e:	602f      	str	r7, [r5, #0]
 8009b60:	e7b1      	b.n	8009ac6 <__sflush_r+0x1a>
 8009b62:	89a3      	ldrh	r3, [r4, #12]
 8009b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b68:	81a3      	strh	r3, [r4, #12]
 8009b6a:	e7ad      	b.n	8009ac8 <__sflush_r+0x1c>
 8009b6c:	690f      	ldr	r7, [r1, #16]
 8009b6e:	2f00      	cmp	r7, #0
 8009b70:	d0a9      	beq.n	8009ac6 <__sflush_r+0x1a>
 8009b72:	0793      	lsls	r3, r2, #30
 8009b74:	680e      	ldr	r6, [r1, #0]
 8009b76:	bf08      	it	eq
 8009b78:	694b      	ldreq	r3, [r1, #20]
 8009b7a:	600f      	str	r7, [r1, #0]
 8009b7c:	bf18      	it	ne
 8009b7e:	2300      	movne	r3, #0
 8009b80:	eba6 0807 	sub.w	r8, r6, r7
 8009b84:	608b      	str	r3, [r1, #8]
 8009b86:	f1b8 0f00 	cmp.w	r8, #0
 8009b8a:	dd9c      	ble.n	8009ac6 <__sflush_r+0x1a>
 8009b8c:	6a21      	ldr	r1, [r4, #32]
 8009b8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009b90:	4643      	mov	r3, r8
 8009b92:	463a      	mov	r2, r7
 8009b94:	4628      	mov	r0, r5
 8009b96:	47b0      	blx	r6
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	dc06      	bgt.n	8009baa <__sflush_r+0xfe>
 8009b9c:	89a3      	ldrh	r3, [r4, #12]
 8009b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ba2:	81a3      	strh	r3, [r4, #12]
 8009ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba8:	e78e      	b.n	8009ac8 <__sflush_r+0x1c>
 8009baa:	4407      	add	r7, r0
 8009bac:	eba8 0800 	sub.w	r8, r8, r0
 8009bb0:	e7e9      	b.n	8009b86 <__sflush_r+0xda>
 8009bb2:	bf00      	nop
 8009bb4:	dfbffffe 	.word	0xdfbffffe

08009bb8 <_fflush_r>:
 8009bb8:	b538      	push	{r3, r4, r5, lr}
 8009bba:	690b      	ldr	r3, [r1, #16]
 8009bbc:	4605      	mov	r5, r0
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	b913      	cbnz	r3, 8009bc8 <_fflush_r+0x10>
 8009bc2:	2500      	movs	r5, #0
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	bd38      	pop	{r3, r4, r5, pc}
 8009bc8:	b118      	cbz	r0, 8009bd2 <_fflush_r+0x1a>
 8009bca:	6a03      	ldr	r3, [r0, #32]
 8009bcc:	b90b      	cbnz	r3, 8009bd2 <_fflush_r+0x1a>
 8009bce:	f7fe fb5f 	bl	8008290 <__sinit>
 8009bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d0f3      	beq.n	8009bc2 <_fflush_r+0xa>
 8009bda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009bdc:	07d0      	lsls	r0, r2, #31
 8009bde:	d404      	bmi.n	8009bea <_fflush_r+0x32>
 8009be0:	0599      	lsls	r1, r3, #22
 8009be2:	d402      	bmi.n	8009bea <_fflush_r+0x32>
 8009be4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009be6:	f7fe fc38 	bl	800845a <__retarget_lock_acquire_recursive>
 8009bea:	4628      	mov	r0, r5
 8009bec:	4621      	mov	r1, r4
 8009bee:	f7ff ff5d 	bl	8009aac <__sflush_r>
 8009bf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bf4:	07da      	lsls	r2, r3, #31
 8009bf6:	4605      	mov	r5, r0
 8009bf8:	d4e4      	bmi.n	8009bc4 <_fflush_r+0xc>
 8009bfa:	89a3      	ldrh	r3, [r4, #12]
 8009bfc:	059b      	lsls	r3, r3, #22
 8009bfe:	d4e1      	bmi.n	8009bc4 <_fflush_r+0xc>
 8009c00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c02:	f7fe fc2b 	bl	800845c <__retarget_lock_release_recursive>
 8009c06:	e7dd      	b.n	8009bc4 <_fflush_r+0xc>

08009c08 <_sbrk_r>:
 8009c08:	b538      	push	{r3, r4, r5, lr}
 8009c0a:	4d06      	ldr	r5, [pc, #24]	; (8009c24 <_sbrk_r+0x1c>)
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	4604      	mov	r4, r0
 8009c10:	4608      	mov	r0, r1
 8009c12:	602b      	str	r3, [r5, #0]
 8009c14:	f000 fb3e 	bl	800a294 <_sbrk>
 8009c18:	1c43      	adds	r3, r0, #1
 8009c1a:	d102      	bne.n	8009c22 <_sbrk_r+0x1a>
 8009c1c:	682b      	ldr	r3, [r5, #0]
 8009c1e:	b103      	cbz	r3, 8009c22 <_sbrk_r+0x1a>
 8009c20:	6023      	str	r3, [r4, #0]
 8009c22:	bd38      	pop	{r3, r4, r5, pc}
 8009c24:	20000f40 	.word	0x20000f40

08009c28 <__assert_func>:
 8009c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c2a:	4614      	mov	r4, r2
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	4b09      	ldr	r3, [pc, #36]	; (8009c54 <__assert_func+0x2c>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4605      	mov	r5, r0
 8009c34:	68d8      	ldr	r0, [r3, #12]
 8009c36:	b14c      	cbz	r4, 8009c4c <__assert_func+0x24>
 8009c38:	4b07      	ldr	r3, [pc, #28]	; (8009c58 <__assert_func+0x30>)
 8009c3a:	9100      	str	r1, [sp, #0]
 8009c3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c40:	4906      	ldr	r1, [pc, #24]	; (8009c5c <__assert_func+0x34>)
 8009c42:	462b      	mov	r3, r5
 8009c44:	f000 f824 	bl	8009c90 <fiprintf>
 8009c48:	f000 f834 	bl	8009cb4 <abort>
 8009c4c:	4b04      	ldr	r3, [pc, #16]	; (8009c60 <__assert_func+0x38>)
 8009c4e:	461c      	mov	r4, r3
 8009c50:	e7f3      	b.n	8009c3a <__assert_func+0x12>
 8009c52:	bf00      	nop
 8009c54:	200001d0 	.word	0x200001d0
 8009c58:	0800a6bc 	.word	0x0800a6bc
 8009c5c:	0800a6c9 	.word	0x0800a6c9
 8009c60:	0800a6f7 	.word	0x0800a6f7

08009c64 <_calloc_r>:
 8009c64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c66:	fba1 2402 	umull	r2, r4, r1, r2
 8009c6a:	b94c      	cbnz	r4, 8009c80 <_calloc_r+0x1c>
 8009c6c:	4611      	mov	r1, r2
 8009c6e:	9201      	str	r2, [sp, #4]
 8009c70:	f7ff faf4 	bl	800925c <_malloc_r>
 8009c74:	9a01      	ldr	r2, [sp, #4]
 8009c76:	4605      	mov	r5, r0
 8009c78:	b930      	cbnz	r0, 8009c88 <_calloc_r+0x24>
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	b003      	add	sp, #12
 8009c7e:	bd30      	pop	{r4, r5, pc}
 8009c80:	220c      	movs	r2, #12
 8009c82:	6002      	str	r2, [r0, #0]
 8009c84:	2500      	movs	r5, #0
 8009c86:	e7f8      	b.n	8009c7a <_calloc_r+0x16>
 8009c88:	4621      	mov	r1, r4
 8009c8a:	f7fe fb7a 	bl	8008382 <memset>
 8009c8e:	e7f4      	b.n	8009c7a <_calloc_r+0x16>

08009c90 <fiprintf>:
 8009c90:	b40e      	push	{r1, r2, r3}
 8009c92:	b503      	push	{r0, r1, lr}
 8009c94:	4601      	mov	r1, r0
 8009c96:	ab03      	add	r3, sp, #12
 8009c98:	4805      	ldr	r0, [pc, #20]	; (8009cb0 <fiprintf+0x20>)
 8009c9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c9e:	6800      	ldr	r0, [r0, #0]
 8009ca0:	9301      	str	r3, [sp, #4]
 8009ca2:	f000 f837 	bl	8009d14 <_vfiprintf_r>
 8009ca6:	b002      	add	sp, #8
 8009ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cac:	b003      	add	sp, #12
 8009cae:	4770      	bx	lr
 8009cb0:	200001d0 	.word	0x200001d0

08009cb4 <abort>:
 8009cb4:	b508      	push	{r3, lr}
 8009cb6:	2006      	movs	r0, #6
 8009cb8:	f000 fa04 	bl	800a0c4 <raise>
 8009cbc:	2001      	movs	r0, #1
 8009cbe:	f7f8 fcbb 	bl	8002638 <_exit>

08009cc2 <__sfputc_r>:
 8009cc2:	6893      	ldr	r3, [r2, #8]
 8009cc4:	3b01      	subs	r3, #1
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	b410      	push	{r4}
 8009cca:	6093      	str	r3, [r2, #8]
 8009ccc:	da08      	bge.n	8009ce0 <__sfputc_r+0x1e>
 8009cce:	6994      	ldr	r4, [r2, #24]
 8009cd0:	42a3      	cmp	r3, r4
 8009cd2:	db01      	blt.n	8009cd8 <__sfputc_r+0x16>
 8009cd4:	290a      	cmp	r1, #10
 8009cd6:	d103      	bne.n	8009ce0 <__sfputc_r+0x1e>
 8009cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cdc:	f000 b934 	b.w	8009f48 <__swbuf_r>
 8009ce0:	6813      	ldr	r3, [r2, #0]
 8009ce2:	1c58      	adds	r0, r3, #1
 8009ce4:	6010      	str	r0, [r2, #0]
 8009ce6:	7019      	strb	r1, [r3, #0]
 8009ce8:	4608      	mov	r0, r1
 8009cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <__sfputs_r>:
 8009cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cf2:	4606      	mov	r6, r0
 8009cf4:	460f      	mov	r7, r1
 8009cf6:	4614      	mov	r4, r2
 8009cf8:	18d5      	adds	r5, r2, r3
 8009cfa:	42ac      	cmp	r4, r5
 8009cfc:	d101      	bne.n	8009d02 <__sfputs_r+0x12>
 8009cfe:	2000      	movs	r0, #0
 8009d00:	e007      	b.n	8009d12 <__sfputs_r+0x22>
 8009d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d06:	463a      	mov	r2, r7
 8009d08:	4630      	mov	r0, r6
 8009d0a:	f7ff ffda 	bl	8009cc2 <__sfputc_r>
 8009d0e:	1c43      	adds	r3, r0, #1
 8009d10:	d1f3      	bne.n	8009cfa <__sfputs_r+0xa>
 8009d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d14 <_vfiprintf_r>:
 8009d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d18:	460d      	mov	r5, r1
 8009d1a:	b09d      	sub	sp, #116	; 0x74
 8009d1c:	4614      	mov	r4, r2
 8009d1e:	4698      	mov	r8, r3
 8009d20:	4606      	mov	r6, r0
 8009d22:	b118      	cbz	r0, 8009d2c <_vfiprintf_r+0x18>
 8009d24:	6a03      	ldr	r3, [r0, #32]
 8009d26:	b90b      	cbnz	r3, 8009d2c <_vfiprintf_r+0x18>
 8009d28:	f7fe fab2 	bl	8008290 <__sinit>
 8009d2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d2e:	07d9      	lsls	r1, r3, #31
 8009d30:	d405      	bmi.n	8009d3e <_vfiprintf_r+0x2a>
 8009d32:	89ab      	ldrh	r3, [r5, #12]
 8009d34:	059a      	lsls	r2, r3, #22
 8009d36:	d402      	bmi.n	8009d3e <_vfiprintf_r+0x2a>
 8009d38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d3a:	f7fe fb8e 	bl	800845a <__retarget_lock_acquire_recursive>
 8009d3e:	89ab      	ldrh	r3, [r5, #12]
 8009d40:	071b      	lsls	r3, r3, #28
 8009d42:	d501      	bpl.n	8009d48 <_vfiprintf_r+0x34>
 8009d44:	692b      	ldr	r3, [r5, #16]
 8009d46:	b99b      	cbnz	r3, 8009d70 <_vfiprintf_r+0x5c>
 8009d48:	4629      	mov	r1, r5
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	f000 f93a 	bl	8009fc4 <__swsetup_r>
 8009d50:	b170      	cbz	r0, 8009d70 <_vfiprintf_r+0x5c>
 8009d52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d54:	07dc      	lsls	r4, r3, #31
 8009d56:	d504      	bpl.n	8009d62 <_vfiprintf_r+0x4e>
 8009d58:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5c:	b01d      	add	sp, #116	; 0x74
 8009d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d62:	89ab      	ldrh	r3, [r5, #12]
 8009d64:	0598      	lsls	r0, r3, #22
 8009d66:	d4f7      	bmi.n	8009d58 <_vfiprintf_r+0x44>
 8009d68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d6a:	f7fe fb77 	bl	800845c <__retarget_lock_release_recursive>
 8009d6e:	e7f3      	b.n	8009d58 <_vfiprintf_r+0x44>
 8009d70:	2300      	movs	r3, #0
 8009d72:	9309      	str	r3, [sp, #36]	; 0x24
 8009d74:	2320      	movs	r3, #32
 8009d76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d7e:	2330      	movs	r3, #48	; 0x30
 8009d80:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009f34 <_vfiprintf_r+0x220>
 8009d84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d88:	f04f 0901 	mov.w	r9, #1
 8009d8c:	4623      	mov	r3, r4
 8009d8e:	469a      	mov	sl, r3
 8009d90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d94:	b10a      	cbz	r2, 8009d9a <_vfiprintf_r+0x86>
 8009d96:	2a25      	cmp	r2, #37	; 0x25
 8009d98:	d1f9      	bne.n	8009d8e <_vfiprintf_r+0x7a>
 8009d9a:	ebba 0b04 	subs.w	fp, sl, r4
 8009d9e:	d00b      	beq.n	8009db8 <_vfiprintf_r+0xa4>
 8009da0:	465b      	mov	r3, fp
 8009da2:	4622      	mov	r2, r4
 8009da4:	4629      	mov	r1, r5
 8009da6:	4630      	mov	r0, r6
 8009da8:	f7ff ffa2 	bl	8009cf0 <__sfputs_r>
 8009dac:	3001      	adds	r0, #1
 8009dae:	f000 80a9 	beq.w	8009f04 <_vfiprintf_r+0x1f0>
 8009db2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009db4:	445a      	add	r2, fp
 8009db6:	9209      	str	r2, [sp, #36]	; 0x24
 8009db8:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f000 80a1 	beq.w	8009f04 <_vfiprintf_r+0x1f0>
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8009dc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dcc:	f10a 0a01 	add.w	sl, sl, #1
 8009dd0:	9304      	str	r3, [sp, #16]
 8009dd2:	9307      	str	r3, [sp, #28]
 8009dd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dd8:	931a      	str	r3, [sp, #104]	; 0x68
 8009dda:	4654      	mov	r4, sl
 8009ddc:	2205      	movs	r2, #5
 8009dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de2:	4854      	ldr	r0, [pc, #336]	; (8009f34 <_vfiprintf_r+0x220>)
 8009de4:	f7f6 fa64 	bl	80002b0 <memchr>
 8009de8:	9a04      	ldr	r2, [sp, #16]
 8009dea:	b9d8      	cbnz	r0, 8009e24 <_vfiprintf_r+0x110>
 8009dec:	06d1      	lsls	r1, r2, #27
 8009dee:	bf44      	itt	mi
 8009df0:	2320      	movmi	r3, #32
 8009df2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009df6:	0713      	lsls	r3, r2, #28
 8009df8:	bf44      	itt	mi
 8009dfa:	232b      	movmi	r3, #43	; 0x2b
 8009dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e00:	f89a 3000 	ldrb.w	r3, [sl]
 8009e04:	2b2a      	cmp	r3, #42	; 0x2a
 8009e06:	d015      	beq.n	8009e34 <_vfiprintf_r+0x120>
 8009e08:	9a07      	ldr	r2, [sp, #28]
 8009e0a:	4654      	mov	r4, sl
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	f04f 0c0a 	mov.w	ip, #10
 8009e12:	4621      	mov	r1, r4
 8009e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e18:	3b30      	subs	r3, #48	; 0x30
 8009e1a:	2b09      	cmp	r3, #9
 8009e1c:	d94d      	bls.n	8009eba <_vfiprintf_r+0x1a6>
 8009e1e:	b1b0      	cbz	r0, 8009e4e <_vfiprintf_r+0x13a>
 8009e20:	9207      	str	r2, [sp, #28]
 8009e22:	e014      	b.n	8009e4e <_vfiprintf_r+0x13a>
 8009e24:	eba0 0308 	sub.w	r3, r0, r8
 8009e28:	fa09 f303 	lsl.w	r3, r9, r3
 8009e2c:	4313      	orrs	r3, r2
 8009e2e:	9304      	str	r3, [sp, #16]
 8009e30:	46a2      	mov	sl, r4
 8009e32:	e7d2      	b.n	8009dda <_vfiprintf_r+0xc6>
 8009e34:	9b03      	ldr	r3, [sp, #12]
 8009e36:	1d19      	adds	r1, r3, #4
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	9103      	str	r1, [sp, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	bfbb      	ittet	lt
 8009e40:	425b      	neglt	r3, r3
 8009e42:	f042 0202 	orrlt.w	r2, r2, #2
 8009e46:	9307      	strge	r3, [sp, #28]
 8009e48:	9307      	strlt	r3, [sp, #28]
 8009e4a:	bfb8      	it	lt
 8009e4c:	9204      	strlt	r2, [sp, #16]
 8009e4e:	7823      	ldrb	r3, [r4, #0]
 8009e50:	2b2e      	cmp	r3, #46	; 0x2e
 8009e52:	d10c      	bne.n	8009e6e <_vfiprintf_r+0x15a>
 8009e54:	7863      	ldrb	r3, [r4, #1]
 8009e56:	2b2a      	cmp	r3, #42	; 0x2a
 8009e58:	d134      	bne.n	8009ec4 <_vfiprintf_r+0x1b0>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	1d1a      	adds	r2, r3, #4
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	9203      	str	r2, [sp, #12]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bfb8      	it	lt
 8009e66:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e6a:	3402      	adds	r4, #2
 8009e6c:	9305      	str	r3, [sp, #20]
 8009e6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009f44 <_vfiprintf_r+0x230>
 8009e72:	7821      	ldrb	r1, [r4, #0]
 8009e74:	2203      	movs	r2, #3
 8009e76:	4650      	mov	r0, sl
 8009e78:	f7f6 fa1a 	bl	80002b0 <memchr>
 8009e7c:	b138      	cbz	r0, 8009e8e <_vfiprintf_r+0x17a>
 8009e7e:	9b04      	ldr	r3, [sp, #16]
 8009e80:	eba0 000a 	sub.w	r0, r0, sl
 8009e84:	2240      	movs	r2, #64	; 0x40
 8009e86:	4082      	lsls	r2, r0
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	3401      	adds	r4, #1
 8009e8c:	9304      	str	r3, [sp, #16]
 8009e8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e92:	4829      	ldr	r0, [pc, #164]	; (8009f38 <_vfiprintf_r+0x224>)
 8009e94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e98:	2206      	movs	r2, #6
 8009e9a:	f7f6 fa09 	bl	80002b0 <memchr>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	d03f      	beq.n	8009f22 <_vfiprintf_r+0x20e>
 8009ea2:	4b26      	ldr	r3, [pc, #152]	; (8009f3c <_vfiprintf_r+0x228>)
 8009ea4:	bb1b      	cbnz	r3, 8009eee <_vfiprintf_r+0x1da>
 8009ea6:	9b03      	ldr	r3, [sp, #12]
 8009ea8:	3307      	adds	r3, #7
 8009eaa:	f023 0307 	bic.w	r3, r3, #7
 8009eae:	3308      	adds	r3, #8
 8009eb0:	9303      	str	r3, [sp, #12]
 8009eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eb4:	443b      	add	r3, r7
 8009eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8009eb8:	e768      	b.n	8009d8c <_vfiprintf_r+0x78>
 8009eba:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ebe:	460c      	mov	r4, r1
 8009ec0:	2001      	movs	r0, #1
 8009ec2:	e7a6      	b.n	8009e12 <_vfiprintf_r+0xfe>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	3401      	adds	r4, #1
 8009ec8:	9305      	str	r3, [sp, #20]
 8009eca:	4619      	mov	r1, r3
 8009ecc:	f04f 0c0a 	mov.w	ip, #10
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ed6:	3a30      	subs	r2, #48	; 0x30
 8009ed8:	2a09      	cmp	r2, #9
 8009eda:	d903      	bls.n	8009ee4 <_vfiprintf_r+0x1d0>
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d0c6      	beq.n	8009e6e <_vfiprintf_r+0x15a>
 8009ee0:	9105      	str	r1, [sp, #20]
 8009ee2:	e7c4      	b.n	8009e6e <_vfiprintf_r+0x15a>
 8009ee4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ee8:	4604      	mov	r4, r0
 8009eea:	2301      	movs	r3, #1
 8009eec:	e7f0      	b.n	8009ed0 <_vfiprintf_r+0x1bc>
 8009eee:	ab03      	add	r3, sp, #12
 8009ef0:	9300      	str	r3, [sp, #0]
 8009ef2:	462a      	mov	r2, r5
 8009ef4:	4b12      	ldr	r3, [pc, #72]	; (8009f40 <_vfiprintf_r+0x22c>)
 8009ef6:	a904      	add	r1, sp, #16
 8009ef8:	4630      	mov	r0, r6
 8009efa:	f7fd fd77 	bl	80079ec <_printf_float>
 8009efe:	4607      	mov	r7, r0
 8009f00:	1c78      	adds	r0, r7, #1
 8009f02:	d1d6      	bne.n	8009eb2 <_vfiprintf_r+0x19e>
 8009f04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f06:	07d9      	lsls	r1, r3, #31
 8009f08:	d405      	bmi.n	8009f16 <_vfiprintf_r+0x202>
 8009f0a:	89ab      	ldrh	r3, [r5, #12]
 8009f0c:	059a      	lsls	r2, r3, #22
 8009f0e:	d402      	bmi.n	8009f16 <_vfiprintf_r+0x202>
 8009f10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f12:	f7fe faa3 	bl	800845c <__retarget_lock_release_recursive>
 8009f16:	89ab      	ldrh	r3, [r5, #12]
 8009f18:	065b      	lsls	r3, r3, #25
 8009f1a:	f53f af1d 	bmi.w	8009d58 <_vfiprintf_r+0x44>
 8009f1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f20:	e71c      	b.n	8009d5c <_vfiprintf_r+0x48>
 8009f22:	ab03      	add	r3, sp, #12
 8009f24:	9300      	str	r3, [sp, #0]
 8009f26:	462a      	mov	r2, r5
 8009f28:	4b05      	ldr	r3, [pc, #20]	; (8009f40 <_vfiprintf_r+0x22c>)
 8009f2a:	a904      	add	r1, sp, #16
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f7fe f801 	bl	8007f34 <_printf_i>
 8009f32:	e7e4      	b.n	8009efe <_vfiprintf_r+0x1ea>
 8009f34:	0800a6f8 	.word	0x0800a6f8
 8009f38:	0800a702 	.word	0x0800a702
 8009f3c:	080079ed 	.word	0x080079ed
 8009f40:	08009cf1 	.word	0x08009cf1
 8009f44:	0800a6fe 	.word	0x0800a6fe

08009f48 <__swbuf_r>:
 8009f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f4a:	460e      	mov	r6, r1
 8009f4c:	4614      	mov	r4, r2
 8009f4e:	4605      	mov	r5, r0
 8009f50:	b118      	cbz	r0, 8009f5a <__swbuf_r+0x12>
 8009f52:	6a03      	ldr	r3, [r0, #32]
 8009f54:	b90b      	cbnz	r3, 8009f5a <__swbuf_r+0x12>
 8009f56:	f7fe f99b 	bl	8008290 <__sinit>
 8009f5a:	69a3      	ldr	r3, [r4, #24]
 8009f5c:	60a3      	str	r3, [r4, #8]
 8009f5e:	89a3      	ldrh	r3, [r4, #12]
 8009f60:	071a      	lsls	r2, r3, #28
 8009f62:	d525      	bpl.n	8009fb0 <__swbuf_r+0x68>
 8009f64:	6923      	ldr	r3, [r4, #16]
 8009f66:	b31b      	cbz	r3, 8009fb0 <__swbuf_r+0x68>
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	6922      	ldr	r2, [r4, #16]
 8009f6c:	1a98      	subs	r0, r3, r2
 8009f6e:	6963      	ldr	r3, [r4, #20]
 8009f70:	b2f6      	uxtb	r6, r6
 8009f72:	4283      	cmp	r3, r0
 8009f74:	4637      	mov	r7, r6
 8009f76:	dc04      	bgt.n	8009f82 <__swbuf_r+0x3a>
 8009f78:	4621      	mov	r1, r4
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	f7ff fe1c 	bl	8009bb8 <_fflush_r>
 8009f80:	b9e0      	cbnz	r0, 8009fbc <__swbuf_r+0x74>
 8009f82:	68a3      	ldr	r3, [r4, #8]
 8009f84:	3b01      	subs	r3, #1
 8009f86:	60a3      	str	r3, [r4, #8]
 8009f88:	6823      	ldr	r3, [r4, #0]
 8009f8a:	1c5a      	adds	r2, r3, #1
 8009f8c:	6022      	str	r2, [r4, #0]
 8009f8e:	701e      	strb	r6, [r3, #0]
 8009f90:	6962      	ldr	r2, [r4, #20]
 8009f92:	1c43      	adds	r3, r0, #1
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d004      	beq.n	8009fa2 <__swbuf_r+0x5a>
 8009f98:	89a3      	ldrh	r3, [r4, #12]
 8009f9a:	07db      	lsls	r3, r3, #31
 8009f9c:	d506      	bpl.n	8009fac <__swbuf_r+0x64>
 8009f9e:	2e0a      	cmp	r6, #10
 8009fa0:	d104      	bne.n	8009fac <__swbuf_r+0x64>
 8009fa2:	4621      	mov	r1, r4
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	f7ff fe07 	bl	8009bb8 <_fflush_r>
 8009faa:	b938      	cbnz	r0, 8009fbc <__swbuf_r+0x74>
 8009fac:	4638      	mov	r0, r7
 8009fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	f000 f806 	bl	8009fc4 <__swsetup_r>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d0d5      	beq.n	8009f68 <__swbuf_r+0x20>
 8009fbc:	f04f 37ff 	mov.w	r7, #4294967295
 8009fc0:	e7f4      	b.n	8009fac <__swbuf_r+0x64>
	...

08009fc4 <__swsetup_r>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	4b2a      	ldr	r3, [pc, #168]	; (800a070 <__swsetup_r+0xac>)
 8009fc8:	4605      	mov	r5, r0
 8009fca:	6818      	ldr	r0, [r3, #0]
 8009fcc:	460c      	mov	r4, r1
 8009fce:	b118      	cbz	r0, 8009fd8 <__swsetup_r+0x14>
 8009fd0:	6a03      	ldr	r3, [r0, #32]
 8009fd2:	b90b      	cbnz	r3, 8009fd8 <__swsetup_r+0x14>
 8009fd4:	f7fe f95c 	bl	8008290 <__sinit>
 8009fd8:	89a3      	ldrh	r3, [r4, #12]
 8009fda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fde:	0718      	lsls	r0, r3, #28
 8009fe0:	d422      	bmi.n	800a028 <__swsetup_r+0x64>
 8009fe2:	06d9      	lsls	r1, r3, #27
 8009fe4:	d407      	bmi.n	8009ff6 <__swsetup_r+0x32>
 8009fe6:	2309      	movs	r3, #9
 8009fe8:	602b      	str	r3, [r5, #0]
 8009fea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fee:	81a3      	strh	r3, [r4, #12]
 8009ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff4:	e034      	b.n	800a060 <__swsetup_r+0x9c>
 8009ff6:	0758      	lsls	r0, r3, #29
 8009ff8:	d512      	bpl.n	800a020 <__swsetup_r+0x5c>
 8009ffa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ffc:	b141      	cbz	r1, 800a010 <__swsetup_r+0x4c>
 8009ffe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a002:	4299      	cmp	r1, r3
 800a004:	d002      	beq.n	800a00c <__swsetup_r+0x48>
 800a006:	4628      	mov	r0, r5
 800a008:	f7ff f8b4 	bl	8009174 <_free_r>
 800a00c:	2300      	movs	r3, #0
 800a00e:	6363      	str	r3, [r4, #52]	; 0x34
 800a010:	89a3      	ldrh	r3, [r4, #12]
 800a012:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a016:	81a3      	strh	r3, [r4, #12]
 800a018:	2300      	movs	r3, #0
 800a01a:	6063      	str	r3, [r4, #4]
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	6023      	str	r3, [r4, #0]
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	f043 0308 	orr.w	r3, r3, #8
 800a026:	81a3      	strh	r3, [r4, #12]
 800a028:	6923      	ldr	r3, [r4, #16]
 800a02a:	b94b      	cbnz	r3, 800a040 <__swsetup_r+0x7c>
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a032:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a036:	d003      	beq.n	800a040 <__swsetup_r+0x7c>
 800a038:	4621      	mov	r1, r4
 800a03a:	4628      	mov	r0, r5
 800a03c:	f000 f884 	bl	800a148 <__smakebuf_r>
 800a040:	89a0      	ldrh	r0, [r4, #12]
 800a042:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a046:	f010 0301 	ands.w	r3, r0, #1
 800a04a:	d00a      	beq.n	800a062 <__swsetup_r+0x9e>
 800a04c:	2300      	movs	r3, #0
 800a04e:	60a3      	str	r3, [r4, #8]
 800a050:	6963      	ldr	r3, [r4, #20]
 800a052:	425b      	negs	r3, r3
 800a054:	61a3      	str	r3, [r4, #24]
 800a056:	6923      	ldr	r3, [r4, #16]
 800a058:	b943      	cbnz	r3, 800a06c <__swsetup_r+0xa8>
 800a05a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a05e:	d1c4      	bne.n	8009fea <__swsetup_r+0x26>
 800a060:	bd38      	pop	{r3, r4, r5, pc}
 800a062:	0781      	lsls	r1, r0, #30
 800a064:	bf58      	it	pl
 800a066:	6963      	ldrpl	r3, [r4, #20]
 800a068:	60a3      	str	r3, [r4, #8]
 800a06a:	e7f4      	b.n	800a056 <__swsetup_r+0x92>
 800a06c:	2000      	movs	r0, #0
 800a06e:	e7f7      	b.n	800a060 <__swsetup_r+0x9c>
 800a070:	200001d0 	.word	0x200001d0

0800a074 <_raise_r>:
 800a074:	291f      	cmp	r1, #31
 800a076:	b538      	push	{r3, r4, r5, lr}
 800a078:	4604      	mov	r4, r0
 800a07a:	460d      	mov	r5, r1
 800a07c:	d904      	bls.n	800a088 <_raise_r+0x14>
 800a07e:	2316      	movs	r3, #22
 800a080:	6003      	str	r3, [r0, #0]
 800a082:	f04f 30ff 	mov.w	r0, #4294967295
 800a086:	bd38      	pop	{r3, r4, r5, pc}
 800a088:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a08a:	b112      	cbz	r2, 800a092 <_raise_r+0x1e>
 800a08c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a090:	b94b      	cbnz	r3, 800a0a6 <_raise_r+0x32>
 800a092:	4620      	mov	r0, r4
 800a094:	f000 f830 	bl	800a0f8 <_getpid_r>
 800a098:	462a      	mov	r2, r5
 800a09a:	4601      	mov	r1, r0
 800a09c:	4620      	mov	r0, r4
 800a09e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0a2:	f000 b817 	b.w	800a0d4 <_kill_r>
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d00a      	beq.n	800a0c0 <_raise_r+0x4c>
 800a0aa:	1c59      	adds	r1, r3, #1
 800a0ac:	d103      	bne.n	800a0b6 <_raise_r+0x42>
 800a0ae:	2316      	movs	r3, #22
 800a0b0:	6003      	str	r3, [r0, #0]
 800a0b2:	2001      	movs	r0, #1
 800a0b4:	e7e7      	b.n	800a086 <_raise_r+0x12>
 800a0b6:	2400      	movs	r4, #0
 800a0b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a0bc:	4628      	mov	r0, r5
 800a0be:	4798      	blx	r3
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	e7e0      	b.n	800a086 <_raise_r+0x12>

0800a0c4 <raise>:
 800a0c4:	4b02      	ldr	r3, [pc, #8]	; (800a0d0 <raise+0xc>)
 800a0c6:	4601      	mov	r1, r0
 800a0c8:	6818      	ldr	r0, [r3, #0]
 800a0ca:	f7ff bfd3 	b.w	800a074 <_raise_r>
 800a0ce:	bf00      	nop
 800a0d0:	200001d0 	.word	0x200001d0

0800a0d4 <_kill_r>:
 800a0d4:	b538      	push	{r3, r4, r5, lr}
 800a0d6:	4d07      	ldr	r5, [pc, #28]	; (800a0f4 <_kill_r+0x20>)
 800a0d8:	2300      	movs	r3, #0
 800a0da:	4604      	mov	r4, r0
 800a0dc:	4608      	mov	r0, r1
 800a0de:	4611      	mov	r1, r2
 800a0e0:	602b      	str	r3, [r5, #0]
 800a0e2:	f7f8 fa99 	bl	8002618 <_kill>
 800a0e6:	1c43      	adds	r3, r0, #1
 800a0e8:	d102      	bne.n	800a0f0 <_kill_r+0x1c>
 800a0ea:	682b      	ldr	r3, [r5, #0]
 800a0ec:	b103      	cbz	r3, 800a0f0 <_kill_r+0x1c>
 800a0ee:	6023      	str	r3, [r4, #0]
 800a0f0:	bd38      	pop	{r3, r4, r5, pc}
 800a0f2:	bf00      	nop
 800a0f4:	20000f40 	.word	0x20000f40

0800a0f8 <_getpid_r>:
 800a0f8:	f7f8 ba86 	b.w	8002608 <_getpid>

0800a0fc <__swhatbuf_r>:
 800a0fc:	b570      	push	{r4, r5, r6, lr}
 800a0fe:	460c      	mov	r4, r1
 800a100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a104:	2900      	cmp	r1, #0
 800a106:	b096      	sub	sp, #88	; 0x58
 800a108:	4615      	mov	r5, r2
 800a10a:	461e      	mov	r6, r3
 800a10c:	da0d      	bge.n	800a12a <__swhatbuf_r+0x2e>
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a114:	f04f 0100 	mov.w	r1, #0
 800a118:	bf0c      	ite	eq
 800a11a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a11e:	2340      	movne	r3, #64	; 0x40
 800a120:	2000      	movs	r0, #0
 800a122:	6031      	str	r1, [r6, #0]
 800a124:	602b      	str	r3, [r5, #0]
 800a126:	b016      	add	sp, #88	; 0x58
 800a128:	bd70      	pop	{r4, r5, r6, pc}
 800a12a:	466a      	mov	r2, sp
 800a12c:	f000 f848 	bl	800a1c0 <_fstat_r>
 800a130:	2800      	cmp	r0, #0
 800a132:	dbec      	blt.n	800a10e <__swhatbuf_r+0x12>
 800a134:	9901      	ldr	r1, [sp, #4]
 800a136:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a13a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a13e:	4259      	negs	r1, r3
 800a140:	4159      	adcs	r1, r3
 800a142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a146:	e7eb      	b.n	800a120 <__swhatbuf_r+0x24>

0800a148 <__smakebuf_r>:
 800a148:	898b      	ldrh	r3, [r1, #12]
 800a14a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a14c:	079d      	lsls	r5, r3, #30
 800a14e:	4606      	mov	r6, r0
 800a150:	460c      	mov	r4, r1
 800a152:	d507      	bpl.n	800a164 <__smakebuf_r+0x1c>
 800a154:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	6123      	str	r3, [r4, #16]
 800a15c:	2301      	movs	r3, #1
 800a15e:	6163      	str	r3, [r4, #20]
 800a160:	b002      	add	sp, #8
 800a162:	bd70      	pop	{r4, r5, r6, pc}
 800a164:	ab01      	add	r3, sp, #4
 800a166:	466a      	mov	r2, sp
 800a168:	f7ff ffc8 	bl	800a0fc <__swhatbuf_r>
 800a16c:	9900      	ldr	r1, [sp, #0]
 800a16e:	4605      	mov	r5, r0
 800a170:	4630      	mov	r0, r6
 800a172:	f7ff f873 	bl	800925c <_malloc_r>
 800a176:	b948      	cbnz	r0, 800a18c <__smakebuf_r+0x44>
 800a178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a17c:	059a      	lsls	r2, r3, #22
 800a17e:	d4ef      	bmi.n	800a160 <__smakebuf_r+0x18>
 800a180:	f023 0303 	bic.w	r3, r3, #3
 800a184:	f043 0302 	orr.w	r3, r3, #2
 800a188:	81a3      	strh	r3, [r4, #12]
 800a18a:	e7e3      	b.n	800a154 <__smakebuf_r+0xc>
 800a18c:	89a3      	ldrh	r3, [r4, #12]
 800a18e:	6020      	str	r0, [r4, #0]
 800a190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a194:	81a3      	strh	r3, [r4, #12]
 800a196:	9b00      	ldr	r3, [sp, #0]
 800a198:	6163      	str	r3, [r4, #20]
 800a19a:	9b01      	ldr	r3, [sp, #4]
 800a19c:	6120      	str	r0, [r4, #16]
 800a19e:	b15b      	cbz	r3, 800a1b8 <__smakebuf_r+0x70>
 800a1a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	f000 f81d 	bl	800a1e4 <_isatty_r>
 800a1aa:	b128      	cbz	r0, 800a1b8 <__smakebuf_r+0x70>
 800a1ac:	89a3      	ldrh	r3, [r4, #12]
 800a1ae:	f023 0303 	bic.w	r3, r3, #3
 800a1b2:	f043 0301 	orr.w	r3, r3, #1
 800a1b6:	81a3      	strh	r3, [r4, #12]
 800a1b8:	89a3      	ldrh	r3, [r4, #12]
 800a1ba:	431d      	orrs	r5, r3
 800a1bc:	81a5      	strh	r5, [r4, #12]
 800a1be:	e7cf      	b.n	800a160 <__smakebuf_r+0x18>

0800a1c0 <_fstat_r>:
 800a1c0:	b538      	push	{r3, r4, r5, lr}
 800a1c2:	4d07      	ldr	r5, [pc, #28]	; (800a1e0 <_fstat_r+0x20>)
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	4604      	mov	r4, r0
 800a1c8:	4608      	mov	r0, r1
 800a1ca:	4611      	mov	r1, r2
 800a1cc:	602b      	str	r3, [r5, #0]
 800a1ce:	f7f8 fa66 	bl	800269e <_fstat>
 800a1d2:	1c43      	adds	r3, r0, #1
 800a1d4:	d102      	bne.n	800a1dc <_fstat_r+0x1c>
 800a1d6:	682b      	ldr	r3, [r5, #0]
 800a1d8:	b103      	cbz	r3, 800a1dc <_fstat_r+0x1c>
 800a1da:	6023      	str	r3, [r4, #0]
 800a1dc:	bd38      	pop	{r3, r4, r5, pc}
 800a1de:	bf00      	nop
 800a1e0:	20000f40 	.word	0x20000f40

0800a1e4 <_isatty_r>:
 800a1e4:	b538      	push	{r3, r4, r5, lr}
 800a1e6:	4d06      	ldr	r5, [pc, #24]	; (800a200 <_isatty_r+0x1c>)
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	4608      	mov	r0, r1
 800a1ee:	602b      	str	r3, [r5, #0]
 800a1f0:	f7f8 fa65 	bl	80026be <_isatty>
 800a1f4:	1c43      	adds	r3, r0, #1
 800a1f6:	d102      	bne.n	800a1fe <_isatty_r+0x1a>
 800a1f8:	682b      	ldr	r3, [r5, #0]
 800a1fa:	b103      	cbz	r3, 800a1fe <_isatty_r+0x1a>
 800a1fc:	6023      	str	r3, [r4, #0]
 800a1fe:	bd38      	pop	{r3, r4, r5, pc}
 800a200:	20000f40 	.word	0x20000f40

0800a204 <round>:
 800a204:	ec53 2b10 	vmov	r2, r3, d0
 800a208:	b570      	push	{r4, r5, r6, lr}
 800a20a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800a20e:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800a212:	2813      	cmp	r0, #19
 800a214:	ee10 5a10 	vmov	r5, s0
 800a218:	4619      	mov	r1, r3
 800a21a:	dc18      	bgt.n	800a24e <round+0x4a>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	da09      	bge.n	800a234 <round+0x30>
 800a220:	3001      	adds	r0, #1
 800a222:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800a226:	d103      	bne.n	800a230 <round+0x2c>
 800a228:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800a22c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a230:	2300      	movs	r3, #0
 800a232:	e02a      	b.n	800a28a <round+0x86>
 800a234:	4c16      	ldr	r4, [pc, #88]	; (800a290 <round+0x8c>)
 800a236:	4104      	asrs	r4, r0
 800a238:	ea03 0604 	and.w	r6, r3, r4
 800a23c:	4316      	orrs	r6, r2
 800a23e:	d011      	beq.n	800a264 <round+0x60>
 800a240:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a244:	4103      	asrs	r3, r0
 800a246:	440b      	add	r3, r1
 800a248:	ea23 0104 	bic.w	r1, r3, r4
 800a24c:	e7f0      	b.n	800a230 <round+0x2c>
 800a24e:	2833      	cmp	r0, #51	; 0x33
 800a250:	dd0b      	ble.n	800a26a <round+0x66>
 800a252:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800a256:	d105      	bne.n	800a264 <round+0x60>
 800a258:	ee10 0a10 	vmov	r0, s0
 800a25c:	f7f6 f886 	bl	800036c <__adddf3>
 800a260:	4602      	mov	r2, r0
 800a262:	460b      	mov	r3, r1
 800a264:	ec43 2b10 	vmov	d0, r2, r3
 800a268:	bd70      	pop	{r4, r5, r6, pc}
 800a26a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800a26e:	f04f 34ff 	mov.w	r4, #4294967295
 800a272:	40f4      	lsrs	r4, r6
 800a274:	4214      	tst	r4, r2
 800a276:	d0f5      	beq.n	800a264 <round+0x60>
 800a278:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800a27c:	2301      	movs	r3, #1
 800a27e:	4083      	lsls	r3, r0
 800a280:	195b      	adds	r3, r3, r5
 800a282:	bf28      	it	cs
 800a284:	3101      	addcs	r1, #1
 800a286:	ea23 0304 	bic.w	r3, r3, r4
 800a28a:	461a      	mov	r2, r3
 800a28c:	460b      	mov	r3, r1
 800a28e:	e7e9      	b.n	800a264 <round+0x60>
 800a290:	000fffff 	.word	0x000fffff

0800a294 <_sbrk>:
 800a294:	4a04      	ldr	r2, [pc, #16]	; (800a2a8 <_sbrk+0x14>)
 800a296:	6811      	ldr	r1, [r2, #0]
 800a298:	4603      	mov	r3, r0
 800a29a:	b909      	cbnz	r1, 800a2a0 <_sbrk+0xc>
 800a29c:	4903      	ldr	r1, [pc, #12]	; (800a2ac <_sbrk+0x18>)
 800a29e:	6011      	str	r1, [r2, #0]
 800a2a0:	6810      	ldr	r0, [r2, #0]
 800a2a2:	4403      	add	r3, r0
 800a2a4:	6013      	str	r3, [r2, #0]
 800a2a6:	4770      	bx	lr
 800a2a8:	20000f50 	.word	0x20000f50
 800a2ac:	20000f58 	.word	0x20000f58

0800a2b0 <_init>:
 800a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b2:	bf00      	nop
 800a2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2b6:	bc08      	pop	{r3}
 800a2b8:	469e      	mov	lr, r3
 800a2ba:	4770      	bx	lr

0800a2bc <_fini>:
 800a2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2be:	bf00      	nop
 800a2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2c2:	bc08      	pop	{r3}
 800a2c4:	469e      	mov	lr, r3
 800a2c6:	4770      	bx	lr
