Protel Design System Design Rule Check
PCB File : G:\2017项目\LED12接口+语音提醒\从板2.0\LH_Traffic_Light(XP)_V2.3_20171104-1300pm.PcbDoc
Date     : 2017/11/5
Time     : 8:49:01

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "C41" (65.689mm,51.521mm) on Top Overlay And Arc (66.063mm,50.742mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "C6" (91.446mm,34.807mm) on Top Overlay And Arc (93.378mm,35.696mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "C13" (76.128mm,37.728mm) on Top Overlay And Arc (75.375mm,38.084mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "C15" (77.205mm,49.53mm) on Top Overlay And Arc (76.588mm,49.556mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "C15" (77.205mm,49.53mm) on Top Overlay And Arc (76.588mm,50.336mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C18" (116.956mm,80.07mm) on Top Overlay And Arc (117.303mm,81.602mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "C19" (33.65mm,80.205mm) on Top Overlay And Arc (34.296mm,81.628mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "C19" (33.65mm,80.205mm) on Top Overlay And Arc (35.076mm,81.628mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C20" (89.042mm,80.299mm) on Top Overlay And Arc (89.617mm,81.678mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C20" (89.042mm,80.299mm) on Top Overlay And Arc (90.397mm,81.678mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.134mm < 0.254mm) Between Text "D11" (14.442mm,39.718mm) on Top Overlay And Arc (16.279mm,39.084mm) on Top Overlay Silk Text to Silk Clearance [0.134mm]
   Violation between Silk To Silk Clearance Constraint: (0.29mm < 0.254mm) Between Text "C26" (19.254mm,48.808mm) on Top Overlay And Arc (18.523mm,48.768mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C26" (19.254mm,48.808mm) on Top Overlay And Arc (18.523mm,49.548mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C39" (55.869mm,51.597mm) on Top Overlay And Arc (55.725mm,50.869mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Text "C43" (68.35mm,51.978mm) on Top Overlay And Arc (70.863mm,52.419mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C45" (90.331mm,68.546mm) on Top Overlay And Arc (93.012mm,69.31mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "3V3" (21.401mm,53.976mm) on Top Overlay And Arc (22.9mm,52mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LH_Traffic_Light(XP)_V2.2" (73.784mm,71.783mm) on Top Overlay And Arc (114.238mm,77.987mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "V割" (-10.65mm,-1.15mm) on Top Overlay And Track (-15.637mm,-1.55mm)(0.751mm,-1.55mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "P7" (67.172mm,116.367mm) on Top Overlay And Track (68.732mm,89.576mm)(68.732mm,117.516mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "P6" (83.479mm,116.316mm) on Top Overlay And Track (85.068mm,89.576mm)(85.068mm,117.516mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "P5" (99.913mm,116.511mm) on Top Overlay And Track (101.404mm,89.576mm)(101.404mm,117.516mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "P4" (116.22mm,116.621mm) on Top Overlay And Track (117.74mm,89.576mm)(117.74mm,117.516mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "D19" (46.497mm,33.283mm) on Top Overlay And Track (48.681mm,33.893mm)(56.174mm,33.893mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "-" (56.377mm,12.455mm) on Top Overlay And Track (48.681mm,12.684mm)(56.174mm,12.684mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "U*2" (46.497mm,25.714mm) on Top Overlay And Track (48.681mm,12.684mm)(48.681mm,33.893mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.254mm < 0.254mm) Between Text "D19" (46.497mm,33.283mm) on Top Overlay And Track (48.681mm,12.684mm)(48.681mm,33.893mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "-" (56.377mm,12.455mm) on Top Overlay And Track (56.174mm,12.684mm)(56.174mm,33.893mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "D24" (56.682mm,33.614mm) on Top Overlay And Track (58.917mm,33.868mm)(66.41mm,33.868mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "-" (66.606mm,12.448mm) on Top Overlay And Track (58.917mm,12.659mm)(66.41mm,12.659mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "U*3" (56.657mm,25.867mm) on Top Overlay And Track (58.917mm,12.659mm)(58.917mm,33.868mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "D24" (56.682mm,33.614mm) on Top Overlay And Track (58.917mm,12.659mm)(58.917mm,33.868mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "-" (66.606mm,12.448mm) on Top Overlay And Track (66.41mm,12.659mm)(66.41mm,33.868mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "D20" (36.26mm,33.36mm) on Top Overlay And Track (38.532mm,33.936mm)(46.025mm,33.936mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "D20" (36.26mm,33.36mm) on Top Overlay And Track (38.532mm,12.727mm)(38.532mm,33.936mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "D18" (26.431mm,33.487mm) on Top Overlay And Track (28.441mm,34.012mm)(35.934mm,34.012mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Text "D20" (36.26mm,33.36mm) on Top Overlay And Track (28.441mm,34.012mm)(35.934mm,34.012mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "-" (36.234mm,12.532mm) on Top Overlay And Track (28.441mm,12.803mm)(35.934mm,12.803mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.079mm < 0.254mm) Between Text "D18" (26.431mm,33.487mm) on Top Overlay And Track (28.441mm,12.803mm)(28.441mm,34.012mm) on Top Overlay Silk Text to Silk Clearance [0.079mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "-" (36.234mm,12.532mm) on Top Overlay And Track (35.934mm,12.803mm)(35.934mm,34.012mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "D20" (36.26mm,33.36mm) on Top Overlay And Track (35.934mm,12.803mm)(35.934mm,34.012mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "D24" (56.682mm,33.614mm) on Top Overlay And Track (58.684mm,34.449mm)(59.584mm,34.449mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D24" (56.682mm,33.614mm) on Top Overlay And Track (58.484mm,34.642mm)(58.484mm,35.836mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "D24" (56.682mm,33.614mm) on Top Overlay And Track (58.484mm,34.642mm)(58.684mm,34.449mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "C41" (65.689mm,51.521mm) on Top Overlay And Track (66.063mm,51.142mm)(66.798mm,51.142mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "+" (77.916mm,12.532mm) on Top Overlay And Track (69.306mm,12.252mm)(79.466mm,12.252mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "+" (98.168mm,12.506mm) on Top Overlay And Track (89.626mm,12.252mm)(99.786mm,12.252mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.254mm) Between Text "+" (109.387mm,12.506mm) on Top Overlay And Track (109.946mm,8.442mm)(109.946mm,12.252mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "+" (109.387mm,12.506mm) on Top Overlay And Track (99.786mm,12.252mm)(109.946mm,12.252mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "C38" (66.918mm,62.916mm) on Top Overlay And Track (66.626mm,56.92mm)(66.626mm,68.32mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "T-GND1" (1.869mm,41.411mm) on Top Overlay And Track (5.859mm,42mm)(5.859mm,45.7mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "T-GND1" (1.869mm,41.411mm) on Top Overlay And Track (5.859mm,42mm)(12.559mm,42mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "G" (141.594mm,79.638mm) on Top Overlay And Track (135.574mm,79.283mm)(143.321mm,79.283mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "T" (136.641mm,79.638mm) on Top Overlay And Track (135.574mm,79.283mm)(143.321mm,79.283mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "GND
-" (24.246mm,10.068mm) on Top Overlay And Track (24.043mm,8.544mm)(24.043mm,12.354mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "D9" (24.348mm,17.332mm) on Top Overlay And Track (23.918mm,16.086mm)(23.918mm,19.086mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C23" (16.686mm,31.3mm) on Top Overlay And Track (18.252mm,32.724mm)(19.572mm,31.404mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "C2" (101.818mm,37.143mm) on Top Overlay And Track (103.35mm,36.814mm)(103.35mm,38.084mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "A" (123.381mm,12.502mm) on Top Overlay And Track (121.935mm,12.227mm)(132.095mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "B" (129.116mm,12.506mm) on Top Overlay And Track (121.935mm,12.227mm)(132.095mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "B" (119.801mm,12.566mm) on Top Overlay And Track (111.775mm,12.227mm)(121.935mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "D1" (101.157mm,29.6mm) on Top Overlay And Track (102.52mm,27.975mm)(102.52mm,31.175mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "D3" (90.591mm,29.829mm) on Top Overlay And Track (92.106mm,27.975mm)(92.106mm,31.175mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "D5" (80.177mm,29.55mm) on Top Overlay And Track (81.692mm,27.975mm)(81.692mm,31.175mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "C3" (101.818mm,34.553mm) on Top Overlay And Track (103.35mm,34.426mm)(103.35mm,35.696mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "C6" (91.446mm,34.807mm) on Top Overlay And Track (92.978mm,34.426mm)(92.978mm,35.696mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "C13" (76.128mm,37.728mm) on Top Overlay And Track (75.775mm,36.814mm)(75.775mm,38.084mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "C15" (77.205mm,49.53mm) on Top Overlay And Track (76.988mm,49.556mm)(76.988mm,50.336mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "C18" (116.956mm,80.07mm) on Top Overlay And Track (117.303mm,81.202mm)(118.083mm,81.202mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "C19" (33.65mm,80.205mm) on Top Overlay And Track (34.296mm,81.228mm)(35.076mm,81.228mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "C20" (89.042mm,80.299mm) on Top Overlay And Track (89.617mm,81.278mm)(90.397mm,81.278mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "D11" (14.442mm,39.718mm) on Top Overlay And Track (16.279mm,39.484mm)(17.014mm,39.484mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "C26" (19.254mm,48.808mm) on Top Overlay And Track (18.923mm,48.768mm)(18.923mm,49.548mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "C39" (55.869mm,51.597mm) on Top Overlay And Track (57.26mm,51.269mm)(57.995mm,51.269mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "C39" (55.869mm,51.597mm) on Top Overlay And Track (55.725mm,51.269mm)(56.46mm,51.269mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "C43" (68.35mm,51.978mm) on Top Overlay And Track (70.463mm,51.639mm)(70.463mm,52.419mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C45" (90.331mm,68.546mm) on Top Overlay And Track (92.612mm,68.53mm)(92.612mm,69.31mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "D13" (111.495mm,32.115mm) on Top Overlay And Track (113.567mm,31.858mm)(113.567mm,33.438mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.061mm < 0.254mm) Between Text "B" (129.116mm,12.506mm) on Top Overlay And Track (124.456mm,13.67mm)(129.956mm,13.67mm) on Top Overlay Silk Text to Silk Clearance [0.061mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "FB2" (111.368mm,26.603mm) on Top Overlay And Track (113.669mm,25.991mm)(113.669mm,27.571mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "R7" (101.945mm,39.1mm) on Top Overlay And Track (103.458mm,38.818mm)(103.458mm,40.398mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "R13" (90.98mm,39.227mm) on Top Overlay And Track (93.128mm,38.818mm)(93.128mm,40.398mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "R16" (79.136mm,49.53mm) on Top Overlay And Track (81.004mm,49.207mm)(82.139mm,49.207mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (79.136mm,49.53mm) on Top Overlay And Track (81.004mm,49.207mm)(81.004mm,50.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R23" (70.055mm,48.092mm) on Top Overlay And Track (70.539mm,49.207mm)(71.674mm,49.207mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "R33" (111.495mm,30.315mm) on Top Overlay And Track (113.592mm,29.928mm)(113.592mm,31.508mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "R34" (126.6mm,47.925mm) on Top Overlay And Track (125.911mm,47.535mm)(127.046mm,47.535mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "R34" (126.6mm,47.925mm) on Top Overlay And Track (127.846mm,47.535mm)(128.981mm,47.535mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "TVS2" (120.244mm,20.441mm) on Top Overlay And Track (122.004mm,20.078mm)(123.139mm,20.078mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "TVS2" (120.244mm,20.441mm) on Top Overlay And Track (120.069mm,20.078mm)(121.204mm,20.078mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "R37" (111.368mm,28.483mm) on Top Overlay And Track (113.643mm,27.972mm)(113.643mm,29.552mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "R38" (159.2mm,62.65mm) on Top Overlay And Track (158.842mm,62.163mm)(158.842mm,63.743mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "R39" (159.2mm,60.6mm) on Top Overlay And Track (158.851mm,60.258mm)(158.851mm,61.838mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R40" (156.25mm,57.25mm) on Top Overlay And Track (155.806mm,58.353mm)(156.941mm,58.353mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R40" (156.25mm,57.25mm) on Top Overlay And Track (157.741mm,58.353mm)(158.876mm,58.353mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "R42" (102.668mm,58.511mm) on Top Overlay And Track (104.808mm,58.094mm)(104.808mm,59.674mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "R44" (159.05mm,64.4mm) on Top Overlay And Track (158.794mm,64.043mm)(158.794mm,65.623mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "TVS2" (120.244mm,20.441mm) on Top Overlay And Track (117.921mm,21.471mm)(125.418mm,21.471mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "R36" (117.54mm,19.161mm) on Top Overlay And Track (117.109mm,18.167mm)(117.109mm,25.663mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "D16" (152.95mm,57.25mm) on Top Overlay And Track (152.508mm,58.322mm)(153.408mm,58.322mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "D16" (152.95mm,57.25mm) on Top Overlay And Track (154.208mm,58.322mm)(155.343mm,58.322mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "R53" (45.963mm,37.17mm) on Top Overlay And Track (44.738mm,36.824mm)(45.873mm,36.824mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R53" (45.963mm,37.17mm) on Top Overlay And Track (45.873mm,36.824mm)(45.873mm,38.404mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "U2" (91.042mm,44.917mm) on Top Overlay And Track (92.604mm,43.139mm)(92.604mm,46.339mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "+" (57.386mm,12.398mm) on Top Overlay And Track (57.368mm,12.227mm)(67.528mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "+" (57.386mm,12.398mm) on Top Overlay And Track (57.368mm,8.417mm)(57.368mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "+" (47.277mm,12.354mm) on Top Overlay And Track (47.208mm,12.227mm)(57.368mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "+" (57.386mm,12.398mm) on Top Overlay And Track (47.208mm,12.227mm)(57.368mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "+" (57.386mm,12.398mm) on Top Overlay And Track (57.368mm,8.417mm)(57.368mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "+" (37.251mm,12.481mm) on Top Overlay And Track (37.048mm,12.227mm)(47.208mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "GND
-" (24.246mm,10.068mm) on Top Overlay And Track (26.888mm,8.417mm)(26.888mm,12.227mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "EL3" (49.494mm,44.536mm) on Top Overlay And Track (51.736mm,43.342mm)(51.736mm,46.542mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "EL4" (60.34mm,44.256mm) on Top Overlay And Track (62.48mm,43.139mm)(62.48mm,46.339mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "D18" (26.431mm,33.487mm) on Top Overlay And Track (28.182mm,34.398mm)(29.082mm,34.398mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "D18" (26.431mm,33.487mm) on Top Overlay And Track (27.982mm,34.591mm)(27.982mm,35.785mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "D18" (26.431mm,33.487mm) on Top Overlay And Track (27.982mm,34.591mm)(28.182mm,34.398mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Text "D17" (36.26mm,36.89mm) on Top Overlay And Track (32.825mm,36.644mm)(36.425mm,36.644mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "D20" (36.26mm,33.36mm) on Top Overlay And Track (32.825mm,34.494mm)(36.425mm,34.494mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R55" (38.699mm,36.116mm) on Top Overlay And Track (40.064mm,36.055mm)(41.199mm,36.055mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R55" (38.699mm,36.116mm) on Top Overlay And Track (38.364mm,36.055mm)(39.264mm,36.055mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R55" (38.699mm,36.116mm) on Top Overlay And Track (38.164mm,35.862mm)(38.364mm,36.055mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "D19" (46.497mm,33.283mm) on Top Overlay And Track (42.977mm,34.393mm)(46.577mm,34.393mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D22" (51.819mm,34.398mm) on Top Overlay And Track (49.919mm,34.449mm)(51.054mm,34.449mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D22" (51.819mm,34.398mm) on Top Overlay And Track (49.919mm,36.029mm)(51.054mm,36.029mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D22" (51.819mm,34.398mm) on Top Overlay And Track (51.054mm,34.449mm)(51.054mm,36.029mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R63" (55.92mm,36.824mm) on Top Overlay And Track (52.412mm,36.441mm)(56.012mm,36.441mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (52.277mm,38.442mm)(53.412mm,38.442mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (52.277mm,36.862mm)(53.412mm,36.862mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (52.277mm,36.862mm)(52.277mm,38.442mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (52.251mm,38.691mm)(53.386mm,38.691mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (52.251mm,38.691mm)(52.251mm,40.271mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (49.894mm,38.417mm)(51.029mm,38.417mm) on Top Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R53" (45.963mm,37.17mm) on Top Overlay And Track (47.959mm,36.837mm)(49.094mm,36.837mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (51.029mm,36.837mm)(51.029mm,38.417mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R53" (45.963mm,37.17mm) on Top Overlay And Track (47.959mm,36.837mm)(47.959mm,38.417mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Track (49.894mm,36.837mm)(51.029mm,36.837mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "D17" (36.26mm,36.89mm) on Top Overlay And Track (34.781mm,36.989mm)(35.916mm,36.989mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "D17" (36.26mm,36.89mm) on Top Overlay And Track (35.916mm,36.989mm)(35.916mm,38.569mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Track (35.916mm,36.989mm)(35.916mm,38.569mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Track (34.781mm,38.569mm)(35.916mm,38.569mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R50" (36.26mm,39.075mm) on Top Overlay And Track (35.89mm,38.793mm)(35.89mm,40.373mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Track (35.89mm,38.793mm)(35.89mm,40.373mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Track (34.755mm,38.793mm)(35.89mm,38.793mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "R54" (46.09mm,38.859mm) on Top Overlay And Track (45.847mm,38.666mm)(45.847mm,40.246mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "R54" (46.09mm,38.859mm) on Top Overlay And Track (44.712mm,38.666mm)(45.847mm,38.666mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R55" (38.699mm,36.116mm) on Top Overlay And Track (40.176mm,36.888mm)(41.311mm,36.888mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "D17" (36.26mm,36.89mm) on Top Overlay And Track (38.241mm,36.888mm)(38.241mm,38.468mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Track (38.241mm,36.888mm)(38.241mm,38.468mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R55" (38.699mm,36.116mm) on Top Overlay And Track (38.241mm,36.888mm)(39.376mm,36.888mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.02mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Track (38.241mm,38.468mm)(39.376mm,38.468mm) on Top Overlay Silk Text to Silk Clearance [0.02mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "R60" (62.829mm,51.521mm) on Top Overlay And Track (64.219mm,51.168mm)(65.354mm,51.168mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "R60" (62.829mm,51.521mm) on Top Overlay And Track (62.284mm,51.168mm)(63.419mm,51.168mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "R56" (52.11mm,51.639mm) on Top Overlay And Track (53.45mm,51.269mm)(54.585mm,51.269mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "R56" (52.11mm,51.639mm) on Top Overlay And Track (51.515mm,51.269mm)(52.65mm,51.269mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "R48" (33.085mm,51.698mm) on Top Overlay And Track (32.49mm,51.269mm)(33.625mm,51.269mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "R48" (33.085mm,51.698mm) on Top Overlay And Track (34.425mm,51.269mm)(35.56mm,51.269mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "R52" (43.245mm,51.648mm) on Top Overlay And Track (42.574mm,51.244mm)(43.709mm,51.244mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "R52" (43.245mm,51.648mm) on Top Overlay And Track (44.509mm,51.244mm)(45.644mm,51.244mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "C32" (58.85mm,58.25mm) on Top Overlay And Track (59.17mm,52.92mm)(59.17mm,79.85mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R45" (58.85mm,62.1mm) on Top Overlay And Track (59.17mm,52.92mm)(59.17mm,79.85mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "C33" (58.9mm,65.45mm) on Top Overlay And Track (59.17mm,52.92mm)(59.17mm,79.85mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "C19" (33.65mm,80.205mm) on Top Overlay And Track (1.34mm,79.85mm)(59.17mm,79.85mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R47" (148.4mm,58.19mm) on Top Overlay And Track (134.067mm,59.27mm)(162.067mm,59.27mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "P13" (134.343mm,59.718mm) on Top Overlay And Track (134.067mm,59.27mm)(162.067mm,59.27mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "R29" (50.738mm,57.375mm) on Top Overlay And Track (52.928mm,56.968mm)(52.928mm,58.548mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "R47" (148.4mm,58.19mm) on Top Overlay And Track (148.572mm,55.519mm)(148.572mm,57.805mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "R47" (148.4mm,58.19mm) on Top Overlay And Track (148.572mm,57.805mm)(150.096mm,57.805mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "C12" (84.978mm,36.408mm) on Bottom Overlay And Track (82.134mm,36.211mm)(83.089mm,36.211mm) on Bottom Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Text "C12" (84.978mm,36.408mm) on Bottom Overlay And Track (85.089mm,36.211mm)(86.044mm,36.211mm) on Bottom Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "R24" (77.552mm,36.306mm) on Bottom Overlay And Track (77.91mm,36.466mm)(77.91mm,37.821mm) on Bottom Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "F1" (79.796mm,41.411mm) on Bottom Overlay And Track (77.91mm,41.176mm)(80.31mm,41.176mm) on Bottom Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "R24" (77.552mm,36.306mm) on Bottom Overlay And Track (77.91mm,36.466mm)(80.31mm,36.466mm) on Bottom Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "R24" (77.552mm,36.306mm) on Bottom Overlay And Track (75.425mm,36.084mm)(76.78mm,36.084mm) on Bottom Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "R21" (90.21mm,26.73mm) on Bottom Overlay And Track (88.553mm,27.855mm)(90.953mm,27.855mm) on Bottom Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R18" (87.302mm,26.756mm) on Bottom Overlay And Track (85.366mm,27.855mm)(87.766mm,27.855mm) on Bottom Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "R17" (90.306mm,36.638mm) on Bottom Overlay And Track (90.321mm,36.261mm)(91.676mm,36.261mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "R14" (101.564mm,26.908mm) on Bottom Overlay And Track (101.773mm,27.982mm)(101.773mm,29.337mm) on Bottom Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R14" (101.564mm,26.908mm) on Bottom Overlay And Track (99.373mm,27.982mm)(101.773mm,27.982mm) on Bottom Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R4" (108.523mm,26.933mm) on Bottom Overlay And Track (106.79mm,28.007mm)(109.19mm,28.007mm) on Bottom Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R59" (51.983mm,36.644mm) on Top Overlay And Text "D22" (51.819mm,34.398mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "R57" (55.945mm,37.83mm) on Top Overlay And Text "R63" (55.92mm,36.824mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "R16" (79.136mm,49.53mm) on Top Overlay And Text "C15" (77.205mm,49.53mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "C42" (69.119mm,62.916mm) on Top Overlay And Text "C38" (66.918mm,62.916mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R49" (36.174mm,37.986mm) on Top Overlay And Text "D17" (36.26mm,36.89mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R50" (36.26mm,39.075mm) on Top Overlay And Text "R49" (36.174mm,37.986mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "20171103_1600PM" (96.899mm,67.76mm) on Top Overlay And Text "LH_Traffic_Light(XP)_V2.2" (73.784mm,71.783mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :186

Processing Rule : Silk To Solder Mask (Clearance=0mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Via (75.351mm,46.212mm) from Top Layer to Bottom Layer And Pad U4-3(75.351mm,47.713mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-2(120.295mm,79.183mm) on Top Layer And Pad U5-1(119.645mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-3(120.945mm,79.183mm) on Top Layer And Pad U5-2(120.295mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-4(121.595mm,79.183mm) on Top Layer And Pad U5-3(120.945mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-5(122.245mm,79.183mm) on Top Layer And Pad U5-4(121.595mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-6(122.895mm,79.183mm) on Top Layer And Pad U5-5(122.245mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-7(123.545mm,79.183mm) on Top Layer And Pad U5-6(122.895mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-8(124.195mm,79.183mm) on Top Layer And Pad U5-7(123.545mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-9(124.845mm,79.183mm) on Top Layer And Pad U5-8(124.195mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-10(125.495mm,79.183mm) on Top Layer And Pad U5-9(124.845mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-19(120.295mm,84.983mm) on Top Layer And Pad U5-20(119.645mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-18(120.945mm,84.983mm) on Top Layer And Pad U5-19(120.295mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-17(121.595mm,84.983mm) on Top Layer And Pad U5-18(120.945mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-16(122.245mm,84.983mm) on Top Layer And Pad U5-17(121.595mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-15(122.895mm,84.983mm) on Top Layer And Pad U5-16(122.245mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-14(123.545mm,84.983mm) on Top Layer And Pad U5-15(122.895mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-13(124.195mm,84.983mm) on Top Layer And Pad U5-14(123.545mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-12(124.845mm,84.983mm) on Top Layer And Pad U5-13(124.195mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U5-11(125.495mm,84.983mm) on Top Layer And Pad U5-12(124.845mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (127.904mm,22.133mm) from Top Layer to Bottom Layer And Pad TVS1-2(127.904mm,23.987mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Via (128.996mm,36.814mm) from Top Layer to Bottom Layer And Pad N1-4(128.97mm,38.437mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-99(75.88mm,70.77mm) on Top Layer And Pad MCU1-100(75.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-98(76.38mm,70.77mm) on Top Layer And Pad MCU1-99(75.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-97(76.88mm,70.77mm) on Top Layer And Pad MCU1-98(76.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-96(77.38mm,70.77mm) on Top Layer And Pad MCU1-97(76.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-95(77.88mm,70.77mm) on Top Layer And Pad MCU1-96(77.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-94(78.38mm,70.77mm) on Top Layer And Pad MCU1-95(77.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-93(78.88mm,70.77mm) on Top Layer And Pad MCU1-94(78.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-92(79.38mm,70.77mm) on Top Layer And Pad MCU1-93(78.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-91(79.88mm,70.77mm) on Top Layer And Pad MCU1-92(79.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-90(80.38mm,70.77mm) on Top Layer And Pad MCU1-91(79.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-89(80.88mm,70.77mm) on Top Layer And Pad MCU1-90(80.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-88(81.38mm,70.77mm) on Top Layer And Pad MCU1-89(80.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-87(81.88mm,70.77mm) on Top Layer And Pad MCU1-88(81.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-86(82.38mm,70.77mm) on Top Layer And Pad MCU1-87(81.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-85(82.88mm,70.77mm) on Top Layer And Pad MCU1-86(82.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-84(83.38mm,70.77mm) on Top Layer And Pad MCU1-85(82.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-83(83.88mm,70.77mm) on Top Layer And Pad MCU1-84(83.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-82(84.38mm,70.77mm) on Top Layer And Pad MCU1-83(83.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-81(84.88mm,70.77mm) on Top Layer And Pad MCU1-82(84.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-80(85.38mm,70.77mm) on Top Layer And Pad MCU1-81(84.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-79(85.88mm,70.77mm) on Top Layer And Pad MCU1-80(85.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-78(86.38mm,70.77mm) on Top Layer And Pad MCU1-79(85.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-77(86.88mm,70.77mm) on Top Layer And Pad MCU1-78(86.38mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-76(87.38mm,70.77mm) on Top Layer And Pad MCU1-77(86.88mm,70.77mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-74(88.93mm,68.72mm) on Top Layer And Pad MCU1-75(88.93mm,69.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-73(88.93mm,68.22mm) on Top Layer And Pad MCU1-74(88.93mm,68.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-72(88.93mm,67.72mm) on Top Layer And Pad MCU1-73(88.93mm,68.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-71(88.93mm,67.22mm) on Top Layer And Pad MCU1-72(88.93mm,67.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-70(88.93mm,66.72mm) on Top Layer And Pad MCU1-71(88.93mm,67.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-69(88.93mm,66.22mm) on Top Layer And Pad MCU1-70(88.93mm,66.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-68(88.93mm,65.72mm) on Top Layer And Pad MCU1-69(88.93mm,66.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-67(88.93mm,65.22mm) on Top Layer And Pad MCU1-68(88.93mm,65.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-66(88.93mm,64.72mm) on Top Layer And Pad MCU1-67(88.93mm,65.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-65(88.93mm,64.22mm) on Top Layer And Pad MCU1-66(88.93mm,64.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-64(88.93mm,63.72mm) on Top Layer And Pad MCU1-65(88.93mm,64.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-63(88.93mm,63.22mm) on Top Layer And Pad MCU1-64(88.93mm,63.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-62(88.93mm,62.72mm) on Top Layer And Pad MCU1-63(88.93mm,63.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-61(88.93mm,62.22mm) on Top Layer And Pad MCU1-62(88.93mm,62.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-60(88.93mm,61.72mm) on Top Layer And Pad MCU1-61(88.93mm,62.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-59(88.93mm,61.22mm) on Top Layer And Pad MCU1-60(88.93mm,61.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-58(88.93mm,60.72mm) on Top Layer And Pad MCU1-59(88.93mm,61.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-57(88.93mm,60.22mm) on Top Layer And Pad MCU1-58(88.93mm,60.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-56(88.93mm,59.72mm) on Top Layer And Pad MCU1-57(88.93mm,60.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-55(88.93mm,59.22mm) on Top Layer And Pad MCU1-56(88.93mm,59.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-54(88.93mm,58.72mm) on Top Layer And Pad MCU1-55(88.93mm,59.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-53(88.93mm,58.22mm) on Top Layer And Pad MCU1-54(88.93mm,58.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-52(88.93mm,57.72mm) on Top Layer And Pad MCU1-53(88.93mm,58.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-51(88.93mm,57.22mm) on Top Layer And Pad MCU1-52(88.93mm,57.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-49(86.88mm,55.67mm) on Top Layer And Pad MCU1-50(87.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (88.15mm,55.077mm) from Top Layer to Bottom Layer And Pad MCU1-50(87.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-48(86.38mm,55.67mm) on Top Layer And Pad MCU1-49(86.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-47(85.88mm,55.67mm) on Top Layer And Pad MCU1-48(86.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-46(85.38mm,55.67mm) on Top Layer And Pad MCU1-47(85.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-45(84.88mm,55.67mm) on Top Layer And Pad MCU1-46(85.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-44(84.38mm,55.67mm) on Top Layer And Pad MCU1-45(84.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-43(83.88mm,55.67mm) on Top Layer And Pad MCU1-44(84.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-42(83.38mm,55.67mm) on Top Layer And Pad MCU1-43(83.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-41(82.88mm,55.67mm) on Top Layer And Pad MCU1-42(83.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-40(82.38mm,55.67mm) on Top Layer And Pad MCU1-41(82.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-39(81.88mm,55.67mm) on Top Layer And Pad MCU1-40(82.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-38(81.38mm,55.67mm) on Top Layer And Pad MCU1-39(81.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-37(80.88mm,55.67mm) on Top Layer And Pad MCU1-38(81.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-36(80.38mm,55.67mm) on Top Layer And Pad MCU1-37(80.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-35(79.88mm,55.67mm) on Top Layer And Pad MCU1-36(80.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-34(79.38mm,55.67mm) on Top Layer And Pad MCU1-35(79.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-33(78.88mm,55.67mm) on Top Layer And Pad MCU1-34(79.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-32(78.38mm,55.67mm) on Top Layer And Pad MCU1-33(78.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-31(77.88mm,55.67mm) on Top Layer And Pad MCU1-32(78.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-30(77.38mm,55.67mm) on Top Layer And Pad MCU1-31(77.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-29(76.88mm,55.67mm) on Top Layer And Pad MCU1-30(77.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-28(76.38mm,55.67mm) on Top Layer And Pad MCU1-29(76.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-27(75.88mm,55.67mm) on Top Layer And Pad MCU1-28(76.38mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-26(75.38mm,55.67mm) on Top Layer And Pad MCU1-27(75.88mm,55.67mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-24(73.83mm,57.72mm) on Top Layer And Pad MCU1-25(73.83mm,57.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-23(73.83mm,58.22mm) on Top Layer And Pad MCU1-24(73.83mm,57.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-22(73.83mm,58.72mm) on Top Layer And Pad MCU1-23(73.83mm,58.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-21(73.83mm,59.22mm) on Top Layer And Pad MCU1-22(73.83mm,58.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-20(73.83mm,59.72mm) on Top Layer And Pad MCU1-21(73.83mm,59.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-19(73.83mm,60.22mm) on Top Layer And Pad MCU1-20(73.83mm,59.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-18(73.83mm,60.72mm) on Top Layer And Pad MCU1-19(73.83mm,60.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-17(73.83mm,61.22mm) on Top Layer And Pad MCU1-18(73.83mm,60.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-16(73.83mm,61.72mm) on Top Layer And Pad MCU1-17(73.83mm,61.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-15(73.83mm,62.22mm) on Top Layer And Pad MCU1-16(73.83mm,61.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-14(73.83mm,62.72mm) on Top Layer And Pad MCU1-15(73.83mm,62.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-13(73.83mm,63.22mm) on Top Layer And Pad MCU1-14(73.83mm,62.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Via (75.304mm,62.72mm) from Top Layer to Bottom Layer And Pad MCU1-14(73.83mm,62.72mm) on Top Layer [Top Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-12(73.83mm,63.72mm) on Top Layer And Pad MCU1-13(73.83mm,63.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-11(73.83mm,64.22mm) on Top Layer And Pad MCU1-12(73.83mm,63.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-10(73.83mm,64.72mm) on Top Layer And Pad MCU1-11(73.83mm,64.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-9(73.83mm,65.22mm) on Top Layer And Pad MCU1-10(73.83mm,64.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-8(73.83mm,65.72mm) on Top Layer And Pad MCU1-9(73.83mm,65.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-7(73.83mm,66.22mm) on Top Layer And Pad MCU1-8(73.83mm,65.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-6(73.83mm,66.72mm) on Top Layer And Pad MCU1-7(73.83mm,66.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-5(73.83mm,67.22mm) on Top Layer And Pad MCU1-6(73.83mm,66.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-4(73.83mm,67.72mm) on Top Layer And Pad MCU1-5(73.83mm,67.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-3(73.83mm,68.22mm) on Top Layer And Pad MCU1-4(73.83mm,67.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-2(73.83mm,68.72mm) on Top Layer And Pad MCU1-3(73.83mm,68.22mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad MCU1-1(73.83mm,69.22mm) on Top Layer And Pad MCU1-2(73.83mm,68.72mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (86.992mm,33.207mm) from Top Layer to Bottom Layer And Pad D5-2(85.562mm,32.575mm) on Top Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Via (60.7mm,57.098mm) from Top Layer to Bottom Layer And Pad C32-2(60.67mm,58.269mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (70.05mm,49.65mm) from Top Layer to Bottom Layer And Pad R23-2(71.304mm,49.997mm) on Top Layer [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Via (113.434mm,28.739mm) from Top Layer to Bottom Layer And Pad R37-2(114.408mm,28.762mm) on Top Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (77.637mm,83.423mm) from Top Layer to Bottom Layer And Pad R41-2(77.713mm,84.685mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Via (121.782mm,35.976mm) from Top Layer to Bottom Layer And Pad RS1-3(121.147mm,34.566mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Via (121.782mm,35.976mm) from Top Layer to Bottom Layer And Pad RS1-2(122.417mm,34.566mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (115.331mm,22.234mm) from Top Layer to Bottom Layer And Pad TVS3-1(115.331mm,24.114mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-2(65.031mm,79.183mm) on Top Layer And Pad U6-1(64.381mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-3(65.681mm,79.183mm) on Top Layer And Pad U6-2(65.031mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-4(66.331mm,79.183mm) on Top Layer And Pad U6-3(65.681mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-5(66.981mm,79.183mm) on Top Layer And Pad U6-4(66.331mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-6(67.631mm,79.183mm) on Top Layer And Pad U6-5(66.981mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-7(68.282mm,79.183mm) on Top Layer And Pad U6-6(67.631mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-8(68.931mm,79.183mm) on Top Layer And Pad U6-7(68.282mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-9(69.581mm,79.183mm) on Top Layer And Pad U6-8(68.931mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-10(70.231mm,79.183mm) on Top Layer And Pad U6-9(69.581mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-19(65.031mm,84.983mm) on Top Layer And Pad U6-20(64.381mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-18(65.681mm,84.983mm) on Top Layer And Pad U6-19(65.031mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-17(66.331mm,84.983mm) on Top Layer And Pad U6-18(65.681mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-16(66.981mm,84.983mm) on Top Layer And Pad U6-17(66.331mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-15(67.631mm,84.983mm) on Top Layer And Pad U6-16(66.981mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-14(68.282mm,84.983mm) on Top Layer And Pad U6-15(67.631mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-13(68.931mm,84.983mm) on Top Layer And Pad U6-14(68.282mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-12(69.581mm,84.983mm) on Top Layer And Pad U6-13(68.931mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U6-11(70.231mm,84.983mm) on Top Layer And Pad U6-12(69.581mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-2(92.663mm,79.183mm) on Top Layer And Pad U7-1(92.013mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-3(93.313mm,79.183mm) on Top Layer And Pad U7-2(92.663mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-4(93.963mm,79.183mm) on Top Layer And Pad U7-3(93.313mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-5(94.613mm,79.183mm) on Top Layer And Pad U7-4(93.963mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-6(95.263mm,79.183mm) on Top Layer And Pad U7-5(94.613mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-7(95.913mm,79.183mm) on Top Layer And Pad U7-6(95.263mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-8(96.563mm,79.183mm) on Top Layer And Pad U7-7(95.913mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-9(97.213mm,79.183mm) on Top Layer And Pad U7-8(96.563mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-10(97.863mm,79.183mm) on Top Layer And Pad U7-9(97.213mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-19(92.663mm,84.983mm) on Top Layer And Pad U7-20(92.013mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-18(93.313mm,84.983mm) on Top Layer And Pad U7-19(92.663mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-17(93.963mm,84.983mm) on Top Layer And Pad U7-18(93.313mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-16(94.613mm,84.983mm) on Top Layer And Pad U7-17(93.963mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-15(95.263mm,84.983mm) on Top Layer And Pad U7-16(94.613mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-14(95.913mm,84.983mm) on Top Layer And Pad U7-15(95.263mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-13(96.563mm,84.983mm) on Top Layer And Pad U7-14(95.913mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-12(97.213mm,84.983mm) on Top Layer And Pad U7-13(96.563mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U7-11(97.863mm,84.983mm) on Top Layer And Pad U7-12(97.213mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-2(37.4mm,79.183mm) on Top Layer And Pad U8-1(36.75mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-3(38.05mm,79.183mm) on Top Layer And Pad U8-2(37.4mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-4(38.7mm,79.183mm) on Top Layer And Pad U8-3(38.05mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-5(39.35mm,79.183mm) on Top Layer And Pad U8-4(38.7mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-6(40mm,79.183mm) on Top Layer And Pad U8-5(39.35mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-7(40.65mm,79.183mm) on Top Layer And Pad U8-6(40mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-8(41.3mm,79.183mm) on Top Layer And Pad U8-7(40.65mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-9(41.95mm,79.183mm) on Top Layer And Pad U8-8(41.3mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-10(42.6mm,79.183mm) on Top Layer And Pad U8-9(41.95mm,79.183mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-19(37.4mm,84.983mm) on Top Layer And Pad U8-20(36.75mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-18(38.05mm,84.983mm) on Top Layer And Pad U8-19(37.4mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-17(38.7mm,84.983mm) on Top Layer And Pad U8-18(38.05mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-16(39.35mm,84.983mm) on Top Layer And Pad U8-17(38.7mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-15(40mm,84.983mm) on Top Layer And Pad U8-16(39.35mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-14(40.65mm,84.983mm) on Top Layer And Pad U8-15(40mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-13(41.3mm,84.983mm) on Top Layer And Pad U8-14(40.65mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-12(41.95mm,84.983mm) on Top Layer And Pad U8-13(41.3mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U8-11(42.6mm,84.983mm) on Top Layer And Pad U8-12(41.95mm,84.983mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.124mm < 0.254mm) Between Via (106.237mm,46.136mm) from Top Layer to Bottom Layer And Pad U1-3(106.237mm,47.713mm) on Top Layer [Top Solder] Mask Sliver [0.124mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (92.09mm,48.368mm) from Top Layer to Bottom Layer And Pad U2-4(93.334mm,47.739mm) on Top Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (56.25mm,48.368mm) from Top Layer to Bottom Layer And Pad EL3-1(55.006mm,47.942mm) on Top Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Via (66.83mm,48.372mm) from Top Layer to Bottom Layer And Pad EL4-1(65.75mm,47.739mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Via (81.98mm,48.319mm) from Top Layer to Bottom Layer And Pad U3-4(83.098mm,47.713mm) on Top Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Via (85.663mm,46.161mm) from Top Layer to Bottom Layer And Pad U3-3(85.638mm,47.713mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Via (46.688mm,40.167mm) from Top Layer to Bottom Layer And Pad Q3-3(48.074mm,40.319mm) on Top Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (81.295mm,35.036mm) from Top Layer to Bottom Layer And Pad C12-2(82.599mm,35.011mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Via (78.7mm,30.642mm) from Top Layer to Bottom Layer And Pad R28-1(78.704mm,31.878mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (89.6mm,30.362mm) from Top Layer to Bottom Layer And Pad R21-1(89.753mm,31.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (100.5mm,30.6mm) from Top Layer to Bottom Layer And Pad R14-1(100.573mm,31.827mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (111mm,30.6mm) from Top Layer to Bottom Layer And Pad R5-1(111.114mm,31.827mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (15.65mm,81.95mm) from Top Layer to Bottom Layer And Via (16.7mm,81.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (14.45mm,81.95mm) from Top Layer to Bottom Layer And Via (15.65mm,81.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (15.5mm,73.3mm) from Top Layer to Bottom Layer And Via (16.6mm,73.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (14.4mm,73.3mm) from Top Layer to Bottom Layer And Via (15.5mm,73.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Via (128.761mm,49.387mm) from Top Layer to Bottom Layer And Via (129.85mm,49.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.192mm] / [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Via (97.256mm,45.75mm) from Top Layer to Bottom Layer And Via (98.296mm,45.82mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.239mm] / [Bottom Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (22.8mm,29.15mm) from Top Layer to Bottom Layer And Via (23.85mm,29.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (21.85mm,29.15mm) from Top Layer to Bottom Layer And Via (22.8mm,29.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Via (21.45mm,30.4mm) from Top Layer to Bottom Layer And Via (22.478mm,30.383mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.225mm] / [Bottom Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Via (19.123mm,30.5mm) from Top Layer to Bottom Layer And Via (20.088mm,30.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm] / [Bottom Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Via (18.222mm,30.4mm) from Top Layer to Bottom Layer And Via (19.123mm,30.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.103mm] / [Bottom Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Via (156.17mm,51.55mm) from Top Layer to Bottom Layer And Via (155.9mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.232mm] / [Bottom Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Via (155.938mm,53.55mm) from Top Layer to Bottom Layer And Via (155.9mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm] / [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (154.7mm,51.55mm) from Top Layer to Bottom Layer And Via (154.4mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm] / [Bottom Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (152.6mm,51.55mm) from Top Layer to Bottom Layer And Via (152.8mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.217mm] / [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Via (151.054mm,51.55mm) from Top Layer to Bottom Layer And Via (150.942mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (149.6mm,51.55mm) from Top Layer to Bottom Layer And Via (149.334mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm] / [Bottom Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.254mm) Between Via (146.035mm,51.513mm) from Top Layer to Bottom Layer And Via (146.035mm,52.494mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.179mm] / [Bottom Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (144.574mm,51.513mm) from Top Layer to Bottom Layer And Via (144.699mm,52.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Via (80.2mm,98.45mm) from Top Layer to Bottom Layer And Via (80.3mm,97.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm] / [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Via (78.7mm,98.45mm) from Top Layer to Bottom Layer And Via (78.55mm,97.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.109mm] / [Bottom Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (15.7mm,99.4mm) from Top Layer to Bottom Layer And Via (16.75mm,99.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (121.655mm,42.782mm) from Top Layer to Bottom Layer And Via (120.766mm,42.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Via (121.706mm,42.046mm) from Top Layer to Bottom Layer And Via (121.655mm,42.782mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm] / [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (122.468mm,42.782mm) from Top Layer to Bottom Layer And Via (121.655mm,42.782mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (123.382mm,42.758mm) from Top Layer to Bottom Layer And Via (122.468mm,42.782mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm] / [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Via (122.519mm,42.046mm) from Top Layer to Bottom Layer And Via (122.468mm,42.782mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm] / [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.16mm < 0.254mm) Between Via (124.246mm,42.758mm) from Top Layer to Bottom Layer And Via (123.382mm,42.758mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.16mm] / [Bottom Solder] Mask Sliver [0.16mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.254mm) Between Via (123.382mm,42.046mm) from Top Layer to Bottom Layer And Via (123.382mm,42.758mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm] / [Bottom Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.254mm) Between Via (124.271mm,42.046mm) from Top Layer to Bottom Layer And Via (124.246mm,42.758mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm] / [Bottom Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (123.382mm,42.046mm) from Top Layer to Bottom Layer And Via (124.271mm,42.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm] / [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.16mm < 0.254mm) Between Via (122.519mm,42.046mm) from Top Layer to Bottom Layer And Via (123.382mm,42.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.16mm] / [Bottom Solder] Mask Sliver [0.16mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (121.706mm,42.046mm) from Top Layer to Bottom Layer And Via (122.519mm,42.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (120.715mm,42.046mm) from Top Layer to Bottom Layer And Via (121.706mm,42.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (24.246mm,45.501mm) from Top Layer to Bottom Layer And Via (23.204mm,45.526mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (23.179mm,46.576mm) from Top Layer to Bottom Layer And Via (23.204mm,45.526mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Via (11.843mm,23.504mm) from Top Layer to Bottom Layer And Via (12.994mm,23.581mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm] / [Bottom Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Via (13.096mm,22.539mm) from Top Layer to Bottom Layer And Via (12.994mm,23.581mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.143mm] / [Bottom Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Via (11.775mm,22.463mm) from Top Layer to Bottom Layer And Via (11.843mm,23.504mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm] / [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Via (13.096mm,17.459mm) from Top Layer to Bottom Layer And Via (14.156mm,17.485mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.207mm] / [Bottom Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (13.045mm,18.856mm) from Top Layer to Bottom Layer And Via (14.112mm,18.805mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm] / [Bottom Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Via (13.07mm,20.126mm) from Top Layer to Bottom Layer And Via (14.156mm,20.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm] / [Bottom Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Via (13.07mm,21.295mm) from Top Layer to Bottom Layer And Via (14.112mm,21.371mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm] / [Bottom Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Via (48.9mm,50.251mm) from Top Layer to Bottom Layer And Via (50.353mm,50.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm] / [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (30.614mm,50.314mm) from Top Layer to Bottom Layer And Via (29.314mm,50.314mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.019mm < 0.254mm) Between Via (68.01mm,45.491mm) from Top Layer to Bottom Layer And Via (68.036mm,46.263mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.019mm] / [Bottom Solder] Mask Sliver [0.019mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (27.726mm,42.046mm) from Top Layer to Bottom Layer And Via (27.726mm,42.859mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (26.837mm,42.834mm) from Top Layer to Bottom Layer And Via (27.726mm,42.859mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm] / [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Via (26.024mm,42.885mm) from Top Layer to Bottom Layer And Via (26.837mm,42.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.111mm] / [Bottom Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Via (26.837mm,42.046mm) from Top Layer to Bottom Layer And Via (26.837mm,42.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm] / [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (26.044mm,42.072mm) from Top Layer to Bottom Layer And Via (26.024mm,42.885mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Via (25.288mm,42.91mm) from Top Layer to Bottom Layer And Via (26.024mm,42.885mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm] / [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (25.335mm,42.046mm) from Top Layer to Bottom Layer And Via (25.288mm,42.91mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (26.837mm,42.046mm) from Top Layer to Bottom Layer And Via (27.726mm,42.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm] / [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Via (26.044mm,42.072mm) from Top Layer to Bottom Layer And Via (26.837mm,42.046mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm] / [Bottom Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Via (25.335mm,42.046mm) from Top Layer to Bottom Layer And Via (26.044mm,42.072mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm] / [Bottom Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Via (71.871mm,64.745mm) from Top Layer to Bottom Layer And Via (71.109mm,64.779mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.06mm] / [Bottom Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (24.246mm,46.466mm) from Top Layer to Bottom Layer And Via (24.246mm,45.501mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Via (23.182mm,47.507mm) from Top Layer to Bottom Layer And Via (23.179mm,46.576mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.128mm] / [Bottom Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Via (23.182mm,47.507mm) from Top Layer to Bottom Layer And Via (24.221mm,47.533mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm] / [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (127.7mm,52.984mm) from Top Layer to Bottom Layer And Via (126.888mm,52.349mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.254mm) Between Via (71.278mm,56.972mm) from Top Layer to Bottom Layer And Via (71.262mm,57.81mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.135mm] / [Bottom Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (71.253mm,56.118mm) from Top Layer to Bottom Layer And Via (71.278mm,56.972mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.151mm] / [Bottom Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Via (71.236mm,55.22mm) from Top Layer to Bottom Layer And Via (71.253mm,56.118mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm] / [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Via (71.236mm,54.407mm) from Top Layer to Bottom Layer And Via (71.236mm,55.22mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm] / [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Via (71.185mm,53.451mm) from Top Layer to Bottom Layer And Via (71.236mm,54.407mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.254mm] / [Bottom Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Via (131.55mm,52.75mm) from Top Layer to Bottom Layer And Via (132.25mm,53.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.252mm] / [Bottom Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Via (76.016mm,53.635mm) from Top Layer to Bottom Layer And Via (76.223mm,52.844mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm] / [Bottom Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (23.35mm,79.25mm) from Top Layer to Bottom Layer And Via (22.3mm,79.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Via (29.837mm,76.45mm) from Top Layer to Bottom Layer And Via (28.8mm,76.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm] / [Bottom Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (62.65mm,90.1mm) from Top Layer to Bottom Layer And Via (61.75mm,90.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Via (69.585mm,58.95mm) from Top Layer to Bottom Layer And Via (70.139mm,59.72mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm] / [Bottom Solder] Mask Sliver [0.145mm]
Rule Violations :265

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad EGND4-0(5mm,116mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad EGND1-0(4.898mm,4.873mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad EGND2-0(158mm,5mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad EGND3-0(158mm,116mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=2mm) (Preferred=0.4mm) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.4mm) (InPolygon),(All)
Rule Violations :0


Violations Detected : 455
Time Elapsed        : 00:00:10