// Seed: 2640376352
module module_0 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2
);
  logic id_4;
  ;
  assign id_4 = 1 ? 1'b0 : id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  uwire id_3,
    inout  uwire id_4,
    input  tri1  id_5,
    output wire  id_6,
    input  tri0  id_7,
    output wire  id_8
);
  assign id_8 = 1;
  wire id_10;
  assign id_4 = -1;
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1
  );
endmodule
