// test ROM for use in testbench
//
//         ROM Address        ASM        Binary                Remarks
//
1001    // 0000 0000 0000;    LDI #1;    00010000 00000001;    ACC = 1
2000    // 0000 0000 0001;    STA [0];   00100000 00000000;    RAM[0] = ACC = 1
8008    // 0000 0000 0010;    ADI #8;    10000000 00001000;    ACC += 8

7005    // 0000 0000 0011;    JMP #5;    01110000 00000101;    PC = ROM[5]
1000    // 0000 0000 0100;    LDI #0;    00010000 00000000;    JMP over this
1004    // 0000 0000 0101;    LDI #4;    00010000 00000100;    ACC = 4

1011    // 0000 0000 0110;    SUB #1;    10100000 00000001;    ACC -= 1
0110    // 0000 0000 0111;    BRZ #9;    01100000 00001001;    break; PC=9
0111    // 0000 0000 1000;    JMP #6;    01110000 00000110;    while (ACC != 0); PC=6

1007    // 0000 0000 1001;    LDI #7;    00010000 00000111;    ACC = 7
2001    // 0000 0000 1010;    STA #1;    00100000 00000001;    RAM[1] = ACC = 7
1002    // 0000 0000 1011;    LDI #2;    00010000 00000010;    ACC = 2
9001    // 0000 0000 1100;    ADD [1];   10010000 00000010;    ACC += RAM[1]  (ACC == 9)
3000    // 0000 0000 1101;    OUT;       00110000 00000000;    OUT = ACC

1000    // 0000 0000 1110;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0000 1111;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0000;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0001;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0010;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0011;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0100;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0101;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0110;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 0111;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1000;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1001;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1010;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1011;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1100;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1101;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1110;    ADI #0;    10000000 00000000;    ACC += 0; NOP
1000    // 0000 0001 1111;    ADI #0;    10000000 00000000;    ACC += 0; NOP
