
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001247c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020ac  08012538  08012538  00022538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080145e4  080145e4  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  080145e4  080145e4  000245e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080145ec  080145ec  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080145ec  080145ec  000245ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080145f4  080145f4  000245f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  080145f8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  200006d8  08014cd0  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f10  08014cd0  00030f10  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001994b  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000398f  00000000  00000000  0004a08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001818  00000000  00000000  0004da20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012dc  00000000  00000000  0004f238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000217c3  00000000  00000000  00050514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e606  00000000  00000000  00071cd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cae01  00000000  00000000  000902dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007204  00000000  00000000  0015b0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001622e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012520 	.word	0x08012520

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08012520 	.word	0x08012520

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08014080 	.word	0x08014080
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46c6      	mov	lr, r8
 80025ac:	b500      	push	{lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b2:	f001 fb93 	bl	8003cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b6:	f000 fa37 	bl	8002a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ba:	f000 fcc9 	bl	8002f50 <MX_GPIO_Init>
  MX_RTC_Init();
 80025be:	f000 fa89 	bl	8002ad4 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c2:	f000 fb69 	bl	8002c98 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c6:	f000 fb29 	bl	8002c1c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025ca:	f000 fba3 	bl	8002d14 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025ce:	f000 fbef 	bl	8002db0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d2:	f000 fc3b 	bl	8002e4c <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d6:	f000 fc87 	bl	8002ee8 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025da:	4b89      	ldr	r3, [pc, #548]	; (8002800 <main+0x258>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 fdba 	bl	8003158 <send_debug_logs>

  my_sys_init () ;
 80025e4:	f000 fde8 	bl	80031b8 <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u\0" , sys_mode ) ;
 80025e8:	4b86      	ldr	r3, [pc, #536]	; (8002804 <main+0x25c>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	001a      	movs	r2, r3
 80025ee:	4986      	ldr	r1, [pc, #536]	; (8002808 <main+0x260>)
 80025f0:	4b86      	ldr	r3, [pc, #536]	; (800280c <main+0x264>)
 80025f2:	0018      	movs	r0, r3
 80025f4:	f009 f97c 	bl	800b8f0 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80025f8:	4b84      	ldr	r3, [pc, #528]	; (800280c <main+0x264>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f000 fdac 	bl	8003158 <send_debug_logs>

  my_tim_init () ;
 8002600:	f000 ff68 	bl	80034d4 <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002604:	2002      	movs	r0, #2
 8002606:	f000 fe55 	bl	80032b4 <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 800260a:	f000 fe85 	bl	8003318 <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 800260e:	4b80      	ldr	r3, [pc, #512]	; (8002810 <main+0x268>)
 8002610:	0018      	movs	r0, r3
 8002612:	f006 fee9 	bl	80093e8 <my_gnss_acq_coordinates>
 8002616:	0003      	movs	r3, r0
 8002618:	001a      	movs	r2, r3
 800261a:	4b7e      	ldr	r3, [pc, #504]	; (8002814 <main+0x26c>)
 800261c:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 800261e:	f000 fe95 	bl	800334c <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002622:	4b7d      	ldr	r3, [pc, #500]	; (8002818 <main+0x270>)
 8002624:	0018      	movs	r0, r3
 8002626:	f007 f865 	bl	80096f4 <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu\0" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 800262a:	4b79      	ldr	r3, [pc, #484]	; (8002810 <main+0x268>)
 800262c:	7c1b      	ldrb	r3, [r3, #16]
 800262e:	001e      	movs	r6, r3
 8002630:	4b77      	ldr	r3, [pc, #476]	; (8002810 <main+0x268>)
 8002632:	689c      	ldr	r4, [r3, #8]
 8002634:	68dd      	ldr	r5, [r3, #12]
 8002636:	4b76      	ldr	r3, [pc, #472]	; (8002810 <main+0x268>)
 8002638:	8a5b      	ldrh	r3, [r3, #18]
 800263a:	4698      	mov	r8, r3
 800263c:	4b74      	ldr	r3, [pc, #464]	; (8002810 <main+0x268>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	213c      	movs	r1, #60	; 0x3c
 8002642:	0018      	movs	r0, r3
 8002644:	f7fd fd7a 	bl	800013c <__udivsi3>
 8002648:	0003      	movs	r3, r0
 800264a:	4a74      	ldr	r2, [pc, #464]	; (800281c <main+0x274>)
 800264c:	4974      	ldr	r1, [pc, #464]	; (8002820 <main+0x278>)
 800264e:	486f      	ldr	r0, [pc, #444]	; (800280c <main+0x264>)
 8002650:	9305      	str	r3, [sp, #20]
 8002652:	4643      	mov	r3, r8
 8002654:	9304      	str	r3, [sp, #16]
 8002656:	9402      	str	r4, [sp, #8]
 8002658:	9503      	str	r5, [sp, #12]
 800265a:	9601      	str	r6, [sp, #4]
 800265c:	4b6e      	ldr	r3, [pc, #440]	; (8002818 <main+0x270>)
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	23af      	movs	r3, #175	; 0xaf
 8002662:	f009 f945 	bl	800b8f0 <sprintf>
  send_debug_logs ( dbg_payload ) ;
 8002666:	4b69      	ldr	r3, [pc, #420]	; (800280c <main+0x264>)
 8002668:	0018      	movs	r0, r3
 800266a:	f000 fd75 	bl	8003158 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 800266e:	4b69      	ldr	r3, [pc, #420]	; (8002814 <main+0x26c>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2201      	movs	r2, #1
 8002674:	4053      	eors	r3, r2
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d027      	beq.n	80026cc <main+0x124>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800267c:	4b69      	ldr	r3, [pc, #420]	; (8002824 <main+0x27c>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	0018      	movs	r0, r3
 8002682:	f007 f879 	bl	8009778 <my_rtc_set_alarm>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d020      	beq.n	80026cc <main+0x124>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode\0" , __FILE__ , __LINE__ ) ;
 800268a:	4a64      	ldr	r2, [pc, #400]	; (800281c <main+0x274>)
 800268c:	4966      	ldr	r1, [pc, #408]	; (8002828 <main+0x280>)
 800268e:	485f      	ldr	r0, [pc, #380]	; (800280c <main+0x264>)
 8002690:	23b5      	movs	r3, #181	; 0xb5
 8002692:	f009 f92d 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002696:	4b5d      	ldr	r3, [pc, #372]	; (800280c <main+0x264>)
 8002698:	0018      	movs	r0, r3
 800269a:	f000 fd5d 	bl	8003158 <send_debug_logs>
		  my_tim_stop () ;
 800269e:	f000 ff35 	bl	800350c <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 80026a2:	4b62      	ldr	r3, [pc, #392]	; (800282c <main+0x284>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 80026a8:	f001 ffac 	bl	8004604 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026ac:	4b5a      	ldr	r3, [pc, #360]	; (8002818 <main+0x270>)
 80026ae:	0018      	movs	r0, r3
 80026b0:	f007 f820 	bl	80096f4 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026b4:	4a59      	ldr	r2, [pc, #356]	; (800281c <main+0x274>)
 80026b6:	495e      	ldr	r1, [pc, #376]	; (8002830 <main+0x288>)
 80026b8:	4854      	ldr	r0, [pc, #336]	; (800280c <main+0x264>)
 80026ba:	4b57      	ldr	r3, [pc, #348]	; (8002818 <main+0x270>)
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	23bb      	movs	r3, #187	; 0xbb
 80026c0:	f009 f916 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026c4:	4b51      	ldr	r3, [pc, #324]	; (800280c <main+0x264>)
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 fd46 	bl	8003158 <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 80026cc:	f006 fde6 	bl	800929c <my_astro_init>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	2301      	movs	r3, #1
 80026d6:	4053      	eors	r3, r2
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d01e      	beq.n	800271c <main+0x174>
  {
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026de:	4b4e      	ldr	r3, [pc, #312]	; (8002818 <main+0x270>)
 80026e0:	0018      	movs	r0, r3
 80026e2:	f007 f807 	bl	80096f4 <my_rtc_get_dt_s>
	  sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026e6:	4a4d      	ldr	r2, [pc, #308]	; (800281c <main+0x274>)
 80026e8:	4952      	ldr	r1, [pc, #328]	; (8002834 <main+0x28c>)
 80026ea:	4848      	ldr	r0, [pc, #288]	; (800280c <main+0x264>)
 80026ec:	4b4a      	ldr	r3, [pc, #296]	; (8002818 <main+0x270>)
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	23c3      	movs	r3, #195	; 0xc3
 80026f2:	f009 f8fd 	bl	800b8f0 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 80026f6:	4b45      	ldr	r3, [pc, #276]	; (800280c <main+0x264>)
 80026f8:	0018      	movs	r0, r3
 80026fa:	f000 fd2d 	bl	8003158 <send_debug_logs>
	  HAL_NVIC_SystemReset () ;
 80026fe:	f001 fcac 	bl	800405a <HAL_NVIC_SystemReset>
 8002702:	e0b5      	b.n	8002870 <main+0x2c8>
  }
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin\0" , __FILE__ , __LINE__ ) ;
 8002704:	4a45      	ldr	r2, [pc, #276]	; (800281c <main+0x274>)
 8002706:	494c      	ldr	r1, [pc, #304]	; (8002838 <main+0x290>)
 8002708:	4840      	ldr	r0, [pc, #256]	; (800280c <main+0x264>)
 800270a:	23cb      	movs	r3, #203	; 0xcb
 800270c:	f009 f8f0 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002710:	4b3e      	ldr	r3, [pc, #248]	; (800280c <main+0x264>)
 8002712:	0018      	movs	r0, r3
 8002714:	f000 fd20 	bl	8003158 <send_debug_logs>
		  my_astro_handle_evt () ;
 8002718:	f006 fe20 	bl	800935c <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 800271c:	f000 fec8 	bl	80034b0 <my_astro_evt_pin>
 8002720:	1e03      	subs	r3, r0, #0
 8002722:	d1ef      	bne.n	8002704 <main+0x15c>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s\0" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 8002724:	4b45      	ldr	r3, [pc, #276]	; (800283c <main+0x294>)
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	4698      	mov	r8, r3
 800272a:	4b39      	ldr	r3, [pc, #228]	; (8002810 <main+0x268>)
 800272c:	689c      	ldr	r4, [r3, #8]
 800272e:	68dd      	ldr	r5, [r3, #12]
 8002730:	4b37      	ldr	r3, [pc, #220]	; (8002810 <main+0x268>)
 8002732:	8a5b      	ldrh	r3, [r3, #18]
 8002734:	001e      	movs	r6, r3
 8002736:	4b36      	ldr	r3, [pc, #216]	; (8002810 <main+0x268>)
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	213c      	movs	r1, #60	; 0x3c
 800273c:	0018      	movs	r0, r3
 800273e:	f7fd fcfd 	bl	800013c <__udivsi3>
 8002742:	0003      	movs	r3, r0
 8002744:	001a      	movs	r2, r3
 8002746:	4b3e      	ldr	r3, [pc, #248]	; (8002840 <main+0x298>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	493e      	ldr	r1, [pc, #248]	; (8002844 <main+0x29c>)
 800274c:	483e      	ldr	r0, [pc, #248]	; (8002848 <main+0x2a0>)
 800274e:	9304      	str	r3, [sp, #16]
 8002750:	9203      	str	r2, [sp, #12]
 8002752:	9602      	str	r6, [sp, #8]
 8002754:	9400      	str	r4, [sp, #0]
 8002756:	9501      	str	r5, [sp, #4]
 8002758:	4642      	mov	r2, r8
 800275a:	f009 f8c9 	bl	800b8f0 <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload: %s\0" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800275e:	4a2f      	ldr	r2, [pc, #188]	; (800281c <main+0x274>)
 8002760:	493a      	ldr	r1, [pc, #232]	; (800284c <main+0x2a4>)
 8002762:	482a      	ldr	r0, [pc, #168]	; (800280c <main+0x264>)
 8002764:	4b38      	ldr	r3, [pc, #224]	; (8002848 <main+0x2a0>)
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	23d0      	movs	r3, #208	; 0xd0
 800276a:	f009 f8c1 	bl	800b8f0 <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 800276e:	4b27      	ldr	r3, [pc, #156]	; (800280c <main+0x264>)
 8002770:	0018      	movs	r0, r3
 8002772:	f000 fcf1 	bl	8003158 <send_debug_logs>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002776:	4b26      	ldr	r3, [pc, #152]	; (8002810 <main+0x268>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	4b25      	ldr	r3, [pc, #148]	; (8002810 <main+0x268>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	0019      	movs	r1, r3
 8002780:	0010      	movs	r0, r2
 8002782:	f006 fe21 	bl	80093c8 <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002786:	4b2d      	ldr	r3, [pc, #180]	; (800283c <main+0x294>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	b291      	uxth	r1, r2
 800278e:	4a2b      	ldr	r2, [pc, #172]	; (800283c <main+0x294>)
 8002790:	8011      	strh	r1, [r2, #0]
 8002792:	4a2d      	ldr	r2, [pc, #180]	; (8002848 <main+0x2a0>)
 8002794:	0011      	movs	r1, r2
 8002796:	0018      	movs	r0, r3
 8002798:	f006 fdb8 	bl	800930c <my_astro_add_payload_2_queue>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800279c:	4b21      	ldr	r3, [pc, #132]	; (8002824 <main+0x27c>)
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	0018      	movs	r0, r3
 80027a2:	f006 ffe9 	bl	8009778 <my_rtc_set_alarm>
 80027a6:	1e03      	subs	r3, r0, #0
 80027a8:	d062      	beq.n	8002870 <main+0x2c8>
	  {
		  sprintf ( dbg_payload , "%s,%d,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE\0" , __FILE__ , __LINE__ ) ;
 80027aa:	4a1c      	ldr	r2, [pc, #112]	; (800281c <main+0x274>)
 80027ac:	4928      	ldr	r1, [pc, #160]	; (8002850 <main+0x2a8>)
 80027ae:	4817      	ldr	r0, [pc, #92]	; (800280c <main+0x264>)
 80027b0:	23d6      	movs	r3, #214	; 0xd6
 80027b2:	f009 f89d 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027b6:	4b15      	ldr	r3, [pc, #84]	; (800280c <main+0x264>)
 80027b8:	0018      	movs	r0, r3
 80027ba:	f000 fccd 	bl	8003158 <send_debug_logs>
		  my_tim_stop () ;
 80027be:	f000 fea5 	bl	800350c <my_tim_stop>
		  HAL_SuspendTick () ;
 80027c2:	f001 fb35 	bl	8003e30 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 80027c6:	4b19      	ldr	r3, [pc, #100]	; (800282c <main+0x284>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	01db      	lsls	r3, r3, #7
 80027d0:	2102      	movs	r1, #2
 80027d2:	0018      	movs	r0, r3
 80027d4:	f001 fede 	bl	8004594 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80027d8:	f001 fb38 	bl	8003e4c <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027dc:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <main+0x270>)
 80027de:	0018      	movs	r0, r3
 80027e0:	f006 ff88 	bl	80096f4 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s, Wake-up\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80027e4:	4a0d      	ldr	r2, [pc, #52]	; (800281c <main+0x274>)
 80027e6:	491b      	ldr	r1, [pc, #108]	; (8002854 <main+0x2ac>)
 80027e8:	4808      	ldr	r0, [pc, #32]	; (800280c <main+0x264>)
 80027ea:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <main+0x270>)
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	23de      	movs	r3, #222	; 0xde
 80027f0:	f009 f87e 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80027f4:	4b05      	ldr	r3, [pc, #20]	; (800280c <main+0x264>)
 80027f6:	0018      	movs	r0, r3
 80027f8:	f000 fcae 	bl	8003158 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 80027fc:	e038      	b.n	8002870 <main+0x2c8>
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	20000000 	.word	0x20000000
 8002804:	20000b1c 	.word	0x20000b1c
 8002808:	08012564 	.word	0x08012564
 800280c:	20000a20 	.word	0x20000a20
 8002810:	20000bd8 	.word	0x20000bd8
 8002814:	20000bf1 	.word	0x20000bf1
 8002818:	20000b20 	.word	0x20000b20
 800281c:	08012578 	.word	0x08012578
 8002820:	0801258c 	.word	0x0801258c
 8002824:	20000008 	.word	0x20000008
 8002828:	080125cc 	.word	0x080125cc
 800282c:	20000bf0 	.word	0x20000bf0
 8002830:	080125ec 	.word	0x080125ec
 8002834:	080125f8 	.word	0x080125f8
 8002838:	08012618 	.word	0x08012618
 800283c:	20000b34 	.word	0x20000b34
 8002840:	20000004 	.word	0x20000004
 8002844:	08012630 	.word	0x08012630
 8002848:	20000b38 	.word	0x20000b38
 800284c:	08012644 	.word	0x08012644
 8002850:	08012658 	.word	0x08012658
 8002854:	0801268c 	.word	0x0801268c
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin\0" , __FILE__ , __LINE__ ) ;
 8002858:	4a64      	ldr	r2, [pc, #400]	; (80029ec <main+0x444>)
 800285a:	4965      	ldr	r1, [pc, #404]	; (80029f0 <main+0x448>)
 800285c:	4865      	ldr	r0, [pc, #404]	; (80029f4 <main+0x44c>)
 800285e:	23eb      	movs	r3, #235	; 0xeb
 8002860:	f009 f846 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002864:	4b63      	ldr	r3, [pc, #396]	; (80029f4 <main+0x44c>)
 8002866:	0018      	movs	r0, r3
 8002868:	f000 fc76 	bl	8003158 <send_debug_logs>
		  my_astro_handle_evt () ;
 800286c:	f006 fd76 	bl	800935c <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 8002870:	f000 fe1e 	bl	80034b0 <my_astro_evt_pin>
 8002874:	1e03      	subs	r3, r0, #0
 8002876:	d1ef      	bne.n	8002858 <main+0x2b0>
	  }
	  if ( my_rtc_alarm_flag )
 8002878:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <main+0x450>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d100      	bne.n	8002882 <main+0x2da>
 8002880:	e078      	b.n	8002974 <main+0x3cc>
	  {
		  my_rtc_alarm_flag = false ;
 8002882:	4b5d      	ldr	r3, [pc, #372]	; (80029f8 <main+0x450>)
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 8002888:	f000 fd46 	bl	8003318 <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 800288c:	4b5b      	ldr	r3, [pc, #364]	; (80029fc <main+0x454>)
 800288e:	0018      	movs	r0, r3
 8002890:	f006 fdaa 	bl	80093e8 <my_gnss_acq_coordinates>
 8002894:	0003      	movs	r3, r0
 8002896:	001a      	movs	r2, r3
 8002898:	4b59      	ldr	r3, [pc, #356]	; (8002a00 <main+0x458>)
 800289a:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 800289c:	f000 fd56 	bl	800334c <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80028a0:	4b58      	ldr	r3, [pc, #352]	; (8002a04 <main+0x45c>)
 80028a2:	0018      	movs	r0, r3
 80028a4:	f006 ff26 	bl	80096f4 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu\0" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 80028a8:	4b54      	ldr	r3, [pc, #336]	; (80029fc <main+0x454>)
 80028aa:	7c1b      	ldrb	r3, [r3, #16]
 80028ac:	001e      	movs	r6, r3
 80028ae:	4b53      	ldr	r3, [pc, #332]	; (80029fc <main+0x454>)
 80028b0:	689c      	ldr	r4, [r3, #8]
 80028b2:	68dd      	ldr	r5, [r3, #12]
 80028b4:	4b51      	ldr	r3, [pc, #324]	; (80029fc <main+0x454>)
 80028b6:	8a5b      	ldrh	r3, [r3, #18]
 80028b8:	4698      	mov	r8, r3
 80028ba:	4b50      	ldr	r3, [pc, #320]	; (80029fc <main+0x454>)
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	213c      	movs	r1, #60	; 0x3c
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7fd fc3b 	bl	800013c <__udivsi3>
 80028c6:	0003      	movs	r3, r0
 80028c8:	4a48      	ldr	r2, [pc, #288]	; (80029ec <main+0x444>)
 80028ca:	494f      	ldr	r1, [pc, #316]	; (8002a08 <main+0x460>)
 80028cc:	4849      	ldr	r0, [pc, #292]	; (80029f4 <main+0x44c>)
 80028ce:	9305      	str	r3, [sp, #20]
 80028d0:	4643      	mov	r3, r8
 80028d2:	9304      	str	r3, [sp, #16]
 80028d4:	9402      	str	r4, [sp, #8]
 80028d6:	9503      	str	r5, [sp, #12]
 80028d8:	9601      	str	r6, [sp, #4]
 80028da:	4b4a      	ldr	r3, [pc, #296]	; (8002a04 <main+0x45c>)
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	23f6      	movs	r3, #246	; 0xf6
 80028e0:	f009 f806 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80028e4:	4b43      	ldr	r3, [pc, #268]	; (80029f4 <main+0x44c>)
 80028e6:	0018      	movs	r0, r3
 80028e8:	f000 fc36 	bl	8003158 <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 80028ec:	4b44      	ldr	r3, [pc, #272]	; (8002a00 <main+0x458>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d03f      	beq.n	8002974 <main+0x3cc>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 80028f4:	4b41      	ldr	r3, [pc, #260]	; (80029fc <main+0x454>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4b40      	ldr	r3, [pc, #256]	; (80029fc <main+0x454>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	0019      	movs	r1, r3
 80028fe:	0010      	movs	r0, r2
 8002900:	f006 fd62 	bl	80093c8 <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld\0" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002904:	4b41      	ldr	r3, [pc, #260]	; (8002a0c <main+0x464>)
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	4698      	mov	r8, r3
 800290a:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <main+0x454>)
 800290c:	689c      	ldr	r4, [r3, #8]
 800290e:	68dd      	ldr	r5, [r3, #12]
 8002910:	4b3a      	ldr	r3, [pc, #232]	; (80029fc <main+0x454>)
 8002912:	8a5b      	ldrh	r3, [r3, #18]
 8002914:	001e      	movs	r6, r3
 8002916:	4b39      	ldr	r3, [pc, #228]	; (80029fc <main+0x454>)
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	213c      	movs	r1, #60	; 0x3c
 800291c:	0018      	movs	r0, r3
 800291e:	f7fd fc0d 	bl	800013c <__udivsi3>
 8002922:	0003      	movs	r3, r0
 8002924:	469c      	mov	ip, r3
 8002926:	4b35      	ldr	r3, [pc, #212]	; (80029fc <main+0x454>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	4b34      	ldr	r3, [pc, #208]	; (80029fc <main+0x454>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	4938      	ldr	r1, [pc, #224]	; (8002a10 <main+0x468>)
 8002930:	4838      	ldr	r0, [pc, #224]	; (8002a14 <main+0x46c>)
 8002932:	9305      	str	r3, [sp, #20]
 8002934:	9204      	str	r2, [sp, #16]
 8002936:	4663      	mov	r3, ip
 8002938:	9303      	str	r3, [sp, #12]
 800293a:	9602      	str	r6, [sp, #8]
 800293c:	9400      	str	r4, [sp, #0]
 800293e:	9501      	str	r5, [sp, #4]
 8002940:	4642      	mov	r2, r8
 8002942:	f008 ffd5 	bl	800b8f0 <sprintf>
			  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002946:	4b31      	ldr	r3, [pc, #196]	; (8002a0c <main+0x464>)
 8002948:	881b      	ldrh	r3, [r3, #0]
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	b291      	uxth	r1, r2
 800294e:	4a2f      	ldr	r2, [pc, #188]	; (8002a0c <main+0x464>)
 8002950:	8011      	strh	r1, [r2, #0]
 8002952:	4a30      	ldr	r2, [pc, #192]	; (8002a14 <main+0x46c>)
 8002954:	0011      	movs	r1, r2
 8002956:	0018      	movs	r0, r3
 8002958:	f006 fcd8 	bl	800930c <my_astro_add_payload_2_queue>
			  sprintf ( dbg_payload , "%s,%d,payload: %s\0" , __FILE__ , __LINE__ , my_astro_payload ) ;
 800295c:	4a23      	ldr	r2, [pc, #140]	; (80029ec <main+0x444>)
 800295e:	492e      	ldr	r1, [pc, #184]	; (8002a18 <main+0x470>)
 8002960:	4824      	ldr	r0, [pc, #144]	; (80029f4 <main+0x44c>)
 8002962:	4b2c      	ldr	r3, [pc, #176]	; (8002a14 <main+0x46c>)
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	23fd      	movs	r3, #253	; 0xfd
 8002968:	f008 ffc2 	bl	800b8f0 <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 800296c:	4b21      	ldr	r3, [pc, #132]	; (80029f4 <main+0x44c>)
 800296e:	0018      	movs	r0, r3
 8002970:	f000 fbf2 	bl	8003158 <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 8002974:	4b29      	ldr	r3, [pc, #164]	; (8002a1c <main+0x474>)
 8002976:	881b      	ldrh	r3, [r3, #0]
 8002978:	0018      	movs	r0, r3
 800297a:	f006 fefd 	bl	8009778 <my_rtc_set_alarm>
 800297e:	1e03      	subs	r3, r0, #0
 8002980:	d100      	bne.n	8002984 <main+0x3dc>
 8002982:	e775      	b.n	8002870 <main+0x2c8>
	  {
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002984:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <main+0x45c>)
 8002986:	0018      	movs	r0, r3
 8002988:	f006 feb4 	bl	80096f4 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800298c:	2382      	movs	r3, #130	; 0x82
 800298e:	005c      	lsls	r4, r3, #1
 8002990:	4a16      	ldr	r2, [pc, #88]	; (80029ec <main+0x444>)
 8002992:	4923      	ldr	r1, [pc, #140]	; (8002a20 <main+0x478>)
 8002994:	4817      	ldr	r0, [pc, #92]	; (80029f4 <main+0x44c>)
 8002996:	4b1b      	ldr	r3, [pc, #108]	; (8002a04 <main+0x45c>)
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	0023      	movs	r3, r4
 800299c:	f008 ffa8 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029a0:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <main+0x44c>)
 80029a2:	0018      	movs	r0, r3
 80029a4:	f000 fbd8 	bl	8003158 <send_debug_logs>
		  my_tim_stop () ;
 80029a8:	f000 fdb0 	bl	800350c <my_tim_stop>
		  HAL_SuspendTick () ;
 80029ac:	f001 fa40 	bl	8003e30 <HAL_SuspendTick>
		  my_rtc_alarm_flag = false ;
 80029b0:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <main+0x450>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 80029b6:	2380      	movs	r3, #128	; 0x80
 80029b8:	01db      	lsls	r3, r3, #7
 80029ba:	2102      	movs	r1, #2
 80029bc:	0018      	movs	r0, r3
 80029be:	f001 fde9 	bl	8004594 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 80029c2:	f001 fa43 	bl	8003e4c <HAL_ResumeTick>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80029c6:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <main+0x45c>)
 80029c8:	0018      	movs	r0, r3
 80029ca:	f006 fe93 	bl	80096f4 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s\0" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80029ce:	2386      	movs	r3, #134	; 0x86
 80029d0:	005c      	lsls	r4, r3, #1
 80029d2:	4a06      	ldr	r2, [pc, #24]	; (80029ec <main+0x444>)
 80029d4:	4913      	ldr	r1, [pc, #76]	; (8002a24 <main+0x47c>)
 80029d6:	4807      	ldr	r0, [pc, #28]	; (80029f4 <main+0x44c>)
 80029d8:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <main+0x45c>)
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	0023      	movs	r3, r4
 80029de:	f008 ff87 	bl	800b8f0 <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80029e2:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <main+0x44c>)
 80029e4:	0018      	movs	r0, r3
 80029e6:	f000 fbb7 	bl	8003158 <send_debug_logs>
	  while ( my_astro_evt_pin () )
 80029ea:	e741      	b.n	8002870 <main+0x2c8>
 80029ec:	08012578 	.word	0x08012578
 80029f0:	08012618 	.word	0x08012618
 80029f4:	20000a20 	.word	0x20000a20
 80029f8:	20000bf0 	.word	0x20000bf0
 80029fc:	20000bd8 	.word	0x20000bd8
 8002a00:	20000bf1 	.word	0x20000bf1
 8002a04:	20000b20 	.word	0x20000b20
 8002a08:	0801258c 	.word	0x0801258c
 8002a0c:	20000b34 	.word	0x20000b34
 8002a10:	080126a0 	.word	0x080126a0
 8002a14:	20000b38 	.word	0x20000b38
 8002a18:	08012644 	.word	0x08012644
 8002a1c:	20000008 	.word	0x20000008
 8002a20:	080126b8 	.word	0x080126b8
 8002a24:	080126f0 	.word	0x080126f0

08002a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a28:	b590      	push	{r4, r7, lr}
 8002a2a:	b095      	sub	sp, #84	; 0x54
 8002a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a2e:	2414      	movs	r4, #20
 8002a30:	193b      	adds	r3, r7, r4
 8002a32:	0018      	movs	r0, r3
 8002a34:	233c      	movs	r3, #60	; 0x3c
 8002a36:	001a      	movs	r2, r3
 8002a38:	2100      	movs	r1, #0
 8002a3a:	f008 ffef 	bl	800ba1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	0018      	movs	r0, r3
 8002a42:	2310      	movs	r3, #16
 8002a44:	001a      	movs	r2, r3
 8002a46:	2100      	movs	r1, #0
 8002a48:	f008 ffe8 	bl	800ba1c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	0018      	movs	r0, r3
 8002a52:	f001 fdf1 	bl	8004638 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002a56:	f001 fd8f 	bl	8004578 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <SystemClock_Config+0xa8>)
 8002a5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ad0 <SystemClock_Config+0xa8>)
 8002a60:	2118      	movs	r1, #24
 8002a62:	438a      	bics	r2, r1
 8002a64:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002a66:	193b      	adds	r3, r7, r4
 8002a68:	2206      	movs	r2, #6
 8002a6a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	2201      	movs	r2, #1
 8002a70:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a72:	193b      	adds	r3, r7, r4
 8002a74:	2280      	movs	r2, #128	; 0x80
 8002a76:	0052      	lsls	r2, r2, #1
 8002a78:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a80:	193b      	adds	r3, r7, r4
 8002a82:	2240      	movs	r2, #64	; 0x40
 8002a84:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a86:	193b      	adds	r3, r7, r4
 8002a88:	2200      	movs	r2, #0
 8002a8a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a8c:	193b      	adds	r3, r7, r4
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f001 fe1e 	bl	80046d0 <HAL_RCC_OscConfig>
 8002a94:	1e03      	subs	r3, r0, #0
 8002a96:	d001      	beq.n	8002a9c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002a98:	f000 fd8c 	bl	80035b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a9c:	1d3b      	adds	r3, r7, #4
 8002a9e:	2207      	movs	r2, #7
 8002aa0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ab4:	1d3b      	adds	r3, r7, #4
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f002 f969 	bl	8004d90 <HAL_RCC_ClockConfig>
 8002abe:	1e03      	subs	r3, r0, #0
 8002ac0:	d001      	beq.n	8002ac6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002ac2:	f000 fd77 	bl	80035b4 <Error_Handler>
  }
}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b015      	add	sp, #84	; 0x54
 8002acc:	bd90      	pop	{r4, r7, pc}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	40021000 	.word	0x40021000

08002ad4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b090      	sub	sp, #64	; 0x40
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002ada:	232c      	movs	r3, #44	; 0x2c
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	0018      	movs	r0, r3
 8002ae0:	2314      	movs	r3, #20
 8002ae2:	001a      	movs	r2, r3
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	f008 ff99 	bl	800ba1c <memset>
  RTC_DateTypeDef sDate = {0};
 8002aea:	2328      	movs	r3, #40	; 0x28
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002af2:	003b      	movs	r3, r7
 8002af4:	0018      	movs	r0, r3
 8002af6:	2328      	movs	r3, #40	; 0x28
 8002af8:	001a      	movs	r2, r3
 8002afa:	2100      	movs	r1, #0
 8002afc:	f008 ff8e 	bl	800ba1c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b00:	4b44      	ldr	r3, [pc, #272]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b02:	4a45      	ldr	r2, [pc, #276]	; (8002c18 <MX_RTC_Init+0x144>)
 8002b04:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002b06:	4b43      	ldr	r3, [pc, #268]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002b0c:	4b41      	ldr	r3, [pc, #260]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b0e:	227f      	movs	r2, #127	; 0x7f
 8002b10:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002b12:	4b40      	ldr	r3, [pc, #256]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002b18:	4b3e      	ldr	r3, [pc, #248]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002b1e:	4b3d      	ldr	r3, [pc, #244]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002b24:	4b3b      	ldr	r3, [pc, #236]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002b2a:	4b3a      	ldr	r3, [pc, #232]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b2c:	2280      	movs	r2, #128	; 0x80
 8002b2e:	05d2      	lsls	r2, r2, #23
 8002b30:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002b32:	4b38      	ldr	r3, [pc, #224]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b38:	4b36      	ldr	r3, [pc, #216]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f002 fd0e 	bl	800555c <HAL_RTC_Init>
 8002b40:	1e03      	subs	r3, r0, #0
 8002b42:	d001      	beq.n	8002b48 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002b44:	f000 fd36 	bl	80035b4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002b48:	212c      	movs	r1, #44	; 0x2c
 8002b4a:	187b      	adds	r3, r7, r1
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002b50:	187b      	adds	r3, r7, r1
 8002b52:	2200      	movs	r2, #0
 8002b54:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002b56:	187b      	adds	r3, r7, r1
 8002b58:	2200      	movs	r2, #0
 8002b5a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002b5c:	187b      	adds	r3, r7, r1
 8002b5e:	2200      	movs	r2, #0
 8002b60:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b62:	187b      	adds	r3, r7, r1
 8002b64:	2200      	movs	r2, #0
 8002b66:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b68:	187b      	adds	r3, r7, r1
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b6e:	1879      	adds	r1, r7, r1
 8002b70:	4b28      	ldr	r3, [pc, #160]	; (8002c14 <MX_RTC_Init+0x140>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	0018      	movs	r0, r3
 8002b76:	f002 fd93 	bl	80056a0 <HAL_RTC_SetTime>
 8002b7a:	1e03      	subs	r3, r0, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002b7e:	f000 fd19 	bl	80035b4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002b82:	2128      	movs	r1, #40	; 0x28
 8002b84:	187b      	adds	r3, r7, r1
 8002b86:	2206      	movs	r2, #6
 8002b88:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002b8a:	187b      	adds	r3, r7, r1
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002b90:	187b      	adds	r3, r7, r1
 8002b92:	2201      	movs	r2, #1
 8002b94:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	2200      	movs	r2, #0
 8002b9a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b9c:	1879      	adds	r1, r7, r1
 8002b9e:	4b1d      	ldr	r3, [pc, #116]	; (8002c14 <MX_RTC_Init+0x140>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f002 fe80 	bl	80058a8 <HAL_RTC_SetDate>
 8002ba8:	1e03      	subs	r3, r0, #0
 8002baa:	d001      	beq.n	8002bb0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002bac:	f000 fd02 	bl	80035b4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002bb0:	003b      	movs	r3, r7
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002bb6:	003b      	movs	r3, r7
 8002bb8:	2200      	movs	r2, #0
 8002bba:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002bbc:	003b      	movs	r3, r7
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002bc2:	003b      	movs	r3, r7
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002bc8:	003b      	movs	r3, r7
 8002bca:	2200      	movs	r2, #0
 8002bcc:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002bce:	003b      	movs	r3, r7
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002bd4:	003b      	movs	r3, r7
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002bda:	003b      	movs	r3, r7
 8002bdc:	2200      	movs	r2, #0
 8002bde:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002be0:	003b      	movs	r3, r7
 8002be2:	2200      	movs	r2, #0
 8002be4:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002be6:	003b      	movs	r3, r7
 8002be8:	2220      	movs	r2, #32
 8002bea:	2101      	movs	r1, #1
 8002bec:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002bee:	003b      	movs	r3, r7
 8002bf0:	2280      	movs	r2, #128	; 0x80
 8002bf2:	0052      	lsls	r2, r2, #1
 8002bf4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002bf6:	0039      	movs	r1, r7
 8002bf8:	4b06      	ldr	r3, [pc, #24]	; (8002c14 <MX_RTC_Init+0x140>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f002 ff33 	bl	8005a68 <HAL_RTC_SetAlarm_IT>
 8002c02:	1e03      	subs	r3, r0, #0
 8002c04:	d001      	beq.n	8002c0a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002c06:	f000 fcd5 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b010      	add	sp, #64	; 0x40
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	200006f4 	.word	0x200006f4
 8002c18:	40002800 	.word	0x40002800

08002c1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c20:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c22:	4a1c      	ldr	r2, [pc, #112]	; (8002c94 <MX_SPI1_Init+0x78>)
 8002c24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c26:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c28:	2282      	movs	r2, #130	; 0x82
 8002c2a:	0052      	lsls	r2, r2, #1
 8002c2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c2e:	4b18      	ldr	r3, [pc, #96]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c34:	4b16      	ldr	r3, [pc, #88]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c36:	22e0      	movs	r2, #224	; 0xe0
 8002c38:	00d2      	lsls	r2, r2, #3
 8002c3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c3c:	4b14      	ldr	r3, [pc, #80]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c42:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c4a:	2280      	movs	r2, #128	; 0x80
 8002c4c:	0092      	lsls	r2, r2, #2
 8002c4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c50:	4b0f      	ldr	r3, [pc, #60]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c56:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c62:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c6a:	2207      	movs	r2, #7
 8002c6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c76:	2208      	movs	r2, #8
 8002c78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c7a:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <MX_SPI1_Init+0x74>)
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	f003 f9d3 	bl	8006028 <HAL_SPI_Init>
 8002c82:	1e03      	subs	r3, r0, #0
 8002c84:	d001      	beq.n	8002c8a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002c86:	f000 fc95 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000720 	.word	0x20000720
 8002c94:	40013000 	.word	0x40013000

08002c98 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	230c      	movs	r3, #12
 8002ca4:	001a      	movs	r2, r3
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	f008 feb8 	bl	800ba1c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cac:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cae:	4a16      	ldr	r2, [pc, #88]	; (8002d08 <MX_TIM6_Init+0x70>)
 8002cb0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002cb2:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cb4:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <MX_TIM6_Init+0x74>)
 8002cb6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cb8:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002cbe:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cc0:	4a13      	ldr	r2, [pc, #76]	; (8002d10 <MX_TIM6_Init+0x78>)
 8002cc2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc4:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f003 fa63 	bl	8006198 <HAL_TIM_Base_Init>
 8002cd2:	1e03      	subs	r3, r0, #0
 8002cd4:	d001      	beq.n	8002cda <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002cd6:	f000 fc6d 	bl	80035b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cda:	1d3b      	adds	r3, r7, #4
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce0:	1d3b      	adds	r3, r7, #4
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ce6:	1d3a      	adds	r2, r7, #4
 8002ce8:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <MX_TIM6_Init+0x6c>)
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f003 fcfb 	bl	80066e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	1e03      	subs	r3, r0, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002cf6:	f000 fc5d 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	b004      	add	sp, #16
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	20000784 	.word	0x20000784
 8002d08:	40001000 	.word	0x40001000
 8002d0c:	00003e7f 	.word	0x00003e7f
 8002d10:	000003e7 	.word	0x000003e7

08002d14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d18:	4b23      	ldr	r3, [pc, #140]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d1a:	4a24      	ldr	r2, [pc, #144]	; (8002dac <MX_USART1_UART_Init+0x98>)
 8002d1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d1e:	4b22      	ldr	r3, [pc, #136]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d20:	22e1      	movs	r2, #225	; 0xe1
 8002d22:	0252      	lsls	r2, r2, #9
 8002d24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d26:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d2c:	4b1e      	ldr	r3, [pc, #120]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d32:	4b1d      	ldr	r3, [pc, #116]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d38:	4b1b      	ldr	r3, [pc, #108]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d3a:	220c      	movs	r2, #12
 8002d3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d44:	4b18      	ldr	r3, [pc, #96]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d4a:	4b17      	ldr	r3, [pc, #92]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d50:	4b15      	ldr	r3, [pc, #84]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d56:	4b14      	ldr	r3, [pc, #80]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d5c:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f003 fd50 	bl	8006804 <HAL_UART_Init>
 8002d64:	1e03      	subs	r3, r0, #0
 8002d66:	d001      	beq.n	8002d6c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002d68:	f000 fc24 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d6c:	4b0e      	ldr	r3, [pc, #56]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d6e:	2100      	movs	r1, #0
 8002d70:	0018      	movs	r0, r3
 8002d72:	f004 fd2b 	bl	80077cc <HAL_UARTEx_SetTxFifoThreshold>
 8002d76:	1e03      	subs	r3, r0, #0
 8002d78:	d001      	beq.n	8002d7e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002d7a:	f000 fc1b 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d80:	2100      	movs	r1, #0
 8002d82:	0018      	movs	r0, r3
 8002d84:	f004 fd62 	bl	800784c <HAL_UARTEx_SetRxFifoThreshold>
 8002d88:	1e03      	subs	r3, r0, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002d8c:	f000 fc12 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <MX_USART1_UART_Init+0x94>)
 8002d92:	0018      	movs	r0, r3
 8002d94:	f004 fce0 	bl	8007758 <HAL_UARTEx_DisableFifoMode>
 8002d98:	1e03      	subs	r3, r0, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002d9c:	f000 fc0a 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002da0:	46c0      	nop			; (mov r8, r8)
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	200007d0 	.word	0x200007d0
 8002dac:	40013800 	.word	0x40013800

08002db0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002db4:	4b23      	ldr	r3, [pc, #140]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002db6:	4a24      	ldr	r2, [pc, #144]	; (8002e48 <MX_USART2_UART_Init+0x98>)
 8002db8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002dba:	4b22      	ldr	r3, [pc, #136]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dbc:	22e1      	movs	r2, #225	; 0xe1
 8002dbe:	0252      	lsls	r2, r2, #9
 8002dc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002dc2:	4b20      	ldr	r3, [pc, #128]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002dc8:	4b1e      	ldr	r3, [pc, #120]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002dce:	4b1d      	ldr	r3, [pc, #116]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002dd4:	4b1b      	ldr	r3, [pc, #108]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dda:	4b1a      	ldr	r3, [pc, #104]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de0:	4b18      	ldr	r3, [pc, #96]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002de6:	4b17      	ldr	r3, [pc, #92]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dec:	4b15      	ldr	r3, [pc, #84]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002df2:	4b14      	ldr	r3, [pc, #80]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002df8:	4b12      	ldr	r3, [pc, #72]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	f003 fd02 	bl	8006804 <HAL_UART_Init>
 8002e00:	1e03      	subs	r3, r0, #0
 8002e02:	d001      	beq.n	8002e08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002e04:	f000 fbd6 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e08:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f004 fcdd 	bl	80077cc <HAL_UARTEx_SetTxFifoThreshold>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d001      	beq.n	8002e1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002e16:	f000 fbcd 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e1a:	4b0a      	ldr	r3, [pc, #40]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f004 fd14 	bl	800784c <HAL_UARTEx_SetRxFifoThreshold>
 8002e24:	1e03      	subs	r3, r0, #0
 8002e26:	d001      	beq.n	8002e2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002e28:	f000 fbc4 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <MX_USART2_UART_Init+0x94>)
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f004 fc92 	bl	8007758 <HAL_UARTEx_DisableFifoMode>
 8002e34:	1e03      	subs	r3, r0, #0
 8002e36:	d001      	beq.n	8002e3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002e38:	f000 fbbc 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e3c:	46c0      	nop			; (mov r8, r8)
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	20000864 	.word	0x20000864
 8002e48:	40004400 	.word	0x40004400

08002e4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e50:	4b23      	ldr	r3, [pc, #140]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e52:	4a24      	ldr	r2, [pc, #144]	; (8002ee4 <MX_USART3_UART_Init+0x98>)
 8002e54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002e56:	4b22      	ldr	r3, [pc, #136]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e58:	2296      	movs	r2, #150	; 0x96
 8002e5a:	0192      	lsls	r2, r2, #6
 8002e5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e5e:	4b20      	ldr	r3, [pc, #128]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e64:	4b1e      	ldr	r3, [pc, #120]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e70:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e72:	220c      	movs	r2, #12
 8002e74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e76:	4b1a      	ldr	r3, [pc, #104]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e7c:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e82:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e88:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e8e:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e94:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002e96:	0018      	movs	r0, r3
 8002e98:	f003 fcb4 	bl	8006804 <HAL_UART_Init>
 8002e9c:	1e03      	subs	r3, r0, #0
 8002e9e:	d001      	beq.n	8002ea4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002ea0:	f000 fb88 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ea4:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f004 fc8f 	bl	80077cc <HAL_UARTEx_SetTxFifoThreshold>
 8002eae:	1e03      	subs	r3, r0, #0
 8002eb0:	d001      	beq.n	8002eb6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002eb2:	f000 fb7f 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002eb8:	2100      	movs	r1, #0
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f004 fcc6 	bl	800784c <HAL_UARTEx_SetRxFifoThreshold>
 8002ec0:	1e03      	subs	r3, r0, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002ec4:	f000 fb76 	bl	80035b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <MX_USART3_UART_Init+0x94>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f004 fc44 	bl	8007758 <HAL_UARTEx_DisableFifoMode>
 8002ed0:	1e03      	subs	r3, r0, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002ed4:	f000 fb6e 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ed8:	46c0      	nop			; (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	200008f8 	.word	0x200008f8
 8002ee4:	40004800 	.word	0x40004800

08002ee8 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002eec:	4b16      	ldr	r3, [pc, #88]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002eee:	4a17      	ldr	r2, [pc, #92]	; (8002f4c <MX_USART5_UART_Init+0x64>)
 8002ef0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002ef4:	2296      	movs	r2, #150	; 0x96
 8002ef6:	0192      	lsls	r2, r2, #6
 8002ef8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002efa:	4b13      	ldr	r3, [pc, #76]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002f00:	4b11      	ldr	r3, [pc, #68]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002f06:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002f0c:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f0e:	220c      	movs	r2, #12
 8002f10:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f12:	4b0d      	ldr	r3, [pc, #52]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f24:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f2a:	4b07      	ldr	r3, [pc, #28]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002f30:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <MX_USART5_UART_Init+0x60>)
 8002f32:	0018      	movs	r0, r3
 8002f34:	f003 fc66 	bl	8006804 <HAL_UART_Init>
 8002f38:	1e03      	subs	r3, r0, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002f3c:	f000 fb3a 	bl	80035b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002f40:	46c0      	nop			; (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	2000098c 	.word	0x2000098c
 8002f4c:	40005000 	.word	0x40005000

08002f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f50:	b590      	push	{r4, r7, lr}
 8002f52:	b08b      	sub	sp, #44	; 0x2c
 8002f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f56:	2414      	movs	r4, #20
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	2314      	movs	r3, #20
 8002f5e:	001a      	movs	r2, r3
 8002f60:	2100      	movs	r1, #0
 8002f62:	f008 fd5b 	bl	800ba1c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f66:	4b76      	ldr	r3, [pc, #472]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f6a:	4b75      	ldr	r3, [pc, #468]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f6c:	2104      	movs	r1, #4
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	635a      	str	r2, [r3, #52]	; 0x34
 8002f72:	4b73      	ldr	r3, [pc, #460]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f76:	2204      	movs	r2, #4
 8002f78:	4013      	ands	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7e:	4b70      	ldr	r3, [pc, #448]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f82:	4b6f      	ldr	r3, [pc, #444]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f84:	2101      	movs	r1, #1
 8002f86:	430a      	orrs	r2, r1
 8002f88:	635a      	str	r2, [r3, #52]	; 0x34
 8002f8a:	4b6d      	ldr	r3, [pc, #436]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f96:	4b6a      	ldr	r3, [pc, #424]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f9a:	4b69      	ldr	r3, [pc, #420]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002f9c:	2102      	movs	r1, #2
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	635a      	str	r2, [r3, #52]	; 0x34
 8002fa2:	4b67      	ldr	r3, [pc, #412]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	4013      	ands	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fae:	4b64      	ldr	r3, [pc, #400]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fb2:	4b63      	ldr	r3, [pc, #396]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fb4:	2108      	movs	r1, #8
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	635a      	str	r2, [r3, #52]	; 0x34
 8002fba:	4b61      	ldr	r3, [pc, #388]	; (8003140 <MX_GPIO_Init+0x1f0>)
 8002fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fbe:	2208      	movs	r2, #8
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	607b      	str	r3, [r7, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002fc6:	23a0      	movs	r3, #160	; 0xa0
 8002fc8:	05db      	lsls	r3, r3, #23
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2110      	movs	r1, #16
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f001 fab5 	bl	800453e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002fd4:	495b      	ldr	r1, [pc, #364]	; (8003144 <MX_GPIO_Init+0x1f4>)
 8002fd6:	4b5c      	ldr	r3, [pc, #368]	; (8003148 <MX_GPIO_Init+0x1f8>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f001 faaf 	bl	800453e <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8002fe0:	2380      	movs	r3, #128	; 0x80
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	4858      	ldr	r0, [pc, #352]	; (8003148 <MX_GPIO_Init+0x1f8>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	0019      	movs	r1, r3
 8002fea:	f001 faa8 	bl	800453e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 8002fee:	4b57      	ldr	r3, [pc, #348]	; (800314c <MX_GPIO_Init+0x1fc>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2103      	movs	r1, #3
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f001 faa2 	bl	800453e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8002ffa:	193b      	adds	r3, r7, r4
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003000:	193b      	adds	r3, r7, r4
 8003002:	2288      	movs	r2, #136	; 0x88
 8003004:	0352      	lsls	r2, r2, #13
 8003006:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	193b      	adds	r3, r7, r4
 800300a:	2200      	movs	r2, #0
 800300c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 800300e:	193a      	adds	r2, r7, r4
 8003010:	23a0      	movs	r3, #160	; 0xa0
 8003012:	05db      	lsls	r3, r3, #23
 8003014:	0011      	movs	r1, r2
 8003016:	0018      	movs	r0, r3
 8003018:	f001 f830 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 800301c:	193b      	adds	r3, r7, r4
 800301e:	2202      	movs	r2, #2
 8003020:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003022:	193b      	adds	r3, r7, r4
 8003024:	2200      	movs	r2, #0
 8003026:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003028:	193b      	adds	r3, r7, r4
 800302a:	2200      	movs	r2, #0
 800302c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 800302e:	193a      	adds	r2, r7, r4
 8003030:	23a0      	movs	r3, #160	; 0xa0
 8003032:	05db      	lsls	r3, r3, #23
 8003034:	0011      	movs	r1, r2
 8003036:	0018      	movs	r0, r3
 8003038:	f001 f820 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 800303c:	193b      	adds	r3, r7, r4
 800303e:	2210      	movs	r2, #16
 8003040:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003042:	193b      	adds	r3, r7, r4
 8003044:	2201      	movs	r2, #1
 8003046:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003048:	193b      	adds	r3, r7, r4
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304e:	193b      	adds	r3, r7, r4
 8003050:	2200      	movs	r2, #0
 8003052:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003054:	193a      	adds	r2, r7, r4
 8003056:	23a0      	movs	r3, #160	; 0xa0
 8003058:	05db      	lsls	r3, r3, #23
 800305a:	0011      	movs	r1, r2
 800305c:	0018      	movs	r0, r3
 800305e:	f001 f80d 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8003062:	193b      	adds	r3, r7, r4
 8003064:	4a3a      	ldr	r2, [pc, #232]	; (8003150 <MX_GPIO_Init+0x200>)
 8003066:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003068:	193b      	adds	r3, r7, r4
 800306a:	2201      	movs	r2, #1
 800306c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	193b      	adds	r3, r7, r4
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003074:	193b      	adds	r3, r7, r4
 8003076:	2200      	movs	r2, #0
 8003078:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307a:	193b      	adds	r3, r7, r4
 800307c:	4a32      	ldr	r2, [pc, #200]	; (8003148 <MX_GPIO_Init+0x1f8>)
 800307e:	0019      	movs	r1, r3
 8003080:	0010      	movs	r0, r2
 8003082:	f000 fffb 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8003086:	0021      	movs	r1, r4
 8003088:	187b      	adds	r3, r7, r1
 800308a:	2224      	movs	r2, #36	; 0x24
 800308c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800308e:	187b      	adds	r3, r7, r1
 8003090:	2288      	movs	r2, #136	; 0x88
 8003092:	0352      	lsls	r2, r2, #13
 8003094:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003096:	187b      	adds	r3, r7, r1
 8003098:	2200      	movs	r2, #0
 800309a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800309c:	000c      	movs	r4, r1
 800309e:	187b      	adds	r3, r7, r1
 80030a0:	4a29      	ldr	r2, [pc, #164]	; (8003148 <MX_GPIO_Init+0x1f8>)
 80030a2:	0019      	movs	r1, r3
 80030a4:	0010      	movs	r0, r2
 80030a6:	f000 ffe9 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 80030aa:	0021      	movs	r1, r4
 80030ac:	187b      	adds	r3, r7, r1
 80030ae:	2280      	movs	r2, #128	; 0x80
 80030b0:	0192      	lsls	r2, r2, #6
 80030b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80030b4:	000c      	movs	r4, r1
 80030b6:	193b      	adds	r3, r7, r4
 80030b8:	2211      	movs	r2, #17
 80030ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	193b      	adds	r3, r7, r4
 80030be:	2200      	movs	r2, #0
 80030c0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	2200      	movs	r2, #0
 80030c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 80030c8:	193b      	adds	r3, r7, r4
 80030ca:	4a1f      	ldr	r2, [pc, #124]	; (8003148 <MX_GPIO_Init+0x1f8>)
 80030cc:	0019      	movs	r1, r3
 80030ce:	0010      	movs	r0, r2
 80030d0:	f000 ffd4 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	4a1f      	ldr	r2, [pc, #124]	; (8003154 <MX_GPIO_Init+0x204>)
 80030d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	2200      	movs	r2, #0
 80030de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	193b      	adds	r3, r7, r4
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	193b      	adds	r3, r7, r4
 80030e8:	4a17      	ldr	r2, [pc, #92]	; (8003148 <MX_GPIO_Init+0x1f8>)
 80030ea:	0019      	movs	r1, r3
 80030ec:	0010      	movs	r0, r2
 80030ee:	f000 ffc5 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 80030f2:	193b      	adds	r3, r7, r4
 80030f4:	2203      	movs	r2, #3
 80030f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f8:	193b      	adds	r3, r7, r4
 80030fa:	2201      	movs	r2, #1
 80030fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fe:	193b      	adds	r3, r7, r4
 8003100:	2200      	movs	r2, #0
 8003102:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003104:	193b      	adds	r3, r7, r4
 8003106:	2200      	movs	r2, #0
 8003108:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800310a:	193b      	adds	r3, r7, r4
 800310c:	4a0f      	ldr	r2, [pc, #60]	; (800314c <MX_GPIO_Init+0x1fc>)
 800310e:	0019      	movs	r1, r3
 8003110:	0010      	movs	r0, r2
 8003112:	f000 ffb3 	bl	800407c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003116:	0021      	movs	r1, r4
 8003118:	187b      	adds	r3, r7, r1
 800311a:	220c      	movs	r2, #12
 800311c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800311e:	187b      	adds	r3, r7, r1
 8003120:	2200      	movs	r2, #0
 8003122:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003124:	187b      	adds	r3, r7, r1
 8003126:	2201      	movs	r2, #1
 8003128:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800312a:	187b      	adds	r3, r7, r1
 800312c:	4a07      	ldr	r2, [pc, #28]	; (800314c <MX_GPIO_Init+0x1fc>)
 800312e:	0019      	movs	r1, r3
 8003130:	0010      	movs	r0, r2
 8003132:	f000 ffa3 	bl	800407c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	46bd      	mov	sp, r7
 800313a:	b00b      	add	sp, #44	; 0x2c
 800313c:	bd90      	pop	{r4, r7, pc}
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	40021000 	.word	0x40021000
 8003144:	0000a403 	.word	0x0000a403
 8003148:	50000400 	.word	0x50000400
 800314c:	50000c00 	.word	0x50000c00
 8003150:	00008c03 	.word	0x00008c03
 8003154:	00004040 	.word	0x00004040

08003158 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	0018      	movs	r0, r3
 8003164:	f7fc ffce 	bl	8000104 <strlen>
 8003168:	0003      	movs	r3, r0
 800316a:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2bfa      	cmp	r3, #250	; 0xfa
 8003170:	d908      	bls.n	8003184 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8003172:	23fa      	movs	r3, #250	; 0xfa
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	490d      	ldr	r1, [pc, #52]	; (80031ac <send_debug_logs+0x54>)
 8003178:	480d      	ldr	r0, [pc, #52]	; (80031b0 <send_debug_logs+0x58>)
 800317a:	222a      	movs	r2, #42	; 0x2a
 800317c:	f003 fbd8 	bl	8006930 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8003180:	23fa      	movs	r3, #250	; 0xfa
 8003182:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	b29a      	uxth	r2, r3
 8003188:	23fa      	movs	r3, #250	; 0xfa
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	4808      	ldr	r0, [pc, #32]	; (80031b0 <send_debug_logs+0x58>)
 8003190:	f003 fbce 	bl	8006930 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8003194:	23fa      	movs	r3, #250	; 0xfa
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4906      	ldr	r1, [pc, #24]	; (80031b4 <send_debug_logs+0x5c>)
 800319a:	4805      	ldr	r0, [pc, #20]	; (80031b0 <send_debug_logs+0x58>)
 800319c:	2201      	movs	r2, #1
 800319e:	f003 fbc7 	bl	8006930 <HAL_UART_Transmit>
}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	46bd      	mov	sp, r7
 80031a6:	b004      	add	sp, #16
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	080126fc 	.word	0x080126fc
 80031b0:	20000864 	.word	0x20000864
 80031b4:	08012728 	.word	0x08012728

080031b8 <my_sys_init>:
// System functions
void my_sys_init ( void )
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 80031bc:	4b36      	ldr	r3, [pc, #216]	; (8003298 <my_sys_init+0xe0>)
 80031be:	2200      	movs	r2, #0
 80031c0:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 80031c2:	4b35      	ldr	r3, [pc, #212]	; (8003298 <my_sys_init+0xe0>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 80031c8:	4b34      	ldr	r3, [pc, #208]	; (800329c <my_sys_init+0xe4>)
 80031ca:	2104      	movs	r1, #4
 80031cc:	0018      	movs	r0, r3
 80031ce:	f001 f999 	bl	8004504 <HAL_GPIO_ReadPin>
 80031d2:	0003      	movs	r3, r0
 80031d4:	1e5a      	subs	r2, r3, #1
 80031d6:	4193      	sbcs	r3, r2
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	4b31      	ldr	r3, [pc, #196]	; (80032a0 <my_sys_init+0xe8>)
 80031dc:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 80031de:	4b2f      	ldr	r3, [pc, #188]	; (800329c <my_sys_init+0xe4>)
 80031e0:	2108      	movs	r1, #8
 80031e2:	0018      	movs	r0, r3
 80031e4:	f001 f98e 	bl	8004504 <HAL_GPIO_ReadPin>
 80031e8:	0003      	movs	r3, r0
 80031ea:	1e5a      	subs	r2, r3, #1
 80031ec:	4193      	sbcs	r3, r2
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	4b2c      	ldr	r3, [pc, #176]	; (80032a4 <my_sys_init+0xec>)
 80031f2:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 80031f4:	4b2a      	ldr	r3, [pc, #168]	; (80032a0 <my_sys_init+0xe8>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	2201      	movs	r2, #1
 80031fa:	4053      	eors	r3, r2
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d010      	beq.n	8003224 <my_sys_init+0x6c>
 8003202:	4b28      	ldr	r3, [pc, #160]	; (80032a4 <my_sys_init+0xec>)
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	2201      	movs	r2, #1
 8003208:	4053      	eors	r3, r2
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	d009      	beq.n	8003224 <my_sys_init+0x6c>
	{
		sys_mode = 0 ;
 8003210:	4b25      	ldr	r3, [pc, #148]	; (80032a8 <my_sys_init+0xf0>)
 8003212:	2200      	movs	r2, #0
 8003214:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = MY_RTC_ALARM_1H ;
 8003216:	4b25      	ldr	r3, [pc, #148]	; (80032ac <my_sys_init+0xf4>)
 8003218:	22e1      	movs	r2, #225	; 0xe1
 800321a:	0112      	lsls	r2, r2, #4
 800321c:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = FIX_ACQ_THS_2MIN ;
 800321e:	4b24      	ldr	r3, [pc, #144]	; (80032b0 <my_sys_init+0xf8>)
 8003220:	2278      	movs	r2, #120	; 0x78
 8003222:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && !sw2 )
 8003224:	4b1e      	ldr	r3, [pc, #120]	; (80032a0 <my_sys_init+0xe8>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d010      	beq.n	800324e <my_sys_init+0x96>
 800322c:	4b1d      	ldr	r3, [pc, #116]	; (80032a4 <my_sys_init+0xec>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2201      	movs	r2, #1
 8003232:	4053      	eors	r3, r2
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d009      	beq.n	800324e <my_sys_init+0x96>
	{
		sys_mode = 1 ;
 800323a:	4b1b      	ldr	r3, [pc, #108]	; (80032a8 <my_sys_init+0xf0>)
 800323c:	2201      	movs	r2, #1
 800323e:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = MY_RTC_ALARM_1H ;
 8003240:	4b1a      	ldr	r3, [pc, #104]	; (80032ac <my_sys_init+0xf4>)
 8003242:	22e1      	movs	r2, #225	; 0xe1
 8003244:	0112      	lsls	r2, r2, #4
 8003246:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = FIX_ACQ_THS_2MIN ;
 8003248:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <my_sys_init+0xf8>)
 800324a:	2278      	movs	r2, #120	; 0x78
 800324c:	801a      	strh	r2, [r3, #0]
	}
	if ( !sw1 && sw2 )
 800324e:	4b14      	ldr	r3, [pc, #80]	; (80032a0 <my_sys_init+0xe8>)
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	2201      	movs	r2, #1
 8003254:	4053      	eors	r3, r2
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00e      	beq.n	800327a <my_sys_init+0xc2>
 800325c:	4b11      	ldr	r3, [pc, #68]	; (80032a4 <my_sys_init+0xec>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <my_sys_init+0xc2>
	{
		sys_mode = 2 ;
 8003264:	4b10      	ldr	r3, [pc, #64]	; (80032a8 <my_sys_init+0xf0>)
 8003266:	2202      	movs	r2, #2
 8003268:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = MY_RTC_ALARM_5MIN ;
 800326a:	4b10      	ldr	r3, [pc, #64]	; (80032ac <my_sys_init+0xf4>)
 800326c:	2296      	movs	r2, #150	; 0x96
 800326e:	0052      	lsls	r2, r2, #1
 8003270:	801a      	strh	r2, [r3, #0]
		fix_acq_ths = FIX_ACQ_THS_10MIN ;
 8003272:	4b0f      	ldr	r3, [pc, #60]	; (80032b0 <my_sys_init+0xf8>)
 8003274:	2296      	movs	r2, #150	; 0x96
 8003276:	0092      	lsls	r2, r2, #2
 8003278:	801a      	strh	r2, [r3, #0]
	}
	if ( sw1 && sw2 )
 800327a:	4b09      	ldr	r3, [pc, #36]	; (80032a0 <my_sys_init+0xe8>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d006      	beq.n	8003290 <my_sys_init+0xd8>
 8003282:	4b08      	ldr	r3, [pc, #32]	; (80032a4 <my_sys_init+0xec>)
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <my_sys_init+0xd8>
	{
		sys_mode = 3 ;
 800328a:	4b07      	ldr	r3, [pc, #28]	; (80032a8 <my_sys_init+0xf0>)
 800328c:	2203      	movs	r2, #3
 800328e:	701a      	strb	r2, [r3, #0]
	}
}
 8003290:	46c0      	nop			; (mov r8, r8)
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	20000bd8 	.word	0x20000bd8
 800329c:	50000c00 	.word	0x50000c00
 80032a0:	20000b1a 	.word	0x20000b1a
 80032a4:	20000b1b 	.word	0x20000b1b
 80032a8:	20000b1c 	.word	0x20000b1c
 80032ac:	20000008 	.word	0x20000008
 80032b0:	20000016 	.word	0x20000016

080032b4 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	0002      	movs	r2, r0
 80032bc:	1dfb      	adds	r3, r7, #7
 80032be:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Wczenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 80032c0:	1dfb      	adds	r3, r7, #7
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d10e      	bne.n	80032e6 <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 80032c8:	2380      	movs	r3, #128	; 0x80
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	4811      	ldr	r0, [pc, #68]	; (8003314 <my_ant_sw_pos+0x60>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	0019      	movs	r1, r3
 80032d2:	f001 f934 	bl	800453e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 80032d6:	2380      	movs	r3, #128	; 0x80
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	480e      	ldr	r0, [pc, #56]	; (8003314 <my_ant_sw_pos+0x60>)
 80032dc:	2201      	movs	r2, #1
 80032de:	0019      	movs	r1, r3
 80032e0:	f001 f92d 	bl	800453e <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 80032e4:	e011      	b.n	800330a <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 80032e6:	1dfb      	adds	r3, r7, #7
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d10d      	bne.n	800330a <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	4808      	ldr	r0, [pc, #32]	; (8003314 <my_ant_sw_pos+0x60>)
 80032f4:	2201      	movs	r2, #1
 80032f6:	0019      	movs	r1, r3
 80032f8:	f001 f921 	bl	800453e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 80032fc:	2380      	movs	r3, #128	; 0x80
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4804      	ldr	r0, [pc, #16]	; (8003314 <my_ant_sw_pos+0x60>)
 8003302:	2200      	movs	r2, #0
 8003304:	0019      	movs	r1, r3
 8003306:	f001 f91a 	bl	800453e <HAL_GPIO_WritePin>
}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b002      	add	sp, #8
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	50000400 	.word	0x50000400

08003318 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 800331c:	2001      	movs	r0, #1
 800331e:	f7ff ffc9 	bl	80032b4 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003322:	2380      	movs	r3, #128	; 0x80
 8003324:	021b      	lsls	r3, r3, #8
 8003326:	4808      	ldr	r0, [pc, #32]	; (8003348 <my_gnss_sw_on+0x30>)
 8003328:	2201      	movs	r2, #1
 800332a:	0019      	movs	r1, r3
 800332c:	f001 f907 	bl	800453e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8003330:	2380      	movs	r3, #128	; 0x80
 8003332:	019b      	lsls	r3, r3, #6
 8003334:	4804      	ldr	r0, [pc, #16]	; (8003348 <my_gnss_sw_on+0x30>)
 8003336:	2201      	movs	r2, #1
 8003338:	0019      	movs	r1, r3
 800333a:	f001 f900 	bl	800453e <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 800333e:	f7ff fdd3 	bl	8002ee8 <MX_USART5_UART_Init>
}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	50000400 	.word	0x50000400

0800334c <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 8003350:	2002      	movs	r0, #2
 8003352:	f7ff ffaf 	bl	80032b4 <my_ant_sw_pos>
	if ( sys_mode < 2 )
 8003356:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <my_gnss_sw_off+0x3c>)
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d811      	bhi.n	8003382 <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 800335e:	2380      	movs	r3, #128	; 0x80
 8003360:	021b      	lsls	r3, r3, #8
 8003362:	480a      	ldr	r0, [pc, #40]	; (800338c <my_gnss_sw_off+0x40>)
 8003364:	2200      	movs	r2, #0
 8003366:	0019      	movs	r1, r3
 8003368:	f001 f8e9 	bl	800453e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 800336c:	2380      	movs	r3, #128	; 0x80
 800336e:	019b      	lsls	r3, r3, #6
 8003370:	4806      	ldr	r0, [pc, #24]	; (800338c <my_gnss_sw_off+0x40>)
 8003372:	2200      	movs	r2, #0
 8003374:	0019      	movs	r1, r3
 8003376:	f001 f8e2 	bl	800453e <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 800337a:	4b05      	ldr	r3, [pc, #20]	; (8003390 <my_gnss_sw_off+0x44>)
 800337c:	0018      	movs	r0, r3
 800337e:	f003 fa97 	bl	80068b0 <HAL_UART_DeInit>
	}
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000b1c 	.word	0x20000b1c
 800338c:	50000400 	.word	0x50000400
 8003390:	2000098c 	.word	0x2000098c

08003394 <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	000a      	movs	r2, r1
 800339e:	1cfb      	adds	r3, r7, #3
 80033a0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 80033a2:	23fa      	movs	r3, #250	; 0xfa
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	6879      	ldr	r1, [r7, #4]
 80033a8:	4809      	ldr	r0, [pc, #36]	; (80033d0 <my_gnss_receive_byte+0x3c>)
 80033aa:	2201      	movs	r2, #1
 80033ac:	f003 fb64 	bl	8006a78 <HAL_UART_Receive>
	if ( sys_mode > 0 )
 80033b0:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <my_gnss_receive_byte+0x40>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d006      	beq.n	80033c6 <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 80033b8:	23fa      	movs	r3, #250	; 0xfa
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	6879      	ldr	r1, [r7, #4]
 80033be:	4806      	ldr	r0, [pc, #24]	; (80033d8 <my_gnss_receive_byte+0x44>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	f003 fab5 	bl	8006930 <HAL_UART_Transmit>
}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	46bd      	mov	sp, r7
 80033ca:	b002      	add	sp, #8
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	46c0      	nop			; (mov r8, r8)
 80033d0:	2000098c 	.word	0x2000098c
 80033d4:	20000b1c 	.word	0x20000b1c
 80033d8:	20000864 	.word	0x20000864

080033dc <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 80033e0:	4b0a      	ldr	r3, [pc, #40]	; (800340c <my_astronode_reset+0x30>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	2102      	movs	r1, #2
 80033e6:	0018      	movs	r0, r3
 80033e8:	f001 f8a9 	bl	800453e <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 80033ec:	2001      	movs	r0, #1
 80033ee:	f000 fcfb 	bl	8003de8 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 80033f2:	4b06      	ldr	r3, [pc, #24]	; (800340c <my_astronode_reset+0x30>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	2102      	movs	r1, #2
 80033f8:	0018      	movs	r0, r3
 80033fa:	f001 f8a0 	bl	800453e <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 80033fe:	20fa      	movs	r0, #250	; 0xfa
 8003400:	f000 fcf2 	bl	8003de8 <HAL_Delay>
}
 8003404:	46c0      	nop			; (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	46c0      	nop			; (mov r8, r8)
 800340c:	50000400 	.word	0x50000400

08003410 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 800341a:	4b0a      	ldr	r3, [pc, #40]	; (8003444 <send_astronode_request+0x34>)
 800341c:	0018      	movs	r0, r3
 800341e:	f7ff fe9b 	bl	8003158 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0018      	movs	r0, r3
 8003426:	f7ff fe97 	bl	8003158 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	b29a      	uxth	r2, r3
 800342e:	23fa      	movs	r3, #250	; 0xfa
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4804      	ldr	r0, [pc, #16]	; (8003448 <send_astronode_request+0x38>)
 8003436:	f003 fa7b 	bl	8006930 <HAL_UART_Transmit>
}
 800343a:	46c0      	nop			; (mov r8, r8)
 800343c:	46bd      	mov	sp, r7
 800343e:	b002      	add	sp, #8
 8003440:	bd80      	pop	{r7, pc}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	08012734 	.word	0x08012734
 8003448:	200008f8 	.word	0x200008f8

0800344c <get_systick>:
uint32_t get_systick ( void )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003450:	f000 fcc0 	bl	8003dd4 <HAL_GetTick>
 8003454:	0003      	movs	r3, r0
}
 8003456:	0018      	movs	r0, r3
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	000a      	movs	r2, r1
 8003466:	1cbb      	adds	r3, r7, #2
 8003468:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800346a:	f7ff ffef 	bl	800344c <get_systick>
 800346e:	0002      	movs	r2, r0
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	1cba      	adds	r2, r7, #2
 8003476:	8812      	ldrh	r2, [r2, #0]
 8003478:	429a      	cmp	r2, r3
 800347a:	419b      	sbcs	r3, r3
 800347c:	425b      	negs	r3, r3
 800347e:	b2db      	uxtb	r3, r3
}
 8003480:	0018      	movs	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	b002      	add	sp, #8
 8003486:	bd80      	pop	{r7, pc}

08003488 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4806      	ldr	r0, [pc, #24]	; (80034ac <is_astronode_character_received+0x24>)
 8003494:	2364      	movs	r3, #100	; 0x64
 8003496:	2201      	movs	r2, #1
 8003498:	f003 faee 	bl	8006a78 <HAL_UART_Receive>
 800349c:	0003      	movs	r3, r0
 800349e:	425a      	negs	r2, r3
 80034a0:	4153      	adcs	r3, r2
 80034a2:	b2db      	uxtb	r3, r3
}
 80034a4:	0018      	movs	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b002      	add	sp, #8
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	200008f8 	.word	0x200008f8

080034b0 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 80034b4:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <my_astro_evt_pin+0x20>)
 80034b6:	2104      	movs	r1, #4
 80034b8:	0018      	movs	r0, r3
 80034ba:	f001 f823 	bl	8004504 <HAL_GPIO_ReadPin>
 80034be:	0003      	movs	r3, r0
 80034c0:	3b01      	subs	r3, #1
 80034c2:	425a      	negs	r2, r3
 80034c4:	4153      	adcs	r3, r2
 80034c6:	b2db      	uxtb	r3, r3
}
 80034c8:	0018      	movs	r0, r3
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	50000400 	.word	0x50000400

080034d4 <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 80034d8:	4b03      	ldr	r3, [pc, #12]	; (80034e8 <my_tim_init+0x14>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2202      	movs	r2, #2
 80034de:	4252      	negs	r2, r2
 80034e0:	611a      	str	r2, [r3, #16]
}
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000784 	.word	0x20000784

080034ec <my_tim_start>:

void my_tim_start ()
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 80034f0:	4b04      	ldr	r3, [pc, #16]	; (8003504 <my_tim_start+0x18>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 80034f6:	4b04      	ldr	r3, [pc, #16]	; (8003508 <my_tim_start+0x1c>)
 80034f8:	0018      	movs	r0, r3
 80034fa:	f002 fea5 	bl	8006248 <HAL_TIM_Base_Start_IT>
}
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	20000c00 	.word	0x20000c00
 8003508:	20000784 	.word	0x20000784

0800350c <my_tim_stop>:

void my_tim_stop ()
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <my_tim_stop+0x14>)
 8003512:	0018      	movs	r0, r3
 8003514:	f002 fefa 	bl	800630c <HAL_TIM_Base_Stop_IT>
}
 8003518:	46c0      	nop			; (mov r8, r8)
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	46c0      	nop			; (mov r8, r8)
 8003520:	20000784 	.word	0x20000784

08003524 <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003524:	b590      	push	{r4, r7, lr}
 8003526:	b085      	sub	sp, #20
 8003528:	af02      	add	r7, sp, #8
 800352a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a12      	ldr	r2, [pc, #72]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d11e      	bne.n	8003574 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		tim_seconds++ ;
 8003536:	4b12      	ldr	r3, [pc, #72]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	3301      	adds	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	4b10      	ldr	r3, [pc, #64]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003540:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8003542:	4b0f      	ldr	r3, [pc, #60]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003544:	881a      	ldrh	r2, [r3, #0]
 8003546:	2396      	movs	r3, #150	; 0x96
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	429a      	cmp	r2, r3
 800354c:	d912      	bls.n	8003574 <HAL_TIM_PeriodElapsedCallback+0x50>
		{
			my_rtc_get_dt_s ( rtc_dt_s ) ;
 800354e:	4b0d      	ldr	r3, [pc, #52]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003550:	0018      	movs	r0, r3
 8003552:	f006 f8cf 	bl	80096f4 <my_rtc_get_dt_s>
			sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003556:	4c0c      	ldr	r4, [pc, #48]	; (8003588 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003558:	4a0c      	ldr	r2, [pc, #48]	; (800358c <HAL_TIM_PeriodElapsedCallback+0x68>)
 800355a:	490d      	ldr	r1, [pc, #52]	; (8003590 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800355c:	480d      	ldr	r0, [pc, #52]	; (8003594 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800355e:	4b09      	ldr	r3, [pc, #36]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	0023      	movs	r3, r4
 8003564:	f008 f9c4 	bl	800b8f0 <sprintf>
			send_debug_logs ( dbg_payload ) ;
 8003568:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800356a:	0018      	movs	r0, r3
 800356c:	f7ff fdf4 	bl	8003158 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 8003570:	f000 fd73 	bl	800405a <HAL_NVIC_SystemReset>
		}
	}
}
 8003574:	46c0      	nop			; (mov r8, r8)
 8003576:	46bd      	mov	sp, r7
 8003578:	b003      	add	sp, #12
 800357a:	bd90      	pop	{r4, r7, pc}
 800357c:	40001000 	.word	0x40001000
 8003580:	20000c00 	.word	0x20000c00
 8003584:	20000b20 	.word	0x20000b20
 8003588:	000003d2 	.word	0x000003d2
 800358c:	08012578 	.word	0x08012578
 8003590:	08012758 	.word	0x08012758
 8003594:	20000a20 	.word	0x20000a20

08003598 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczy flag alarmu
	my_rtc_alarm_flag = true ;
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <HAL_RTC_AlarmAEventCallback+0x18>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]
}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b002      	add	sp, #8
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	20000bf0 	.word	0x20000bf0

080035b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035b8:	b672      	cpsid	i
}
 80035ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035bc:	e7fe      	b.n	80035bc <Error_Handler+0x8>
	...

080035c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <HAL_MspInit+0x4c>)
 80035c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ca:	4b10      	ldr	r3, [pc, #64]	; (800360c <HAL_MspInit+0x4c>)
 80035cc:	2101      	movs	r1, #1
 80035ce:	430a      	orrs	r2, r1
 80035d0:	641a      	str	r2, [r3, #64]	; 0x40
 80035d2:	4b0e      	ldr	r3, [pc, #56]	; (800360c <HAL_MspInit+0x4c>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	2201      	movs	r2, #1
 80035d8:	4013      	ands	r3, r2
 80035da:	607b      	str	r3, [r7, #4]
 80035dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035de:	4b0b      	ldr	r3, [pc, #44]	; (800360c <HAL_MspInit+0x4c>)
 80035e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035e2:	4b0a      	ldr	r3, [pc, #40]	; (800360c <HAL_MspInit+0x4c>)
 80035e4:	2180      	movs	r1, #128	; 0x80
 80035e6:	0549      	lsls	r1, r1, #21
 80035e8:	430a      	orrs	r2, r1
 80035ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80035ec:	4b07      	ldr	r3, [pc, #28]	; (800360c <HAL_MspInit+0x4c>)
 80035ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	055b      	lsls	r3, r3, #21
 80035f4:	4013      	ands	r3, r2
 80035f6:	603b      	str	r3, [r7, #0]
 80035f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80035fa:	23c0      	movs	r3, #192	; 0xc0
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	0018      	movs	r0, r3
 8003600:	f000 fc32 	bl	8003e68 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003604:	46c0      	nop			; (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	b002      	add	sp, #8
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40021000 	.word	0x40021000

08003610 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003610:	b590      	push	{r4, r7, lr}
 8003612:	b097      	sub	sp, #92	; 0x5c
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003618:	240c      	movs	r4, #12
 800361a:	193b      	adds	r3, r7, r4
 800361c:	0018      	movs	r0, r3
 800361e:	234c      	movs	r3, #76	; 0x4c
 8003620:	001a      	movs	r2, r3
 8003622:	2100      	movs	r1, #0
 8003624:	f008 f9fa 	bl	800ba1c <memset>
  if(hrtc->Instance==RTC)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a19      	ldr	r2, [pc, #100]	; (8003694 <HAL_RTC_MspInit+0x84>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d12c      	bne.n	800368c <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003632:	193b      	adds	r3, r7, r4
 8003634:	2280      	movs	r2, #128	; 0x80
 8003636:	0292      	lsls	r2, r2, #10
 8003638:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800363a:	193b      	adds	r3, r7, r4
 800363c:	2280      	movs	r2, #128	; 0x80
 800363e:	0052      	lsls	r2, r2, #1
 8003640:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003642:	193b      	adds	r3, r7, r4
 8003644:	0018      	movs	r0, r3
 8003646:	f001 fd4d 	bl	80050e4 <HAL_RCCEx_PeriphCLKConfig>
 800364a:	1e03      	subs	r3, r0, #0
 800364c:	d001      	beq.n	8003652 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800364e:	f7ff ffb1 	bl	80035b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003652:	4b11      	ldr	r3, [pc, #68]	; (8003698 <HAL_RTC_MspInit+0x88>)
 8003654:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003656:	4b10      	ldr	r3, [pc, #64]	; (8003698 <HAL_RTC_MspInit+0x88>)
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	0209      	lsls	r1, r1, #8
 800365c:	430a      	orrs	r2, r1
 800365e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003660:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <HAL_RTC_MspInit+0x88>)
 8003662:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003664:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <HAL_RTC_MspInit+0x88>)
 8003666:	2180      	movs	r1, #128	; 0x80
 8003668:	00c9      	lsls	r1, r1, #3
 800366a:	430a      	orrs	r2, r1
 800366c:	63da      	str	r2, [r3, #60]	; 0x3c
 800366e:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <HAL_RTC_MspInit+0x88>)
 8003670:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003672:	2380      	movs	r3, #128	; 0x80
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	4013      	ands	r3, r2
 8003678:	60bb      	str	r3, [r7, #8]
 800367a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 800367c:	2200      	movs	r2, #0
 800367e:	2103      	movs	r1, #3
 8003680:	2002      	movs	r0, #2
 8003682:	f000 fcc5 	bl	8004010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003686:	2002      	movs	r0, #2
 8003688:	f000 fcd7 	bl	800403a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800368c:	46c0      	nop			; (mov r8, r8)
 800368e:	46bd      	mov	sp, r7
 8003690:	b017      	add	sp, #92	; 0x5c
 8003692:	bd90      	pop	{r4, r7, pc}
 8003694:	40002800 	.word	0x40002800
 8003698:	40021000 	.word	0x40021000

0800369c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800369c:	b590      	push	{r4, r7, lr}
 800369e:	b08b      	sub	sp, #44	; 0x2c
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a4:	2414      	movs	r4, #20
 80036a6:	193b      	adds	r3, r7, r4
 80036a8:	0018      	movs	r0, r3
 80036aa:	2314      	movs	r3, #20
 80036ac:	001a      	movs	r2, r3
 80036ae:	2100      	movs	r1, #0
 80036b0:	f008 f9b4 	bl	800ba1c <memset>
  if(hspi->Instance==SPI1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a1b      	ldr	r2, [pc, #108]	; (8003728 <HAL_SPI_MspInit+0x8c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d130      	bne.n	8003720 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036be:	4b1b      	ldr	r3, [pc, #108]	; (800372c <HAL_SPI_MspInit+0x90>)
 80036c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036c2:	4b1a      	ldr	r3, [pc, #104]	; (800372c <HAL_SPI_MspInit+0x90>)
 80036c4:	2180      	movs	r1, #128	; 0x80
 80036c6:	0149      	lsls	r1, r1, #5
 80036c8:	430a      	orrs	r2, r1
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
 80036cc:	4b17      	ldr	r3, [pc, #92]	; (800372c <HAL_SPI_MspInit+0x90>)
 80036ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	015b      	lsls	r3, r3, #5
 80036d4:	4013      	ands	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036da:	4b14      	ldr	r3, [pc, #80]	; (800372c <HAL_SPI_MspInit+0x90>)
 80036dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036de:	4b13      	ldr	r3, [pc, #76]	; (800372c <HAL_SPI_MspInit+0x90>)
 80036e0:	2101      	movs	r1, #1
 80036e2:	430a      	orrs	r2, r1
 80036e4:	635a      	str	r2, [r3, #52]	; 0x34
 80036e6:	4b11      	ldr	r3, [pc, #68]	; (800372c <HAL_SPI_MspInit+0x90>)
 80036e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ea:	2201      	movs	r2, #1
 80036ec:	4013      	ands	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 80036f2:	0021      	movs	r1, r4
 80036f4:	187b      	adds	r3, r7, r1
 80036f6:	22e0      	movs	r2, #224	; 0xe0
 80036f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fa:	187b      	adds	r3, r7, r1
 80036fc:	2202      	movs	r2, #2
 80036fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003700:	187b      	adds	r3, r7, r1
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003706:	187b      	adds	r3, r7, r1
 8003708:	2200      	movs	r2, #0
 800370a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800370c:	187b      	adds	r3, r7, r1
 800370e:	2200      	movs	r2, #0
 8003710:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003712:	187a      	adds	r2, r7, r1
 8003714:	23a0      	movs	r3, #160	; 0xa0
 8003716:	05db      	lsls	r3, r3, #23
 8003718:	0011      	movs	r1, r2
 800371a:	0018      	movs	r0, r3
 800371c:	f000 fcae 	bl	800407c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003720:	46c0      	nop			; (mov r8, r8)
 8003722:	46bd      	mov	sp, r7
 8003724:	b00b      	add	sp, #44	; 0x2c
 8003726:	bd90      	pop	{r4, r7, pc}
 8003728:	40013000 	.word	0x40013000
 800372c:	40021000 	.word	0x40021000

08003730 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a0d      	ldr	r2, [pc, #52]	; (8003774 <HAL_TIM_Base_MspInit+0x44>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d113      	bne.n	800376a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003742:	4b0d      	ldr	r3, [pc, #52]	; (8003778 <HAL_TIM_Base_MspInit+0x48>)
 8003744:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003746:	4b0c      	ldr	r3, [pc, #48]	; (8003778 <HAL_TIM_Base_MspInit+0x48>)
 8003748:	2110      	movs	r1, #16
 800374a:	430a      	orrs	r2, r1
 800374c:	63da      	str	r2, [r3, #60]	; 0x3c
 800374e:	4b0a      	ldr	r3, [pc, #40]	; (8003778 <HAL_TIM_Base_MspInit+0x48>)
 8003750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003752:	2210      	movs	r2, #16
 8003754:	4013      	ands	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 800375a:	2200      	movs	r2, #0
 800375c:	2102      	movs	r1, #2
 800375e:	2011      	movs	r0, #17
 8003760:	f000 fc56 	bl	8004010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003764:	2011      	movs	r0, #17
 8003766:	f000 fc68 	bl	800403a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	b004      	add	sp, #16
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			; (mov r8, r8)
 8003774:	40001000 	.word	0x40001000
 8003778:	40021000 	.word	0x40021000

0800377c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800377c:	b590      	push	{r4, r7, lr}
 800377e:	b0a3      	sub	sp, #140	; 0x8c
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	2374      	movs	r3, #116	; 0x74
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	0018      	movs	r0, r3
 800378a:	2314      	movs	r3, #20
 800378c:	001a      	movs	r2, r3
 800378e:	2100      	movs	r1, #0
 8003790:	f008 f944 	bl	800ba1c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003794:	2428      	movs	r4, #40	; 0x28
 8003796:	193b      	adds	r3, r7, r4
 8003798:	0018      	movs	r0, r3
 800379a:	234c      	movs	r3, #76	; 0x4c
 800379c:	001a      	movs	r2, r3
 800379e:	2100      	movs	r1, #0
 80037a0:	f008 f93c 	bl	800ba1c <memset>
  if(huart->Instance==USART1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a84      	ldr	r2, [pc, #528]	; (80039bc <HAL_UART_MspInit+0x240>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d140      	bne.n	8003830 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80037ae:	193b      	adds	r3, r7, r4
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80037b4:	193b      	adds	r3, r7, r4
 80037b6:	2200      	movs	r2, #0
 80037b8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037ba:	193b      	adds	r3, r7, r4
 80037bc:	0018      	movs	r0, r3
 80037be:	f001 fc91 	bl	80050e4 <HAL_RCCEx_PeriphCLKConfig>
 80037c2:	1e03      	subs	r3, r0, #0
 80037c4:	d001      	beq.n	80037ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80037c6:	f7ff fef5 	bl	80035b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037ca:	4b7d      	ldr	r3, [pc, #500]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80037cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037ce:	4b7c      	ldr	r3, [pc, #496]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80037d0:	2180      	movs	r1, #128	; 0x80
 80037d2:	01c9      	lsls	r1, r1, #7
 80037d4:	430a      	orrs	r2, r1
 80037d6:	641a      	str	r2, [r3, #64]	; 0x40
 80037d8:	4b79      	ldr	r3, [pc, #484]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80037da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037dc:	2380      	movs	r3, #128	; 0x80
 80037de:	01db      	lsls	r3, r3, #7
 80037e0:	4013      	ands	r3, r2
 80037e2:	627b      	str	r3, [r7, #36]	; 0x24
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e6:	4b76      	ldr	r3, [pc, #472]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80037e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037ea:	4b75      	ldr	r3, [pc, #468]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80037ec:	2101      	movs	r1, #1
 80037ee:	430a      	orrs	r2, r1
 80037f0:	635a      	str	r2, [r3, #52]	; 0x34
 80037f2:	4b73      	ldr	r3, [pc, #460]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80037f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037f6:	2201      	movs	r2, #1
 80037f8:	4013      	ands	r3, r2
 80037fa:	623b      	str	r3, [r7, #32]
 80037fc:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 80037fe:	2174      	movs	r1, #116	; 0x74
 8003800:	187b      	adds	r3, r7, r1
 8003802:	22c0      	movs	r2, #192	; 0xc0
 8003804:	00d2      	lsls	r2, r2, #3
 8003806:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003808:	187b      	adds	r3, r7, r1
 800380a:	2202      	movs	r2, #2
 800380c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380e:	187b      	adds	r3, r7, r1
 8003810:	2200      	movs	r2, #0
 8003812:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003814:	187b      	adds	r3, r7, r1
 8003816:	2200      	movs	r2, #0
 8003818:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800381a:	187b      	adds	r3, r7, r1
 800381c:	2201      	movs	r2, #1
 800381e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003820:	187a      	adds	r2, r7, r1
 8003822:	23a0      	movs	r3, #160	; 0xa0
 8003824:	05db      	lsls	r3, r3, #23
 8003826:	0011      	movs	r1, r2
 8003828:	0018      	movs	r0, r3
 800382a:	f000 fc27 	bl	800407c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800382e:	e0c0      	b.n	80039b2 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a63      	ldr	r2, [pc, #396]	; (80039c4 <HAL_UART_MspInit+0x248>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d140      	bne.n	80038bc <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800383a:	2128      	movs	r1, #40	; 0x28
 800383c:	187b      	adds	r3, r7, r1
 800383e:	2202      	movs	r2, #2
 8003840:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003842:	187b      	adds	r3, r7, r1
 8003844:	2200      	movs	r2, #0
 8003846:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003848:	187b      	adds	r3, r7, r1
 800384a:	0018      	movs	r0, r3
 800384c:	f001 fc4a 	bl	80050e4 <HAL_RCCEx_PeriphCLKConfig>
 8003850:	1e03      	subs	r3, r0, #0
 8003852:	d001      	beq.n	8003858 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003854:	f7ff feae 	bl	80035b4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003858:	4b59      	ldr	r3, [pc, #356]	; (80039c0 <HAL_UART_MspInit+0x244>)
 800385a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800385c:	4b58      	ldr	r3, [pc, #352]	; (80039c0 <HAL_UART_MspInit+0x244>)
 800385e:	2180      	movs	r1, #128	; 0x80
 8003860:	0289      	lsls	r1, r1, #10
 8003862:	430a      	orrs	r2, r1
 8003864:	63da      	str	r2, [r3, #60]	; 0x3c
 8003866:	4b56      	ldr	r3, [pc, #344]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003868:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800386a:	2380      	movs	r3, #128	; 0x80
 800386c:	029b      	lsls	r3, r3, #10
 800386e:	4013      	ands	r3, r2
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003874:	4b52      	ldr	r3, [pc, #328]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003878:	4b51      	ldr	r3, [pc, #324]	; (80039c0 <HAL_UART_MspInit+0x244>)
 800387a:	2101      	movs	r1, #1
 800387c:	430a      	orrs	r2, r1
 800387e:	635a      	str	r2, [r3, #52]	; 0x34
 8003880:	4b4f      	ldr	r3, [pc, #316]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003884:	2201      	movs	r2, #1
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
 800388a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 800388c:	2174      	movs	r1, #116	; 0x74
 800388e:	187b      	adds	r3, r7, r1
 8003890:	220c      	movs	r2, #12
 8003892:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003894:	187b      	adds	r3, r7, r1
 8003896:	2202      	movs	r2, #2
 8003898:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389a:	187b      	adds	r3, r7, r1
 800389c:	2200      	movs	r2, #0
 800389e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a0:	187b      	adds	r3, r7, r1
 80038a2:	2200      	movs	r2, #0
 80038a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80038a6:	187b      	adds	r3, r7, r1
 80038a8:	2201      	movs	r2, #1
 80038aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ac:	187a      	adds	r2, r7, r1
 80038ae:	23a0      	movs	r3, #160	; 0xa0
 80038b0:	05db      	lsls	r3, r3, #23
 80038b2:	0011      	movs	r1, r2
 80038b4:	0018      	movs	r0, r3
 80038b6:	f000 fbe1 	bl	800407c <HAL_GPIO_Init>
}
 80038ba:	e07a      	b.n	80039b2 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a41      	ldr	r2, [pc, #260]	; (80039c8 <HAL_UART_MspInit+0x24c>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d140      	bne.n	8003948 <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80038c6:	2128      	movs	r1, #40	; 0x28
 80038c8:	187b      	adds	r3, r7, r1
 80038ca:	2204      	movs	r2, #4
 80038cc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80038ce:	187b      	adds	r3, r7, r1
 80038d0:	2200      	movs	r2, #0
 80038d2:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038d4:	187b      	adds	r3, r7, r1
 80038d6:	0018      	movs	r0, r3
 80038d8:	f001 fc04 	bl	80050e4 <HAL_RCCEx_PeriphCLKConfig>
 80038dc:	1e03      	subs	r3, r0, #0
 80038de:	d001      	beq.n	80038e4 <HAL_UART_MspInit+0x168>
      Error_Handler();
 80038e0:	f7ff fe68 	bl	80035b4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80038e4:	4b36      	ldr	r3, [pc, #216]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80038e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038e8:	4b35      	ldr	r3, [pc, #212]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80038ea:	2180      	movs	r1, #128	; 0x80
 80038ec:	02c9      	lsls	r1, r1, #11
 80038ee:	430a      	orrs	r2, r1
 80038f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80038f2:	4b33      	ldr	r3, [pc, #204]	; (80039c0 <HAL_UART_MspInit+0x244>)
 80038f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038f6:	2380      	movs	r3, #128	; 0x80
 80038f8:	02db      	lsls	r3, r3, #11
 80038fa:	4013      	ands	r3, r2
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003900:	4b2f      	ldr	r3, [pc, #188]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003902:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003904:	4b2e      	ldr	r3, [pc, #184]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003906:	2102      	movs	r1, #2
 8003908:	430a      	orrs	r2, r1
 800390a:	635a      	str	r2, [r3, #52]	; 0x34
 800390c:	4b2c      	ldr	r3, [pc, #176]	; (80039c0 <HAL_UART_MspInit+0x244>)
 800390e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003910:	2202      	movs	r2, #2
 8003912:	4013      	ands	r3, r2
 8003914:	613b      	str	r3, [r7, #16]
 8003916:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8003918:	2174      	movs	r1, #116	; 0x74
 800391a:	187b      	adds	r3, r7, r1
 800391c:	22c0      	movs	r2, #192	; 0xc0
 800391e:	0092      	lsls	r2, r2, #2
 8003920:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003922:	187b      	adds	r3, r7, r1
 8003924:	2202      	movs	r2, #2
 8003926:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003928:	187b      	adds	r3, r7, r1
 800392a:	2200      	movs	r2, #0
 800392c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800392e:	187b      	adds	r3, r7, r1
 8003930:	2200      	movs	r2, #0
 8003932:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003934:	187b      	adds	r3, r7, r1
 8003936:	2204      	movs	r2, #4
 8003938:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393a:	187b      	adds	r3, r7, r1
 800393c:	4a23      	ldr	r2, [pc, #140]	; (80039cc <HAL_UART_MspInit+0x250>)
 800393e:	0019      	movs	r1, r3
 8003940:	0010      	movs	r0, r2
 8003942:	f000 fb9b 	bl	800407c <HAL_GPIO_Init>
}
 8003946:	e034      	b.n	80039b2 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a20      	ldr	r2, [pc, #128]	; (80039d0 <HAL_UART_MspInit+0x254>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d12f      	bne.n	80039b2 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003952:	4b1b      	ldr	r3, [pc, #108]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003954:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003956:	4b1a      	ldr	r3, [pc, #104]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003958:	2180      	movs	r1, #128	; 0x80
 800395a:	0049      	lsls	r1, r1, #1
 800395c:	430a      	orrs	r2, r1
 800395e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003960:	4b17      	ldr	r3, [pc, #92]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003962:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003964:	2380      	movs	r3, #128	; 0x80
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	4013      	ands	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800396e:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003970:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003972:	4b13      	ldr	r3, [pc, #76]	; (80039c0 <HAL_UART_MspInit+0x244>)
 8003974:	2102      	movs	r1, #2
 8003976:	430a      	orrs	r2, r1
 8003978:	635a      	str	r2, [r3, #52]	; 0x34
 800397a:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <HAL_UART_MspInit+0x244>)
 800397c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800397e:	2202      	movs	r2, #2
 8003980:	4013      	ands	r3, r2
 8003982:	60bb      	str	r3, [r7, #8]
 8003984:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003986:	2174      	movs	r1, #116	; 0x74
 8003988:	187b      	adds	r3, r7, r1
 800398a:	2218      	movs	r2, #24
 800398c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398e:	187b      	adds	r3, r7, r1
 8003990:	2202      	movs	r2, #2
 8003992:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003994:	187b      	adds	r3, r7, r1
 8003996:	2200      	movs	r2, #0
 8003998:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800399a:	187b      	adds	r3, r7, r1
 800399c:	2200      	movs	r2, #0
 800399e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 80039a0:	187b      	adds	r3, r7, r1
 80039a2:	2203      	movs	r2, #3
 80039a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039a6:	187b      	adds	r3, r7, r1
 80039a8:	4a08      	ldr	r2, [pc, #32]	; (80039cc <HAL_UART_MspInit+0x250>)
 80039aa:	0019      	movs	r1, r3
 80039ac:	0010      	movs	r0, r2
 80039ae:	f000 fb65 	bl	800407c <HAL_GPIO_Init>
}
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	46bd      	mov	sp, r7
 80039b6:	b023      	add	sp, #140	; 0x8c
 80039b8:	bd90      	pop	{r4, r7, pc}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	40013800 	.word	0x40013800
 80039c0:	40021000 	.word	0x40021000
 80039c4:	40004400 	.word	0x40004400
 80039c8:	40004800 	.word	0x40004800
 80039cc:	50000400 	.word	0x50000400
 80039d0:	40005000 	.word	0x40005000

080039d4 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a25      	ldr	r2, [pc, #148]	; (8003a78 <HAL_UART_MspDeInit+0xa4>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d10e      	bne.n	8003a04 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80039e6:	4b25      	ldr	r3, [pc, #148]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 80039e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ea:	4b24      	ldr	r3, [pc, #144]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 80039ec:	4924      	ldr	r1, [pc, #144]	; (8003a80 <HAL_UART_MspDeInit+0xac>)
 80039ee:	400a      	ands	r2, r1
 80039f0:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 80039f2:	23c0      	movs	r3, #192	; 0xc0
 80039f4:	00da      	lsls	r2, r3, #3
 80039f6:	23a0      	movs	r3, #160	; 0xa0
 80039f8:	05db      	lsls	r3, r3, #23
 80039fa:	0011      	movs	r1, r2
 80039fc:	0018      	movs	r0, r3
 80039fe:	f000 fca9 	bl	8004354 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003a02:	e034      	b.n	8003a6e <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a1e      	ldr	r2, [pc, #120]	; (8003a84 <HAL_UART_MspDeInit+0xb0>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d10c      	bne.n	8003a28 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003a0e:	4b1b      	ldr	r3, [pc, #108]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 8003a10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a12:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 8003a14:	491c      	ldr	r1, [pc, #112]	; (8003a88 <HAL_UART_MspDeInit+0xb4>)
 8003a16:	400a      	ands	r2, r1
 8003a18:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8003a1a:	23a0      	movs	r3, #160	; 0xa0
 8003a1c:	05db      	lsls	r3, r3, #23
 8003a1e:	210c      	movs	r1, #12
 8003a20:	0018      	movs	r0, r3
 8003a22:	f000 fc97 	bl	8004354 <HAL_GPIO_DeInit>
}
 8003a26:	e022      	b.n	8003a6e <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a17      	ldr	r2, [pc, #92]	; (8003a8c <HAL_UART_MspDeInit+0xb8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d10d      	bne.n	8003a4e <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003a32:	4b12      	ldr	r3, [pc, #72]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 8003a34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a36:	4b11      	ldr	r3, [pc, #68]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 8003a38:	4915      	ldr	r1, [pc, #84]	; (8003a90 <HAL_UART_MspDeInit+0xbc>)
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003a3e:	23c0      	movs	r3, #192	; 0xc0
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4a14      	ldr	r2, [pc, #80]	; (8003a94 <HAL_UART_MspDeInit+0xc0>)
 8003a44:	0019      	movs	r1, r3
 8003a46:	0010      	movs	r0, r2
 8003a48:	f000 fc84 	bl	8004354 <HAL_GPIO_DeInit>
}
 8003a4c:	e00f      	b.n	8003a6e <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a11      	ldr	r2, [pc, #68]	; (8003a98 <HAL_UART_MspDeInit+0xc4>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d10a      	bne.n	8003a6e <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8003a58:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 8003a5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a5c:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <HAL_UART_MspDeInit+0xa8>)
 8003a5e:	490f      	ldr	r1, [pc, #60]	; (8003a9c <HAL_UART_MspDeInit+0xc8>)
 8003a60:	400a      	ands	r2, r1
 8003a62:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003a64:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <HAL_UART_MspDeInit+0xc0>)
 8003a66:	2118      	movs	r1, #24
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f000 fc73 	bl	8004354 <HAL_GPIO_DeInit>
}
 8003a6e:	46c0      	nop			; (mov r8, r8)
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b002      	add	sp, #8
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	40013800 	.word	0x40013800
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	ffffbfff 	.word	0xffffbfff
 8003a84:	40004400 	.word	0x40004400
 8003a88:	fffdffff 	.word	0xfffdffff
 8003a8c:	40004800 	.word	0x40004800
 8003a90:	fffbffff 	.word	0xfffbffff
 8003a94:	50000400 	.word	0x50000400
 8003a98:	40005000 	.word	0x40005000
 8003a9c:	fffffeff 	.word	0xfffffeff

08003aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003aa4:	e7fe      	b.n	8003aa4 <NMI_Handler+0x4>

08003aa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aaa:	e7fe      	b.n	8003aaa <HardFault_Handler+0x4>

08003aac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aba:	46c0      	nop			; (mov r8, r8)
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ac4:	f000 f974 	bl	8003db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ac8:	46c0      	nop			; (mov r8, r8)
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
	...

08003ad0 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003ad4:	4b03      	ldr	r3, [pc, #12]	; (8003ae4 <RTC_TAMP_IRQHandler+0x14>)
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	f002 f906 	bl	8005ce8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003adc:	46c0      	nop			; (mov r8, r8)
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	200006f4 	.word	0x200006f4

08003ae8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003aec:	4b03      	ldr	r3, [pc, #12]	; (8003afc <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003aee:	0018      	movs	r0, r3
 8003af0:	f002 fc3a 	bl	8006368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	20000784 	.word	0x20000784

08003b00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  return 1;
 8003b04:	2301      	movs	r3, #1
}
 8003b06:	0018      	movs	r0, r3
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <_kill>:

int _kill(int pid, int sig)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b16:	f008 f82d 	bl	800bb74 <__errno>
 8003b1a:	0003      	movs	r3, r0
 8003b1c:	2216      	movs	r2, #22
 8003b1e:	601a      	str	r2, [r3, #0]
  return -1;
 8003b20:	2301      	movs	r3, #1
 8003b22:	425b      	negs	r3, r3
}
 8003b24:	0018      	movs	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b002      	add	sp, #8
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <_exit>:

void _exit (int status)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b34:	2301      	movs	r3, #1
 8003b36:	425a      	negs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	0011      	movs	r1, r2
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7ff ffe5 	bl	8003b0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b42:	e7fe      	b.n	8003b42 <_exit+0x16>

08003b44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	e00a      	b.n	8003b6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b56:	e000      	b.n	8003b5a <_read+0x16>
 8003b58:	bf00      	nop
 8003b5a:	0001      	movs	r1, r0
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	60ba      	str	r2, [r7, #8]
 8003b62:	b2ca      	uxtb	r2, r1
 8003b64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	dbf0      	blt.n	8003b56 <_read+0x12>
  }

  return len;
 8003b74:	687b      	ldr	r3, [r7, #4]
}
 8003b76:	0018      	movs	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b006      	add	sp, #24
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b086      	sub	sp, #24
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	60f8      	str	r0, [r7, #12]
 8003b86:	60b9      	str	r1, [r7, #8]
 8003b88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	e009      	b.n	8003ba4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	1c5a      	adds	r2, r3, #1
 8003b94:	60ba      	str	r2, [r7, #8]
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	0018      	movs	r0, r3
 8003b9a:	e000      	b.n	8003b9e <_write+0x20>
 8003b9c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	dbf1      	blt.n	8003b90 <_write+0x12>
  }
  return len;
 8003bac:	687b      	ldr	r3, [r7, #4]
}
 8003bae:	0018      	movs	r0, r3
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	b006      	add	sp, #24
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <_close>:

int _close(int file)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b082      	sub	sp, #8
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	425b      	negs	r3, r3
}
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b002      	add	sp, #8
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b082      	sub	sp, #8
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2280      	movs	r2, #128	; 0x80
 8003bd8:	0192      	lsls	r2, r2, #6
 8003bda:	605a      	str	r2, [r3, #4]
  return 0;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	0018      	movs	r0, r3
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b002      	add	sp, #8
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <_isatty>:

int _isatty(int file)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b082      	sub	sp, #8
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bee:	2301      	movs	r3, #1
}
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b002      	add	sp, #8
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	0018      	movs	r0, r3
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	b004      	add	sp, #16
 8003c0c:	bd80      	pop	{r7, pc}
	...

08003c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c18:	4a14      	ldr	r2, [pc, #80]	; (8003c6c <_sbrk+0x5c>)
 8003c1a:	4b15      	ldr	r3, [pc, #84]	; (8003c70 <_sbrk+0x60>)
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c24:	4b13      	ldr	r3, [pc, #76]	; (8003c74 <_sbrk+0x64>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d102      	bne.n	8003c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c2c:	4b11      	ldr	r3, [pc, #68]	; (8003c74 <_sbrk+0x64>)
 8003c2e:	4a12      	ldr	r2, [pc, #72]	; (8003c78 <_sbrk+0x68>)
 8003c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c32:	4b10      	ldr	r3, [pc, #64]	; (8003c74 <_sbrk+0x64>)
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	18d3      	adds	r3, r2, r3
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d207      	bcs.n	8003c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c40:	f007 ff98 	bl	800bb74 <__errno>
 8003c44:	0003      	movs	r3, r0
 8003c46:	220c      	movs	r2, #12
 8003c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	425b      	negs	r3, r3
 8003c4e:	e009      	b.n	8003c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c50:	4b08      	ldr	r3, [pc, #32]	; (8003c74 <_sbrk+0x64>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c56:	4b07      	ldr	r3, [pc, #28]	; (8003c74 <_sbrk+0x64>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	18d2      	adds	r2, r2, r3
 8003c5e:	4b05      	ldr	r3, [pc, #20]	; (8003c74 <_sbrk+0x64>)
 8003c60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003c62:	68fb      	ldr	r3, [r7, #12]
}
 8003c64:	0018      	movs	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b006      	add	sp, #24
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20024000 	.word	0x20024000
 8003c70:	00000400 	.word	0x00000400
 8003c74:	20000bf4 	.word	0x20000bf4
 8003c78:	20000f10 	.word	0x20000f10

08003c7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c80:	46c0      	nop			; (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
	...

08003c88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c88:	480d      	ldr	r0, [pc, #52]	; (8003cc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c8c:	f7ff fff6 	bl	8003c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c90:	480c      	ldr	r0, [pc, #48]	; (8003cc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c92:	490d      	ldr	r1, [pc, #52]	; (8003cc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c94:	4a0d      	ldr	r2, [pc, #52]	; (8003ccc <LoopForever+0xe>)
  movs r3, #0
 8003c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c98:	e002      	b.n	8003ca0 <LoopCopyDataInit>

08003c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c9e:	3304      	adds	r3, #4

08003ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ca4:	d3f9      	bcc.n	8003c9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ca6:	4a0a      	ldr	r2, [pc, #40]	; (8003cd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ca8:	4c0a      	ldr	r4, [pc, #40]	; (8003cd4 <LoopForever+0x16>)
  movs r3, #0
 8003caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cac:	e001      	b.n	8003cb2 <LoopFillZerobss>

08003cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cb0:	3204      	adds	r2, #4

08003cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cb4:	d3fb      	bcc.n	8003cae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003cb6:	f007 ff63 	bl	800bb80 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003cba:	f7fe fc75 	bl	80025a8 <main>

08003cbe <LoopForever>:

LoopForever:
  b LoopForever
 8003cbe:	e7fe      	b.n	8003cbe <LoopForever>
  ldr   r0, =_estack
 8003cc0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cc8:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8003ccc:	080145f8 	.word	0x080145f8
  ldr r2, =_sbss
 8003cd0:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8003cd4:	20000f10 	.word	0x20000f10

08003cd8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003cd8:	e7fe      	b.n	8003cd8 <ADC1_COMP_IRQHandler>
	...

08003cdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ce2:	1dfb      	adds	r3, r7, #7
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <HAL_Init+0x3c>)
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	4b0a      	ldr	r3, [pc, #40]	; (8003d18 <HAL_Init+0x3c>)
 8003cee:	2180      	movs	r1, #128	; 0x80
 8003cf0:	0049      	lsls	r1, r1, #1
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003cf6:	2003      	movs	r0, #3
 8003cf8:	f000 f810 	bl	8003d1c <HAL_InitTick>
 8003cfc:	1e03      	subs	r3, r0, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003d00:	1dfb      	adds	r3, r7, #7
 8003d02:	2201      	movs	r2, #1
 8003d04:	701a      	strb	r2, [r3, #0]
 8003d06:	e001      	b.n	8003d0c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003d08:	f7ff fc5a 	bl	80035c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d0c:	1dfb      	adds	r3, r7, #7
 8003d0e:	781b      	ldrb	r3, [r3, #0]
}
 8003d10:	0018      	movs	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b002      	add	sp, #8
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40022000 	.word	0x40022000

08003d1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d1c:	b590      	push	{r4, r7, lr}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d24:	230f      	movs	r3, #15
 8003d26:	18fb      	adds	r3, r7, r3
 8003d28:	2200      	movs	r2, #0
 8003d2a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003d2c:	4b1d      	ldr	r3, [pc, #116]	; (8003da4 <HAL_InitTick+0x88>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d02b      	beq.n	8003d8c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003d34:	4b1c      	ldr	r3, [pc, #112]	; (8003da8 <HAL_InitTick+0x8c>)
 8003d36:	681c      	ldr	r4, [r3, #0]
 8003d38:	4b1a      	ldr	r3, [pc, #104]	; (8003da4 <HAL_InitTick+0x88>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	0019      	movs	r1, r3
 8003d3e:	23fa      	movs	r3, #250	; 0xfa
 8003d40:	0098      	lsls	r0, r3, #2
 8003d42:	f7fc f9fb 	bl	800013c <__udivsi3>
 8003d46:	0003      	movs	r3, r0
 8003d48:	0019      	movs	r1, r3
 8003d4a:	0020      	movs	r0, r4
 8003d4c:	f7fc f9f6 	bl	800013c <__udivsi3>
 8003d50:	0003      	movs	r3, r0
 8003d52:	0018      	movs	r0, r3
 8003d54:	f000 f985 	bl	8004062 <HAL_SYSTICK_Config>
 8003d58:	1e03      	subs	r3, r0, #0
 8003d5a:	d112      	bne.n	8003d82 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b03      	cmp	r3, #3
 8003d60:	d80a      	bhi.n	8003d78 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d62:	6879      	ldr	r1, [r7, #4]
 8003d64:	2301      	movs	r3, #1
 8003d66:	425b      	negs	r3, r3
 8003d68:	2200      	movs	r2, #0
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	f000 f950 	bl	8004010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d70:	4b0e      	ldr	r3, [pc, #56]	; (8003dac <HAL_InitTick+0x90>)
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	601a      	str	r2, [r3, #0]
 8003d76:	e00d      	b.n	8003d94 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003d78:	230f      	movs	r3, #15
 8003d7a:	18fb      	adds	r3, r7, r3
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	701a      	strb	r2, [r3, #0]
 8003d80:	e008      	b.n	8003d94 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d82:	230f      	movs	r3, #15
 8003d84:	18fb      	adds	r3, r7, r3
 8003d86:	2201      	movs	r2, #1
 8003d88:	701a      	strb	r2, [r3, #0]
 8003d8a:	e003      	b.n	8003d94 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d8c:	230f      	movs	r3, #15
 8003d8e:	18fb      	adds	r3, r7, r3
 8003d90:	2201      	movs	r2, #1
 8003d92:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003d94:	230f      	movs	r3, #15
 8003d96:	18fb      	adds	r3, r7, r3
 8003d98:	781b      	ldrb	r3, [r3, #0]
}
 8003d9a:	0018      	movs	r0, r3
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	b005      	add	sp, #20
 8003da0:	bd90      	pop	{r4, r7, pc}
 8003da2:	46c0      	nop			; (mov r8, r8)
 8003da4:	20000014 	.word	0x20000014
 8003da8:	2000000c 	.word	0x2000000c
 8003dac:	20000010 	.word	0x20000010

08003db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003db4:	4b05      	ldr	r3, [pc, #20]	; (8003dcc <HAL_IncTick+0x1c>)
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	001a      	movs	r2, r3
 8003dba:	4b05      	ldr	r3, [pc, #20]	; (8003dd0 <HAL_IncTick+0x20>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	18d2      	adds	r2, r2, r3
 8003dc0:	4b03      	ldr	r3, [pc, #12]	; (8003dd0 <HAL_IncTick+0x20>)
 8003dc2:	601a      	str	r2, [r3, #0]
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	46c0      	nop			; (mov r8, r8)
 8003dcc:	20000014 	.word	0x20000014
 8003dd0:	20000bf8 	.word	0x20000bf8

08003dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8003dd8:	4b02      	ldr	r3, [pc, #8]	; (8003de4 <HAL_GetTick+0x10>)
 8003dda:	681b      	ldr	r3, [r3, #0]
}
 8003ddc:	0018      	movs	r0, r3
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	20000bf8 	.word	0x20000bf8

08003de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003df0:	f7ff fff0 	bl	8003dd4 <HAL_GetTick>
 8003df4:	0003      	movs	r3, r0
 8003df6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	d005      	beq.n	8003e0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e02:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <HAL_Delay+0x44>)
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	001a      	movs	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	189b      	adds	r3, r3, r2
 8003e0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	f7ff ffe0 	bl	8003dd4 <HAL_GetTick>
 8003e14:	0002      	movs	r2, r0
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d8f7      	bhi.n	8003e10 <HAL_Delay+0x28>
  {
  }
}
 8003e20:	46c0      	nop			; (mov r8, r8)
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	46bd      	mov	sp, r7
 8003e26:	b004      	add	sp, #16
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	20000014 	.word	0x20000014

08003e30 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003e34:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <HAL_SuspendTick+0x18>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	4b03      	ldr	r3, [pc, #12]	; (8003e48 <HAL_SuspendTick+0x18>)
 8003e3a:	2102      	movs	r1, #2
 8003e3c:	438a      	bics	r2, r1
 8003e3e:	601a      	str	r2, [r3, #0]
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	e000e010 	.word	0xe000e010

08003e4c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003e50:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <HAL_ResumeTick+0x18>)
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	4b03      	ldr	r3, [pc, #12]	; (8003e64 <HAL_ResumeTick+0x18>)
 8003e56:	2102      	movs	r1, #2
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	601a      	str	r2, [r3, #0]
}
 8003e5c:	46c0      	nop			; (mov r8, r8)
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	e000e010 	.word	0xe000e010

08003e68 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a06      	ldr	r2, [pc, #24]	; (8003e90 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003e76:	4013      	ands	r3, r2
 8003e78:	0019      	movs	r1, r3
 8003e7a:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	601a      	str	r2, [r3, #0]
}
 8003e82:	46c0      	nop			; (mov r8, r8)
 8003e84:	46bd      	mov	sp, r7
 8003e86:	b002      	add	sp, #8
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	46c0      	nop			; (mov r8, r8)
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	fffff9ff 	.word	0xfffff9ff

08003e94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	0002      	movs	r2, r0
 8003e9c:	1dfb      	adds	r3, r7, #7
 8003e9e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003ea0:	1dfb      	adds	r3, r7, #7
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b7f      	cmp	r3, #127	; 0x7f
 8003ea6:	d809      	bhi.n	8003ebc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ea8:	1dfb      	adds	r3, r7, #7
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	001a      	movs	r2, r3
 8003eae:	231f      	movs	r3, #31
 8003eb0:	401a      	ands	r2, r3
 8003eb2:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <__NVIC_EnableIRQ+0x30>)
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	4091      	lsls	r1, r2
 8003eb8:	000a      	movs	r2, r1
 8003eba:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003ebc:	46c0      	nop			; (mov r8, r8)
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	b002      	add	sp, #8
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	e000e100 	.word	0xe000e100

08003ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	0002      	movs	r2, r0
 8003ed0:	6039      	str	r1, [r7, #0]
 8003ed2:	1dfb      	adds	r3, r7, #7
 8003ed4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003ed6:	1dfb      	adds	r3, r7, #7
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	2b7f      	cmp	r3, #127	; 0x7f
 8003edc:	d828      	bhi.n	8003f30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ede:	4a2f      	ldr	r2, [pc, #188]	; (8003f9c <__NVIC_SetPriority+0xd4>)
 8003ee0:	1dfb      	adds	r3, r7, #7
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	b25b      	sxtb	r3, r3
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	33c0      	adds	r3, #192	; 0xc0
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	589b      	ldr	r3, [r3, r2]
 8003eee:	1dfa      	adds	r2, r7, #7
 8003ef0:	7812      	ldrb	r2, [r2, #0]
 8003ef2:	0011      	movs	r1, r2
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	400a      	ands	r2, r1
 8003ef8:	00d2      	lsls	r2, r2, #3
 8003efa:	21ff      	movs	r1, #255	; 0xff
 8003efc:	4091      	lsls	r1, r2
 8003efe:	000a      	movs	r2, r1
 8003f00:	43d2      	mvns	r2, r2
 8003f02:	401a      	ands	r2, r3
 8003f04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	019b      	lsls	r3, r3, #6
 8003f0a:	22ff      	movs	r2, #255	; 0xff
 8003f0c:	401a      	ands	r2, r3
 8003f0e:	1dfb      	adds	r3, r7, #7
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	0018      	movs	r0, r3
 8003f14:	2303      	movs	r3, #3
 8003f16:	4003      	ands	r3, r0
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f1c:	481f      	ldr	r0, [pc, #124]	; (8003f9c <__NVIC_SetPriority+0xd4>)
 8003f1e:	1dfb      	adds	r3, r7, #7
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	b25b      	sxtb	r3, r3
 8003f24:	089b      	lsrs	r3, r3, #2
 8003f26:	430a      	orrs	r2, r1
 8003f28:	33c0      	adds	r3, #192	; 0xc0
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003f2e:	e031      	b.n	8003f94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f30:	4a1b      	ldr	r2, [pc, #108]	; (8003fa0 <__NVIC_SetPriority+0xd8>)
 8003f32:	1dfb      	adds	r3, r7, #7
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	0019      	movs	r1, r3
 8003f38:	230f      	movs	r3, #15
 8003f3a:	400b      	ands	r3, r1
 8003f3c:	3b08      	subs	r3, #8
 8003f3e:	089b      	lsrs	r3, r3, #2
 8003f40:	3306      	adds	r3, #6
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	18d3      	adds	r3, r2, r3
 8003f46:	3304      	adds	r3, #4
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	1dfa      	adds	r2, r7, #7
 8003f4c:	7812      	ldrb	r2, [r2, #0]
 8003f4e:	0011      	movs	r1, r2
 8003f50:	2203      	movs	r2, #3
 8003f52:	400a      	ands	r2, r1
 8003f54:	00d2      	lsls	r2, r2, #3
 8003f56:	21ff      	movs	r1, #255	; 0xff
 8003f58:	4091      	lsls	r1, r2
 8003f5a:	000a      	movs	r2, r1
 8003f5c:	43d2      	mvns	r2, r2
 8003f5e:	401a      	ands	r2, r3
 8003f60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	019b      	lsls	r3, r3, #6
 8003f66:	22ff      	movs	r2, #255	; 0xff
 8003f68:	401a      	ands	r2, r3
 8003f6a:	1dfb      	adds	r3, r7, #7
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	0018      	movs	r0, r3
 8003f70:	2303      	movs	r3, #3
 8003f72:	4003      	ands	r3, r0
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f78:	4809      	ldr	r0, [pc, #36]	; (8003fa0 <__NVIC_SetPriority+0xd8>)
 8003f7a:	1dfb      	adds	r3, r7, #7
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	001c      	movs	r4, r3
 8003f80:	230f      	movs	r3, #15
 8003f82:	4023      	ands	r3, r4
 8003f84:	3b08      	subs	r3, #8
 8003f86:	089b      	lsrs	r3, r3, #2
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	3306      	adds	r3, #6
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	18c3      	adds	r3, r0, r3
 8003f90:	3304      	adds	r3, #4
 8003f92:	601a      	str	r2, [r3, #0]
}
 8003f94:	46c0      	nop			; (mov r8, r8)
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b003      	add	sp, #12
 8003f9a:	bd90      	pop	{r4, r7, pc}
 8003f9c:	e000e100 	.word	0xe000e100
 8003fa0:	e000ed00 	.word	0xe000ed00

08003fa4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003fa8:	f3bf 8f4f 	dsb	sy
}
 8003fac:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fae:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <__NVIC_SystemReset+0x1c>)
 8003fb0:	4a04      	ldr	r2, [pc, #16]	; (8003fc4 <__NVIC_SystemReset+0x20>)
 8003fb2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003fb4:	f3bf 8f4f 	dsb	sy
}
 8003fb8:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003fba:	46c0      	nop			; (mov r8, r8)
 8003fbc:	e7fd      	b.n	8003fba <__NVIC_SystemReset+0x16>
 8003fbe:	46c0      	nop			; (mov r8, r8)
 8003fc0:	e000ed00 	.word	0xe000ed00
 8003fc4:	05fa0004 	.word	0x05fa0004

08003fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	1e5a      	subs	r2, r3, #1
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	045b      	lsls	r3, r3, #17
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d301      	bcc.n	8003fe0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e010      	b.n	8004002 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fe0:	4b0a      	ldr	r3, [pc, #40]	; (800400c <SysTick_Config+0x44>)
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	3a01      	subs	r2, #1
 8003fe6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fe8:	2301      	movs	r3, #1
 8003fea:	425b      	negs	r3, r3
 8003fec:	2103      	movs	r1, #3
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f7ff ff6a 	bl	8003ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ff4:	4b05      	ldr	r3, [pc, #20]	; (800400c <SysTick_Config+0x44>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ffa:	4b04      	ldr	r3, [pc, #16]	; (800400c <SysTick_Config+0x44>)
 8003ffc:	2207      	movs	r2, #7
 8003ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004000:	2300      	movs	r3, #0
}
 8004002:	0018      	movs	r0, r3
 8004004:	46bd      	mov	sp, r7
 8004006:	b002      	add	sp, #8
 8004008:	bd80      	pop	{r7, pc}
 800400a:	46c0      	nop			; (mov r8, r8)
 800400c:	e000e010 	.word	0xe000e010

08004010 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	210f      	movs	r1, #15
 800401c:	187b      	adds	r3, r7, r1
 800401e:	1c02      	adds	r2, r0, #0
 8004020:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	187b      	adds	r3, r7, r1
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	b25b      	sxtb	r3, r3
 800402a:	0011      	movs	r1, r2
 800402c:	0018      	movs	r0, r3
 800402e:	f7ff ff4b 	bl	8003ec8 <__NVIC_SetPriority>
}
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	46bd      	mov	sp, r7
 8004036:	b004      	add	sp, #16
 8004038:	bd80      	pop	{r7, pc}

0800403a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b082      	sub	sp, #8
 800403e:	af00      	add	r7, sp, #0
 8004040:	0002      	movs	r2, r0
 8004042:	1dfb      	adds	r3, r7, #7
 8004044:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004046:	1dfb      	adds	r3, r7, #7
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	b25b      	sxtb	r3, r3
 800404c:	0018      	movs	r0, r3
 800404e:	f7ff ff21 	bl	8003e94 <__NVIC_EnableIRQ>
}
 8004052:	46c0      	nop			; (mov r8, r8)
 8004054:	46bd      	mov	sp, r7
 8004056:	b002      	add	sp, #8
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800405e:	f7ff ffa1 	bl	8003fa4 <__NVIC_SystemReset>

08004062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	0018      	movs	r0, r3
 800406e:	f7ff ffab 	bl	8003fc8 <SysTick_Config>
 8004072:	0003      	movs	r3, r0
}
 8004074:	0018      	movs	r0, r3
 8004076:	46bd      	mov	sp, r7
 8004078:	b002      	add	sp, #8
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004086:	2300      	movs	r3, #0
 8004088:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800408a:	e14d      	b.n	8004328 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2101      	movs	r1, #1
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4091      	lsls	r1, r2
 8004096:	000a      	movs	r2, r1
 8004098:	4013      	ands	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d100      	bne.n	80040a4 <HAL_GPIO_Init+0x28>
 80040a2:	e13e      	b.n	8004322 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2203      	movs	r2, #3
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d005      	beq.n	80040bc <HAL_GPIO_Init+0x40>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	2203      	movs	r2, #3
 80040b6:	4013      	ands	r3, r2
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d130      	bne.n	800411e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	2203      	movs	r2, #3
 80040c8:	409a      	lsls	r2, r3
 80040ca:	0013      	movs	r3, r2
 80040cc:	43da      	mvns	r2, r3
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4013      	ands	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	409a      	lsls	r2, r3
 80040de:	0013      	movs	r3, r2
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040f2:	2201      	movs	r2, #1
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	409a      	lsls	r2, r3
 80040f8:	0013      	movs	r3, r2
 80040fa:	43da      	mvns	r2, r3
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	4013      	ands	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	091b      	lsrs	r3, r3, #4
 8004108:	2201      	movs	r2, #1
 800410a:	401a      	ands	r2, r3
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	409a      	lsls	r2, r3
 8004110:	0013      	movs	r3, r2
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2203      	movs	r2, #3
 8004124:	4013      	ands	r3, r2
 8004126:	2b03      	cmp	r3, #3
 8004128:	d017      	beq.n	800415a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	2203      	movs	r2, #3
 8004136:	409a      	lsls	r2, r3
 8004138:	0013      	movs	r3, r2
 800413a:	43da      	mvns	r2, r3
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	4013      	ands	r3, r2
 8004140:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	689a      	ldr	r2, [r3, #8]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	409a      	lsls	r2, r3
 800414c:	0013      	movs	r3, r2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2203      	movs	r2, #3
 8004160:	4013      	ands	r3, r2
 8004162:	2b02      	cmp	r3, #2
 8004164:	d123      	bne.n	80041ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	08da      	lsrs	r2, r3, #3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3208      	adds	r2, #8
 800416e:	0092      	lsls	r2, r2, #2
 8004170:	58d3      	ldr	r3, [r2, r3]
 8004172:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	2207      	movs	r2, #7
 8004178:	4013      	ands	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	220f      	movs	r2, #15
 800417e:	409a      	lsls	r2, r3
 8004180:	0013      	movs	r3, r2
 8004182:	43da      	mvns	r2, r3
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	4013      	ands	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	691a      	ldr	r2, [r3, #16]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2107      	movs	r1, #7
 8004192:	400b      	ands	r3, r1
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	409a      	lsls	r2, r3
 8004198:	0013      	movs	r3, r2
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	4313      	orrs	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	08da      	lsrs	r2, r3, #3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3208      	adds	r2, #8
 80041a8:	0092      	lsls	r2, r2, #2
 80041aa:	6939      	ldr	r1, [r7, #16]
 80041ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	2203      	movs	r2, #3
 80041ba:	409a      	lsls	r2, r3
 80041bc:	0013      	movs	r3, r2
 80041be:	43da      	mvns	r2, r3
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	4013      	ands	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	2203      	movs	r2, #3
 80041cc:	401a      	ands	r2, r3
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	409a      	lsls	r2, r3
 80041d4:	0013      	movs	r3, r2
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	4313      	orrs	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	23c0      	movs	r3, #192	; 0xc0
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	4013      	ands	r3, r2
 80041ec:	d100      	bne.n	80041f0 <HAL_GPIO_Init+0x174>
 80041ee:	e098      	b.n	8004322 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80041f0:	4a53      	ldr	r2, [pc, #332]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	089b      	lsrs	r3, r3, #2
 80041f6:	3318      	adds	r3, #24
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	589b      	ldr	r3, [r3, r2]
 80041fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2203      	movs	r2, #3
 8004202:	4013      	ands	r3, r2
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	220f      	movs	r2, #15
 8004208:	409a      	lsls	r2, r3
 800420a:	0013      	movs	r3, r2
 800420c:	43da      	mvns	r2, r3
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	4013      	ands	r3, r2
 8004212:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	23a0      	movs	r3, #160	; 0xa0
 8004218:	05db      	lsls	r3, r3, #23
 800421a:	429a      	cmp	r2, r3
 800421c:	d019      	beq.n	8004252 <HAL_GPIO_Init+0x1d6>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a48      	ldr	r2, [pc, #288]	; (8004344 <HAL_GPIO_Init+0x2c8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d013      	beq.n	800424e <HAL_GPIO_Init+0x1d2>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a47      	ldr	r2, [pc, #284]	; (8004348 <HAL_GPIO_Init+0x2cc>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d00d      	beq.n	800424a <HAL_GPIO_Init+0x1ce>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a46      	ldr	r2, [pc, #280]	; (800434c <HAL_GPIO_Init+0x2d0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d007      	beq.n	8004246 <HAL_GPIO_Init+0x1ca>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a45      	ldr	r2, [pc, #276]	; (8004350 <HAL_GPIO_Init+0x2d4>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d101      	bne.n	8004242 <HAL_GPIO_Init+0x1c6>
 800423e:	2304      	movs	r3, #4
 8004240:	e008      	b.n	8004254 <HAL_GPIO_Init+0x1d8>
 8004242:	2305      	movs	r3, #5
 8004244:	e006      	b.n	8004254 <HAL_GPIO_Init+0x1d8>
 8004246:	2303      	movs	r3, #3
 8004248:	e004      	b.n	8004254 <HAL_GPIO_Init+0x1d8>
 800424a:	2302      	movs	r3, #2
 800424c:	e002      	b.n	8004254 <HAL_GPIO_Init+0x1d8>
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <HAL_GPIO_Init+0x1d8>
 8004252:	2300      	movs	r3, #0
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	2103      	movs	r1, #3
 8004258:	400a      	ands	r2, r1
 800425a:	00d2      	lsls	r2, r2, #3
 800425c:	4093      	lsls	r3, r2
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004264:	4936      	ldr	r1, [pc, #216]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	089b      	lsrs	r3, r3, #2
 800426a:	3318      	adds	r3, #24
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004272:	4b33      	ldr	r3, [pc, #204]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	43da      	mvns	r2, r3
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4013      	ands	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	2380      	movs	r3, #128	; 0x80
 8004288:	035b      	lsls	r3, r3, #13
 800428a:	4013      	ands	r3, r2
 800428c:	d003      	beq.n	8004296 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4313      	orrs	r3, r2
 8004294:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004296:	4b2a      	ldr	r3, [pc, #168]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800429c:	4b28      	ldr	r3, [pc, #160]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	43da      	mvns	r2, r3
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	4013      	ands	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	2380      	movs	r3, #128	; 0x80
 80042b2:	039b      	lsls	r3, r3, #14
 80042b4:	4013      	ands	r3, r2
 80042b6:	d003      	beq.n	80042c0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4313      	orrs	r3, r2
 80042be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042c0:	4b1f      	ldr	r3, [pc, #124]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80042c6:	4a1e      	ldr	r2, [pc, #120]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 80042c8:	2384      	movs	r3, #132	; 0x84
 80042ca:	58d3      	ldr	r3, [r2, r3]
 80042cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	43da      	mvns	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	029b      	lsls	r3, r3, #10
 80042e0:	4013      	ands	r3, r2
 80042e2:	d003      	beq.n	80042ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80042ec:	4914      	ldr	r1, [pc, #80]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 80042ee:	2284      	movs	r2, #132	; 0x84
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80042f4:	4a12      	ldr	r2, [pc, #72]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 80042f6:	2380      	movs	r3, #128	; 0x80
 80042f8:	58d3      	ldr	r3, [r2, r3]
 80042fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	43da      	mvns	r2, r3
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	025b      	lsls	r3, r3, #9
 800430e:	4013      	ands	r3, r2
 8004310:	d003      	beq.n	800431a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800431a:	4909      	ldr	r1, [pc, #36]	; (8004340 <HAL_GPIO_Init+0x2c4>)
 800431c:	2280      	movs	r2, #128	; 0x80
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	3301      	adds	r3, #1
 8004326:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	40da      	lsrs	r2, r3
 8004330:	1e13      	subs	r3, r2, #0
 8004332:	d000      	beq.n	8004336 <HAL_GPIO_Init+0x2ba>
 8004334:	e6aa      	b.n	800408c <HAL_GPIO_Init+0x10>
  }
}
 8004336:	46c0      	nop			; (mov r8, r8)
 8004338:	46c0      	nop			; (mov r8, r8)
 800433a:	46bd      	mov	sp, r7
 800433c:	b006      	add	sp, #24
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40021800 	.word	0x40021800
 8004344:	50000400 	.word	0x50000400
 8004348:	50000800 	.word	0x50000800
 800434c:	50000c00 	.word	0x50000c00
 8004350:	50001000 	.word	0x50001000

08004354 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004362:	e0ba      	b.n	80044da <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004364:	2201      	movs	r2, #1
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	409a      	lsls	r2, r3
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	4013      	ands	r3, r2
 800436e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d100      	bne.n	8004378 <HAL_GPIO_DeInit+0x24>
 8004376:	e0ad      	b.n	80044d4 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8004378:	4a5d      	ldr	r2, [pc, #372]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	089b      	lsrs	r3, r3, #2
 800437e:	3318      	adds	r3, #24
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	589b      	ldr	r3, [r3, r2]
 8004384:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	2203      	movs	r2, #3
 800438a:	4013      	ands	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	220f      	movs	r2, #15
 8004390:	409a      	lsls	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	4013      	ands	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	23a0      	movs	r3, #160	; 0xa0
 800439c:	05db      	lsls	r3, r3, #23
 800439e:	429a      	cmp	r2, r3
 80043a0:	d019      	beq.n	80043d6 <HAL_GPIO_DeInit+0x82>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a53      	ldr	r2, [pc, #332]	; (80044f4 <HAL_GPIO_DeInit+0x1a0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d013      	beq.n	80043d2 <HAL_GPIO_DeInit+0x7e>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a52      	ldr	r2, [pc, #328]	; (80044f8 <HAL_GPIO_DeInit+0x1a4>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00d      	beq.n	80043ce <HAL_GPIO_DeInit+0x7a>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a51      	ldr	r2, [pc, #324]	; (80044fc <HAL_GPIO_DeInit+0x1a8>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d007      	beq.n	80043ca <HAL_GPIO_DeInit+0x76>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a50      	ldr	r2, [pc, #320]	; (8004500 <HAL_GPIO_DeInit+0x1ac>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d101      	bne.n	80043c6 <HAL_GPIO_DeInit+0x72>
 80043c2:	2304      	movs	r3, #4
 80043c4:	e008      	b.n	80043d8 <HAL_GPIO_DeInit+0x84>
 80043c6:	2305      	movs	r3, #5
 80043c8:	e006      	b.n	80043d8 <HAL_GPIO_DeInit+0x84>
 80043ca:	2303      	movs	r3, #3
 80043cc:	e004      	b.n	80043d8 <HAL_GPIO_DeInit+0x84>
 80043ce:	2302      	movs	r3, #2
 80043d0:	e002      	b.n	80043d8 <HAL_GPIO_DeInit+0x84>
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <HAL_GPIO_DeInit+0x84>
 80043d6:	2300      	movs	r3, #0
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	2103      	movs	r1, #3
 80043dc:	400a      	ands	r2, r1
 80043de:	00d2      	lsls	r2, r2, #3
 80043e0:	4093      	lsls	r3, r2
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d136      	bne.n	8004456 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80043e8:	4a41      	ldr	r2, [pc, #260]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 80043ea:	2380      	movs	r3, #128	; 0x80
 80043ec:	58d3      	ldr	r3, [r2, r3]
 80043ee:	693a      	ldr	r2, [r7, #16]
 80043f0:	43d2      	mvns	r2, r2
 80043f2:	493f      	ldr	r1, [pc, #252]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	2280      	movs	r2, #128	; 0x80
 80043f8:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 80043fa:	4a3d      	ldr	r2, [pc, #244]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 80043fc:	2384      	movs	r3, #132	; 0x84
 80043fe:	58d3      	ldr	r3, [r2, r3]
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	43d2      	mvns	r2, r2
 8004404:	493a      	ldr	r1, [pc, #232]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 8004406:	4013      	ands	r3, r2
 8004408:	2284      	movs	r2, #132	; 0x84
 800440a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800440c:	4b38      	ldr	r3, [pc, #224]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	43d9      	mvns	r1, r3
 8004414:	4b36      	ldr	r3, [pc, #216]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 8004416:	400a      	ands	r2, r1
 8004418:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800441a:	4b35      	ldr	r3, [pc, #212]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	43d9      	mvns	r1, r3
 8004422:	4b33      	ldr	r3, [pc, #204]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 8004424:	400a      	ands	r2, r1
 8004426:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	2203      	movs	r2, #3
 800442c:	4013      	ands	r3, r2
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	220f      	movs	r2, #15
 8004432:	409a      	lsls	r2, r3
 8004434:	0013      	movs	r3, r2
 8004436:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8004438:	4a2d      	ldr	r2, [pc, #180]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	089b      	lsrs	r3, r3, #2
 800443e:	3318      	adds	r3, #24
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	589a      	ldr	r2, [r3, r2]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	43d9      	mvns	r1, r3
 8004448:	4829      	ldr	r0, [pc, #164]	; (80044f0 <HAL_GPIO_DeInit+0x19c>)
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	089b      	lsrs	r3, r3, #2
 800444e:	400a      	ands	r2, r1
 8004450:	3318      	adds	r3, #24
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	2103      	movs	r1, #3
 8004460:	4099      	lsls	r1, r3
 8004462:	000b      	movs	r3, r1
 8004464:	431a      	orrs	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	08da      	lsrs	r2, r3, #3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3208      	adds	r2, #8
 8004472:	0092      	lsls	r2, r2, #2
 8004474:	58d3      	ldr	r3, [r2, r3]
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	2107      	movs	r1, #7
 800447a:	400a      	ands	r2, r1
 800447c:	0092      	lsls	r2, r2, #2
 800447e:	210f      	movs	r1, #15
 8004480:	4091      	lsls	r1, r2
 8004482:	000a      	movs	r2, r1
 8004484:	43d1      	mvns	r1, r2
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	08d2      	lsrs	r2, r2, #3
 800448a:	4019      	ands	r1, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3208      	adds	r2, #8
 8004490:	0092      	lsls	r2, r2, #2
 8004492:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	0052      	lsls	r2, r2, #1
 800449c:	2103      	movs	r1, #3
 800449e:	4091      	lsls	r1, r2
 80044a0:	000a      	movs	r2, r1
 80044a2:	43d2      	mvns	r2, r2
 80044a4:	401a      	ands	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2101      	movs	r1, #1
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	4091      	lsls	r1, r2
 80044b4:	000a      	movs	r2, r1
 80044b6:	43d2      	mvns	r2, r2
 80044b8:	401a      	ands	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	0052      	lsls	r2, r2, #1
 80044c6:	2103      	movs	r1, #3
 80044c8:	4091      	lsls	r1, r2
 80044ca:	000a      	movs	r2, r1
 80044cc:	43d2      	mvns	r2, r2
 80044ce:	401a      	ands	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	3301      	adds	r3, #1
 80044d8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	40da      	lsrs	r2, r3
 80044e0:	1e13      	subs	r3, r2, #0
 80044e2:	d000      	beq.n	80044e6 <HAL_GPIO_DeInit+0x192>
 80044e4:	e73e      	b.n	8004364 <HAL_GPIO_DeInit+0x10>
  }
}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	46c0      	nop			; (mov r8, r8)
 80044ea:	46bd      	mov	sp, r7
 80044ec:	b006      	add	sp, #24
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	40021800 	.word	0x40021800
 80044f4:	50000400 	.word	0x50000400
 80044f8:	50000800 	.word	0x50000800
 80044fc:	50000c00 	.word	0x50000c00
 8004500:	50001000 	.word	0x50001000

08004504 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	000a      	movs	r2, r1
 800450e:	1cbb      	adds	r3, r7, #2
 8004510:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	1cba      	adds	r2, r7, #2
 8004518:	8812      	ldrh	r2, [r2, #0]
 800451a:	4013      	ands	r3, r2
 800451c:	d004      	beq.n	8004528 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800451e:	230f      	movs	r3, #15
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	2201      	movs	r2, #1
 8004524:	701a      	strb	r2, [r3, #0]
 8004526:	e003      	b.n	8004530 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004528:	230f      	movs	r3, #15
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004530:	230f      	movs	r3, #15
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	781b      	ldrb	r3, [r3, #0]
}
 8004536:	0018      	movs	r0, r3
 8004538:	46bd      	mov	sp, r7
 800453a:	b004      	add	sp, #16
 800453c:	bd80      	pop	{r7, pc}

0800453e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b082      	sub	sp, #8
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
 8004546:	0008      	movs	r0, r1
 8004548:	0011      	movs	r1, r2
 800454a:	1cbb      	adds	r3, r7, #2
 800454c:	1c02      	adds	r2, r0, #0
 800454e:	801a      	strh	r2, [r3, #0]
 8004550:	1c7b      	adds	r3, r7, #1
 8004552:	1c0a      	adds	r2, r1, #0
 8004554:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004556:	1c7b      	adds	r3, r7, #1
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d004      	beq.n	8004568 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800455e:	1cbb      	adds	r3, r7, #2
 8004560:	881a      	ldrh	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004566:	e003      	b.n	8004570 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004568:	1cbb      	adds	r3, r7, #2
 800456a:	881a      	ldrh	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004570:	46c0      	nop			; (mov r8, r8)
 8004572:	46bd      	mov	sp, r7
 8004574:	b002      	add	sp, #8
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800457c:	4b04      	ldr	r3, [pc, #16]	; (8004590 <HAL_PWR_EnableBkUpAccess+0x18>)
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b03      	ldr	r3, [pc, #12]	; (8004590 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004582:	2180      	movs	r1, #128	; 0x80
 8004584:	0049      	lsls	r1, r1, #1
 8004586:	430a      	orrs	r2, r1
 8004588:	601a      	str	r2, [r3, #0]
}
 800458a:	46c0      	nop			; (mov r8, r8)
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40007000 	.word	0x40007000

08004594 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	000a      	movs	r2, r1
 800459e:	1cfb      	adds	r3, r7, #3
 80045a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d009      	beq.n	80045bc <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 80045a8:	4b14      	ldr	r3, [pc, #80]	; (80045fc <HAL_PWR_EnterSTOPMode+0x68>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2207      	movs	r2, #7
 80045ae:	4393      	bics	r3, r2
 80045b0:	001a      	movs	r2, r3
 80045b2:	4b12      	ldr	r3, [pc, #72]	; (80045fc <HAL_PWR_EnterSTOPMode+0x68>)
 80045b4:	2101      	movs	r1, #1
 80045b6:	430a      	orrs	r2, r1
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	e005      	b.n	80045c8 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80045bc:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <HAL_PWR_EnterSTOPMode+0x68>)
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	4b0e      	ldr	r3, [pc, #56]	; (80045fc <HAL_PWR_EnterSTOPMode+0x68>)
 80045c2:	2107      	movs	r1, #7
 80045c4:	438a      	bics	r2, r1
 80045c6:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045c8:	4b0d      	ldr	r3, [pc, #52]	; (8004600 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	4b0c      	ldr	r3, [pc, #48]	; (8004600 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045ce:	2104      	movs	r1, #4
 80045d0:	430a      	orrs	r2, r1
 80045d2:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80045d4:	1cfb      	adds	r3, r7, #3
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d101      	bne.n	80045e0 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80045dc:	bf30      	wfi
 80045de:	e002      	b.n	80045e6 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80045e0:	bf40      	sev
    __WFE();
 80045e2:	bf20      	wfe
    __WFE();
 80045e4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045e6:	4b06      	ldr	r3, [pc, #24]	; (8004600 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	4b05      	ldr	r3, [pc, #20]	; (8004600 <HAL_PWR_EnterSTOPMode+0x6c>)
 80045ec:	2104      	movs	r1, #4
 80045ee:	438a      	bics	r2, r1
 80045f0:	611a      	str	r2, [r3, #16]
}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	46bd      	mov	sp, r7
 80045f6:	b002      	add	sp, #8
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	40007000 	.word	0x40007000
 8004600:	e000ed00 	.word	0xe000ed00

08004604 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8004608:	4b09      	ldr	r3, [pc, #36]	; (8004630 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2207      	movs	r2, #7
 800460e:	4393      	bics	r3, r2
 8004610:	001a      	movs	r2, r3
 8004612:	4b07      	ldr	r3, [pc, #28]	; (8004630 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004614:	2103      	movs	r1, #3
 8004616:	430a      	orrs	r2, r1
 8004618:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800461a:	4b06      	ldr	r3, [pc, #24]	; (8004634 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800461c:	691a      	ldr	r2, [r3, #16]
 800461e:	4b05      	ldr	r3, [pc, #20]	; (8004634 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004620:	2104      	movs	r1, #4
 8004622:	430a      	orrs	r2, r1
 8004624:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8004626:	bf30      	wfi
}
 8004628:	46c0      	nop			; (mov r8, r8)
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	46c0      	nop			; (mov r8, r8)
 8004630:	40007000 	.word	0x40007000
 8004634:	e000ed00 	.word	0xe000ed00

08004638 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004640:	4b19      	ldr	r3, [pc, #100]	; (80046a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a19      	ldr	r2, [pc, #100]	; (80046ac <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004646:	4013      	ands	r3, r2
 8004648:	0019      	movs	r1, r3
 800464a:	4b17      	ldr	r3, [pc, #92]	; (80046a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	430a      	orrs	r2, r1
 8004650:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	2380      	movs	r3, #128	; 0x80
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	429a      	cmp	r2, r3
 800465a:	d11f      	bne.n	800469c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800465c:	4b14      	ldr	r3, [pc, #80]	; (80046b0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	0013      	movs	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	189b      	adds	r3, r3, r2
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	4912      	ldr	r1, [pc, #72]	; (80046b4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800466a:	0018      	movs	r0, r3
 800466c:	f7fb fd66 	bl	800013c <__udivsi3>
 8004670:	0003      	movs	r3, r0
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004676:	e008      	b.n	800468a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	3b01      	subs	r3, #1
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	e001      	b.n	800468a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e009      	b.n	800469e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800468a:	4b07      	ldr	r3, [pc, #28]	; (80046a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800468c:	695a      	ldr	r2, [r3, #20]
 800468e:	2380      	movs	r3, #128	; 0x80
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	401a      	ands	r2, r3
 8004694:	2380      	movs	r3, #128	; 0x80
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	429a      	cmp	r2, r3
 800469a:	d0ed      	beq.n	8004678 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	0018      	movs	r0, r3
 80046a0:	46bd      	mov	sp, r7
 80046a2:	b004      	add	sp, #16
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	40007000 	.word	0x40007000
 80046ac:	fffff9ff 	.word	0xfffff9ff
 80046b0:	2000000c 	.word	0x2000000c
 80046b4:	000f4240 	.word	0x000f4240

080046b8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80046bc:	4b03      	ldr	r3, [pc, #12]	; (80046cc <LL_RCC_GetAPB1Prescaler+0x14>)
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	23e0      	movs	r3, #224	; 0xe0
 80046c2:	01db      	lsls	r3, r3, #7
 80046c4:	4013      	ands	r3, r2
}
 80046c6:	0018      	movs	r0, r3
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	40021000 	.word	0x40021000

080046d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b088      	sub	sp, #32
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d102      	bne.n	80046e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	f000 fb50 	bl	8004d84 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2201      	movs	r2, #1
 80046ea:	4013      	ands	r3, r2
 80046ec:	d100      	bne.n	80046f0 <HAL_RCC_OscConfig+0x20>
 80046ee:	e07c      	b.n	80047ea <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046f0:	4bc3      	ldr	r3, [pc, #780]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	2238      	movs	r2, #56	; 0x38
 80046f6:	4013      	ands	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046fa:	4bc1      	ldr	r3, [pc, #772]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	2203      	movs	r2, #3
 8004700:	4013      	ands	r3, r2
 8004702:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	2b10      	cmp	r3, #16
 8004708:	d102      	bne.n	8004710 <HAL_RCC_OscConfig+0x40>
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b03      	cmp	r3, #3
 800470e:	d002      	beq.n	8004716 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b08      	cmp	r3, #8
 8004714:	d10b      	bne.n	800472e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004716:	4bba      	ldr	r3, [pc, #744]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	029b      	lsls	r3, r3, #10
 800471e:	4013      	ands	r3, r2
 8004720:	d062      	beq.n	80047e8 <HAL_RCC_OscConfig+0x118>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d15e      	bne.n	80047e8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e32a      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	025b      	lsls	r3, r3, #9
 8004736:	429a      	cmp	r2, r3
 8004738:	d107      	bne.n	800474a <HAL_RCC_OscConfig+0x7a>
 800473a:	4bb1      	ldr	r3, [pc, #708]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	4bb0      	ldr	r3, [pc, #704]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004740:	2180      	movs	r1, #128	; 0x80
 8004742:	0249      	lsls	r1, r1, #9
 8004744:	430a      	orrs	r2, r1
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	e020      	b.n	800478c <HAL_RCC_OscConfig+0xbc>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	23a0      	movs	r3, #160	; 0xa0
 8004750:	02db      	lsls	r3, r3, #11
 8004752:	429a      	cmp	r2, r3
 8004754:	d10e      	bne.n	8004774 <HAL_RCC_OscConfig+0xa4>
 8004756:	4baa      	ldr	r3, [pc, #680]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	4ba9      	ldr	r3, [pc, #676]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 800475c:	2180      	movs	r1, #128	; 0x80
 800475e:	02c9      	lsls	r1, r1, #11
 8004760:	430a      	orrs	r2, r1
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	4ba6      	ldr	r3, [pc, #664]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	4ba5      	ldr	r3, [pc, #660]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 800476a:	2180      	movs	r1, #128	; 0x80
 800476c:	0249      	lsls	r1, r1, #9
 800476e:	430a      	orrs	r2, r1
 8004770:	601a      	str	r2, [r3, #0]
 8004772:	e00b      	b.n	800478c <HAL_RCC_OscConfig+0xbc>
 8004774:	4ba2      	ldr	r3, [pc, #648]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	4ba1      	ldr	r3, [pc, #644]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 800477a:	49a2      	ldr	r1, [pc, #648]	; (8004a04 <HAL_RCC_OscConfig+0x334>)
 800477c:	400a      	ands	r2, r1
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	4b9f      	ldr	r3, [pc, #636]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	4b9e      	ldr	r3, [pc, #632]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004786:	49a0      	ldr	r1, [pc, #640]	; (8004a08 <HAL_RCC_OscConfig+0x338>)
 8004788:	400a      	ands	r2, r1
 800478a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d014      	beq.n	80047be <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004794:	f7ff fb1e 	bl	8003dd4 <HAL_GetTick>
 8004798:	0003      	movs	r3, r0
 800479a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800479e:	f7ff fb19 	bl	8003dd4 <HAL_GetTick>
 80047a2:	0002      	movs	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b64      	cmp	r3, #100	; 0x64
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e2e9      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047b0:	4b93      	ldr	r3, [pc, #588]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	2380      	movs	r3, #128	; 0x80
 80047b6:	029b      	lsls	r3, r3, #10
 80047b8:	4013      	ands	r3, r2
 80047ba:	d0f0      	beq.n	800479e <HAL_RCC_OscConfig+0xce>
 80047bc:	e015      	b.n	80047ea <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047be:	f7ff fb09 	bl	8003dd4 <HAL_GetTick>
 80047c2:	0003      	movs	r3, r0
 80047c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c8:	f7ff fb04 	bl	8003dd4 <HAL_GetTick>
 80047cc:	0002      	movs	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b64      	cmp	r3, #100	; 0x64
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e2d4      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047da:	4b89      	ldr	r3, [pc, #548]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	2380      	movs	r3, #128	; 0x80
 80047e0:	029b      	lsls	r3, r3, #10
 80047e2:	4013      	ands	r3, r2
 80047e4:	d1f0      	bne.n	80047c8 <HAL_RCC_OscConfig+0xf8>
 80047e6:	e000      	b.n	80047ea <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2202      	movs	r2, #2
 80047f0:	4013      	ands	r3, r2
 80047f2:	d100      	bne.n	80047f6 <HAL_RCC_OscConfig+0x126>
 80047f4:	e099      	b.n	800492a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047f6:	4b82      	ldr	r3, [pc, #520]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2238      	movs	r2, #56	; 0x38
 80047fc:	4013      	ands	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004800:	4b7f      	ldr	r3, [pc, #508]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	2203      	movs	r2, #3
 8004806:	4013      	ands	r3, r2
 8004808:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	2b10      	cmp	r3, #16
 800480e:	d102      	bne.n	8004816 <HAL_RCC_OscConfig+0x146>
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	2b02      	cmp	r3, #2
 8004814:	d002      	beq.n	800481c <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d135      	bne.n	8004888 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800481c:	4b78      	ldr	r3, [pc, #480]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	2380      	movs	r3, #128	; 0x80
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	4013      	ands	r3, r2
 8004826:	d005      	beq.n	8004834 <HAL_RCC_OscConfig+0x164>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e2a7      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004834:	4b72      	ldr	r3, [pc, #456]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	4a74      	ldr	r2, [pc, #464]	; (8004a0c <HAL_RCC_OscConfig+0x33c>)
 800483a:	4013      	ands	r3, r2
 800483c:	0019      	movs	r1, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	021a      	lsls	r2, r3, #8
 8004844:	4b6e      	ldr	r3, [pc, #440]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004846:	430a      	orrs	r2, r1
 8004848:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d112      	bne.n	8004876 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004850:	4b6b      	ldr	r3, [pc, #428]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a6e      	ldr	r2, [pc, #440]	; (8004a10 <HAL_RCC_OscConfig+0x340>)
 8004856:	4013      	ands	r3, r2
 8004858:	0019      	movs	r1, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	691a      	ldr	r2, [r3, #16]
 800485e:	4b68      	ldr	r3, [pc, #416]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004864:	4b66      	ldr	r3, [pc, #408]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	0adb      	lsrs	r3, r3, #11
 800486a:	2207      	movs	r2, #7
 800486c:	4013      	ands	r3, r2
 800486e:	4a69      	ldr	r2, [pc, #420]	; (8004a14 <HAL_RCC_OscConfig+0x344>)
 8004870:	40da      	lsrs	r2, r3
 8004872:	4b69      	ldr	r3, [pc, #420]	; (8004a18 <HAL_RCC_OscConfig+0x348>)
 8004874:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004876:	4b69      	ldr	r3, [pc, #420]	; (8004a1c <HAL_RCC_OscConfig+0x34c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	0018      	movs	r0, r3
 800487c:	f7ff fa4e 	bl	8003d1c <HAL_InitTick>
 8004880:	1e03      	subs	r3, r0, #0
 8004882:	d051      	beq.n	8004928 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e27d      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d030      	beq.n	80048f2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004890:	4b5b      	ldr	r3, [pc, #364]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a5e      	ldr	r2, [pc, #376]	; (8004a10 <HAL_RCC_OscConfig+0x340>)
 8004896:	4013      	ands	r3, r2
 8004898:	0019      	movs	r1, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	691a      	ldr	r2, [r3, #16]
 800489e:	4b58      	ldr	r3, [pc, #352]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048a0:	430a      	orrs	r2, r1
 80048a2:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80048a4:	4b56      	ldr	r3, [pc, #344]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	4b55      	ldr	r3, [pc, #340]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048aa:	2180      	movs	r1, #128	; 0x80
 80048ac:	0049      	lsls	r1, r1, #1
 80048ae:	430a      	orrs	r2, r1
 80048b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b2:	f7ff fa8f 	bl	8003dd4 <HAL_GetTick>
 80048b6:	0003      	movs	r3, r0
 80048b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048bc:	f7ff fa8a 	bl	8003dd4 <HAL_GetTick>
 80048c0:	0002      	movs	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e25a      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ce:	4b4c      	ldr	r3, [pc, #304]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	2380      	movs	r3, #128	; 0x80
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	4013      	ands	r3, r2
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048da:	4b49      	ldr	r3, [pc, #292]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	4a4b      	ldr	r2, [pc, #300]	; (8004a0c <HAL_RCC_OscConfig+0x33c>)
 80048e0:	4013      	ands	r3, r2
 80048e2:	0019      	movs	r1, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	021a      	lsls	r2, r3, #8
 80048ea:	4b45      	ldr	r3, [pc, #276]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048ec:	430a      	orrs	r2, r1
 80048ee:	605a      	str	r2, [r3, #4]
 80048f0:	e01b      	b.n	800492a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80048f2:	4b43      	ldr	r3, [pc, #268]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	4b42      	ldr	r3, [pc, #264]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80048f8:	4949      	ldr	r1, [pc, #292]	; (8004a20 <HAL_RCC_OscConfig+0x350>)
 80048fa:	400a      	ands	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fe:	f7ff fa69 	bl	8003dd4 <HAL_GetTick>
 8004902:	0003      	movs	r3, r0
 8004904:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004908:	f7ff fa64 	bl	8003dd4 <HAL_GetTick>
 800490c:	0002      	movs	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e234      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800491a:	4b39      	ldr	r3, [pc, #228]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	2380      	movs	r3, #128	; 0x80
 8004920:	00db      	lsls	r3, r3, #3
 8004922:	4013      	ands	r3, r2
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x238>
 8004926:	e000      	b.n	800492a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004928:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2208      	movs	r2, #8
 8004930:	4013      	ands	r3, r2
 8004932:	d047      	beq.n	80049c4 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004934:	4b32      	ldr	r3, [pc, #200]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	2238      	movs	r2, #56	; 0x38
 800493a:	4013      	ands	r3, r2
 800493c:	2b18      	cmp	r3, #24
 800493e:	d10a      	bne.n	8004956 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004940:	4b2f      	ldr	r3, [pc, #188]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004942:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004944:	2202      	movs	r2, #2
 8004946:	4013      	ands	r3, r2
 8004948:	d03c      	beq.n	80049c4 <HAL_RCC_OscConfig+0x2f4>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d138      	bne.n	80049c4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e216      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d019      	beq.n	8004992 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800495e:	4b28      	ldr	r3, [pc, #160]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004960:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004962:	4b27      	ldr	r3, [pc, #156]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004964:	2101      	movs	r1, #1
 8004966:	430a      	orrs	r2, r1
 8004968:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496a:	f7ff fa33 	bl	8003dd4 <HAL_GetTick>
 800496e:	0003      	movs	r3, r0
 8004970:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004972:	e008      	b.n	8004986 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004974:	f7ff fa2e 	bl	8003dd4 <HAL_GetTick>
 8004978:	0002      	movs	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b02      	cmp	r3, #2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e1fe      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004986:	4b1e      	ldr	r3, [pc, #120]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498a:	2202      	movs	r2, #2
 800498c:	4013      	ands	r3, r2
 800498e:	d0f1      	beq.n	8004974 <HAL_RCC_OscConfig+0x2a4>
 8004990:	e018      	b.n	80049c4 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004992:	4b1b      	ldr	r3, [pc, #108]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004994:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004996:	4b1a      	ldr	r3, [pc, #104]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 8004998:	2101      	movs	r1, #1
 800499a:	438a      	bics	r2, r1
 800499c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800499e:	f7ff fa19 	bl	8003dd4 <HAL_GetTick>
 80049a2:	0003      	movs	r3, r0
 80049a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049a8:	f7ff fa14 	bl	8003dd4 <HAL_GetTick>
 80049ac:	0002      	movs	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e1e4      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049ba:	4b11      	ldr	r3, [pc, #68]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80049bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049be:	2202      	movs	r2, #2
 80049c0:	4013      	ands	r3, r2
 80049c2:	d1f1      	bne.n	80049a8 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2204      	movs	r2, #4
 80049ca:	4013      	ands	r3, r2
 80049cc:	d100      	bne.n	80049d0 <HAL_RCC_OscConfig+0x300>
 80049ce:	e0c7      	b.n	8004b60 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d0:	231f      	movs	r3, #31
 80049d2:	18fb      	adds	r3, r7, r3
 80049d4:	2200      	movs	r2, #0
 80049d6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80049d8:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	2238      	movs	r2, #56	; 0x38
 80049de:	4013      	ands	r3, r2
 80049e0:	2b20      	cmp	r3, #32
 80049e2:	d11f      	bne.n	8004a24 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80049e4:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <HAL_RCC_OscConfig+0x330>)
 80049e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e8:	2202      	movs	r2, #2
 80049ea:	4013      	ands	r3, r2
 80049ec:	d100      	bne.n	80049f0 <HAL_RCC_OscConfig+0x320>
 80049ee:	e0b7      	b.n	8004b60 <HAL_RCC_OscConfig+0x490>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d000      	beq.n	80049fa <HAL_RCC_OscConfig+0x32a>
 80049f8:	e0b2      	b.n	8004b60 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e1c2      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	40021000 	.word	0x40021000
 8004a04:	fffeffff 	.word	0xfffeffff
 8004a08:	fffbffff 	.word	0xfffbffff
 8004a0c:	ffff80ff 	.word	0xffff80ff
 8004a10:	ffffc7ff 	.word	0xffffc7ff
 8004a14:	00f42400 	.word	0x00f42400
 8004a18:	2000000c 	.word	0x2000000c
 8004a1c:	20000010 	.word	0x20000010
 8004a20:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a24:	4bb5      	ldr	r3, [pc, #724]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004a26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a28:	2380      	movs	r3, #128	; 0x80
 8004a2a:	055b      	lsls	r3, r3, #21
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d101      	bne.n	8004a34 <HAL_RCC_OscConfig+0x364>
 8004a30:	2301      	movs	r3, #1
 8004a32:	e000      	b.n	8004a36 <HAL_RCC_OscConfig+0x366>
 8004a34:	2300      	movs	r3, #0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d011      	beq.n	8004a5e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004a3a:	4bb0      	ldr	r3, [pc, #704]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004a3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a3e:	4baf      	ldr	r3, [pc, #700]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004a40:	2180      	movs	r1, #128	; 0x80
 8004a42:	0549      	lsls	r1, r1, #21
 8004a44:	430a      	orrs	r2, r1
 8004a46:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a48:	4bac      	ldr	r3, [pc, #688]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004a4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a4c:	2380      	movs	r3, #128	; 0x80
 8004a4e:	055b      	lsls	r3, r3, #21
 8004a50:	4013      	ands	r3, r2
 8004a52:	60fb      	str	r3, [r7, #12]
 8004a54:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004a56:	231f      	movs	r3, #31
 8004a58:	18fb      	adds	r3, r7, r3
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a5e:	4ba8      	ldr	r3, [pc, #672]	; (8004d00 <HAL_RCC_OscConfig+0x630>)
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	2380      	movs	r3, #128	; 0x80
 8004a64:	005b      	lsls	r3, r3, #1
 8004a66:	4013      	ands	r3, r2
 8004a68:	d11a      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a6a:	4ba5      	ldr	r3, [pc, #660]	; (8004d00 <HAL_RCC_OscConfig+0x630>)
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	4ba4      	ldr	r3, [pc, #656]	; (8004d00 <HAL_RCC_OscConfig+0x630>)
 8004a70:	2180      	movs	r1, #128	; 0x80
 8004a72:	0049      	lsls	r1, r1, #1
 8004a74:	430a      	orrs	r2, r1
 8004a76:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004a78:	f7ff f9ac 	bl	8003dd4 <HAL_GetTick>
 8004a7c:	0003      	movs	r3, r0
 8004a7e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a82:	f7ff f9a7 	bl	8003dd4 <HAL_GetTick>
 8004a86:	0002      	movs	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e177      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a94:	4b9a      	ldr	r3, [pc, #616]	; (8004d00 <HAL_RCC_OscConfig+0x630>)
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	2380      	movs	r3, #128	; 0x80
 8004a9a:	005b      	lsls	r3, r3, #1
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d0f0      	beq.n	8004a82 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d106      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x3e6>
 8004aa8:	4b94      	ldr	r3, [pc, #592]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004aaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004aac:	4b93      	ldr	r3, [pc, #588]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004aae:	2101      	movs	r1, #1
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ab4:	e01c      	b.n	8004af0 <HAL_RCC_OscConfig+0x420>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b05      	cmp	r3, #5
 8004abc:	d10c      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x408>
 8004abe:	4b8f      	ldr	r3, [pc, #572]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ac0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ac2:	4b8e      	ldr	r3, [pc, #568]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ac4:	2104      	movs	r1, #4
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	65da      	str	r2, [r3, #92]	; 0x5c
 8004aca:	4b8c      	ldr	r3, [pc, #560]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004acc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ace:	4b8b      	ldr	r3, [pc, #556]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ad0:	2101      	movs	r1, #1
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ad6:	e00b      	b.n	8004af0 <HAL_RCC_OscConfig+0x420>
 8004ad8:	4b88      	ldr	r3, [pc, #544]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ada:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004adc:	4b87      	ldr	r3, [pc, #540]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ade:	2101      	movs	r1, #1
 8004ae0:	438a      	bics	r2, r1
 8004ae2:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ae4:	4b85      	ldr	r3, [pc, #532]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ae6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ae8:	4b84      	ldr	r3, [pc, #528]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004aea:	2104      	movs	r1, #4
 8004aec:	438a      	bics	r2, r1
 8004aee:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d014      	beq.n	8004b22 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7ff f96c 	bl	8003dd4 <HAL_GetTick>
 8004afc:	0003      	movs	r3, r0
 8004afe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b00:	e009      	b.n	8004b16 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b02:	f7ff f967 	bl	8003dd4 <HAL_GetTick>
 8004b06:	0002      	movs	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	4a7d      	ldr	r2, [pc, #500]	; (8004d04 <HAL_RCC_OscConfig+0x634>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e136      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b16:	4b79      	ldr	r3, [pc, #484]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0x432>
 8004b20:	e013      	b.n	8004b4a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b22:	f7ff f957 	bl	8003dd4 <HAL_GetTick>
 8004b26:	0003      	movs	r3, r0
 8004b28:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b2a:	e009      	b.n	8004b40 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b2c:	f7ff f952 	bl	8003dd4 <HAL_GetTick>
 8004b30:	0002      	movs	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	4a73      	ldr	r2, [pc, #460]	; (8004d04 <HAL_RCC_OscConfig+0x634>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e121      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b40:	4b6e      	ldr	r3, [pc, #440]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b44:	2202      	movs	r2, #2
 8004b46:	4013      	ands	r3, r2
 8004b48:	d1f0      	bne.n	8004b2c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004b4a:	231f      	movs	r3, #31
 8004b4c:	18fb      	adds	r3, r7, r3
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d105      	bne.n	8004b60 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004b54:	4b69      	ldr	r3, [pc, #420]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b58:	4b68      	ldr	r3, [pc, #416]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b5a:	496b      	ldr	r1, [pc, #428]	; (8004d08 <HAL_RCC_OscConfig+0x638>)
 8004b5c:	400a      	ands	r2, r1
 8004b5e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2220      	movs	r2, #32
 8004b66:	4013      	ands	r3, r2
 8004b68:	d039      	beq.n	8004bde <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d01b      	beq.n	8004baa <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b72:	4b62      	ldr	r3, [pc, #392]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	4b61      	ldr	r3, [pc, #388]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b78:	2180      	movs	r1, #128	; 0x80
 8004b7a:	03c9      	lsls	r1, r1, #15
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b80:	f7ff f928 	bl	8003dd4 <HAL_GetTick>
 8004b84:	0003      	movs	r3, r0
 8004b86:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004b88:	e008      	b.n	8004b9c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b8a:	f7ff f923 	bl	8003dd4 <HAL_GetTick>
 8004b8e:	0002      	movs	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e0f3      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004b9c:	4b57      	ldr	r3, [pc, #348]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	2380      	movs	r3, #128	; 0x80
 8004ba2:	041b      	lsls	r3, r3, #16
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d0f0      	beq.n	8004b8a <HAL_RCC_OscConfig+0x4ba>
 8004ba8:	e019      	b.n	8004bde <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004baa:	4b54      	ldr	r3, [pc, #336]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	4b53      	ldr	r3, [pc, #332]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004bb0:	4956      	ldr	r1, [pc, #344]	; (8004d0c <HAL_RCC_OscConfig+0x63c>)
 8004bb2:	400a      	ands	r2, r1
 8004bb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb6:	f7ff f90d 	bl	8003dd4 <HAL_GetTick>
 8004bba:	0003      	movs	r3, r0
 8004bbc:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004bbe:	e008      	b.n	8004bd2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bc0:	f7ff f908 	bl	8003dd4 <HAL_GetTick>
 8004bc4:	0002      	movs	r2, r0
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e0d8      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004bd2:	4b4a      	ldr	r3, [pc, #296]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	041b      	lsls	r3, r3, #16
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d1f0      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d100      	bne.n	8004be8 <HAL_RCC_OscConfig+0x518>
 8004be6:	e0cc      	b.n	8004d82 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004be8:	4b44      	ldr	r3, [pc, #272]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	2238      	movs	r2, #56	; 0x38
 8004bee:	4013      	ands	r3, r2
 8004bf0:	2b10      	cmp	r3, #16
 8004bf2:	d100      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x526>
 8004bf4:	e07b      	b.n	8004cee <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d156      	bne.n	8004cac <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfe:	4b3f      	ldr	r3, [pc, #252]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	4b3e      	ldr	r3, [pc, #248]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c04:	4942      	ldr	r1, [pc, #264]	; (8004d10 <HAL_RCC_OscConfig+0x640>)
 8004c06:	400a      	ands	r2, r1
 8004c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0a:	f7ff f8e3 	bl	8003dd4 <HAL_GetTick>
 8004c0e:	0003      	movs	r3, r0
 8004c10:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c14:	f7ff f8de 	bl	8003dd4 <HAL_GetTick>
 8004c18:	0002      	movs	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e0ae      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c26:	4b35      	ldr	r3, [pc, #212]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	2380      	movs	r3, #128	; 0x80
 8004c2c:	049b      	lsls	r3, r3, #18
 8004c2e:	4013      	ands	r3, r2
 8004c30:	d1f0      	bne.n	8004c14 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c32:	4b32      	ldr	r3, [pc, #200]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	4a37      	ldr	r2, [pc, #220]	; (8004d14 <HAL_RCC_OscConfig+0x644>)
 8004c38:	4013      	ands	r3, r2
 8004c3a:	0019      	movs	r1, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c44:	431a      	orrs	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4a:	021b      	lsls	r3, r3, #8
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	431a      	orrs	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	4b26      	ldr	r3, [pc, #152]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c62:	430a      	orrs	r2, r1
 8004c64:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c66:	4b25      	ldr	r3, [pc, #148]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4b24      	ldr	r3, [pc, #144]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c6c:	2180      	movs	r1, #128	; 0x80
 8004c6e:	0449      	lsls	r1, r1, #17
 8004c70:	430a      	orrs	r2, r1
 8004c72:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004c74:	4b21      	ldr	r3, [pc, #132]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	4b20      	ldr	r3, [pc, #128]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004c7a:	2180      	movs	r1, #128	; 0x80
 8004c7c:	0549      	lsls	r1, r1, #21
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c82:	f7ff f8a7 	bl	8003dd4 <HAL_GetTick>
 8004c86:	0003      	movs	r3, r0
 8004c88:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c8a:	e008      	b.n	8004c9e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c8c:	f7ff f8a2 	bl	8003dd4 <HAL_GetTick>
 8004c90:	0002      	movs	r2, r0
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d901      	bls.n	8004c9e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e072      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c9e:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	049b      	lsls	r3, r3, #18
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d0f0      	beq.n	8004c8c <HAL_RCC_OscConfig+0x5bc>
 8004caa:	e06a      	b.n	8004d82 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cac:	4b13      	ldr	r3, [pc, #76]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	4b12      	ldr	r3, [pc, #72]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004cb2:	4917      	ldr	r1, [pc, #92]	; (8004d10 <HAL_RCC_OscConfig+0x640>)
 8004cb4:	400a      	ands	r2, r1
 8004cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb8:	f7ff f88c 	bl	8003dd4 <HAL_GetTick>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc2:	f7ff f887 	bl	8003dd4 <HAL_GetTick>
 8004cc6:	0002      	movs	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e057      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cd4:	4b09      	ldr	r3, [pc, #36]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	2380      	movs	r3, #128	; 0x80
 8004cda:	049b      	lsls	r3, r3, #18
 8004cdc:	4013      	ands	r3, r2
 8004cde:	d1f0      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004ce0:	4b06      	ldr	r3, [pc, #24]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <HAL_RCC_OscConfig+0x62c>)
 8004ce6:	490c      	ldr	r1, [pc, #48]	; (8004d18 <HAL_RCC_OscConfig+0x648>)
 8004ce8:	400a      	ands	r2, r1
 8004cea:	60da      	str	r2, [r3, #12]
 8004cec:	e049      	b.n	8004d82 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d112      	bne.n	8004d1c <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e044      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	40007000 	.word	0x40007000
 8004d04:	00001388 	.word	0x00001388
 8004d08:	efffffff 	.word	0xefffffff
 8004d0c:	ffbfffff 	.word	0xffbfffff
 8004d10:	feffffff 	.word	0xfeffffff
 8004d14:	11c1808c 	.word	0x11c1808c
 8004d18:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004d1c:	4b1b      	ldr	r3, [pc, #108]	; (8004d8c <HAL_RCC_OscConfig+0x6bc>)
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	2203      	movs	r2, #3
 8004d26:	401a      	ands	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d126      	bne.n	8004d7e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2270      	movs	r2, #112	; 0x70
 8004d34:	401a      	ands	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d11f      	bne.n	8004d7e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	23fe      	movs	r3, #254	; 0xfe
 8004d42:	01db      	lsls	r3, r3, #7
 8004d44:	401a      	ands	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d116      	bne.n	8004d7e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	23f8      	movs	r3, #248	; 0xf8
 8004d54:	039b      	lsls	r3, r3, #14
 8004d56:	401a      	ands	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d10e      	bne.n	8004d7e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	23e0      	movs	r3, #224	; 0xe0
 8004d64:	051b      	lsls	r3, r3, #20
 8004d66:	401a      	ands	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d106      	bne.n	8004d7e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	0f5b      	lsrs	r3, r3, #29
 8004d74:	075a      	lsls	r2, r3, #29
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d001      	beq.n	8004d82 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e000      	b.n	8004d84 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	0018      	movs	r0, r3
 8004d86:	46bd      	mov	sp, r7
 8004d88:	b008      	add	sp, #32
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40021000 	.word	0x40021000

08004d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0e9      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004da4:	4b76      	ldr	r3, [pc, #472]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2207      	movs	r2, #7
 8004daa:	4013      	ands	r3, r2
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d91e      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004db2:	4b73      	ldr	r3, [pc, #460]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2207      	movs	r2, #7
 8004db8:	4393      	bics	r3, r2
 8004dba:	0019      	movs	r1, r3
 8004dbc:	4b70      	ldr	r3, [pc, #448]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004dc4:	f7ff f806 	bl	8003dd4 <HAL_GetTick>
 8004dc8:	0003      	movs	r3, r0
 8004dca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004dcc:	e009      	b.n	8004de2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dce:	f7ff f801 	bl	8003dd4 <HAL_GetTick>
 8004dd2:	0002      	movs	r2, r0
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	4a6a      	ldr	r2, [pc, #424]	; (8004f84 <HAL_RCC_ClockConfig+0x1f4>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e0ca      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004de2:	4b67      	ldr	r3, [pc, #412]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2207      	movs	r2, #7
 8004de8:	4013      	ands	r3, r2
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d1ee      	bne.n	8004dce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2202      	movs	r2, #2
 8004df6:	4013      	ands	r3, r2
 8004df8:	d015      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2204      	movs	r2, #4
 8004e00:	4013      	ands	r3, r2
 8004e02:	d006      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004e04:	4b60      	ldr	r3, [pc, #384]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e06:	689a      	ldr	r2, [r3, #8]
 8004e08:	4b5f      	ldr	r3, [pc, #380]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e0a:	21e0      	movs	r1, #224	; 0xe0
 8004e0c:	01c9      	lsls	r1, r1, #7
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e12:	4b5d      	ldr	r3, [pc, #372]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	4a5d      	ldr	r2, [pc, #372]	; (8004f8c <HAL_RCC_ClockConfig+0x1fc>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	0019      	movs	r1, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689a      	ldr	r2, [r3, #8]
 8004e20:	4b59      	ldr	r3, [pc, #356]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e22:	430a      	orrs	r2, r1
 8004e24:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d057      	beq.n	8004ee0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d107      	bne.n	8004e48 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e38:	4b53      	ldr	r3, [pc, #332]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	2380      	movs	r3, #128	; 0x80
 8004e3e:	029b      	lsls	r3, r3, #10
 8004e40:	4013      	ands	r3, r2
 8004e42:	d12b      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e097      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d107      	bne.n	8004e60 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e50:	4b4d      	ldr	r3, [pc, #308]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	2380      	movs	r3, #128	; 0x80
 8004e56:	049b      	lsls	r3, r3, #18
 8004e58:	4013      	ands	r3, r2
 8004e5a:	d11f      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e08b      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d107      	bne.n	8004e78 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e68:	4b47      	ldr	r3, [pc, #284]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	2380      	movs	r3, #128	; 0x80
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	4013      	ands	r3, r2
 8004e72:	d113      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e07f      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b03      	cmp	r3, #3
 8004e7e:	d106      	bne.n	8004e8e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e80:	4b41      	ldr	r3, [pc, #260]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e84:	2202      	movs	r2, #2
 8004e86:	4013      	ands	r3, r2
 8004e88:	d108      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e074      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e8e:	4b3e      	ldr	r3, [pc, #248]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e92:	2202      	movs	r2, #2
 8004e94:	4013      	ands	r3, r2
 8004e96:	d101      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e06d      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e9c:	4b3a      	ldr	r3, [pc, #232]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	2207      	movs	r2, #7
 8004ea2:	4393      	bics	r3, r2
 8004ea4:	0019      	movs	r1, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685a      	ldr	r2, [r3, #4]
 8004eaa:	4b37      	ldr	r3, [pc, #220]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004eac:	430a      	orrs	r2, r1
 8004eae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eb0:	f7fe ff90 	bl	8003dd4 <HAL_GetTick>
 8004eb4:	0003      	movs	r3, r0
 8004eb6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb8:	e009      	b.n	8004ece <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eba:	f7fe ff8b 	bl	8003dd4 <HAL_GetTick>
 8004ebe:	0002      	movs	r2, r0
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	4a2f      	ldr	r2, [pc, #188]	; (8004f84 <HAL_RCC_ClockConfig+0x1f4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e054      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ece:	4b2e      	ldr	r3, [pc, #184]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	2238      	movs	r2, #56	; 0x38
 8004ed4:	401a      	ands	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d1ec      	bne.n	8004eba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee0:	4b27      	ldr	r3, [pc, #156]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2207      	movs	r2, #7
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	683a      	ldr	r2, [r7, #0]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d21e      	bcs.n	8004f2c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eee:	4b24      	ldr	r3, [pc, #144]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2207      	movs	r2, #7
 8004ef4:	4393      	bics	r3, r2
 8004ef6:	0019      	movs	r1, r3
 8004ef8:	4b21      	ldr	r3, [pc, #132]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f00:	f7fe ff68 	bl	8003dd4 <HAL_GetTick>
 8004f04:	0003      	movs	r3, r0
 8004f06:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f08:	e009      	b.n	8004f1e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f0a:	f7fe ff63 	bl	8003dd4 <HAL_GetTick>
 8004f0e:	0002      	movs	r2, r0
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	4a1b      	ldr	r2, [pc, #108]	; (8004f84 <HAL_RCC_ClockConfig+0x1f4>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e02c      	b.n	8004f78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f1e:	4b18      	ldr	r3, [pc, #96]	; (8004f80 <HAL_RCC_ClockConfig+0x1f0>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2207      	movs	r2, #7
 8004f24:	4013      	ands	r3, r2
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d1ee      	bne.n	8004f0a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2204      	movs	r2, #4
 8004f32:	4013      	ands	r3, r2
 8004f34:	d009      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004f36:	4b14      	ldr	r3, [pc, #80]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	4a15      	ldr	r2, [pc, #84]	; (8004f90 <HAL_RCC_ClockConfig+0x200>)
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	0019      	movs	r1, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	68da      	ldr	r2, [r3, #12]
 8004f44:	4b10      	ldr	r3, [pc, #64]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004f46:	430a      	orrs	r2, r1
 8004f48:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004f4a:	f000 f829 	bl	8004fa0 <HAL_RCC_GetSysClockFreq>
 8004f4e:	0001      	movs	r1, r0
 8004f50:	4b0d      	ldr	r3, [pc, #52]	; (8004f88 <HAL_RCC_ClockConfig+0x1f8>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	0a1b      	lsrs	r3, r3, #8
 8004f56:	220f      	movs	r2, #15
 8004f58:	401a      	ands	r2, r3
 8004f5a:	4b0e      	ldr	r3, [pc, #56]	; (8004f94 <HAL_RCC_ClockConfig+0x204>)
 8004f5c:	0092      	lsls	r2, r2, #2
 8004f5e:	58d3      	ldr	r3, [r2, r3]
 8004f60:	221f      	movs	r2, #31
 8004f62:	4013      	ands	r3, r2
 8004f64:	000a      	movs	r2, r1
 8004f66:	40da      	lsrs	r2, r3
 8004f68:	4b0b      	ldr	r3, [pc, #44]	; (8004f98 <HAL_RCC_ClockConfig+0x208>)
 8004f6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <HAL_RCC_ClockConfig+0x20c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	0018      	movs	r0, r3
 8004f72:	f7fe fed3 	bl	8003d1c <HAL_InitTick>
 8004f76:	0003      	movs	r3, r0
}
 8004f78:	0018      	movs	r0, r3
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	b004      	add	sp, #16
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40022000 	.word	0x40022000
 8004f84:	00001388 	.word	0x00001388
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	fffff0ff 	.word	0xfffff0ff
 8004f90:	ffff8fff 	.word	0xffff8fff
 8004f94:	080140c0 	.word	0x080140c0
 8004f98:	2000000c 	.word	0x2000000c
 8004f9c:	20000010 	.word	0x20000010

08004fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fa6:	4b3c      	ldr	r3, [pc, #240]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	2238      	movs	r2, #56	; 0x38
 8004fac:	4013      	ands	r3, r2
 8004fae:	d10f      	bne.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004fb0:	4b39      	ldr	r3, [pc, #228]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	0adb      	lsrs	r3, r3, #11
 8004fb6:	2207      	movs	r2, #7
 8004fb8:	4013      	ands	r3, r2
 8004fba:	2201      	movs	r2, #1
 8004fbc:	409a      	lsls	r2, r3
 8004fbe:	0013      	movs	r3, r2
 8004fc0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004fc2:	6839      	ldr	r1, [r7, #0]
 8004fc4:	4835      	ldr	r0, [pc, #212]	; (800509c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004fc6:	f7fb f8b9 	bl	800013c <__udivsi3>
 8004fca:	0003      	movs	r3, r0
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	e05d      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fd0:	4b31      	ldr	r3, [pc, #196]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2238      	movs	r2, #56	; 0x38
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	2b08      	cmp	r3, #8
 8004fda:	d102      	bne.n	8004fe2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fdc:	4b30      	ldr	r3, [pc, #192]	; (80050a0 <HAL_RCC_GetSysClockFreq+0x100>)
 8004fde:	613b      	str	r3, [r7, #16]
 8004fe0:	e054      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fe2:	4b2d      	ldr	r3, [pc, #180]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	2238      	movs	r2, #56	; 0x38
 8004fe8:	4013      	ands	r3, r2
 8004fea:	2b10      	cmp	r3, #16
 8004fec:	d138      	bne.n	8005060 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004fee:	4b2a      	ldr	r3, [pc, #168]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	2203      	movs	r2, #3
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ff8:	4b27      	ldr	r3, [pc, #156]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	091b      	lsrs	r3, r3, #4
 8004ffe:	2207      	movs	r2, #7
 8005000:	4013      	ands	r3, r2
 8005002:	3301      	adds	r3, #1
 8005004:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2b03      	cmp	r3, #3
 800500a:	d10d      	bne.n	8005028 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800500c:	68b9      	ldr	r1, [r7, #8]
 800500e:	4824      	ldr	r0, [pc, #144]	; (80050a0 <HAL_RCC_GetSysClockFreq+0x100>)
 8005010:	f7fb f894 	bl	800013c <__udivsi3>
 8005014:	0003      	movs	r3, r0
 8005016:	0019      	movs	r1, r3
 8005018:	4b1f      	ldr	r3, [pc, #124]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	0a1b      	lsrs	r3, r3, #8
 800501e:	227f      	movs	r2, #127	; 0x7f
 8005020:	4013      	ands	r3, r2
 8005022:	434b      	muls	r3, r1
 8005024:	617b      	str	r3, [r7, #20]
        break;
 8005026:	e00d      	b.n	8005044 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	481c      	ldr	r0, [pc, #112]	; (800509c <HAL_RCC_GetSysClockFreq+0xfc>)
 800502c:	f7fb f886 	bl	800013c <__udivsi3>
 8005030:	0003      	movs	r3, r0
 8005032:	0019      	movs	r1, r3
 8005034:	4b18      	ldr	r3, [pc, #96]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	0a1b      	lsrs	r3, r3, #8
 800503a:	227f      	movs	r2, #127	; 0x7f
 800503c:	4013      	ands	r3, r2
 800503e:	434b      	muls	r3, r1
 8005040:	617b      	str	r3, [r7, #20]
        break;
 8005042:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005044:	4b14      	ldr	r3, [pc, #80]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	0f5b      	lsrs	r3, r3, #29
 800504a:	2207      	movs	r2, #7
 800504c:	4013      	ands	r3, r2
 800504e:	3301      	adds	r3, #1
 8005050:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	6978      	ldr	r0, [r7, #20]
 8005056:	f7fb f871 	bl	800013c <__udivsi3>
 800505a:	0003      	movs	r3, r0
 800505c:	613b      	str	r3, [r7, #16]
 800505e:	e015      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005060:	4b0d      	ldr	r3, [pc, #52]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	2238      	movs	r2, #56	; 0x38
 8005066:	4013      	ands	r3, r2
 8005068:	2b20      	cmp	r3, #32
 800506a:	d103      	bne.n	8005074 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800506c:	2380      	movs	r3, #128	; 0x80
 800506e:	021b      	lsls	r3, r3, #8
 8005070:	613b      	str	r3, [r7, #16]
 8005072:	e00b      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005074:	4b08      	ldr	r3, [pc, #32]	; (8005098 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	2238      	movs	r2, #56	; 0x38
 800507a:	4013      	ands	r3, r2
 800507c:	2b18      	cmp	r3, #24
 800507e:	d103      	bne.n	8005088 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005080:	23fa      	movs	r3, #250	; 0xfa
 8005082:	01db      	lsls	r3, r3, #7
 8005084:	613b      	str	r3, [r7, #16]
 8005086:	e001      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800508c:	693b      	ldr	r3, [r7, #16]
}
 800508e:	0018      	movs	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	b006      	add	sp, #24
 8005094:	bd80      	pop	{r7, pc}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	40021000 	.word	0x40021000
 800509c:	00f42400 	.word	0x00f42400
 80050a0:	007a1200 	.word	0x007a1200

080050a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050a8:	4b02      	ldr	r3, [pc, #8]	; (80050b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80050aa:	681b      	ldr	r3, [r3, #0]
}
 80050ac:	0018      	movs	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	46c0      	nop			; (mov r8, r8)
 80050b4:	2000000c 	.word	0x2000000c

080050b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050b8:	b5b0      	push	{r4, r5, r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80050bc:	f7ff fff2 	bl	80050a4 <HAL_RCC_GetHCLKFreq>
 80050c0:	0004      	movs	r4, r0
 80050c2:	f7ff faf9 	bl	80046b8 <LL_RCC_GetAPB1Prescaler>
 80050c6:	0003      	movs	r3, r0
 80050c8:	0b1a      	lsrs	r2, r3, #12
 80050ca:	4b05      	ldr	r3, [pc, #20]	; (80050e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050cc:	0092      	lsls	r2, r2, #2
 80050ce:	58d3      	ldr	r3, [r2, r3]
 80050d0:	221f      	movs	r2, #31
 80050d2:	4013      	ands	r3, r2
 80050d4:	40dc      	lsrs	r4, r3
 80050d6:	0023      	movs	r3, r4
}
 80050d8:	0018      	movs	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	bdb0      	pop	{r4, r5, r7, pc}
 80050de:	46c0      	nop			; (mov r8, r8)
 80050e0:	08014100 	.word	0x08014100

080050e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80050ec:	2313      	movs	r3, #19
 80050ee:	18fb      	adds	r3, r7, r3
 80050f0:	2200      	movs	r2, #0
 80050f2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80050f4:	2312      	movs	r3, #18
 80050f6:	18fb      	adds	r3, r7, r3
 80050f8:	2200      	movs	r2, #0
 80050fa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	2380      	movs	r3, #128	; 0x80
 8005102:	029b      	lsls	r3, r3, #10
 8005104:	4013      	ands	r3, r2
 8005106:	d100      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005108:	e0ad      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800510a:	2011      	movs	r0, #17
 800510c:	183b      	adds	r3, r7, r0
 800510e:	2200      	movs	r2, #0
 8005110:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005112:	4b47      	ldr	r3, [pc, #284]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005114:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005116:	2380      	movs	r3, #128	; 0x80
 8005118:	055b      	lsls	r3, r3, #21
 800511a:	4013      	ands	r3, r2
 800511c:	d110      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800511e:	4b44      	ldr	r3, [pc, #272]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005120:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005122:	4b43      	ldr	r3, [pc, #268]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005124:	2180      	movs	r1, #128	; 0x80
 8005126:	0549      	lsls	r1, r1, #21
 8005128:	430a      	orrs	r2, r1
 800512a:	63da      	str	r2, [r3, #60]	; 0x3c
 800512c:	4b40      	ldr	r3, [pc, #256]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800512e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005130:	2380      	movs	r3, #128	; 0x80
 8005132:	055b      	lsls	r3, r3, #21
 8005134:	4013      	ands	r3, r2
 8005136:	60bb      	str	r3, [r7, #8]
 8005138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800513a:	183b      	adds	r3, r7, r0
 800513c:	2201      	movs	r2, #1
 800513e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005140:	4b3c      	ldr	r3, [pc, #240]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	4b3b      	ldr	r3, [pc, #236]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005146:	2180      	movs	r1, #128	; 0x80
 8005148:	0049      	lsls	r1, r1, #1
 800514a:	430a      	orrs	r2, r1
 800514c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800514e:	f7fe fe41 	bl	8003dd4 <HAL_GetTick>
 8005152:	0003      	movs	r3, r0
 8005154:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005156:	e00b      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005158:	f7fe fe3c 	bl	8003dd4 <HAL_GetTick>
 800515c:	0002      	movs	r2, r0
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d904      	bls.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005166:	2313      	movs	r3, #19
 8005168:	18fb      	adds	r3, r7, r3
 800516a:	2203      	movs	r2, #3
 800516c:	701a      	strb	r2, [r3, #0]
        break;
 800516e:	e005      	b.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005170:	4b30      	ldr	r3, [pc, #192]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	2380      	movs	r3, #128	; 0x80
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	4013      	ands	r3, r2
 800517a:	d0ed      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800517c:	2313      	movs	r3, #19
 800517e:	18fb      	adds	r3, r7, r3
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d15e      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005186:	4b2a      	ldr	r3, [pc, #168]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005188:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800518a:	23c0      	movs	r3, #192	; 0xc0
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4013      	ands	r3, r2
 8005190:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d019      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d014      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051a2:	4b23      	ldr	r3, [pc, #140]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a6:	4a24      	ldr	r2, [pc, #144]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80051a8:	4013      	ands	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051ac:	4b20      	ldr	r3, [pc, #128]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051b0:	4b1f      	ldr	r3, [pc, #124]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051b2:	2180      	movs	r1, #128	; 0x80
 80051b4:	0249      	lsls	r1, r1, #9
 80051b6:	430a      	orrs	r2, r1
 80051b8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051ba:	4b1d      	ldr	r3, [pc, #116]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80051be:	4b1c      	ldr	r3, [pc, #112]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051c0:	491e      	ldr	r1, [pc, #120]	; (800523c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80051c2:	400a      	ands	r2, r1
 80051c4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051c6:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	2201      	movs	r2, #1
 80051d0:	4013      	ands	r3, r2
 80051d2:	d016      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d4:	f7fe fdfe 	bl	8003dd4 <HAL_GetTick>
 80051d8:	0003      	movs	r3, r0
 80051da:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051dc:	e00c      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051de:	f7fe fdf9 	bl	8003dd4 <HAL_GetTick>
 80051e2:	0002      	movs	r2, r0
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	4a15      	ldr	r2, [pc, #84]	; (8005240 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d904      	bls.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80051ee:	2313      	movs	r3, #19
 80051f0:	18fb      	adds	r3, r7, r3
 80051f2:	2203      	movs	r2, #3
 80051f4:	701a      	strb	r2, [r3, #0]
            break;
 80051f6:	e004      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f8:	4b0d      	ldr	r3, [pc, #52]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80051fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051fc:	2202      	movs	r2, #2
 80051fe:	4013      	ands	r3, r2
 8005200:	d0ed      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005202:	2313      	movs	r3, #19
 8005204:	18fb      	adds	r3, r7, r3
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10a      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800520c:	4b08      	ldr	r3, [pc, #32]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800520e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005210:	4a09      	ldr	r2, [pc, #36]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005212:	4013      	ands	r3, r2
 8005214:	0019      	movs	r1, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800521a:	4b05      	ldr	r3, [pc, #20]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800521c:	430a      	orrs	r2, r1
 800521e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005220:	e016      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005222:	2312      	movs	r3, #18
 8005224:	18fb      	adds	r3, r7, r3
 8005226:	2213      	movs	r2, #19
 8005228:	18ba      	adds	r2, r7, r2
 800522a:	7812      	ldrb	r2, [r2, #0]
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	e00f      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005230:	40021000 	.word	0x40021000
 8005234:	40007000 	.word	0x40007000
 8005238:	fffffcff 	.word	0xfffffcff
 800523c:	fffeffff 	.word	0xfffeffff
 8005240:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005244:	2312      	movs	r3, #18
 8005246:	18fb      	adds	r3, r7, r3
 8005248:	2213      	movs	r2, #19
 800524a:	18ba      	adds	r2, r7, r2
 800524c:	7812      	ldrb	r2, [r2, #0]
 800524e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005250:	2311      	movs	r3, #17
 8005252:	18fb      	adds	r3, r7, r3
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d105      	bne.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800525a:	4bb6      	ldr	r3, [pc, #728]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800525c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800525e:	4bb5      	ldr	r3, [pc, #724]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005260:	49b5      	ldr	r1, [pc, #724]	; (8005538 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005262:	400a      	ands	r2, r1
 8005264:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2201      	movs	r2, #1
 800526c:	4013      	ands	r3, r2
 800526e:	d009      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005270:	4bb0      	ldr	r3, [pc, #704]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005274:	2203      	movs	r2, #3
 8005276:	4393      	bics	r3, r2
 8005278:	0019      	movs	r1, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	4bad      	ldr	r3, [pc, #692]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005280:	430a      	orrs	r2, r1
 8005282:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2202      	movs	r2, #2
 800528a:	4013      	ands	r3, r2
 800528c:	d009      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800528e:	4ba9      	ldr	r3, [pc, #676]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005292:	220c      	movs	r2, #12
 8005294:	4393      	bics	r3, r2
 8005296:	0019      	movs	r1, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	4ba5      	ldr	r3, [pc, #660]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800529e:	430a      	orrs	r2, r1
 80052a0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2204      	movs	r2, #4
 80052a8:	4013      	ands	r3, r2
 80052aa:	d009      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052ac:	4ba1      	ldr	r3, [pc, #644]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b0:	2230      	movs	r2, #48	; 0x30
 80052b2:	4393      	bics	r3, r2
 80052b4:	0019      	movs	r1, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68da      	ldr	r2, [r3, #12]
 80052ba:	4b9e      	ldr	r3, [pc, #632]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052bc:	430a      	orrs	r2, r1
 80052be:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2210      	movs	r2, #16
 80052c6:	4013      	ands	r3, r2
 80052c8:	d009      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052ca:	4b9a      	ldr	r3, [pc, #616]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ce:	4a9b      	ldr	r2, [pc, #620]	; (800553c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80052d0:	4013      	ands	r3, r2
 80052d2:	0019      	movs	r1, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	4b96      	ldr	r3, [pc, #600]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052da:	430a      	orrs	r2, r1
 80052dc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	2380      	movs	r3, #128	; 0x80
 80052e4:	015b      	lsls	r3, r3, #5
 80052e6:	4013      	ands	r3, r2
 80052e8:	d009      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80052ea:	4b92      	ldr	r3, [pc, #584]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ee:	4a94      	ldr	r2, [pc, #592]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80052f0:	4013      	ands	r3, r2
 80052f2:	0019      	movs	r1, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	695a      	ldr	r2, [r3, #20]
 80052f8:	4b8e      	ldr	r3, [pc, #568]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80052fa:	430a      	orrs	r2, r1
 80052fc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	2380      	movs	r3, #128	; 0x80
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	4013      	ands	r3, r2
 8005308:	d009      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800530a:	4b8a      	ldr	r3, [pc, #552]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800530c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800530e:	4a8d      	ldr	r2, [pc, #564]	; (8005544 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005310:	4013      	ands	r3, r2
 8005312:	0019      	movs	r1, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005318:	4b86      	ldr	r3, [pc, #536]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800531a:	430a      	orrs	r2, r1
 800531c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	2380      	movs	r3, #128	; 0x80
 8005324:	00db      	lsls	r3, r3, #3
 8005326:	4013      	ands	r3, r2
 8005328:	d009      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800532a:	4b82      	ldr	r3, [pc, #520]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800532c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532e:	4a86      	ldr	r2, [pc, #536]	; (8005548 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005330:	4013      	ands	r3, r2
 8005332:	0019      	movs	r1, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005338:	4b7e      	ldr	r3, [pc, #504]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800533a:	430a      	orrs	r2, r1
 800533c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2220      	movs	r2, #32
 8005344:	4013      	ands	r3, r2
 8005346:	d009      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005348:	4b7a      	ldr	r3, [pc, #488]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800534a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800534c:	4a7f      	ldr	r2, [pc, #508]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800534e:	4013      	ands	r3, r2
 8005350:	0019      	movs	r1, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	699a      	ldr	r2, [r3, #24]
 8005356:	4b77      	ldr	r3, [pc, #476]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005358:	430a      	orrs	r2, r1
 800535a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2240      	movs	r2, #64	; 0x40
 8005362:	4013      	ands	r3, r2
 8005364:	d009      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005366:	4b73      	ldr	r3, [pc, #460]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800536a:	4a79      	ldr	r2, [pc, #484]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800536c:	4013      	ands	r3, r2
 800536e:	0019      	movs	r1, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	69da      	ldr	r2, [r3, #28]
 8005374:	4b6f      	ldr	r3, [pc, #444]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005376:	430a      	orrs	r2, r1
 8005378:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	2380      	movs	r3, #128	; 0x80
 8005380:	01db      	lsls	r3, r3, #7
 8005382:	4013      	ands	r3, r2
 8005384:	d015      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005386:	4b6b      	ldr	r3, [pc, #428]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	0899      	lsrs	r1, r3, #2
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005392:	4b68      	ldr	r3, [pc, #416]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005394:	430a      	orrs	r2, r1
 8005396:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800539c:	2380      	movs	r3, #128	; 0x80
 800539e:	05db      	lsls	r3, r3, #23
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d106      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80053a4:	4b63      	ldr	r3, [pc, #396]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	4b62      	ldr	r3, [pc, #392]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053aa:	2180      	movs	r1, #128	; 0x80
 80053ac:	0249      	lsls	r1, r1, #9
 80053ae:	430a      	orrs	r2, r1
 80053b0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	2380      	movs	r3, #128	; 0x80
 80053b8:	031b      	lsls	r3, r3, #12
 80053ba:	4013      	ands	r3, r2
 80053bc:	d009      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80053be:	4b5d      	ldr	r3, [pc, #372]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c2:	2240      	movs	r2, #64	; 0x40
 80053c4:	4393      	bics	r3, r2
 80053c6:	0019      	movs	r1, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053cc:	4b59      	ldr	r3, [pc, #356]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ce:	430a      	orrs	r2, r1
 80053d0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	2380      	movs	r3, #128	; 0x80
 80053d8:	039b      	lsls	r3, r3, #14
 80053da:	4013      	ands	r3, r2
 80053dc:	d016      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80053de:	4b55      	ldr	r3, [pc, #340]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e2:	4a5c      	ldr	r2, [pc, #368]	; (8005554 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80053e4:	4013      	ands	r3, r2
 80053e6:	0019      	movs	r1, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053ec:	4b51      	ldr	r3, [pc, #324]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053ee:	430a      	orrs	r2, r1
 80053f0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053f6:	2380      	movs	r3, #128	; 0x80
 80053f8:	03db      	lsls	r3, r3, #15
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d106      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80053fe:	4b4d      	ldr	r3, [pc, #308]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	4b4c      	ldr	r3, [pc, #304]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005404:	2180      	movs	r1, #128	; 0x80
 8005406:	0449      	lsls	r1, r1, #17
 8005408:	430a      	orrs	r2, r1
 800540a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	2380      	movs	r3, #128	; 0x80
 8005412:	03db      	lsls	r3, r3, #15
 8005414:	4013      	ands	r3, r2
 8005416:	d016      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005418:	4b46      	ldr	r3, [pc, #280]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800541a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800541c:	4a4e      	ldr	r2, [pc, #312]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800541e:	4013      	ands	r3, r2
 8005420:	0019      	movs	r1, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005426:	4b43      	ldr	r3, [pc, #268]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005428:	430a      	orrs	r2, r1
 800542a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005430:	2380      	movs	r3, #128	; 0x80
 8005432:	045b      	lsls	r3, r3, #17
 8005434:	429a      	cmp	r2, r3
 8005436:	d106      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005438:	4b3e      	ldr	r3, [pc, #248]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	4b3d      	ldr	r3, [pc, #244]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800543e:	2180      	movs	r1, #128	; 0x80
 8005440:	0449      	lsls	r1, r1, #17
 8005442:	430a      	orrs	r2, r1
 8005444:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	2380      	movs	r3, #128	; 0x80
 800544c:	011b      	lsls	r3, r3, #4
 800544e:	4013      	ands	r3, r2
 8005450:	d014      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005452:	4b38      	ldr	r3, [pc, #224]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005456:	2203      	movs	r2, #3
 8005458:	4393      	bics	r3, r2
 800545a:	0019      	movs	r1, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a1a      	ldr	r2, [r3, #32]
 8005460:	4b34      	ldr	r3, [pc, #208]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005462:	430a      	orrs	r2, r1
 8005464:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d106      	bne.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800546e:	4b31      	ldr	r3, [pc, #196]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005470:	68da      	ldr	r2, [r3, #12]
 8005472:	4b30      	ldr	r3, [pc, #192]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005474:	2180      	movs	r1, #128	; 0x80
 8005476:	0249      	lsls	r1, r1, #9
 8005478:	430a      	orrs	r2, r1
 800547a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	2380      	movs	r3, #128	; 0x80
 8005482:	019b      	lsls	r3, r3, #6
 8005484:	4013      	ands	r3, r2
 8005486:	d014      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005488:	4b2a      	ldr	r3, [pc, #168]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800548a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800548c:	220c      	movs	r2, #12
 800548e:	4393      	bics	r3, r2
 8005490:	0019      	movs	r1, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005496:	4b27      	ldr	r3, [pc, #156]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005498:	430a      	orrs	r2, r1
 800549a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a0:	2b04      	cmp	r3, #4
 80054a2:	d106      	bne.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054a4:	4b23      	ldr	r3, [pc, #140]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	4b22      	ldr	r3, [pc, #136]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054aa:	2180      	movs	r1, #128	; 0x80
 80054ac:	0249      	lsls	r1, r1, #9
 80054ae:	430a      	orrs	r2, r1
 80054b0:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	2380      	movs	r3, #128	; 0x80
 80054b8:	045b      	lsls	r3, r3, #17
 80054ba:	4013      	ands	r3, r2
 80054bc:	d016      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054be:	4b1d      	ldr	r3, [pc, #116]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c2:	4a22      	ldr	r2, [pc, #136]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	0019      	movs	r1, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054cc:	4b19      	ldr	r3, [pc, #100]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ce:	430a      	orrs	r2, r1
 80054d0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054d6:	2380      	movs	r3, #128	; 0x80
 80054d8:	019b      	lsls	r3, r3, #6
 80054da:	429a      	cmp	r2, r3
 80054dc:	d106      	bne.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80054de:	4b15      	ldr	r3, [pc, #84]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054e0:	68da      	ldr	r2, [r3, #12]
 80054e2:	4b14      	ldr	r3, [pc, #80]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054e4:	2180      	movs	r1, #128	; 0x80
 80054e6:	0449      	lsls	r1, r1, #17
 80054e8:	430a      	orrs	r2, r1
 80054ea:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	2380      	movs	r3, #128	; 0x80
 80054f2:	049b      	lsls	r3, r3, #18
 80054f4:	4013      	ands	r3, r2
 80054f6:	d016      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054f8:	4b0e      	ldr	r3, [pc, #56]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fc:	4a10      	ldr	r2, [pc, #64]	; (8005540 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054fe:	4013      	ands	r3, r2
 8005500:	0019      	movs	r1, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005506:	4b0b      	ldr	r3, [pc, #44]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005508:	430a      	orrs	r2, r1
 800550a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005510:	2380      	movs	r3, #128	; 0x80
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	429a      	cmp	r2, r3
 8005516:	d106      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005518:	4b06      	ldr	r3, [pc, #24]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	4b05      	ldr	r3, [pc, #20]	; (8005534 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800551e:	2180      	movs	r1, #128	; 0x80
 8005520:	0449      	lsls	r1, r1, #17
 8005522:	430a      	orrs	r2, r1
 8005524:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005526:	2312      	movs	r3, #18
 8005528:	18fb      	adds	r3, r7, r3
 800552a:	781b      	ldrb	r3, [r3, #0]
}
 800552c:	0018      	movs	r0, r3
 800552e:	46bd      	mov	sp, r7
 8005530:	b006      	add	sp, #24
 8005532:	bd80      	pop	{r7, pc}
 8005534:	40021000 	.word	0x40021000
 8005538:	efffffff 	.word	0xefffffff
 800553c:	fffff3ff 	.word	0xfffff3ff
 8005540:	fffffcff 	.word	0xfffffcff
 8005544:	fff3ffff 	.word	0xfff3ffff
 8005548:	ffcfffff 	.word	0xffcfffff
 800554c:	ffffcfff 	.word	0xffffcfff
 8005550:	ffff3fff 	.word	0xffff3fff
 8005554:	ffbfffff 	.word	0xffbfffff
 8005558:	feffffff 	.word	0xfeffffff

0800555c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800555c:	b5b0      	push	{r4, r5, r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005564:	230f      	movs	r3, #15
 8005566:	18fb      	adds	r3, r7, r3
 8005568:	2201      	movs	r2, #1
 800556a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d100      	bne.n	8005574 <HAL_RTC_Init+0x18>
 8005572:	e08c      	b.n	800568e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2229      	movs	r2, #41	; 0x29
 8005578:	5c9b      	ldrb	r3, [r3, r2]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d10b      	bne.n	8005598 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2228      	movs	r2, #40	; 0x28
 8005584:	2100      	movs	r1, #0
 8005586:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2288      	movs	r2, #136	; 0x88
 800558c:	0212      	lsls	r2, r2, #8
 800558e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	0018      	movs	r0, r3
 8005594:	f7fe f83c 	bl	8003610 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2229      	movs	r2, #41	; 0x29
 800559c:	2102      	movs	r1, #2
 800559e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	2210      	movs	r2, #16
 80055a8:	4013      	ands	r3, r2
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d062      	beq.n	8005674 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	22ca      	movs	r2, #202	; 0xca
 80055b4:	625a      	str	r2, [r3, #36]	; 0x24
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2253      	movs	r2, #83	; 0x53
 80055bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80055be:	250f      	movs	r5, #15
 80055c0:	197c      	adds	r4, r7, r5
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	0018      	movs	r0, r3
 80055c6:	f000 fbf3 	bl	8005db0 <RTC_EnterInitMode>
 80055ca:	0003      	movs	r3, r0
 80055cc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80055ce:	0028      	movs	r0, r5
 80055d0:	183b      	adds	r3, r7, r0
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d12c      	bne.n	8005632 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	492e      	ldr	r1, [pc, #184]	; (800569c <HAL_RTC_Init+0x140>)
 80055e4:	400a      	ands	r2, r1
 80055e6:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6999      	ldr	r1, [r3, #24]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	431a      	orrs	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	69db      	ldr	r3, [r3, #28]
 80055fc:	431a      	orrs	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	6912      	ldr	r2, [r2, #16]
 800560e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	6919      	ldr	r1, [r3, #16]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	041a      	lsls	r2, r3, #16
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005624:	183c      	adds	r4, r7, r0
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	0018      	movs	r0, r3
 800562a:	f000 fc03 	bl	8005e34 <RTC_ExitInitMode>
 800562e:	0003      	movs	r3, r0
 8005630:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005632:	230f      	movs	r3, #15
 8005634:	18fb      	adds	r3, r7, r3
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d116      	bne.n	800566a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	00d2      	lsls	r2, r2, #3
 8005648:	08d2      	lsrs	r2, r2, #3
 800564a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6999      	ldr	r1, [r3, #24]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	431a      	orrs	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	22ff      	movs	r2, #255	; 0xff
 8005670:	625a      	str	r2, [r3, #36]	; 0x24
 8005672:	e003      	b.n	800567c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005674:	230f      	movs	r3, #15
 8005676:	18fb      	adds	r3, r7, r3
 8005678:	2200      	movs	r2, #0
 800567a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800567c:	230f      	movs	r3, #15
 800567e:	18fb      	adds	r3, r7, r3
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d103      	bne.n	800568e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2229      	movs	r2, #41	; 0x29
 800568a:	2101      	movs	r1, #1
 800568c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800568e:	230f      	movs	r3, #15
 8005690:	18fb      	adds	r3, r7, r3
 8005692:	781b      	ldrb	r3, [r3, #0]
}
 8005694:	0018      	movs	r0, r3
 8005696:	46bd      	mov	sp, r7
 8005698:	b004      	add	sp, #16
 800569a:	bdb0      	pop	{r4, r5, r7, pc}
 800569c:	fb8fffbf 	.word	0xfb8fffbf

080056a0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80056a0:	b5b0      	push	{r4, r5, r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2228      	movs	r2, #40	; 0x28
 80056b0:	5c9b      	ldrb	r3, [r3, r2]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d101      	bne.n	80056ba <HAL_RTC_SetTime+0x1a>
 80056b6:	2302      	movs	r3, #2
 80056b8:	e092      	b.n	80057e0 <HAL_RTC_SetTime+0x140>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2228      	movs	r2, #40	; 0x28
 80056be:	2101      	movs	r1, #1
 80056c0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2229      	movs	r2, #41	; 0x29
 80056c6:	2102      	movs	r1, #2
 80056c8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	22ca      	movs	r2, #202	; 0xca
 80056d0:	625a      	str	r2, [r3, #36]	; 0x24
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2253      	movs	r2, #83	; 0x53
 80056d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80056da:	2513      	movs	r5, #19
 80056dc:	197c      	adds	r4, r7, r5
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	0018      	movs	r0, r3
 80056e2:	f000 fb65 	bl	8005db0 <RTC_EnterInitMode>
 80056e6:	0003      	movs	r3, r0
 80056e8:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80056ea:	197b      	adds	r3, r7, r5
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d162      	bne.n	80057b8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d125      	bne.n	8005744 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	2240      	movs	r2, #64	; 0x40
 8005700:	4013      	ands	r3, r2
 8005702:	d102      	bne.n	800570a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2200      	movs	r2, #0
 8005708:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	0018      	movs	r0, r3
 8005710:	f000 fbd4 	bl	8005ebc <RTC_ByteToBcd2>
 8005714:	0003      	movs	r3, r0
 8005716:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	785b      	ldrb	r3, [r3, #1]
 800571c:	0018      	movs	r0, r3
 800571e:	f000 fbcd 	bl	8005ebc <RTC_ByteToBcd2>
 8005722:	0003      	movs	r3, r0
 8005724:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005726:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	789b      	ldrb	r3, [r3, #2]
 800572c:	0018      	movs	r0, r3
 800572e:	f000 fbc5 	bl	8005ebc <RTC_ByteToBcd2>
 8005732:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005734:	0022      	movs	r2, r4
 8005736:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	78db      	ldrb	r3, [r3, #3]
 800573c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]
 8005742:	e017      	b.n	8005774 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	2240      	movs	r2, #64	; 0x40
 800574c:	4013      	ands	r3, r2
 800574e:	d102      	bne.n	8005756 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2200      	movs	r2, #0
 8005754:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	785b      	ldrb	r3, [r3, #1]
 8005760:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005762:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005768:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	78db      	ldrb	r3, [r3, #3]
 800576e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005770:	4313      	orrs	r3, r2
 8005772:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	491b      	ldr	r1, [pc, #108]	; (80057e8 <HAL_RTC_SetTime+0x148>)
 800577c:	400a      	ands	r2, r1
 800577e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	699a      	ldr	r2, [r3, #24]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4918      	ldr	r1, [pc, #96]	; (80057ec <HAL_RTC_SetTime+0x14c>)
 800578c:	400a      	ands	r2, r1
 800578e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6999      	ldr	r1, [r3, #24]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	431a      	orrs	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80057a8:	2313      	movs	r3, #19
 80057aa:	18fc      	adds	r4, r7, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	0018      	movs	r0, r3
 80057b0:	f000 fb40 	bl	8005e34 <RTC_ExitInitMode>
 80057b4:	0003      	movs	r3, r0
 80057b6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	22ff      	movs	r2, #255	; 0xff
 80057be:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80057c0:	2313      	movs	r3, #19
 80057c2:	18fb      	adds	r3, r7, r3
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d103      	bne.n	80057d2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2229      	movs	r2, #41	; 0x29
 80057ce:	2101      	movs	r1, #1
 80057d0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2228      	movs	r2, #40	; 0x28
 80057d6:	2100      	movs	r1, #0
 80057d8:	5499      	strb	r1, [r3, r2]

  return status;
 80057da:	2313      	movs	r3, #19
 80057dc:	18fb      	adds	r3, r7, r3
 80057de:	781b      	ldrb	r3, [r3, #0]
}
 80057e0:	0018      	movs	r0, r3
 80057e2:	46bd      	mov	sp, r7
 80057e4:	b006      	add	sp, #24
 80057e6:	bdb0      	pop	{r4, r5, r7, pc}
 80057e8:	007f7f7f 	.word	0x007f7f7f
 80057ec:	fffbffff 	.word	0xfffbffff

080057f0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689a      	ldr	r2, [r3, #8]
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	045b      	lsls	r3, r3, #17
 800580e:	0c5a      	lsrs	r2, r3, #17
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a22      	ldr	r2, [pc, #136]	; (80058a4 <HAL_RTC_GetTime+0xb4>)
 800581c:	4013      	ands	r3, r2
 800581e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	0c1b      	lsrs	r3, r3, #16
 8005824:	b2db      	uxtb	r3, r3
 8005826:	223f      	movs	r2, #63	; 0x3f
 8005828:	4013      	ands	r3, r2
 800582a:	b2da      	uxtb	r2, r3
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	0a1b      	lsrs	r3, r3, #8
 8005834:	b2db      	uxtb	r3, r3
 8005836:	227f      	movs	r2, #127	; 0x7f
 8005838:	4013      	ands	r3, r2
 800583a:	b2da      	uxtb	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	b2db      	uxtb	r3, r3
 8005844:	227f      	movs	r2, #127	; 0x7f
 8005846:	4013      	ands	r3, r2
 8005848:	b2da      	uxtb	r2, r3
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	0d9b      	lsrs	r3, r3, #22
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2201      	movs	r2, #1
 8005856:	4013      	ands	r3, r2
 8005858:	b2da      	uxtb	r2, r3
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d11a      	bne.n	800589a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	0018      	movs	r0, r3
 800586a:	f000 fb4f 	bl	8005f0c <RTC_Bcd2ToByte>
 800586e:	0003      	movs	r3, r0
 8005870:	001a      	movs	r2, r3
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	785b      	ldrb	r3, [r3, #1]
 800587a:	0018      	movs	r0, r3
 800587c:	f000 fb46 	bl	8005f0c <RTC_Bcd2ToByte>
 8005880:	0003      	movs	r3, r0
 8005882:	001a      	movs	r2, r3
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	789b      	ldrb	r3, [r3, #2]
 800588c:	0018      	movs	r0, r3
 800588e:	f000 fb3d 	bl	8005f0c <RTC_Bcd2ToByte>
 8005892:	0003      	movs	r3, r0
 8005894:	001a      	movs	r2, r3
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	0018      	movs	r0, r3
 800589e:	46bd      	mov	sp, r7
 80058a0:	b006      	add	sp, #24
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	007f7f7f 	.word	0x007f7f7f

080058a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80058a8:	b5b0      	push	{r4, r5, r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2228      	movs	r2, #40	; 0x28
 80058b8:	5c9b      	ldrb	r3, [r3, r2]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d101      	bne.n	80058c2 <HAL_RTC_SetDate+0x1a>
 80058be:	2302      	movs	r3, #2
 80058c0:	e07e      	b.n	80059c0 <HAL_RTC_SetDate+0x118>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2228      	movs	r2, #40	; 0x28
 80058c6:	2101      	movs	r1, #1
 80058c8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2229      	movs	r2, #41	; 0x29
 80058ce:	2102      	movs	r1, #2
 80058d0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d10e      	bne.n	80058f6 <HAL_RTC_SetDate+0x4e>
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	785b      	ldrb	r3, [r3, #1]
 80058dc:	001a      	movs	r2, r3
 80058de:	2310      	movs	r3, #16
 80058e0:	4013      	ands	r3, r2
 80058e2:	d008      	beq.n	80058f6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	785b      	ldrb	r3, [r3, #1]
 80058e8:	2210      	movs	r2, #16
 80058ea:	4393      	bics	r3, r2
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	330a      	adds	r3, #10
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d11c      	bne.n	8005936 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	78db      	ldrb	r3, [r3, #3]
 8005900:	0018      	movs	r0, r3
 8005902:	f000 fadb 	bl	8005ebc <RTC_ByteToBcd2>
 8005906:	0003      	movs	r3, r0
 8005908:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	785b      	ldrb	r3, [r3, #1]
 800590e:	0018      	movs	r0, r3
 8005910:	f000 fad4 	bl	8005ebc <RTC_ByteToBcd2>
 8005914:	0003      	movs	r3, r0
 8005916:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005918:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	789b      	ldrb	r3, [r3, #2]
 800591e:	0018      	movs	r0, r3
 8005920:	f000 facc 	bl	8005ebc <RTC_ByteToBcd2>
 8005924:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005926:	0022      	movs	r2, r4
 8005928:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005930:	4313      	orrs	r3, r2
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	e00e      	b.n	8005954 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	78db      	ldrb	r3, [r3, #3]
 800593a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	785b      	ldrb	r3, [r3, #1]
 8005940:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005942:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005948:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	22ca      	movs	r2, #202	; 0xca
 800595a:	625a      	str	r2, [r3, #36]	; 0x24
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2253      	movs	r2, #83	; 0x53
 8005962:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005964:	2513      	movs	r5, #19
 8005966:	197c      	adds	r4, r7, r5
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	0018      	movs	r0, r3
 800596c:	f000 fa20 	bl	8005db0 <RTC_EnterInitMode>
 8005970:	0003      	movs	r3, r0
 8005972:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005974:	0028      	movs	r0, r5
 8005976:	183b      	adds	r3, r7, r0
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10c      	bne.n	8005998 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	4910      	ldr	r1, [pc, #64]	; (80059c8 <HAL_RTC_SetDate+0x120>)
 8005986:	400a      	ands	r2, r1
 8005988:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800598a:	183c      	adds	r4, r7, r0
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	0018      	movs	r0, r3
 8005990:	f000 fa50 	bl	8005e34 <RTC_ExitInitMode>
 8005994:	0003      	movs	r3, r0
 8005996:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	22ff      	movs	r2, #255	; 0xff
 800599e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80059a0:	2313      	movs	r3, #19
 80059a2:	18fb      	adds	r3, r7, r3
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d103      	bne.n	80059b2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2229      	movs	r2, #41	; 0x29
 80059ae:	2101      	movs	r1, #1
 80059b0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2228      	movs	r2, #40	; 0x28
 80059b6:	2100      	movs	r1, #0
 80059b8:	5499      	strb	r1, [r3, r2]

  return status;
 80059ba:	2313      	movs	r3, #19
 80059bc:	18fb      	adds	r3, r7, r3
 80059be:	781b      	ldrb	r3, [r3, #0]
}
 80059c0:	0018      	movs	r0, r3
 80059c2:	46bd      	mov	sp, r7
 80059c4:	b006      	add	sp, #24
 80059c6:	bdb0      	pop	{r4, r5, r7, pc}
 80059c8:	00ffff3f 	.word	0x00ffff3f

080059cc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	4a21      	ldr	r2, [pc, #132]	; (8005a64 <HAL_RTC_GetDate+0x98>)
 80059e0:	4013      	ands	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	b2da      	uxtb	r2, r3
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	0a1b      	lsrs	r3, r3, #8
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	221f      	movs	r2, #31
 80059f6:	4013      	ands	r3, r2
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	223f      	movs	r2, #63	; 0x3f
 8005a04:	4013      	ands	r3, r2
 8005a06:	b2da      	uxtb	r2, r3
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	0b5b      	lsrs	r3, r3, #13
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	2207      	movs	r2, #7
 8005a14:	4013      	ands	r3, r2
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d11a      	bne.n	8005a58 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	78db      	ldrb	r3, [r3, #3]
 8005a26:	0018      	movs	r0, r3
 8005a28:	f000 fa70 	bl	8005f0c <RTC_Bcd2ToByte>
 8005a2c:	0003      	movs	r3, r0
 8005a2e:	001a      	movs	r2, r3
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	785b      	ldrb	r3, [r3, #1]
 8005a38:	0018      	movs	r0, r3
 8005a3a:	f000 fa67 	bl	8005f0c <RTC_Bcd2ToByte>
 8005a3e:	0003      	movs	r3, r0
 8005a40:	001a      	movs	r2, r3
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	789b      	ldrb	r3, [r3, #2]
 8005a4a:	0018      	movs	r0, r3
 8005a4c:	f000 fa5e 	bl	8005f0c <RTC_Bcd2ToByte>
 8005a50:	0003      	movs	r3, r0
 8005a52:	001a      	movs	r2, r3
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	b006      	add	sp, #24
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	46c0      	nop			; (mov r8, r8)
 8005a64:	00ffff3f 	.word	0x00ffff3f

08005a68 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005a68:	b590      	push	{r4, r7, lr}
 8005a6a:	b089      	sub	sp, #36	; 0x24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2228      	movs	r2, #40	; 0x28
 8005a78:	5c9b      	ldrb	r3, [r3, r2]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d101      	bne.n	8005a82 <HAL_RTC_SetAlarm_IT+0x1a>
 8005a7e:	2302      	movs	r3, #2
 8005a80:	e127      	b.n	8005cd2 <HAL_RTC_SetAlarm_IT+0x26a>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2228      	movs	r2, #40	; 0x28
 8005a86:	2101      	movs	r1, #1
 8005a88:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2229      	movs	r2, #41	; 0x29
 8005a8e:	2102      	movs	r1, #2
 8005a90:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d136      	bne.n	8005b06 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	2240      	movs	r2, #64	; 0x40
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	d102      	bne.n	8005aaa <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	0018      	movs	r0, r3
 8005ab0:	f000 fa04 	bl	8005ebc <RTC_ByteToBcd2>
 8005ab4:	0003      	movs	r3, r0
 8005ab6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	785b      	ldrb	r3, [r3, #1]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 f9fd 	bl	8005ebc <RTC_ByteToBcd2>
 8005ac2:	0003      	movs	r3, r0
 8005ac4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005ac6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	789b      	ldrb	r3, [r3, #2]
 8005acc:	0018      	movs	r0, r3
 8005ace:	f000 f9f5 	bl	8005ebc <RTC_ByteToBcd2>
 8005ad2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005ad4:	0022      	movs	r2, r4
 8005ad6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	78db      	ldrb	r3, [r3, #3]
 8005adc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	5c9b      	ldrb	r3, [r3, r2]
 8005ae8:	0018      	movs	r0, r3
 8005aea:	f000 f9e7 	bl	8005ebc <RTC_ByteToBcd2>
 8005aee:	0003      	movs	r3, r0
 8005af0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005af2:	0022      	movs	r2, r4
 8005af4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005afa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b00:	4313      	orrs	r3, r2
 8005b02:	61fb      	str	r3, [r7, #28]
 8005b04:	e022      	b.n	8005b4c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	2240      	movs	r2, #64	; 0x40
 8005b0e:	4013      	ands	r3, r2
 8005b10:	d102      	bne.n	8005b18 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	2200      	movs	r2, #0
 8005b16:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	785b      	ldrb	r3, [r3, #1]
 8005b22:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b24:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005b2a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	78db      	ldrb	r3, [r3, #3]
 8005b30:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005b32:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2120      	movs	r1, #32
 8005b38:	5c5b      	ldrb	r3, [r3, r1]
 8005b3a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005b3c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005b42:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	22ca      	movs	r2, #202	; 0xca
 8005b5e:	625a      	str	r2, [r3, #36]	; 0x24
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2253      	movs	r2, #83	; 0x53
 8005b66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b6c:	2380      	movs	r3, #128	; 0x80
 8005b6e:	005b      	lsls	r3, r3, #1
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d14c      	bne.n	8005c0e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699a      	ldr	r2, [r3, #24]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4957      	ldr	r1, [pc, #348]	; (8005cdc <HAL_RTC_SetAlarm_IT+0x274>)
 8005b80:	400a      	ands	r2, r1
 8005b82:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2101      	movs	r1, #1
 8005b90:	430a      	orrs	r2, r1
 8005b92:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005b94:	f7fe f91e 	bl	8003dd4 <HAL_GetTick>
 8005b98:	0003      	movs	r3, r0
 8005b9a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005b9c:	e016      	b.n	8005bcc <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005b9e:	f7fe f919 	bl	8003dd4 <HAL_GetTick>
 8005ba2:	0002      	movs	r2, r0
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	1ad2      	subs	r2, r2, r3
 8005ba8:	23fa      	movs	r3, #250	; 0xfa
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d90d      	bls.n	8005bcc <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	22ff      	movs	r2, #255	; 0xff
 8005bb6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2229      	movs	r2, #41	; 0x29
 8005bbc:	2103      	movs	r1, #3
 8005bbe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2228      	movs	r2, #40	; 0x28
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e082      	b.n	8005cd2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	d0e2      	beq.n	8005b9e <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69fa      	ldr	r2, [r7, #28]
 8005bde:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	699a      	ldr	r2, [r3, #24]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2180      	movs	r1, #128	; 0x80
 8005bf4:	0049      	lsls	r1, r1, #1
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	699a      	ldr	r2, [r3, #24]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2180      	movs	r1, #128	; 0x80
 8005c06:	0149      	lsls	r1, r1, #5
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	619a      	str	r2, [r3, #24]
 8005c0c:	e04b      	b.n	8005ca6 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	699a      	ldr	r2, [r3, #24]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4931      	ldr	r1, [pc, #196]	; (8005ce0 <HAL_RTC_SetAlarm_IT+0x278>)
 8005c1a:	400a      	ands	r2, r1
 8005c1c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2102      	movs	r1, #2
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005c2e:	f7fe f8d1 	bl	8003dd4 <HAL_GetTick>
 8005c32:	0003      	movs	r3, r0
 8005c34:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c36:	e016      	b.n	8005c66 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005c38:	f7fe f8cc 	bl	8003dd4 <HAL_GetTick>
 8005c3c:	0002      	movs	r2, r0
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	1ad2      	subs	r2, r2, r3
 8005c42:	23fa      	movs	r3, #250	; 0xfa
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d90d      	bls.n	8005c66 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	22ff      	movs	r2, #255	; 0xff
 8005c50:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2229      	movs	r2, #41	; 0x29
 8005c56:	2103      	movs	r1, #3
 8005c58:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2228      	movs	r2, #40	; 0x28
 8005c5e:	2100      	movs	r1, #0
 8005c60:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e035      	b.n	8005cd2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	4013      	ands	r3, r2
 8005c70:	d0e2      	beq.n	8005c38 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	69fa      	ldr	r2, [r7, #28]
 8005c78:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	69ba      	ldr	r2, [r7, #24]
 8005c80:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	699a      	ldr	r2, [r3, #24]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2180      	movs	r1, #128	; 0x80
 8005c8e:	0089      	lsls	r1, r1, #2
 8005c90:	430a      	orrs	r2, r1
 8005c92:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699a      	ldr	r2, [r3, #24]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2180      	movs	r1, #128	; 0x80
 8005ca0:	0189      	lsls	r1, r1, #6
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005ca6:	4a0f      	ldr	r2, [pc, #60]	; (8005ce4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005ca8:	2380      	movs	r3, #128	; 0x80
 8005caa:	58d3      	ldr	r3, [r2, r3]
 8005cac:	490d      	ldr	r1, [pc, #52]	; (8005ce4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005cae:	2280      	movs	r2, #128	; 0x80
 8005cb0:	0312      	lsls	r2, r2, #12
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	2280      	movs	r2, #128	; 0x80
 8005cb6:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	22ff      	movs	r2, #255	; 0xff
 8005cbe:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2229      	movs	r2, #41	; 0x29
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2228      	movs	r2, #40	; 0x28
 8005ccc:	2100      	movs	r1, #0
 8005cce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	b009      	add	sp, #36	; 0x24
 8005cd8:	bd90      	pop	{r4, r7, pc}
 8005cda:	46c0      	nop			; (mov r8, r8)
 8005cdc:	fffffeff 	.word	0xfffffeff
 8005ce0:	fffffdff 	.word	0xfffffdff
 8005ce4:	40021800 	.word	0x40021800

08005ce8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699a      	ldr	r2, [r3, #24]
 8005cf6:	2380      	movs	r3, #128	; 0x80
 8005cf8:	015b      	lsls	r3, r3, #5
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	d011      	beq.n	8005d22 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d04:	2201      	movs	r2, #1
 8005d06:	4013      	ands	r3, r2
 8005d08:	d00b      	beq.n	8005d22 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2101      	movs	r1, #1
 8005d16:	430a      	orrs	r2, r1
 8005d18:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	f7fd fc3b 	bl	8003598 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	699a      	ldr	r2, [r3, #24]
 8005d28:	2380      	movs	r3, #128	; 0x80
 8005d2a:	019b      	lsls	r3, r3, #6
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	d011      	beq.n	8005d54 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d36:	2202      	movs	r2, #2
 8005d38:	4013      	ands	r3, r2
 8005d3a:	d00b      	beq.n	8005d54 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2102      	movs	r1, #2
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	0018      	movs	r0, r3
 8005d50:	f000 f961 	bl	8006016 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2229      	movs	r2, #41	; 0x29
 8005d58:	2101      	movs	r1, #1
 8005d5a:	5499      	strb	r1, [r3, r2]
}
 8005d5c:	46c0      	nop			; (mov r8, r8)
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	b002      	add	sp, #8
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a0e      	ldr	r2, [pc, #56]	; (8005dac <HAL_RTC_WaitForSynchro+0x48>)
 8005d72:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005d74:	f7fe f82e 	bl	8003dd4 <HAL_GetTick>
 8005d78:	0003      	movs	r3, r0
 8005d7a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005d7c:	e00a      	b.n	8005d94 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d7e:	f7fe f829 	bl	8003dd4 <HAL_GetTick>
 8005d82:	0002      	movs	r2, r0
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1ad2      	subs	r2, r2, r3
 8005d88:	23fa      	movs	r3, #250	; 0xfa
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d901      	bls.n	8005d94 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e006      	b.n	8005da2 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	d0ee      	beq.n	8005d7e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	0018      	movs	r0, r3
 8005da4:	46bd      	mov	sp, r7
 8005da6:	b004      	add	sp, #16
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	46c0      	nop			; (mov r8, r8)
 8005dac:	0001005f 	.word	0x0001005f

08005db0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005db8:	230f      	movs	r3, #15
 8005dba:	18fb      	adds	r3, r7, r3
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	2240      	movs	r2, #64	; 0x40
 8005dc8:	4013      	ands	r3, r2
 8005dca:	d12c      	bne.n	8005e26 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68da      	ldr	r2, [r3, #12]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2180      	movs	r1, #128	; 0x80
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005ddc:	f7fd fffa 	bl	8003dd4 <HAL_GetTick>
 8005de0:	0003      	movs	r3, r0
 8005de2:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005de4:	e014      	b.n	8005e10 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005de6:	f7fd fff5 	bl	8003dd4 <HAL_GetTick>
 8005dea:	0002      	movs	r2, r0
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	1ad2      	subs	r2, r2, r3
 8005df0:	200f      	movs	r0, #15
 8005df2:	183b      	adds	r3, r7, r0
 8005df4:	1839      	adds	r1, r7, r0
 8005df6:	7809      	ldrb	r1, [r1, #0]
 8005df8:	7019      	strb	r1, [r3, #0]
 8005dfa:	23fa      	movs	r3, #250	; 0xfa
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d906      	bls.n	8005e10 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005e02:	183b      	adds	r3, r7, r0
 8005e04:	2203      	movs	r2, #3
 8005e06:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2229      	movs	r2, #41	; 0x29
 8005e0c:	2103      	movs	r1, #3
 8005e0e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	2240      	movs	r2, #64	; 0x40
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d104      	bne.n	8005e26 <RTC_EnterInitMode+0x76>
 8005e1c:	230f      	movs	r3, #15
 8005e1e:	18fb      	adds	r3, r7, r3
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b03      	cmp	r3, #3
 8005e24:	d1df      	bne.n	8005de6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005e26:	230f      	movs	r3, #15
 8005e28:	18fb      	adds	r3, r7, r3
 8005e2a:	781b      	ldrb	r3, [r3, #0]
}
 8005e2c:	0018      	movs	r0, r3
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	b004      	add	sp, #16
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e34:	b590      	push	{r4, r7, lr}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e3c:	240f      	movs	r4, #15
 8005e3e:	193b      	adds	r3, r7, r4
 8005e40:	2200      	movs	r2, #0
 8005e42:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005e44:	4b1c      	ldr	r3, [pc, #112]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005e46:	68da      	ldr	r2, [r3, #12]
 8005e48:	4b1b      	ldr	r3, [pc, #108]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005e4a:	2180      	movs	r1, #128	; 0x80
 8005e4c:	438a      	bics	r2, r1
 8005e4e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005e50:	4b19      	ldr	r3, [pc, #100]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	2220      	movs	r2, #32
 8005e56:	4013      	ands	r3, r2
 8005e58:	d10d      	bne.n	8005e76 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	0018      	movs	r0, r3
 8005e5e:	f7ff ff81 	bl	8005d64 <HAL_RTC_WaitForSynchro>
 8005e62:	1e03      	subs	r3, r0, #0
 8005e64:	d021      	beq.n	8005eaa <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2229      	movs	r2, #41	; 0x29
 8005e6a:	2103      	movs	r1, #3
 8005e6c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005e6e:	193b      	adds	r3, r7, r4
 8005e70:	2203      	movs	r2, #3
 8005e72:	701a      	strb	r2, [r3, #0]
 8005e74:	e019      	b.n	8005eaa <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005e76:	4b10      	ldr	r3, [pc, #64]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005e78:	699a      	ldr	r2, [r3, #24]
 8005e7a:	4b0f      	ldr	r3, [pc, #60]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005e7c:	2120      	movs	r1, #32
 8005e7e:	438a      	bics	r2, r1
 8005e80:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	0018      	movs	r0, r3
 8005e86:	f7ff ff6d 	bl	8005d64 <HAL_RTC_WaitForSynchro>
 8005e8a:	1e03      	subs	r3, r0, #0
 8005e8c:	d007      	beq.n	8005e9e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2229      	movs	r2, #41	; 0x29
 8005e92:	2103      	movs	r1, #3
 8005e94:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005e96:	230f      	movs	r3, #15
 8005e98:	18fb      	adds	r3, r7, r3
 8005e9a:	2203      	movs	r2, #3
 8005e9c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005e9e:	4b06      	ldr	r3, [pc, #24]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005ea0:	699a      	ldr	r2, [r3, #24]
 8005ea2:	4b05      	ldr	r3, [pc, #20]	; (8005eb8 <RTC_ExitInitMode+0x84>)
 8005ea4:	2120      	movs	r1, #32
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005eaa:	230f      	movs	r3, #15
 8005eac:	18fb      	adds	r3, r7, r3
 8005eae:	781b      	ldrb	r3, [r3, #0]
}
 8005eb0:	0018      	movs	r0, r3
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	b005      	add	sp, #20
 8005eb6:	bd90      	pop	{r4, r7, pc}
 8005eb8:	40002800 	.word	0x40002800

08005ebc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	0002      	movs	r2, r0
 8005ec4:	1dfb      	adds	r3, r7, #7
 8005ec6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005ecc:	230b      	movs	r3, #11
 8005ece:	18fb      	adds	r3, r7, r3
 8005ed0:	1dfa      	adds	r2, r7, #7
 8005ed2:	7812      	ldrb	r2, [r2, #0]
 8005ed4:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005ed6:	e008      	b.n	8005eea <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	3301      	adds	r3, #1
 8005edc:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005ede:	220b      	movs	r2, #11
 8005ee0:	18bb      	adds	r3, r7, r2
 8005ee2:	18ba      	adds	r2, r7, r2
 8005ee4:	7812      	ldrb	r2, [r2, #0]
 8005ee6:	3a0a      	subs	r2, #10
 8005ee8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005eea:	210b      	movs	r1, #11
 8005eec:	187b      	adds	r3, r7, r1
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	2b09      	cmp	r3, #9
 8005ef2:	d8f1      	bhi.n	8005ed8 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	011b      	lsls	r3, r3, #4
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	187b      	adds	r3, r7, r1
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	b2db      	uxtb	r3, r3
}
 8005f04:	0018      	movs	r0, r3
 8005f06:	46bd      	mov	sp, r7
 8005f08:	b004      	add	sp, #16
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	0002      	movs	r2, r0
 8005f14:	1dfb      	adds	r3, r7, #7
 8005f16:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005f18:	1dfb      	adds	r3, r7, #7
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	091b      	lsrs	r3, r3, #4
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	001a      	movs	r2, r3
 8005f22:	0013      	movs	r3, r2
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	189b      	adds	r3, r3, r2
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	1dfb      	adds	r3, r7, #7
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	210f      	movs	r1, #15
 8005f36:	400b      	ands	r3, r1
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	18d3      	adds	r3, r2, r3
 8005f3c:	b2db      	uxtb	r3, r3
}
 8005f3e:	0018      	movs	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b004      	add	sp, #16
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b082      	sub	sp, #8
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2228      	movs	r2, #40	; 0x28
 8005f52:	5c9b      	ldrb	r3, [r3, r2]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_RTCEx_EnableBypassShadow+0x16>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e024      	b.n	8005fa6 <HAL_RTCEx_EnableBypassShadow+0x60>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2228      	movs	r2, #40	; 0x28
 8005f60:	2101      	movs	r1, #1
 8005f62:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2229      	movs	r2, #41	; 0x29
 8005f68:	2102      	movs	r1, #2
 8005f6a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	22ca      	movs	r2, #202	; 0xca
 8005f72:	625a      	str	r2, [r3, #36]	; 0x24
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2253      	movs	r2, #83	; 0x53
 8005f7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699a      	ldr	r2, [r3, #24]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2120      	movs	r1, #32
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	22ff      	movs	r2, #255	; 0xff
 8005f92:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2229      	movs	r2, #41	; 0x29
 8005f98:	2101      	movs	r1, #1
 8005f9a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2228      	movs	r2, #40	; 0x28
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	0018      	movs	r0, r3
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	b002      	add	sp, #8
 8005fac:	bd80      	pop	{r7, pc}

08005fae <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2228      	movs	r2, #40	; 0x28
 8005fba:	5c9b      	ldrb	r3, [r3, r2]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d101      	bne.n	8005fc4 <HAL_RTCEx_DisableBypassShadow+0x16>
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	e024      	b.n	800600e <HAL_RTCEx_DisableBypassShadow+0x60>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2228      	movs	r2, #40	; 0x28
 8005fc8:	2101      	movs	r1, #1
 8005fca:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2229      	movs	r2, #41	; 0x29
 8005fd0:	2102      	movs	r1, #2
 8005fd2:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	22ca      	movs	r2, #202	; 0xca
 8005fda:	625a      	str	r2, [r3, #36]	; 0x24
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2253      	movs	r2, #83	; 0x53
 8005fe2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699a      	ldr	r2, [r3, #24]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	21df      	movs	r1, #223	; 0xdf
 8005ff0:	400a      	ands	r2, r1
 8005ff2:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	22ff      	movs	r2, #255	; 0xff
 8005ffa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2229      	movs	r2, #41	; 0x29
 8006000:	2101      	movs	r1, #1
 8006002:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2228      	movs	r2, #40	; 0x28
 8006008:	2100      	movs	r1, #0
 800600a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	0018      	movs	r0, r3
 8006010:	46bd      	mov	sp, r7
 8006012:	b002      	add	sp, #8
 8006014:	bd80      	pop	{r7, pc}

08006016 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b082      	sub	sp, #8
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800601e:	46c0      	nop			; (mov r8, r8)
 8006020:	46bd      	mov	sp, r7
 8006022:	b002      	add	sp, #8
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e0a8      	b.n	800618c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603e:	2b00      	cmp	r3, #0
 8006040:	d109      	bne.n	8006056 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	2382      	movs	r3, #130	; 0x82
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	429a      	cmp	r2, r3
 800604c:	d009      	beq.n	8006062 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	61da      	str	r2, [r3, #28]
 8006054:	e005      	b.n	8006062 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	225d      	movs	r2, #93	; 0x5d
 800606c:	5c9b      	ldrb	r3, [r3, r2]
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b00      	cmp	r3, #0
 8006072:	d107      	bne.n	8006084 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	225c      	movs	r2, #92	; 0x5c
 8006078:	2100      	movs	r1, #0
 800607a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	0018      	movs	r0, r3
 8006080:	f7fd fb0c 	bl	800369c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	225d      	movs	r2, #93	; 0x5d
 8006088:	2102      	movs	r1, #2
 800608a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2140      	movs	r1, #64	; 0x40
 8006098:	438a      	bics	r2, r1
 800609a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68da      	ldr	r2, [r3, #12]
 80060a0:	23e0      	movs	r3, #224	; 0xe0
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d902      	bls.n	80060ae <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80060a8:	2300      	movs	r3, #0
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	e002      	b.n	80060b4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80060ae:	2380      	movs	r3, #128	; 0x80
 80060b0:	015b      	lsls	r3, r3, #5
 80060b2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68da      	ldr	r2, [r3, #12]
 80060b8:	23f0      	movs	r3, #240	; 0xf0
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	429a      	cmp	r2, r3
 80060be:	d008      	beq.n	80060d2 <HAL_SPI_Init+0xaa>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	68da      	ldr	r2, [r3, #12]
 80060c4:	23e0      	movs	r3, #224	; 0xe0
 80060c6:	00db      	lsls	r3, r3, #3
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d002      	beq.n	80060d2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	2382      	movs	r3, #130	; 0x82
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	401a      	ands	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6899      	ldr	r1, [r3, #8]
 80060e0:	2384      	movs	r3, #132	; 0x84
 80060e2:	021b      	lsls	r3, r3, #8
 80060e4:	400b      	ands	r3, r1
 80060e6:	431a      	orrs	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	2102      	movs	r1, #2
 80060ee:	400b      	ands	r3, r1
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	2101      	movs	r1, #1
 80060f8:	400b      	ands	r3, r1
 80060fa:	431a      	orrs	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6999      	ldr	r1, [r3, #24]
 8006100:	2380      	movs	r3, #128	; 0x80
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	400b      	ands	r3, r1
 8006106:	431a      	orrs	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	2138      	movs	r1, #56	; 0x38
 800610e:	400b      	ands	r3, r1
 8006110:	431a      	orrs	r2, r3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	2180      	movs	r1, #128	; 0x80
 8006118:	400b      	ands	r3, r1
 800611a:	431a      	orrs	r2, r3
 800611c:	0011      	movs	r1, r2
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006122:	2380      	movs	r3, #128	; 0x80
 8006124:	019b      	lsls	r3, r3, #6
 8006126:	401a      	ands	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	0c1b      	lsrs	r3, r3, #16
 8006136:	2204      	movs	r2, #4
 8006138:	401a      	ands	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613e:	2110      	movs	r1, #16
 8006140:	400b      	ands	r3, r1
 8006142:	431a      	orrs	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006148:	2108      	movs	r1, #8
 800614a:	400b      	ands	r3, r1
 800614c:	431a      	orrs	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68d9      	ldr	r1, [r3, #12]
 8006152:	23f0      	movs	r3, #240	; 0xf0
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	400b      	ands	r3, r1
 8006158:	431a      	orrs	r2, r3
 800615a:	0011      	movs	r1, r2
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	2380      	movs	r3, #128	; 0x80
 8006160:	015b      	lsls	r3, r3, #5
 8006162:	401a      	ands	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	69da      	ldr	r2, [r3, #28]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4907      	ldr	r1, [pc, #28]	; (8006194 <HAL_SPI_Init+0x16c>)
 8006178:	400a      	ands	r2, r1
 800617a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	225d      	movs	r2, #93	; 0x5d
 8006186:	2101      	movs	r1, #1
 8006188:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	0018      	movs	r0, r3
 800618e:	46bd      	mov	sp, r7
 8006190:	b004      	add	sp, #16
 8006192:	bd80      	pop	{r7, pc}
 8006194:	fffff7ff 	.word	0xfffff7ff

08006198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e04a      	b.n	8006240 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	223d      	movs	r2, #61	; 0x3d
 80061ae:	5c9b      	ldrb	r3, [r3, r2]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d107      	bne.n	80061c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	223c      	movs	r2, #60	; 0x3c
 80061ba:	2100      	movs	r1, #0
 80061bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	0018      	movs	r0, r3
 80061c2:	f7fd fab5 	bl	8003730 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	223d      	movs	r2, #61	; 0x3d
 80061ca:	2102      	movs	r1, #2
 80061cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	3304      	adds	r3, #4
 80061d6:	0019      	movs	r1, r3
 80061d8:	0010      	movs	r0, r2
 80061da:	f000 f9ed 	bl	80065b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2248      	movs	r2, #72	; 0x48
 80061e2:	2101      	movs	r1, #1
 80061e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	223e      	movs	r2, #62	; 0x3e
 80061ea:	2101      	movs	r1, #1
 80061ec:	5499      	strb	r1, [r3, r2]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	223f      	movs	r2, #63	; 0x3f
 80061f2:	2101      	movs	r1, #1
 80061f4:	5499      	strb	r1, [r3, r2]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2240      	movs	r2, #64	; 0x40
 80061fa:	2101      	movs	r1, #1
 80061fc:	5499      	strb	r1, [r3, r2]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2241      	movs	r2, #65	; 0x41
 8006202:	2101      	movs	r1, #1
 8006204:	5499      	strb	r1, [r3, r2]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2242      	movs	r2, #66	; 0x42
 800620a:	2101      	movs	r1, #1
 800620c:	5499      	strb	r1, [r3, r2]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2243      	movs	r2, #67	; 0x43
 8006212:	2101      	movs	r1, #1
 8006214:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2244      	movs	r2, #68	; 0x44
 800621a:	2101      	movs	r1, #1
 800621c:	5499      	strb	r1, [r3, r2]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2245      	movs	r2, #69	; 0x45
 8006222:	2101      	movs	r1, #1
 8006224:	5499      	strb	r1, [r3, r2]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2246      	movs	r2, #70	; 0x46
 800622a:	2101      	movs	r1, #1
 800622c:	5499      	strb	r1, [r3, r2]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2247      	movs	r2, #71	; 0x47
 8006232:	2101      	movs	r1, #1
 8006234:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	223d      	movs	r2, #61	; 0x3d
 800623a:	2101      	movs	r1, #1
 800623c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	0018      	movs	r0, r3
 8006242:	46bd      	mov	sp, r7
 8006244:	b002      	add	sp, #8
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	223d      	movs	r2, #61	; 0x3d
 8006254:	5c9b      	ldrb	r3, [r3, r2]
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d001      	beq.n	8006260 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e047      	b.n	80062f0 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	223d      	movs	r2, #61	; 0x3d
 8006264:	2102      	movs	r1, #2
 8006266:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68da      	ldr	r2, [r3, #12]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2101      	movs	r1, #1
 8006274:	430a      	orrs	r2, r1
 8006276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1e      	ldr	r2, [pc, #120]	; (80062f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d014      	beq.n	80062ac <HAL_TIM_Base_Start_IT+0x64>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	2380      	movs	r3, #128	; 0x80
 8006288:	05db      	lsls	r3, r3, #23
 800628a:	429a      	cmp	r2, r3
 800628c:	d00e      	beq.n	80062ac <HAL_TIM_Base_Start_IT+0x64>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1a      	ldr	r2, [pc, #104]	; (80062fc <HAL_TIM_Base_Start_IT+0xb4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d009      	beq.n	80062ac <HAL_TIM_Base_Start_IT+0x64>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a18      	ldr	r2, [pc, #96]	; (8006300 <HAL_TIM_Base_Start_IT+0xb8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d004      	beq.n	80062ac <HAL_TIM_Base_Start_IT+0x64>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a17      	ldr	r2, [pc, #92]	; (8006304 <HAL_TIM_Base_Start_IT+0xbc>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d116      	bne.n	80062da <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	4a15      	ldr	r2, [pc, #84]	; (8006308 <HAL_TIM_Base_Start_IT+0xc0>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2b06      	cmp	r3, #6
 80062bc:	d016      	beq.n	80062ec <HAL_TIM_Base_Start_IT+0xa4>
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	2380      	movs	r3, #128	; 0x80
 80062c2:	025b      	lsls	r3, r3, #9
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d011      	beq.n	80062ec <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2101      	movs	r1, #1
 80062d4:	430a      	orrs	r2, r1
 80062d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d8:	e008      	b.n	80062ec <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2101      	movs	r1, #1
 80062e6:	430a      	orrs	r2, r1
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	e000      	b.n	80062ee <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ec:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	0018      	movs	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b004      	add	sp, #16
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	40012c00 	.word	0x40012c00
 80062fc:	40000400 	.word	0x40000400
 8006300:	40000800 	.word	0x40000800
 8006304:	40014000 	.word	0x40014000
 8006308:	00010007 	.word	0x00010007

0800630c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68da      	ldr	r2, [r3, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2101      	movs	r1, #1
 8006320:	438a      	bics	r2, r1
 8006322:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	4a0d      	ldr	r2, [pc, #52]	; (8006360 <HAL_TIM_Base_Stop_IT+0x54>)
 800632c:	4013      	ands	r3, r2
 800632e:	d10d      	bne.n	800634c <HAL_TIM_Base_Stop_IT+0x40>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	4a0b      	ldr	r2, [pc, #44]	; (8006364 <HAL_TIM_Base_Stop_IT+0x58>)
 8006338:	4013      	ands	r3, r2
 800633a:	d107      	bne.n	800634c <HAL_TIM_Base_Stop_IT+0x40>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2101      	movs	r1, #1
 8006348:	438a      	bics	r2, r1
 800634a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	223d      	movs	r2, #61	; 0x3d
 8006350:	2101      	movs	r1, #1
 8006352:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	0018      	movs	r0, r3
 8006358:	46bd      	mov	sp, r7
 800635a:	b002      	add	sp, #8
 800635c:	bd80      	pop	{r7, pc}
 800635e:	46c0      	nop			; (mov r8, r8)
 8006360:	00001111 	.word	0x00001111
 8006364:	00000444 	.word	0x00000444

08006368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	2202      	movs	r2, #2
 8006384:	4013      	ands	r3, r2
 8006386:	d021      	beq.n	80063cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2202      	movs	r2, #2
 800638c:	4013      	ands	r3, r2
 800638e:	d01d      	beq.n	80063cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2203      	movs	r2, #3
 8006396:	4252      	negs	r2, r2
 8006398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	2203      	movs	r2, #3
 80063a8:	4013      	ands	r3, r2
 80063aa:	d004      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	0018      	movs	r0, r3
 80063b0:	f000 f8ea 	bl	8006588 <HAL_TIM_IC_CaptureCallback>
 80063b4:	e007      	b.n	80063c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	0018      	movs	r0, r3
 80063ba:	f000 f8dd 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	0018      	movs	r0, r3
 80063c2:	f000 f8e9 	bl	8006598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	2204      	movs	r2, #4
 80063d0:	4013      	ands	r3, r2
 80063d2:	d022      	beq.n	800641a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2204      	movs	r2, #4
 80063d8:	4013      	ands	r3, r2
 80063da:	d01e      	beq.n	800641a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2205      	movs	r2, #5
 80063e2:	4252      	negs	r2, r2
 80063e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2202      	movs	r2, #2
 80063ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699a      	ldr	r2, [r3, #24]
 80063f2:	23c0      	movs	r3, #192	; 0xc0
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4013      	ands	r3, r2
 80063f8:	d004      	beq.n	8006404 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	0018      	movs	r0, r3
 80063fe:	f000 f8c3 	bl	8006588 <HAL_TIM_IC_CaptureCallback>
 8006402:	e007      	b.n	8006414 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	0018      	movs	r0, r3
 8006408:	f000 f8b6 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	0018      	movs	r0, r3
 8006410:	f000 f8c2 	bl	8006598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2208      	movs	r2, #8
 800641e:	4013      	ands	r3, r2
 8006420:	d021      	beq.n	8006466 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2208      	movs	r2, #8
 8006426:	4013      	ands	r3, r2
 8006428:	d01d      	beq.n	8006466 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2209      	movs	r2, #9
 8006430:	4252      	negs	r2, r2
 8006432:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2204      	movs	r2, #4
 8006438:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	2203      	movs	r2, #3
 8006442:	4013      	ands	r3, r2
 8006444:	d004      	beq.n	8006450 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	0018      	movs	r0, r3
 800644a:	f000 f89d 	bl	8006588 <HAL_TIM_IC_CaptureCallback>
 800644e:	e007      	b.n	8006460 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	0018      	movs	r0, r3
 8006454:	f000 f890 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	0018      	movs	r0, r3
 800645c:	f000 f89c 	bl	8006598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	2210      	movs	r2, #16
 800646a:	4013      	ands	r3, r2
 800646c:	d022      	beq.n	80064b4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2210      	movs	r2, #16
 8006472:	4013      	ands	r3, r2
 8006474:	d01e      	beq.n	80064b4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2211      	movs	r2, #17
 800647c:	4252      	negs	r2, r2
 800647e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2208      	movs	r2, #8
 8006484:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	69da      	ldr	r2, [r3, #28]
 800648c:	23c0      	movs	r3, #192	; 0xc0
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	4013      	ands	r3, r2
 8006492:	d004      	beq.n	800649e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	0018      	movs	r0, r3
 8006498:	f000 f876 	bl	8006588 <HAL_TIM_IC_CaptureCallback>
 800649c:	e007      	b.n	80064ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	0018      	movs	r0, r3
 80064a2:	f000 f869 	bl	8006578 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	0018      	movs	r0, r3
 80064aa:	f000 f875 	bl	8006598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	2201      	movs	r2, #1
 80064b8:	4013      	ands	r3, r2
 80064ba:	d00c      	beq.n	80064d6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2201      	movs	r2, #1
 80064c0:	4013      	ands	r3, r2
 80064c2:	d008      	beq.n	80064d6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2202      	movs	r2, #2
 80064ca:	4252      	negs	r2, r2
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	0018      	movs	r0, r3
 80064d2:	f7fd f827 	bl	8003524 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2280      	movs	r2, #128	; 0x80
 80064da:	4013      	ands	r3, r2
 80064dc:	d104      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	2380      	movs	r3, #128	; 0x80
 80064e2:	019b      	lsls	r3, r3, #6
 80064e4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064e6:	d00b      	beq.n	8006500 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2280      	movs	r2, #128	; 0x80
 80064ec:	4013      	ands	r3, r2
 80064ee:	d007      	beq.n	8006500 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a1e      	ldr	r2, [pc, #120]	; (8006570 <HAL_TIM_IRQHandler+0x208>)
 80064f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	0018      	movs	r0, r3
 80064fc:	f000 f972 	bl	80067e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	2380      	movs	r3, #128	; 0x80
 8006504:	005b      	lsls	r3, r3, #1
 8006506:	4013      	ands	r3, r2
 8006508:	d00b      	beq.n	8006522 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2280      	movs	r2, #128	; 0x80
 800650e:	4013      	ands	r3, r2
 8006510:	d007      	beq.n	8006522 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a17      	ldr	r2, [pc, #92]	; (8006574 <HAL_TIM_IRQHandler+0x20c>)
 8006518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	0018      	movs	r0, r3
 800651e:	f000 f969 	bl	80067f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2240      	movs	r2, #64	; 0x40
 8006526:	4013      	ands	r3, r2
 8006528:	d00c      	beq.n	8006544 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2240      	movs	r2, #64	; 0x40
 800652e:	4013      	ands	r3, r2
 8006530:	d008      	beq.n	8006544 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2241      	movs	r2, #65	; 0x41
 8006538:	4252      	negs	r2, r2
 800653a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	0018      	movs	r0, r3
 8006540:	f000 f832 	bl	80065a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2220      	movs	r2, #32
 8006548:	4013      	ands	r3, r2
 800654a:	d00c      	beq.n	8006566 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2220      	movs	r2, #32
 8006550:	4013      	ands	r3, r2
 8006552:	d008      	beq.n	8006566 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2221      	movs	r2, #33	; 0x21
 800655a:	4252      	negs	r2, r2
 800655c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	0018      	movs	r0, r3
 8006562:	f000 f937 	bl	80067d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006566:	46c0      	nop			; (mov r8, r8)
 8006568:	46bd      	mov	sp, r7
 800656a:	b004      	add	sp, #16
 800656c:	bd80      	pop	{r7, pc}
 800656e:	46c0      	nop			; (mov r8, r8)
 8006570:	ffffdf7f 	.word	0xffffdf7f
 8006574:	fffffeff 	.word	0xfffffeff

08006578 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006580:	46c0      	nop			; (mov r8, r8)
 8006582:	46bd      	mov	sp, r7
 8006584:	b002      	add	sp, #8
 8006586:	bd80      	pop	{r7, pc}

08006588 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006590:	46c0      	nop			; (mov r8, r8)
 8006592:	46bd      	mov	sp, r7
 8006594:	b002      	add	sp, #8
 8006596:	bd80      	pop	{r7, pc}

08006598 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065a0:	46c0      	nop			; (mov r8, r8)
 80065a2:	46bd      	mov	sp, r7
 80065a4:	b002      	add	sp, #8
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065b0:	46c0      	nop			; (mov r8, r8)
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b002      	add	sp, #8
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a3f      	ldr	r2, [pc, #252]	; (80066c8 <TIM_Base_SetConfig+0x110>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d00c      	beq.n	80065ea <TIM_Base_SetConfig+0x32>
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	2380      	movs	r3, #128	; 0x80
 80065d4:	05db      	lsls	r3, r3, #23
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d007      	beq.n	80065ea <TIM_Base_SetConfig+0x32>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a3b      	ldr	r2, [pc, #236]	; (80066cc <TIM_Base_SetConfig+0x114>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d003      	beq.n	80065ea <TIM_Base_SetConfig+0x32>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a3a      	ldr	r2, [pc, #232]	; (80066d0 <TIM_Base_SetConfig+0x118>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d108      	bne.n	80065fc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2270      	movs	r2, #112	; 0x70
 80065ee:	4393      	bics	r3, r2
 80065f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	68fa      	ldr	r2, [r7, #12]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a32      	ldr	r2, [pc, #200]	; (80066c8 <TIM_Base_SetConfig+0x110>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d01c      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	2380      	movs	r3, #128	; 0x80
 8006608:	05db      	lsls	r3, r3, #23
 800660a:	429a      	cmp	r2, r3
 800660c:	d017      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	4a2e      	ldr	r2, [pc, #184]	; (80066cc <TIM_Base_SetConfig+0x114>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d013      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a2d      	ldr	r2, [pc, #180]	; (80066d0 <TIM_Base_SetConfig+0x118>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d00f      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a2c      	ldr	r2, [pc, #176]	; (80066d4 <TIM_Base_SetConfig+0x11c>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d00b      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a2b      	ldr	r2, [pc, #172]	; (80066d8 <TIM_Base_SetConfig+0x120>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d007      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a2a      	ldr	r2, [pc, #168]	; (80066dc <TIM_Base_SetConfig+0x124>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d003      	beq.n	800663e <TIM_Base_SetConfig+0x86>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a29      	ldr	r2, [pc, #164]	; (80066e0 <TIM_Base_SetConfig+0x128>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d108      	bne.n	8006650 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	4a28      	ldr	r2, [pc, #160]	; (80066e4 <TIM_Base_SetConfig+0x12c>)
 8006642:	4013      	ands	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2280      	movs	r2, #128	; 0x80
 8006654:	4393      	bics	r3, r2
 8006656:	001a      	movs	r2, r3
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a13      	ldr	r2, [pc, #76]	; (80066c8 <TIM_Base_SetConfig+0x110>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d00b      	beq.n	8006696 <TIM_Base_SetConfig+0xde>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a15      	ldr	r2, [pc, #84]	; (80066d8 <TIM_Base_SetConfig+0x120>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d007      	beq.n	8006696 <TIM_Base_SetConfig+0xde>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a14      	ldr	r2, [pc, #80]	; (80066dc <TIM_Base_SetConfig+0x124>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d003      	beq.n	8006696 <TIM_Base_SetConfig+0xde>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a13      	ldr	r2, [pc, #76]	; (80066e0 <TIM_Base_SetConfig+0x128>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d103      	bne.n	800669e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	691a      	ldr	r2, [r3, #16]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2201      	movs	r2, #1
 80066a2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	2201      	movs	r2, #1
 80066aa:	4013      	ands	r3, r2
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d106      	bne.n	80066be <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	2201      	movs	r2, #1
 80066b6:	4393      	bics	r3, r2
 80066b8:	001a      	movs	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	611a      	str	r2, [r3, #16]
  }
}
 80066be:	46c0      	nop			; (mov r8, r8)
 80066c0:	46bd      	mov	sp, r7
 80066c2:	b004      	add	sp, #16
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	46c0      	nop			; (mov r8, r8)
 80066c8:	40012c00 	.word	0x40012c00
 80066cc:	40000400 	.word	0x40000400
 80066d0:	40000800 	.word	0x40000800
 80066d4:	40002000 	.word	0x40002000
 80066d8:	40014000 	.word	0x40014000
 80066dc:	40014400 	.word	0x40014400
 80066e0:	40014800 	.word	0x40014800
 80066e4:	fffffcff 	.word	0xfffffcff

080066e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	223c      	movs	r2, #60	; 0x3c
 80066f6:	5c9b      	ldrb	r3, [r3, r2]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d101      	bne.n	8006700 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066fc:	2302      	movs	r3, #2
 80066fe:	e05a      	b.n	80067b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	223c      	movs	r2, #60	; 0x3c
 8006704:	2101      	movs	r1, #1
 8006706:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	223d      	movs	r2, #61	; 0x3d
 800670c:	2102      	movs	r1, #2
 800670e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a26      	ldr	r2, [pc, #152]	; (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d108      	bne.n	800673c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	4a25      	ldr	r2, [pc, #148]	; (80067c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800672e:	4013      	ands	r3, r2
 8006730:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2270      	movs	r2, #112	; 0x70
 8006740:	4393      	bics	r3, r2
 8006742:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	4313      	orrs	r3, r2
 800674c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a19      	ldr	r2, [pc, #100]	; (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d014      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	2380      	movs	r3, #128	; 0x80
 8006766:	05db      	lsls	r3, r3, #23
 8006768:	429a      	cmp	r2, r3
 800676a:	d00e      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a15      	ldr	r2, [pc, #84]	; (80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d009      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a14      	ldr	r2, [pc, #80]	; (80067cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d004      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a12      	ldr	r2, [pc, #72]	; (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d10c      	bne.n	80067a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	2280      	movs	r2, #128	; 0x80
 800678e:	4393      	bics	r3, r2
 8006790:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	4313      	orrs	r3, r2
 800679a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68ba      	ldr	r2, [r7, #8]
 80067a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	223d      	movs	r2, #61	; 0x3d
 80067a8:	2101      	movs	r1, #1
 80067aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	223c      	movs	r2, #60	; 0x3c
 80067b0:	2100      	movs	r1, #0
 80067b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	0018      	movs	r0, r3
 80067b8:	46bd      	mov	sp, r7
 80067ba:	b004      	add	sp, #16
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	40012c00 	.word	0x40012c00
 80067c4:	ff0fffff 	.word	0xff0fffff
 80067c8:	40000400 	.word	0x40000400
 80067cc:	40000800 	.word	0x40000800
 80067d0:	40014000 	.word	0x40014000

080067d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067dc:	46c0      	nop			; (mov r8, r8)
 80067de:	46bd      	mov	sp, r7
 80067e0:	b002      	add	sp, #8
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067ec:	46c0      	nop			; (mov r8, r8)
 80067ee:	46bd      	mov	sp, r7
 80067f0:	b002      	add	sp, #8
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80067fc:	46c0      	nop			; (mov r8, r8)
 80067fe:	46bd      	mov	sp, r7
 8006800:	b002      	add	sp, #8
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e046      	b.n	80068a4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2288      	movs	r2, #136	; 0x88
 800681a:	589b      	ldr	r3, [r3, r2]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d107      	bne.n	8006830 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2284      	movs	r2, #132	; 0x84
 8006824:	2100      	movs	r1, #0
 8006826:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	0018      	movs	r0, r3
 800682c:	f7fc ffa6 	bl	800377c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2288      	movs	r2, #136	; 0x88
 8006834:	2124      	movs	r1, #36	; 0x24
 8006836:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2101      	movs	r1, #1
 8006844:	438a      	bics	r2, r1
 8006846:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800684c:	2b00      	cmp	r3, #0
 800684e:	d003      	beq.n	8006858 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	0018      	movs	r0, r3
 8006854:	f000 fd4c 	bl	80072f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	0018      	movs	r0, r3
 800685c:	f000 f9f2 	bl	8006c44 <UART_SetConfig>
 8006860:	0003      	movs	r3, r0
 8006862:	2b01      	cmp	r3, #1
 8006864:	d101      	bne.n	800686a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e01c      	b.n	80068a4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	490d      	ldr	r1, [pc, #52]	; (80068ac <HAL_UART_Init+0xa8>)
 8006876:	400a      	ands	r2, r1
 8006878:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	212a      	movs	r1, #42	; 0x2a
 8006886:	438a      	bics	r2, r1
 8006888:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2101      	movs	r1, #1
 8006896:	430a      	orrs	r2, r1
 8006898:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	0018      	movs	r0, r3
 800689e:	f000 fddb 	bl	8007458 <UART_CheckIdleState>
 80068a2:	0003      	movs	r3, r0
}
 80068a4:	0018      	movs	r0, r3
 80068a6:	46bd      	mov	sp, r7
 80068a8:	b002      	add	sp, #8
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	ffffb7ff 	.word	0xffffb7ff

080068b0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e032      	b.n	8006928 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2288      	movs	r2, #136	; 0x88
 80068c6:	2124      	movs	r1, #36	; 0x24
 80068c8:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2101      	movs	r1, #1
 80068d6:	438a      	bics	r2, r1
 80068d8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2200      	movs	r2, #0
 80068e0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2200      	movs	r2, #0
 80068e8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2200      	movs	r2, #0
 80068f0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	0018      	movs	r0, r3
 80068f6:	f7fd f86d 	bl	80039d4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2290      	movs	r2, #144	; 0x90
 80068fe:	2100      	movs	r1, #0
 8006900:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2288      	movs	r2, #136	; 0x88
 8006906:	2100      	movs	r1, #0
 8006908:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	228c      	movs	r2, #140	; 0x8c
 800690e:	2100      	movs	r1, #0
 8006910:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2284      	movs	r2, #132	; 0x84
 8006922:	2100      	movs	r1, #0
 8006924:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	0018      	movs	r0, r3
 800692a:	46bd      	mov	sp, r7
 800692c:	b002      	add	sp, #8
 800692e:	bd80      	pop	{r7, pc}

08006930 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08a      	sub	sp, #40	; 0x28
 8006934:	af02      	add	r7, sp, #8
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	603b      	str	r3, [r7, #0]
 800693c:	1dbb      	adds	r3, r7, #6
 800693e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2288      	movs	r2, #136	; 0x88
 8006944:	589b      	ldr	r3, [r3, r2]
 8006946:	2b20      	cmp	r3, #32
 8006948:	d000      	beq.n	800694c <HAL_UART_Transmit+0x1c>
 800694a:	e090      	b.n	8006a6e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <HAL_UART_Transmit+0x2a>
 8006952:	1dbb      	adds	r3, r7, #6
 8006954:	881b      	ldrh	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d101      	bne.n	800695e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e088      	b.n	8006a70 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	689a      	ldr	r2, [r3, #8]
 8006962:	2380      	movs	r3, #128	; 0x80
 8006964:	015b      	lsls	r3, r3, #5
 8006966:	429a      	cmp	r2, r3
 8006968:	d109      	bne.n	800697e <HAL_UART_Transmit+0x4e>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d105      	bne.n	800697e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	2201      	movs	r2, #1
 8006976:	4013      	ands	r3, r2
 8006978:	d001      	beq.n	800697e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e078      	b.n	8006a70 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2290      	movs	r2, #144	; 0x90
 8006982:	2100      	movs	r1, #0
 8006984:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2288      	movs	r2, #136	; 0x88
 800698a:	2121      	movs	r1, #33	; 0x21
 800698c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800698e:	f7fd fa21 	bl	8003dd4 <HAL_GetTick>
 8006992:	0003      	movs	r3, r0
 8006994:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	1dba      	adds	r2, r7, #6
 800699a:	2154      	movs	r1, #84	; 0x54
 800699c:	8812      	ldrh	r2, [r2, #0]
 800699e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	1dba      	adds	r2, r7, #6
 80069a4:	2156      	movs	r1, #86	; 0x56
 80069a6:	8812      	ldrh	r2, [r2, #0]
 80069a8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	689a      	ldr	r2, [r3, #8]
 80069ae:	2380      	movs	r3, #128	; 0x80
 80069b0:	015b      	lsls	r3, r3, #5
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d108      	bne.n	80069c8 <HAL_UART_Transmit+0x98>
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d104      	bne.n	80069c8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80069be:	2300      	movs	r3, #0
 80069c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	61bb      	str	r3, [r7, #24]
 80069c6:	e003      	b.n	80069d0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069cc:	2300      	movs	r3, #0
 80069ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069d0:	e030      	b.n	8006a34 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	0013      	movs	r3, r2
 80069dc:	2200      	movs	r2, #0
 80069de:	2180      	movs	r1, #128	; 0x80
 80069e0:	f000 fde4 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 80069e4:	1e03      	subs	r3, r0, #0
 80069e6:	d005      	beq.n	80069f4 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2288      	movs	r2, #136	; 0x88
 80069ec:	2120      	movs	r1, #32
 80069ee:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e03d      	b.n	8006a70 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10b      	bne.n	8006a12 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	881b      	ldrh	r3, [r3, #0]
 80069fe:	001a      	movs	r2, r3
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	05d2      	lsls	r2, r2, #23
 8006a06:	0dd2      	lsrs	r2, r2, #23
 8006a08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	3302      	adds	r3, #2
 8006a0e:	61bb      	str	r3, [r7, #24]
 8006a10:	e007      	b.n	8006a22 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	781a      	ldrb	r2, [r3, #0]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2256      	movs	r2, #86	; 0x56
 8006a26:	5a9b      	ldrh	r3, [r3, r2]
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	b299      	uxth	r1, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2256      	movs	r2, #86	; 0x56
 8006a32:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2256      	movs	r2, #86	; 0x56
 8006a38:	5a9b      	ldrh	r3, [r3, r2]
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1c8      	bne.n	80069d2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	0013      	movs	r3, r2
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	2140      	movs	r1, #64	; 0x40
 8006a4e:	f000 fdad 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 8006a52:	1e03      	subs	r3, r0, #0
 8006a54:	d005      	beq.n	8006a62 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2288      	movs	r2, #136	; 0x88
 8006a5a:	2120      	movs	r1, #32
 8006a5c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e006      	b.n	8006a70 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2288      	movs	r2, #136	; 0x88
 8006a66:	2120      	movs	r1, #32
 8006a68:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	e000      	b.n	8006a70 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006a6e:	2302      	movs	r3, #2
  }
}
 8006a70:	0018      	movs	r0, r3
 8006a72:	46bd      	mov	sp, r7
 8006a74:	b008      	add	sp, #32
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	; 0x28
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	1dbb      	adds	r3, r7, #6
 8006a86:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	228c      	movs	r2, #140	; 0x8c
 8006a8c:	589b      	ldr	r3, [r3, r2]
 8006a8e:	2b20      	cmp	r3, #32
 8006a90:	d000      	beq.n	8006a94 <HAL_UART_Receive+0x1c>
 8006a92:	e0d0      	b.n	8006c36 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d003      	beq.n	8006aa2 <HAL_UART_Receive+0x2a>
 8006a9a:	1dbb      	adds	r3, r7, #6
 8006a9c:	881b      	ldrh	r3, [r3, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e0c8      	b.n	8006c38 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	689a      	ldr	r2, [r3, #8]
 8006aaa:	2380      	movs	r3, #128	; 0x80
 8006aac:	015b      	lsls	r3, r3, #5
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d109      	bne.n	8006ac6 <HAL_UART_Receive+0x4e>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d105      	bne.n	8006ac6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2201      	movs	r2, #1
 8006abe:	4013      	ands	r3, r2
 8006ac0:	d001      	beq.n	8006ac6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e0b8      	b.n	8006c38 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2290      	movs	r2, #144	; 0x90
 8006aca:	2100      	movs	r1, #0
 8006acc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	228c      	movs	r2, #140	; 0x8c
 8006ad2:	2122      	movs	r1, #34	; 0x22
 8006ad4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006adc:	f7fd f97a 	bl	8003dd4 <HAL_GetTick>
 8006ae0:	0003      	movs	r3, r0
 8006ae2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	1dba      	adds	r2, r7, #6
 8006ae8:	215c      	movs	r1, #92	; 0x5c
 8006aea:	8812      	ldrh	r2, [r2, #0]
 8006aec:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	1dba      	adds	r2, r7, #6
 8006af2:	215e      	movs	r1, #94	; 0x5e
 8006af4:	8812      	ldrh	r2, [r2, #0]
 8006af6:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	689a      	ldr	r2, [r3, #8]
 8006afc:	2380      	movs	r3, #128	; 0x80
 8006afe:	015b      	lsls	r3, r3, #5
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d10d      	bne.n	8006b20 <HAL_UART_Receive+0xa8>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	691b      	ldr	r3, [r3, #16]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d104      	bne.n	8006b16 <HAL_UART_Receive+0x9e>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2260      	movs	r2, #96	; 0x60
 8006b10:	494b      	ldr	r1, [pc, #300]	; (8006c40 <HAL_UART_Receive+0x1c8>)
 8006b12:	5299      	strh	r1, [r3, r2]
 8006b14:	e02e      	b.n	8006b74 <HAL_UART_Receive+0xfc>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2260      	movs	r2, #96	; 0x60
 8006b1a:	21ff      	movs	r1, #255	; 0xff
 8006b1c:	5299      	strh	r1, [r3, r2]
 8006b1e:	e029      	b.n	8006b74 <HAL_UART_Receive+0xfc>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d10d      	bne.n	8006b44 <HAL_UART_Receive+0xcc>
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	691b      	ldr	r3, [r3, #16]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d104      	bne.n	8006b3a <HAL_UART_Receive+0xc2>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2260      	movs	r2, #96	; 0x60
 8006b34:	21ff      	movs	r1, #255	; 0xff
 8006b36:	5299      	strh	r1, [r3, r2]
 8006b38:	e01c      	b.n	8006b74 <HAL_UART_Receive+0xfc>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2260      	movs	r2, #96	; 0x60
 8006b3e:	217f      	movs	r1, #127	; 0x7f
 8006b40:	5299      	strh	r1, [r3, r2]
 8006b42:	e017      	b.n	8006b74 <HAL_UART_Receive+0xfc>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	2380      	movs	r3, #128	; 0x80
 8006b4a:	055b      	lsls	r3, r3, #21
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d10d      	bne.n	8006b6c <HAL_UART_Receive+0xf4>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d104      	bne.n	8006b62 <HAL_UART_Receive+0xea>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2260      	movs	r2, #96	; 0x60
 8006b5c:	217f      	movs	r1, #127	; 0x7f
 8006b5e:	5299      	strh	r1, [r3, r2]
 8006b60:	e008      	b.n	8006b74 <HAL_UART_Receive+0xfc>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2260      	movs	r2, #96	; 0x60
 8006b66:	213f      	movs	r1, #63	; 0x3f
 8006b68:	5299      	strh	r1, [r3, r2]
 8006b6a:	e003      	b.n	8006b74 <HAL_UART_Receive+0xfc>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2260      	movs	r2, #96	; 0x60
 8006b70:	2100      	movs	r1, #0
 8006b72:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006b74:	2312      	movs	r3, #18
 8006b76:	18fb      	adds	r3, r7, r3
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	2160      	movs	r1, #96	; 0x60
 8006b7c:	5a52      	ldrh	r2, [r2, r1]
 8006b7e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	689a      	ldr	r2, [r3, #8]
 8006b84:	2380      	movs	r3, #128	; 0x80
 8006b86:	015b      	lsls	r3, r3, #5
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d108      	bne.n	8006b9e <HAL_UART_Receive+0x126>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d104      	bne.n	8006b9e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8006b94:	2300      	movs	r3, #0
 8006b96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	61bb      	str	r3, [r7, #24]
 8006b9c:	e003      	b.n	8006ba6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006ba6:	e03a      	b.n	8006c1e <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006ba8:	697a      	ldr	r2, [r7, #20]
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	9300      	str	r3, [sp, #0]
 8006bb0:	0013      	movs	r3, r2
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	2120      	movs	r1, #32
 8006bb6:	f000 fcf9 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 8006bba:	1e03      	subs	r3, r0, #0
 8006bbc:	d005      	beq.n	8006bca <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	228c      	movs	r2, #140	; 0x8c
 8006bc2:	2120      	movs	r1, #32
 8006bc4:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e036      	b.n	8006c38 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10e      	bne.n	8006bee <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	2212      	movs	r2, #18
 8006bda:	18ba      	adds	r2, r7, r2
 8006bdc:	8812      	ldrh	r2, [r2, #0]
 8006bde:	4013      	ands	r3, r2
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	3302      	adds	r3, #2
 8006bea:	61bb      	str	r3, [r7, #24]
 8006bec:	e00e      	b.n	8006c0c <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2212      	movs	r2, #18
 8006bf8:	18ba      	adds	r2, r7, r2
 8006bfa:	8812      	ldrh	r2, [r2, #0]
 8006bfc:	b2d2      	uxtb	r2, r2
 8006bfe:	4013      	ands	r3, r2
 8006c00:	b2da      	uxtb	r2, r3
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	225e      	movs	r2, #94	; 0x5e
 8006c10:	5a9b      	ldrh	r3, [r3, r2]
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b299      	uxth	r1, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	225e      	movs	r2, #94	; 0x5e
 8006c1c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	225e      	movs	r2, #94	; 0x5e
 8006c22:	5a9b      	ldrh	r3, [r3, r2]
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1be      	bne.n	8006ba8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	228c      	movs	r2, #140	; 0x8c
 8006c2e:	2120      	movs	r1, #32
 8006c30:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	e000      	b.n	8006c38 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8006c36:	2302      	movs	r3, #2
  }
}
 8006c38:	0018      	movs	r0, r3
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	b008      	add	sp, #32
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	000001ff 	.word	0x000001ff

08006c44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c44:	b5b0      	push	{r4, r5, r7, lr}
 8006c46:	b090      	sub	sp, #64	; 0x40
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c4c:	231a      	movs	r3, #26
 8006c4e:	2220      	movs	r2, #32
 8006c50:	189b      	adds	r3, r3, r2
 8006c52:	19db      	adds	r3, r3, r7
 8006c54:	2200      	movs	r2, #0
 8006c56:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5a:	689a      	ldr	r2, [r3, #8]
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	431a      	orrs	r2, r3
 8006c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	431a      	orrs	r2, r3
 8006c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6a:	69db      	ldr	r3, [r3, #28]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4ac1      	ldr	r2, [pc, #772]	; (8006f7c <UART_SetConfig+0x338>)
 8006c78:	4013      	ands	r3, r2
 8006c7a:	0019      	movs	r1, r3
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c82:	430b      	orrs	r3, r1
 8006c84:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	4abc      	ldr	r2, [pc, #752]	; (8006f80 <UART_SetConfig+0x33c>)
 8006c8e:	4013      	ands	r3, r2
 8006c90:	0018      	movs	r0, r3
 8006c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c94:	68d9      	ldr	r1, [r3, #12]
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	0003      	movs	r3, r0
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4ab6      	ldr	r2, [pc, #728]	; (8006f84 <UART_SetConfig+0x340>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d009      	beq.n	8006cc4 <UART_SetConfig+0x80>
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4ab4      	ldr	r2, [pc, #720]	; (8006f88 <UART_SetConfig+0x344>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d004      	beq.n	8006cc4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	4ab0      	ldr	r2, [pc, #704]	; (8006f8c <UART_SetConfig+0x348>)
 8006ccc:	4013      	ands	r3, r2
 8006cce:	0019      	movs	r1, r3
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce0:	220f      	movs	r2, #15
 8006ce2:	4393      	bics	r3, r2
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	0003      	movs	r3, r0
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4aa5      	ldr	r2, [pc, #660]	; (8006f90 <UART_SetConfig+0x34c>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d131      	bne.n	8006d62 <UART_SetConfig+0x11e>
 8006cfe:	4ba5      	ldr	r3, [pc, #660]	; (8006f94 <UART_SetConfig+0x350>)
 8006d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d02:	2203      	movs	r2, #3
 8006d04:	4013      	ands	r3, r2
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	d01d      	beq.n	8006d46 <UART_SetConfig+0x102>
 8006d0a:	d823      	bhi.n	8006d54 <UART_SetConfig+0x110>
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d00c      	beq.n	8006d2a <UART_SetConfig+0xe6>
 8006d10:	d820      	bhi.n	8006d54 <UART_SetConfig+0x110>
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d002      	beq.n	8006d1c <UART_SetConfig+0xd8>
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d00e      	beq.n	8006d38 <UART_SetConfig+0xf4>
 8006d1a:	e01b      	b.n	8006d54 <UART_SetConfig+0x110>
 8006d1c:	231b      	movs	r3, #27
 8006d1e:	2220      	movs	r2, #32
 8006d20:	189b      	adds	r3, r3, r2
 8006d22:	19db      	adds	r3, r3, r7
 8006d24:	2200      	movs	r2, #0
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	e154      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006d2a:	231b      	movs	r3, #27
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	189b      	adds	r3, r3, r2
 8006d30:	19db      	adds	r3, r3, r7
 8006d32:	2202      	movs	r2, #2
 8006d34:	701a      	strb	r2, [r3, #0]
 8006d36:	e14d      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006d38:	231b      	movs	r3, #27
 8006d3a:	2220      	movs	r2, #32
 8006d3c:	189b      	adds	r3, r3, r2
 8006d3e:	19db      	adds	r3, r3, r7
 8006d40:	2204      	movs	r2, #4
 8006d42:	701a      	strb	r2, [r3, #0]
 8006d44:	e146      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006d46:	231b      	movs	r3, #27
 8006d48:	2220      	movs	r2, #32
 8006d4a:	189b      	adds	r3, r3, r2
 8006d4c:	19db      	adds	r3, r3, r7
 8006d4e:	2208      	movs	r2, #8
 8006d50:	701a      	strb	r2, [r3, #0]
 8006d52:	e13f      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006d54:	231b      	movs	r3, #27
 8006d56:	2220      	movs	r2, #32
 8006d58:	189b      	adds	r3, r3, r2
 8006d5a:	19db      	adds	r3, r3, r7
 8006d5c:	2210      	movs	r2, #16
 8006d5e:	701a      	strb	r2, [r3, #0]
 8006d60:	e138      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a8c      	ldr	r2, [pc, #560]	; (8006f98 <UART_SetConfig+0x354>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d131      	bne.n	8006dd0 <UART_SetConfig+0x18c>
 8006d6c:	4b89      	ldr	r3, [pc, #548]	; (8006f94 <UART_SetConfig+0x350>)
 8006d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d70:	220c      	movs	r2, #12
 8006d72:	4013      	ands	r3, r2
 8006d74:	2b0c      	cmp	r3, #12
 8006d76:	d01d      	beq.n	8006db4 <UART_SetConfig+0x170>
 8006d78:	d823      	bhi.n	8006dc2 <UART_SetConfig+0x17e>
 8006d7a:	2b08      	cmp	r3, #8
 8006d7c:	d00c      	beq.n	8006d98 <UART_SetConfig+0x154>
 8006d7e:	d820      	bhi.n	8006dc2 <UART_SetConfig+0x17e>
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <UART_SetConfig+0x146>
 8006d84:	2b04      	cmp	r3, #4
 8006d86:	d00e      	beq.n	8006da6 <UART_SetConfig+0x162>
 8006d88:	e01b      	b.n	8006dc2 <UART_SetConfig+0x17e>
 8006d8a:	231b      	movs	r3, #27
 8006d8c:	2220      	movs	r2, #32
 8006d8e:	189b      	adds	r3, r3, r2
 8006d90:	19db      	adds	r3, r3, r7
 8006d92:	2200      	movs	r2, #0
 8006d94:	701a      	strb	r2, [r3, #0]
 8006d96:	e11d      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006d98:	231b      	movs	r3, #27
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	189b      	adds	r3, r3, r2
 8006d9e:	19db      	adds	r3, r3, r7
 8006da0:	2202      	movs	r2, #2
 8006da2:	701a      	strb	r2, [r3, #0]
 8006da4:	e116      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006da6:	231b      	movs	r3, #27
 8006da8:	2220      	movs	r2, #32
 8006daa:	189b      	adds	r3, r3, r2
 8006dac:	19db      	adds	r3, r3, r7
 8006dae:	2204      	movs	r2, #4
 8006db0:	701a      	strb	r2, [r3, #0]
 8006db2:	e10f      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006db4:	231b      	movs	r3, #27
 8006db6:	2220      	movs	r2, #32
 8006db8:	189b      	adds	r3, r3, r2
 8006dba:	19db      	adds	r3, r3, r7
 8006dbc:	2208      	movs	r2, #8
 8006dbe:	701a      	strb	r2, [r3, #0]
 8006dc0:	e108      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006dc2:	231b      	movs	r3, #27
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	189b      	adds	r3, r3, r2
 8006dc8:	19db      	adds	r3, r3, r7
 8006dca:	2210      	movs	r2, #16
 8006dcc:	701a      	strb	r2, [r3, #0]
 8006dce:	e101      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a71      	ldr	r2, [pc, #452]	; (8006f9c <UART_SetConfig+0x358>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d131      	bne.n	8006e3e <UART_SetConfig+0x1fa>
 8006dda:	4b6e      	ldr	r3, [pc, #440]	; (8006f94 <UART_SetConfig+0x350>)
 8006ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dde:	2230      	movs	r2, #48	; 0x30
 8006de0:	4013      	ands	r3, r2
 8006de2:	2b30      	cmp	r3, #48	; 0x30
 8006de4:	d01d      	beq.n	8006e22 <UART_SetConfig+0x1de>
 8006de6:	d823      	bhi.n	8006e30 <UART_SetConfig+0x1ec>
 8006de8:	2b20      	cmp	r3, #32
 8006dea:	d00c      	beq.n	8006e06 <UART_SetConfig+0x1c2>
 8006dec:	d820      	bhi.n	8006e30 <UART_SetConfig+0x1ec>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <UART_SetConfig+0x1b4>
 8006df2:	2b10      	cmp	r3, #16
 8006df4:	d00e      	beq.n	8006e14 <UART_SetConfig+0x1d0>
 8006df6:	e01b      	b.n	8006e30 <UART_SetConfig+0x1ec>
 8006df8:	231b      	movs	r3, #27
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	189b      	adds	r3, r3, r2
 8006dfe:	19db      	adds	r3, r3, r7
 8006e00:	2200      	movs	r2, #0
 8006e02:	701a      	strb	r2, [r3, #0]
 8006e04:	e0e6      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e06:	231b      	movs	r3, #27
 8006e08:	2220      	movs	r2, #32
 8006e0a:	189b      	adds	r3, r3, r2
 8006e0c:	19db      	adds	r3, r3, r7
 8006e0e:	2202      	movs	r2, #2
 8006e10:	701a      	strb	r2, [r3, #0]
 8006e12:	e0df      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e14:	231b      	movs	r3, #27
 8006e16:	2220      	movs	r2, #32
 8006e18:	189b      	adds	r3, r3, r2
 8006e1a:	19db      	adds	r3, r3, r7
 8006e1c:	2204      	movs	r2, #4
 8006e1e:	701a      	strb	r2, [r3, #0]
 8006e20:	e0d8      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e22:	231b      	movs	r3, #27
 8006e24:	2220      	movs	r2, #32
 8006e26:	189b      	adds	r3, r3, r2
 8006e28:	19db      	adds	r3, r3, r7
 8006e2a:	2208      	movs	r2, #8
 8006e2c:	701a      	strb	r2, [r3, #0]
 8006e2e:	e0d1      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e30:	231b      	movs	r3, #27
 8006e32:	2220      	movs	r2, #32
 8006e34:	189b      	adds	r3, r3, r2
 8006e36:	19db      	adds	r3, r3, r7
 8006e38:	2210      	movs	r2, #16
 8006e3a:	701a      	strb	r2, [r3, #0]
 8006e3c:	e0ca      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a57      	ldr	r2, [pc, #348]	; (8006fa0 <UART_SetConfig+0x35c>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d106      	bne.n	8006e56 <UART_SetConfig+0x212>
 8006e48:	231b      	movs	r3, #27
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	189b      	adds	r3, r3, r2
 8006e4e:	19db      	adds	r3, r3, r7
 8006e50:	2200      	movs	r2, #0
 8006e52:	701a      	strb	r2, [r3, #0]
 8006e54:	e0be      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a52      	ldr	r2, [pc, #328]	; (8006fa4 <UART_SetConfig+0x360>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d106      	bne.n	8006e6e <UART_SetConfig+0x22a>
 8006e60:	231b      	movs	r3, #27
 8006e62:	2220      	movs	r2, #32
 8006e64:	189b      	adds	r3, r3, r2
 8006e66:	19db      	adds	r3, r3, r7
 8006e68:	2200      	movs	r2, #0
 8006e6a:	701a      	strb	r2, [r3, #0]
 8006e6c:	e0b2      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a4d      	ldr	r2, [pc, #308]	; (8006fa8 <UART_SetConfig+0x364>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d106      	bne.n	8006e86 <UART_SetConfig+0x242>
 8006e78:	231b      	movs	r3, #27
 8006e7a:	2220      	movs	r2, #32
 8006e7c:	189b      	adds	r3, r3, r2
 8006e7e:	19db      	adds	r3, r3, r7
 8006e80:	2200      	movs	r2, #0
 8006e82:	701a      	strb	r2, [r3, #0]
 8006e84:	e0a6      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a3e      	ldr	r2, [pc, #248]	; (8006f84 <UART_SetConfig+0x340>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d13e      	bne.n	8006f0e <UART_SetConfig+0x2ca>
 8006e90:	4b40      	ldr	r3, [pc, #256]	; (8006f94 <UART_SetConfig+0x350>)
 8006e92:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e94:	23c0      	movs	r3, #192	; 0xc0
 8006e96:	011b      	lsls	r3, r3, #4
 8006e98:	4013      	ands	r3, r2
 8006e9a:	22c0      	movs	r2, #192	; 0xc0
 8006e9c:	0112      	lsls	r2, r2, #4
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d027      	beq.n	8006ef2 <UART_SetConfig+0x2ae>
 8006ea2:	22c0      	movs	r2, #192	; 0xc0
 8006ea4:	0112      	lsls	r2, r2, #4
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d82a      	bhi.n	8006f00 <UART_SetConfig+0x2bc>
 8006eaa:	2280      	movs	r2, #128	; 0x80
 8006eac:	0112      	lsls	r2, r2, #4
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d011      	beq.n	8006ed6 <UART_SetConfig+0x292>
 8006eb2:	2280      	movs	r2, #128	; 0x80
 8006eb4:	0112      	lsls	r2, r2, #4
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d822      	bhi.n	8006f00 <UART_SetConfig+0x2bc>
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d004      	beq.n	8006ec8 <UART_SetConfig+0x284>
 8006ebe:	2280      	movs	r2, #128	; 0x80
 8006ec0:	00d2      	lsls	r2, r2, #3
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d00e      	beq.n	8006ee4 <UART_SetConfig+0x2a0>
 8006ec6:	e01b      	b.n	8006f00 <UART_SetConfig+0x2bc>
 8006ec8:	231b      	movs	r3, #27
 8006eca:	2220      	movs	r2, #32
 8006ecc:	189b      	adds	r3, r3, r2
 8006ece:	19db      	adds	r3, r3, r7
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	701a      	strb	r2, [r3, #0]
 8006ed4:	e07e      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006ed6:	231b      	movs	r3, #27
 8006ed8:	2220      	movs	r2, #32
 8006eda:	189b      	adds	r3, r3, r2
 8006edc:	19db      	adds	r3, r3, r7
 8006ede:	2202      	movs	r2, #2
 8006ee0:	701a      	strb	r2, [r3, #0]
 8006ee2:	e077      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006ee4:	231b      	movs	r3, #27
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	189b      	adds	r3, r3, r2
 8006eea:	19db      	adds	r3, r3, r7
 8006eec:	2204      	movs	r2, #4
 8006eee:	701a      	strb	r2, [r3, #0]
 8006ef0:	e070      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006ef2:	231b      	movs	r3, #27
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	189b      	adds	r3, r3, r2
 8006ef8:	19db      	adds	r3, r3, r7
 8006efa:	2208      	movs	r2, #8
 8006efc:	701a      	strb	r2, [r3, #0]
 8006efe:	e069      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006f00:	231b      	movs	r3, #27
 8006f02:	2220      	movs	r2, #32
 8006f04:	189b      	adds	r3, r3, r2
 8006f06:	19db      	adds	r3, r3, r7
 8006f08:	2210      	movs	r2, #16
 8006f0a:	701a      	strb	r2, [r3, #0]
 8006f0c:	e062      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a1d      	ldr	r2, [pc, #116]	; (8006f88 <UART_SetConfig+0x344>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d157      	bne.n	8006fc8 <UART_SetConfig+0x384>
 8006f18:	4b1e      	ldr	r3, [pc, #120]	; (8006f94 <UART_SetConfig+0x350>)
 8006f1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f1c:	23c0      	movs	r3, #192	; 0xc0
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4013      	ands	r3, r2
 8006f22:	22c0      	movs	r2, #192	; 0xc0
 8006f24:	0092      	lsls	r2, r2, #2
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d040      	beq.n	8006fac <UART_SetConfig+0x368>
 8006f2a:	22c0      	movs	r2, #192	; 0xc0
 8006f2c:	0092      	lsls	r2, r2, #2
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d843      	bhi.n	8006fba <UART_SetConfig+0x376>
 8006f32:	2280      	movs	r2, #128	; 0x80
 8006f34:	0092      	lsls	r2, r2, #2
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d011      	beq.n	8006f5e <UART_SetConfig+0x31a>
 8006f3a:	2280      	movs	r2, #128	; 0x80
 8006f3c:	0092      	lsls	r2, r2, #2
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d83b      	bhi.n	8006fba <UART_SetConfig+0x376>
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d004      	beq.n	8006f50 <UART_SetConfig+0x30c>
 8006f46:	2280      	movs	r2, #128	; 0x80
 8006f48:	0052      	lsls	r2, r2, #1
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00e      	beq.n	8006f6c <UART_SetConfig+0x328>
 8006f4e:	e034      	b.n	8006fba <UART_SetConfig+0x376>
 8006f50:	231b      	movs	r3, #27
 8006f52:	2220      	movs	r2, #32
 8006f54:	189b      	adds	r3, r3, r2
 8006f56:	19db      	adds	r3, r3, r7
 8006f58:	2200      	movs	r2, #0
 8006f5a:	701a      	strb	r2, [r3, #0]
 8006f5c:	e03a      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006f5e:	231b      	movs	r3, #27
 8006f60:	2220      	movs	r2, #32
 8006f62:	189b      	adds	r3, r3, r2
 8006f64:	19db      	adds	r3, r3, r7
 8006f66:	2202      	movs	r2, #2
 8006f68:	701a      	strb	r2, [r3, #0]
 8006f6a:	e033      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006f6c:	231b      	movs	r3, #27
 8006f6e:	2220      	movs	r2, #32
 8006f70:	189b      	adds	r3, r3, r2
 8006f72:	19db      	adds	r3, r3, r7
 8006f74:	2204      	movs	r2, #4
 8006f76:	701a      	strb	r2, [r3, #0]
 8006f78:	e02c      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006f7a:	46c0      	nop			; (mov r8, r8)
 8006f7c:	cfff69f3 	.word	0xcfff69f3
 8006f80:	ffffcfff 	.word	0xffffcfff
 8006f84:	40008000 	.word	0x40008000
 8006f88:	40008400 	.word	0x40008400
 8006f8c:	11fff4ff 	.word	0x11fff4ff
 8006f90:	40013800 	.word	0x40013800
 8006f94:	40021000 	.word	0x40021000
 8006f98:	40004400 	.word	0x40004400
 8006f9c:	40004800 	.word	0x40004800
 8006fa0:	40004c00 	.word	0x40004c00
 8006fa4:	40005000 	.word	0x40005000
 8006fa8:	40013c00 	.word	0x40013c00
 8006fac:	231b      	movs	r3, #27
 8006fae:	2220      	movs	r2, #32
 8006fb0:	189b      	adds	r3, r3, r2
 8006fb2:	19db      	adds	r3, r3, r7
 8006fb4:	2208      	movs	r2, #8
 8006fb6:	701a      	strb	r2, [r3, #0]
 8006fb8:	e00c      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006fba:	231b      	movs	r3, #27
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	189b      	adds	r3, r3, r2
 8006fc0:	19db      	adds	r3, r3, r7
 8006fc2:	2210      	movs	r2, #16
 8006fc4:	701a      	strb	r2, [r3, #0]
 8006fc6:	e005      	b.n	8006fd4 <UART_SetConfig+0x390>
 8006fc8:	231b      	movs	r3, #27
 8006fca:	2220      	movs	r2, #32
 8006fcc:	189b      	adds	r3, r3, r2
 8006fce:	19db      	adds	r3, r3, r7
 8006fd0:	2210      	movs	r2, #16
 8006fd2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4ac1      	ldr	r2, [pc, #772]	; (80072e0 <UART_SetConfig+0x69c>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d005      	beq.n	8006fea <UART_SetConfig+0x3a6>
 8006fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4ac0      	ldr	r2, [pc, #768]	; (80072e4 <UART_SetConfig+0x6a0>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d000      	beq.n	8006fea <UART_SetConfig+0x3a6>
 8006fe8:	e093      	b.n	8007112 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006fea:	231b      	movs	r3, #27
 8006fec:	2220      	movs	r2, #32
 8006fee:	189b      	adds	r3, r3, r2
 8006ff0:	19db      	adds	r3, r3, r7
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	2b08      	cmp	r3, #8
 8006ff6:	d015      	beq.n	8007024 <UART_SetConfig+0x3e0>
 8006ff8:	dc18      	bgt.n	800702c <UART_SetConfig+0x3e8>
 8006ffa:	2b04      	cmp	r3, #4
 8006ffc:	d00d      	beq.n	800701a <UART_SetConfig+0x3d6>
 8006ffe:	dc15      	bgt.n	800702c <UART_SetConfig+0x3e8>
 8007000:	2b00      	cmp	r3, #0
 8007002:	d002      	beq.n	800700a <UART_SetConfig+0x3c6>
 8007004:	2b02      	cmp	r3, #2
 8007006:	d005      	beq.n	8007014 <UART_SetConfig+0x3d0>
 8007008:	e010      	b.n	800702c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800700a:	f7fe f855 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 800700e:	0003      	movs	r3, r0
 8007010:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007012:	e014      	b.n	800703e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007014:	4bb4      	ldr	r3, [pc, #720]	; (80072e8 <UART_SetConfig+0x6a4>)
 8007016:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007018:	e011      	b.n	800703e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800701a:	f7fd ffc1 	bl	8004fa0 <HAL_RCC_GetSysClockFreq>
 800701e:	0003      	movs	r3, r0
 8007020:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007022:	e00c      	b.n	800703e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007024:	2380      	movs	r3, #128	; 0x80
 8007026:	021b      	lsls	r3, r3, #8
 8007028:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800702a:	e008      	b.n	800703e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007030:	231a      	movs	r3, #26
 8007032:	2220      	movs	r2, #32
 8007034:	189b      	adds	r3, r3, r2
 8007036:	19db      	adds	r3, r3, r7
 8007038:	2201      	movs	r2, #1
 800703a:	701a      	strb	r2, [r3, #0]
        break;
 800703c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800703e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007040:	2b00      	cmp	r3, #0
 8007042:	d100      	bne.n	8007046 <UART_SetConfig+0x402>
 8007044:	e135      	b.n	80072b2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007048:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800704a:	4ba8      	ldr	r3, [pc, #672]	; (80072ec <UART_SetConfig+0x6a8>)
 800704c:	0052      	lsls	r2, r2, #1
 800704e:	5ad3      	ldrh	r3, [r2, r3]
 8007050:	0019      	movs	r1, r3
 8007052:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007054:	f7f9 f872 	bl	800013c <__udivsi3>
 8007058:	0003      	movs	r3, r0
 800705a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800705c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	0013      	movs	r3, r2
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	189b      	adds	r3, r3, r2
 8007066:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007068:	429a      	cmp	r2, r3
 800706a:	d305      	bcc.n	8007078 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800706c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007072:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007074:	429a      	cmp	r2, r3
 8007076:	d906      	bls.n	8007086 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007078:	231a      	movs	r3, #26
 800707a:	2220      	movs	r2, #32
 800707c:	189b      	adds	r3, r3, r2
 800707e:	19db      	adds	r3, r3, r7
 8007080:	2201      	movs	r2, #1
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	e044      	b.n	8007110 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	2300      	movs	r3, #0
 800708c:	61fb      	str	r3, [r7, #28]
 800708e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007090:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007092:	4b96      	ldr	r3, [pc, #600]	; (80072ec <UART_SetConfig+0x6a8>)
 8007094:	0052      	lsls	r2, r2, #1
 8007096:	5ad3      	ldrh	r3, [r2, r3]
 8007098:	613b      	str	r3, [r7, #16]
 800709a:	2300      	movs	r3, #0
 800709c:	617b      	str	r3, [r7, #20]
 800709e:	693a      	ldr	r2, [r7, #16]
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	69b8      	ldr	r0, [r7, #24]
 80070a4:	69f9      	ldr	r1, [r7, #28]
 80070a6:	f7f9 f9fd 	bl	80004a4 <__aeabi_uldivmod>
 80070aa:	0002      	movs	r2, r0
 80070ac:	000b      	movs	r3, r1
 80070ae:	0e11      	lsrs	r1, r2, #24
 80070b0:	021d      	lsls	r5, r3, #8
 80070b2:	430d      	orrs	r5, r1
 80070b4:	0214      	lsls	r4, r2, #8
 80070b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	085b      	lsrs	r3, r3, #1
 80070bc:	60bb      	str	r3, [r7, #8]
 80070be:	2300      	movs	r3, #0
 80070c0:	60fb      	str	r3, [r7, #12]
 80070c2:	68b8      	ldr	r0, [r7, #8]
 80070c4:	68f9      	ldr	r1, [r7, #12]
 80070c6:	1900      	adds	r0, r0, r4
 80070c8:	4169      	adcs	r1, r5
 80070ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	603b      	str	r3, [r7, #0]
 80070d0:	2300      	movs	r3, #0
 80070d2:	607b      	str	r3, [r7, #4]
 80070d4:	683a      	ldr	r2, [r7, #0]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f7f9 f9e4 	bl	80004a4 <__aeabi_uldivmod>
 80070dc:	0002      	movs	r2, r0
 80070de:	000b      	movs	r3, r1
 80070e0:	0013      	movs	r3, r2
 80070e2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e6:	23c0      	movs	r3, #192	; 0xc0
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d309      	bcc.n	8007102 <UART_SetConfig+0x4be>
 80070ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070f0:	2380      	movs	r3, #128	; 0x80
 80070f2:	035b      	lsls	r3, r3, #13
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d204      	bcs.n	8007102 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070fe:	60da      	str	r2, [r3, #12]
 8007100:	e006      	b.n	8007110 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007102:	231a      	movs	r3, #26
 8007104:	2220      	movs	r2, #32
 8007106:	189b      	adds	r3, r3, r2
 8007108:	19db      	adds	r3, r3, r7
 800710a:	2201      	movs	r2, #1
 800710c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800710e:	e0d0      	b.n	80072b2 <UART_SetConfig+0x66e>
 8007110:	e0cf      	b.n	80072b2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007114:	69da      	ldr	r2, [r3, #28]
 8007116:	2380      	movs	r3, #128	; 0x80
 8007118:	021b      	lsls	r3, r3, #8
 800711a:	429a      	cmp	r2, r3
 800711c:	d000      	beq.n	8007120 <UART_SetConfig+0x4dc>
 800711e:	e070      	b.n	8007202 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8007120:	231b      	movs	r3, #27
 8007122:	2220      	movs	r2, #32
 8007124:	189b      	adds	r3, r3, r2
 8007126:	19db      	adds	r3, r3, r7
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	2b08      	cmp	r3, #8
 800712c:	d015      	beq.n	800715a <UART_SetConfig+0x516>
 800712e:	dc18      	bgt.n	8007162 <UART_SetConfig+0x51e>
 8007130:	2b04      	cmp	r3, #4
 8007132:	d00d      	beq.n	8007150 <UART_SetConfig+0x50c>
 8007134:	dc15      	bgt.n	8007162 <UART_SetConfig+0x51e>
 8007136:	2b00      	cmp	r3, #0
 8007138:	d002      	beq.n	8007140 <UART_SetConfig+0x4fc>
 800713a:	2b02      	cmp	r3, #2
 800713c:	d005      	beq.n	800714a <UART_SetConfig+0x506>
 800713e:	e010      	b.n	8007162 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007140:	f7fd ffba 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 8007144:	0003      	movs	r3, r0
 8007146:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007148:	e014      	b.n	8007174 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800714a:	4b67      	ldr	r3, [pc, #412]	; (80072e8 <UART_SetConfig+0x6a4>)
 800714c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800714e:	e011      	b.n	8007174 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007150:	f7fd ff26 	bl	8004fa0 <HAL_RCC_GetSysClockFreq>
 8007154:	0003      	movs	r3, r0
 8007156:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007158:	e00c      	b.n	8007174 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800715a:	2380      	movs	r3, #128	; 0x80
 800715c:	021b      	lsls	r3, r3, #8
 800715e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007160:	e008      	b.n	8007174 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8007162:	2300      	movs	r3, #0
 8007164:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007166:	231a      	movs	r3, #26
 8007168:	2220      	movs	r2, #32
 800716a:	189b      	adds	r3, r3, r2
 800716c:	19db      	adds	r3, r3, r7
 800716e:	2201      	movs	r2, #1
 8007170:	701a      	strb	r2, [r3, #0]
        break;
 8007172:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007176:	2b00      	cmp	r3, #0
 8007178:	d100      	bne.n	800717c <UART_SetConfig+0x538>
 800717a:	e09a      	b.n	80072b2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800717c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007180:	4b5a      	ldr	r3, [pc, #360]	; (80072ec <UART_SetConfig+0x6a8>)
 8007182:	0052      	lsls	r2, r2, #1
 8007184:	5ad3      	ldrh	r3, [r2, r3]
 8007186:	0019      	movs	r1, r3
 8007188:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800718a:	f7f8 ffd7 	bl	800013c <__udivsi3>
 800718e:	0003      	movs	r3, r0
 8007190:	005a      	lsls	r2, r3, #1
 8007192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	085b      	lsrs	r3, r3, #1
 8007198:	18d2      	adds	r2, r2, r3
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	0019      	movs	r1, r3
 80071a0:	0010      	movs	r0, r2
 80071a2:	f7f8 ffcb 	bl	800013c <__udivsi3>
 80071a6:	0003      	movs	r3, r0
 80071a8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ac:	2b0f      	cmp	r3, #15
 80071ae:	d921      	bls.n	80071f4 <UART_SetConfig+0x5b0>
 80071b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071b2:	2380      	movs	r3, #128	; 0x80
 80071b4:	025b      	lsls	r3, r3, #9
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d21c      	bcs.n	80071f4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071bc:	b29a      	uxth	r2, r3
 80071be:	200e      	movs	r0, #14
 80071c0:	2420      	movs	r4, #32
 80071c2:	1903      	adds	r3, r0, r4
 80071c4:	19db      	adds	r3, r3, r7
 80071c6:	210f      	movs	r1, #15
 80071c8:	438a      	bics	r2, r1
 80071ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ce:	085b      	lsrs	r3, r3, #1
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	2207      	movs	r2, #7
 80071d4:	4013      	ands	r3, r2
 80071d6:	b299      	uxth	r1, r3
 80071d8:	1903      	adds	r3, r0, r4
 80071da:	19db      	adds	r3, r3, r7
 80071dc:	1902      	adds	r2, r0, r4
 80071de:	19d2      	adds	r2, r2, r7
 80071e0:	8812      	ldrh	r2, [r2, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80071e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	1902      	adds	r2, r0, r4
 80071ec:	19d2      	adds	r2, r2, r7
 80071ee:	8812      	ldrh	r2, [r2, #0]
 80071f0:	60da      	str	r2, [r3, #12]
 80071f2:	e05e      	b.n	80072b2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80071f4:	231a      	movs	r3, #26
 80071f6:	2220      	movs	r2, #32
 80071f8:	189b      	adds	r3, r3, r2
 80071fa:	19db      	adds	r3, r3, r7
 80071fc:	2201      	movs	r2, #1
 80071fe:	701a      	strb	r2, [r3, #0]
 8007200:	e057      	b.n	80072b2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007202:	231b      	movs	r3, #27
 8007204:	2220      	movs	r2, #32
 8007206:	189b      	adds	r3, r3, r2
 8007208:	19db      	adds	r3, r3, r7
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b08      	cmp	r3, #8
 800720e:	d015      	beq.n	800723c <UART_SetConfig+0x5f8>
 8007210:	dc18      	bgt.n	8007244 <UART_SetConfig+0x600>
 8007212:	2b04      	cmp	r3, #4
 8007214:	d00d      	beq.n	8007232 <UART_SetConfig+0x5ee>
 8007216:	dc15      	bgt.n	8007244 <UART_SetConfig+0x600>
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <UART_SetConfig+0x5de>
 800721c:	2b02      	cmp	r3, #2
 800721e:	d005      	beq.n	800722c <UART_SetConfig+0x5e8>
 8007220:	e010      	b.n	8007244 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007222:	f7fd ff49 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 8007226:	0003      	movs	r3, r0
 8007228:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800722a:	e014      	b.n	8007256 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800722c:	4b2e      	ldr	r3, [pc, #184]	; (80072e8 <UART_SetConfig+0x6a4>)
 800722e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007230:	e011      	b.n	8007256 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007232:	f7fd feb5 	bl	8004fa0 <HAL_RCC_GetSysClockFreq>
 8007236:	0003      	movs	r3, r0
 8007238:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800723a:	e00c      	b.n	8007256 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800723c:	2380      	movs	r3, #128	; 0x80
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007242:	e008      	b.n	8007256 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007244:	2300      	movs	r3, #0
 8007246:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007248:	231a      	movs	r3, #26
 800724a:	2220      	movs	r2, #32
 800724c:	189b      	adds	r3, r3, r2
 800724e:	19db      	adds	r3, r3, r7
 8007250:	2201      	movs	r2, #1
 8007252:	701a      	strb	r2, [r3, #0]
        break;
 8007254:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007258:	2b00      	cmp	r3, #0
 800725a:	d02a      	beq.n	80072b2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800725c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007260:	4b22      	ldr	r3, [pc, #136]	; (80072ec <UART_SetConfig+0x6a8>)
 8007262:	0052      	lsls	r2, r2, #1
 8007264:	5ad3      	ldrh	r3, [r2, r3]
 8007266:	0019      	movs	r1, r3
 8007268:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800726a:	f7f8 ff67 	bl	800013c <__udivsi3>
 800726e:	0003      	movs	r3, r0
 8007270:	001a      	movs	r2, r3
 8007272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	085b      	lsrs	r3, r3, #1
 8007278:	18d2      	adds	r2, r2, r3
 800727a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	0019      	movs	r1, r3
 8007280:	0010      	movs	r0, r2
 8007282:	f7f8 ff5b 	bl	800013c <__udivsi3>
 8007286:	0003      	movs	r3, r0
 8007288:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800728a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728c:	2b0f      	cmp	r3, #15
 800728e:	d90a      	bls.n	80072a6 <UART_SetConfig+0x662>
 8007290:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007292:	2380      	movs	r3, #128	; 0x80
 8007294:	025b      	lsls	r3, r3, #9
 8007296:	429a      	cmp	r2, r3
 8007298:	d205      	bcs.n	80072a6 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800729a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729c:	b29a      	uxth	r2, r3
 800729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	60da      	str	r2, [r3, #12]
 80072a4:	e005      	b.n	80072b2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80072a6:	231a      	movs	r3, #26
 80072a8:	2220      	movs	r2, #32
 80072aa:	189b      	adds	r3, r3, r2
 80072ac:	19db      	adds	r3, r3, r7
 80072ae:	2201      	movs	r2, #1
 80072b0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b4:	226a      	movs	r2, #106	; 0x6a
 80072b6:	2101      	movs	r1, #1
 80072b8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80072ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072bc:	2268      	movs	r2, #104	; 0x68
 80072be:	2101      	movs	r1, #1
 80072c0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c4:	2200      	movs	r2, #0
 80072c6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	2200      	movs	r2, #0
 80072cc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80072ce:	231a      	movs	r3, #26
 80072d0:	2220      	movs	r2, #32
 80072d2:	189b      	adds	r3, r3, r2
 80072d4:	19db      	adds	r3, r3, r7
 80072d6:	781b      	ldrb	r3, [r3, #0]
}
 80072d8:	0018      	movs	r0, r3
 80072da:	46bd      	mov	sp, r7
 80072dc:	b010      	add	sp, #64	; 0x40
 80072de:	bdb0      	pop	{r4, r5, r7, pc}
 80072e0:	40008000 	.word	0x40008000
 80072e4:	40008400 	.word	0x40008400
 80072e8:	00f42400 	.word	0x00f42400
 80072ec:	08014120 	.word	0x08014120

080072f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fc:	2208      	movs	r2, #8
 80072fe:	4013      	ands	r3, r2
 8007300:	d00b      	beq.n	800731a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	4a4a      	ldr	r2, [pc, #296]	; (8007434 <UART_AdvFeatureConfig+0x144>)
 800730a:	4013      	ands	r3, r2
 800730c:	0019      	movs	r1, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	430a      	orrs	r2, r1
 8007318:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800731e:	2201      	movs	r2, #1
 8007320:	4013      	ands	r3, r2
 8007322:	d00b      	beq.n	800733c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	4a43      	ldr	r2, [pc, #268]	; (8007438 <UART_AdvFeatureConfig+0x148>)
 800732c:	4013      	ands	r3, r2
 800732e:	0019      	movs	r1, r3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	430a      	orrs	r2, r1
 800733a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007340:	2202      	movs	r2, #2
 8007342:	4013      	ands	r3, r2
 8007344:	d00b      	beq.n	800735e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	4a3b      	ldr	r2, [pc, #236]	; (800743c <UART_AdvFeatureConfig+0x14c>)
 800734e:	4013      	ands	r3, r2
 8007350:	0019      	movs	r1, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	430a      	orrs	r2, r1
 800735c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007362:	2204      	movs	r2, #4
 8007364:	4013      	ands	r3, r2
 8007366:	d00b      	beq.n	8007380 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	4a34      	ldr	r2, [pc, #208]	; (8007440 <UART_AdvFeatureConfig+0x150>)
 8007370:	4013      	ands	r3, r2
 8007372:	0019      	movs	r1, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	430a      	orrs	r2, r1
 800737e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007384:	2210      	movs	r2, #16
 8007386:	4013      	ands	r3, r2
 8007388:	d00b      	beq.n	80073a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	4a2c      	ldr	r2, [pc, #176]	; (8007444 <UART_AdvFeatureConfig+0x154>)
 8007392:	4013      	ands	r3, r2
 8007394:	0019      	movs	r1, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	430a      	orrs	r2, r1
 80073a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a6:	2220      	movs	r2, #32
 80073a8:	4013      	ands	r3, r2
 80073aa:	d00b      	beq.n	80073c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	4a25      	ldr	r2, [pc, #148]	; (8007448 <UART_AdvFeatureConfig+0x158>)
 80073b4:	4013      	ands	r3, r2
 80073b6:	0019      	movs	r1, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	430a      	orrs	r2, r1
 80073c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c8:	2240      	movs	r2, #64	; 0x40
 80073ca:	4013      	ands	r3, r2
 80073cc:	d01d      	beq.n	800740a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	4a1d      	ldr	r2, [pc, #116]	; (800744c <UART_AdvFeatureConfig+0x15c>)
 80073d6:	4013      	ands	r3, r2
 80073d8:	0019      	movs	r1, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ea:	2380      	movs	r3, #128	; 0x80
 80073ec:	035b      	lsls	r3, r3, #13
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d10b      	bne.n	800740a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	4a15      	ldr	r2, [pc, #84]	; (8007450 <UART_AdvFeatureConfig+0x160>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	0019      	movs	r1, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	430a      	orrs	r2, r1
 8007408:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800740e:	2280      	movs	r2, #128	; 0x80
 8007410:	4013      	ands	r3, r2
 8007412:	d00b      	beq.n	800742c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	4a0e      	ldr	r2, [pc, #56]	; (8007454 <UART_AdvFeatureConfig+0x164>)
 800741c:	4013      	ands	r3, r2
 800741e:	0019      	movs	r1, r3
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	430a      	orrs	r2, r1
 800742a:	605a      	str	r2, [r3, #4]
  }
}
 800742c:	46c0      	nop			; (mov r8, r8)
 800742e:	46bd      	mov	sp, r7
 8007430:	b002      	add	sp, #8
 8007432:	bd80      	pop	{r7, pc}
 8007434:	ffff7fff 	.word	0xffff7fff
 8007438:	fffdffff 	.word	0xfffdffff
 800743c:	fffeffff 	.word	0xfffeffff
 8007440:	fffbffff 	.word	0xfffbffff
 8007444:	ffffefff 	.word	0xffffefff
 8007448:	ffffdfff 	.word	0xffffdfff
 800744c:	ffefffff 	.word	0xffefffff
 8007450:	ff9fffff 	.word	0xff9fffff
 8007454:	fff7ffff 	.word	0xfff7ffff

08007458 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b092      	sub	sp, #72	; 0x48
 800745c:	af02      	add	r7, sp, #8
 800745e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2290      	movs	r2, #144	; 0x90
 8007464:	2100      	movs	r1, #0
 8007466:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007468:	f7fc fcb4 	bl	8003dd4 <HAL_GetTick>
 800746c:	0003      	movs	r3, r0
 800746e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2208      	movs	r2, #8
 8007478:	4013      	ands	r3, r2
 800747a:	2b08      	cmp	r3, #8
 800747c:	d12d      	bne.n	80074da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800747e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007480:	2280      	movs	r2, #128	; 0x80
 8007482:	0391      	lsls	r1, r2, #14
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	4a47      	ldr	r2, [pc, #284]	; (80075a4 <UART_CheckIdleState+0x14c>)
 8007488:	9200      	str	r2, [sp, #0]
 800748a:	2200      	movs	r2, #0
 800748c:	f000 f88e 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 8007490:	1e03      	subs	r3, r0, #0
 8007492:	d022      	beq.n	80074da <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007494:	f3ef 8310 	mrs	r3, PRIMASK
 8007498:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800749a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800749c:	63bb      	str	r3, [r7, #56]	; 0x38
 800749e:	2301      	movs	r3, #1
 80074a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a4:	f383 8810 	msr	PRIMASK, r3
}
 80074a8:	46c0      	nop			; (mov r8, r8)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2180      	movs	r1, #128	; 0x80
 80074b6:	438a      	bics	r2, r1
 80074b8:	601a      	str	r2, [r3, #0]
 80074ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c0:	f383 8810 	msr	PRIMASK, r3
}
 80074c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2288      	movs	r2, #136	; 0x88
 80074ca:	2120      	movs	r1, #32
 80074cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2284      	movs	r2, #132	; 0x84
 80074d2:	2100      	movs	r1, #0
 80074d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e060      	b.n	800759c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2204      	movs	r2, #4
 80074e2:	4013      	ands	r3, r2
 80074e4:	2b04      	cmp	r3, #4
 80074e6:	d146      	bne.n	8007576 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074ea:	2280      	movs	r2, #128	; 0x80
 80074ec:	03d1      	lsls	r1, r2, #15
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	4a2c      	ldr	r2, [pc, #176]	; (80075a4 <UART_CheckIdleState+0x14c>)
 80074f2:	9200      	str	r2, [sp, #0]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f000 f859 	bl	80075ac <UART_WaitOnFlagUntilTimeout>
 80074fa:	1e03      	subs	r3, r0, #0
 80074fc:	d03b      	beq.n	8007576 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007502:	60fb      	str	r3, [r7, #12]
  return(result);
 8007504:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007506:	637b      	str	r3, [r7, #52]	; 0x34
 8007508:	2301      	movs	r3, #1
 800750a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	f383 8810 	msr	PRIMASK, r3
}
 8007512:	46c0      	nop			; (mov r8, r8)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4922      	ldr	r1, [pc, #136]	; (80075a8 <UART_CheckIdleState+0x150>)
 8007520:	400a      	ands	r2, r1
 8007522:	601a      	str	r2, [r3, #0]
 8007524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007526:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f383 8810 	msr	PRIMASK, r3
}
 800752e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007530:	f3ef 8310 	mrs	r3, PRIMASK
 8007534:	61bb      	str	r3, [r7, #24]
  return(result);
 8007536:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007538:	633b      	str	r3, [r7, #48]	; 0x30
 800753a:	2301      	movs	r3, #1
 800753c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	f383 8810 	msr	PRIMASK, r3
}
 8007544:	46c0      	nop			; (mov r8, r8)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689a      	ldr	r2, [r3, #8]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2101      	movs	r1, #1
 8007552:	438a      	bics	r2, r1
 8007554:	609a      	str	r2, [r3, #8]
 8007556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007558:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800755a:	6a3b      	ldr	r3, [r7, #32]
 800755c:	f383 8810 	msr	PRIMASK, r3
}
 8007560:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	228c      	movs	r2, #140	; 0x8c
 8007566:	2120      	movs	r1, #32
 8007568:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2284      	movs	r2, #132	; 0x84
 800756e:	2100      	movs	r1, #0
 8007570:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e012      	b.n	800759c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2288      	movs	r2, #136	; 0x88
 800757a:	2120      	movs	r1, #32
 800757c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	228c      	movs	r2, #140	; 0x8c
 8007582:	2120      	movs	r1, #32
 8007584:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2284      	movs	r2, #132	; 0x84
 8007596:	2100      	movs	r1, #0
 8007598:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	0018      	movs	r0, r3
 800759e:	46bd      	mov	sp, r7
 80075a0:	b010      	add	sp, #64	; 0x40
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	01ffffff 	.word	0x01ffffff
 80075a8:	fffffedf 	.word	0xfffffedf

080075ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	603b      	str	r3, [r7, #0]
 80075b8:	1dfb      	adds	r3, r7, #7
 80075ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075bc:	e051      	b.n	8007662 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	3301      	adds	r3, #1
 80075c2:	d04e      	beq.n	8007662 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c4:	f7fc fc06 	bl	8003dd4 <HAL_GetTick>
 80075c8:	0002      	movs	r2, r0
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	69ba      	ldr	r2, [r7, #24]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d302      	bcc.n	80075da <UART_WaitOnFlagUntilTimeout+0x2e>
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e051      	b.n	8007682 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2204      	movs	r2, #4
 80075e6:	4013      	ands	r3, r2
 80075e8:	d03b      	beq.n	8007662 <UART_WaitOnFlagUntilTimeout+0xb6>
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	2b80      	cmp	r3, #128	; 0x80
 80075ee:	d038      	beq.n	8007662 <UART_WaitOnFlagUntilTimeout+0xb6>
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	2b40      	cmp	r3, #64	; 0x40
 80075f4:	d035      	beq.n	8007662 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	69db      	ldr	r3, [r3, #28]
 80075fc:	2208      	movs	r2, #8
 80075fe:	4013      	ands	r3, r2
 8007600:	2b08      	cmp	r3, #8
 8007602:	d111      	bne.n	8007628 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2208      	movs	r2, #8
 800760a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	0018      	movs	r0, r3
 8007610:	f000 f83c 	bl	800768c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2290      	movs	r2, #144	; 0x90
 8007618:	2108      	movs	r1, #8
 800761a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2284      	movs	r2, #132	; 0x84
 8007620:	2100      	movs	r1, #0
 8007622:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e02c      	b.n	8007682 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	69da      	ldr	r2, [r3, #28]
 800762e:	2380      	movs	r3, #128	; 0x80
 8007630:	011b      	lsls	r3, r3, #4
 8007632:	401a      	ands	r2, r3
 8007634:	2380      	movs	r3, #128	; 0x80
 8007636:	011b      	lsls	r3, r3, #4
 8007638:	429a      	cmp	r2, r3
 800763a:	d112      	bne.n	8007662 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2280      	movs	r2, #128	; 0x80
 8007642:	0112      	lsls	r2, r2, #4
 8007644:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	0018      	movs	r0, r3
 800764a:	f000 f81f 	bl	800768c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2290      	movs	r2, #144	; 0x90
 8007652:	2120      	movs	r1, #32
 8007654:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2284      	movs	r2, #132	; 0x84
 800765a:	2100      	movs	r1, #0
 800765c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e00f      	b.n	8007682 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69db      	ldr	r3, [r3, #28]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	4013      	ands	r3, r2
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	425a      	negs	r2, r3
 8007672:	4153      	adcs	r3, r2
 8007674:	b2db      	uxtb	r3, r3
 8007676:	001a      	movs	r2, r3
 8007678:	1dfb      	adds	r3, r7, #7
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	429a      	cmp	r2, r3
 800767e:	d09e      	beq.n	80075be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	0018      	movs	r0, r3
 8007684:	46bd      	mov	sp, r7
 8007686:	b004      	add	sp, #16
 8007688:	bd80      	pop	{r7, pc}
	...

0800768c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b08e      	sub	sp, #56	; 0x38
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007694:	f3ef 8310 	mrs	r3, PRIMASK
 8007698:	617b      	str	r3, [r7, #20]
  return(result);
 800769a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800769c:	637b      	str	r3, [r7, #52]	; 0x34
 800769e:	2301      	movs	r3, #1
 80076a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	f383 8810 	msr	PRIMASK, r3
}
 80076a8:	46c0      	nop			; (mov r8, r8)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4926      	ldr	r1, [pc, #152]	; (8007750 <UART_EndRxTransfer+0xc4>)
 80076b6:	400a      	ands	r2, r1
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	f383 8810 	msr	PRIMASK, r3
}
 80076c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076c6:	f3ef 8310 	mrs	r3, PRIMASK
 80076ca:	623b      	str	r3, [r7, #32]
  return(result);
 80076cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076ce:	633b      	str	r3, [r7, #48]	; 0x30
 80076d0:	2301      	movs	r3, #1
 80076d2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d6:	f383 8810 	msr	PRIMASK, r3
}
 80076da:	46c0      	nop			; (mov r8, r8)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689a      	ldr	r2, [r3, #8]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	491b      	ldr	r1, [pc, #108]	; (8007754 <UART_EndRxTransfer+0xc8>)
 80076e8:	400a      	ands	r2, r1
 80076ea:	609a      	str	r2, [r3, #8]
 80076ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f2:	f383 8810 	msr	PRIMASK, r3
}
 80076f6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d118      	bne.n	8007732 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007700:	f3ef 8310 	mrs	r3, PRIMASK
 8007704:	60bb      	str	r3, [r7, #8]
  return(result);
 8007706:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800770a:	2301      	movs	r3, #1
 800770c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f383 8810 	msr	PRIMASK, r3
}
 8007714:	46c0      	nop			; (mov r8, r8)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2110      	movs	r1, #16
 8007722:	438a      	bics	r2, r1
 8007724:	601a      	str	r2, [r3, #0]
 8007726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007728:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	f383 8810 	msr	PRIMASK, r3
}
 8007730:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	228c      	movs	r2, #140	; 0x8c
 8007736:	2120      	movs	r1, #32
 8007738:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007746:	46c0      	nop			; (mov r8, r8)
 8007748:	46bd      	mov	sp, r7
 800774a:	b00e      	add	sp, #56	; 0x38
 800774c:	bd80      	pop	{r7, pc}
 800774e:	46c0      	nop			; (mov r8, r8)
 8007750:	fffffedf 	.word	0xfffffedf
 8007754:	effffffe 	.word	0xeffffffe

08007758 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2284      	movs	r2, #132	; 0x84
 8007764:	5c9b      	ldrb	r3, [r3, r2]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d101      	bne.n	800776e <HAL_UARTEx_DisableFifoMode+0x16>
 800776a:	2302      	movs	r3, #2
 800776c:	e027      	b.n	80077be <HAL_UARTEx_DisableFifoMode+0x66>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2284      	movs	r2, #132	; 0x84
 8007772:	2101      	movs	r1, #1
 8007774:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2288      	movs	r2, #136	; 0x88
 800777a:	2124      	movs	r1, #36	; 0x24
 800777c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2101      	movs	r1, #1
 8007792:	438a      	bics	r2, r1
 8007794:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	4a0b      	ldr	r2, [pc, #44]	; (80077c8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800779a:	4013      	ands	r3, r2
 800779c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2288      	movs	r2, #136	; 0x88
 80077b0:	2120      	movs	r1, #32
 80077b2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2284      	movs	r2, #132	; 0x84
 80077b8:	2100      	movs	r1, #0
 80077ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	0018      	movs	r0, r3
 80077c0:	46bd      	mov	sp, r7
 80077c2:	b004      	add	sp, #16
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	46c0      	nop			; (mov r8, r8)
 80077c8:	dfffffff 	.word	0xdfffffff

080077cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2284      	movs	r2, #132	; 0x84
 80077da:	5c9b      	ldrb	r3, [r3, r2]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e02e      	b.n	8007842 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2284      	movs	r2, #132	; 0x84
 80077e8:	2101      	movs	r1, #1
 80077ea:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2288      	movs	r2, #136	; 0x88
 80077f0:	2124      	movs	r1, #36	; 0x24
 80077f2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	2101      	movs	r1, #1
 8007808:	438a      	bics	r2, r1
 800780a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	00db      	lsls	r3, r3, #3
 8007814:	08d9      	lsrs	r1, r3, #3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	683a      	ldr	r2, [r7, #0]
 800781c:	430a      	orrs	r2, r1
 800781e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	0018      	movs	r0, r3
 8007824:	f000 f854 	bl	80078d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2288      	movs	r2, #136	; 0x88
 8007834:	2120      	movs	r1, #32
 8007836:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2284      	movs	r2, #132	; 0x84
 800783c:	2100      	movs	r1, #0
 800783e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	0018      	movs	r0, r3
 8007844:	46bd      	mov	sp, r7
 8007846:	b004      	add	sp, #16
 8007848:	bd80      	pop	{r7, pc}
	...

0800784c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2284      	movs	r2, #132	; 0x84
 800785a:	5c9b      	ldrb	r3, [r3, r2]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d101      	bne.n	8007864 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007860:	2302      	movs	r3, #2
 8007862:	e02f      	b.n	80078c4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2284      	movs	r2, #132	; 0x84
 8007868:	2101      	movs	r1, #1
 800786a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2288      	movs	r2, #136	; 0x88
 8007870:	2124      	movs	r1, #36	; 0x24
 8007872:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2101      	movs	r1, #1
 8007888:	438a      	bics	r2, r1
 800788a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	4a0e      	ldr	r2, [pc, #56]	; (80078cc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007894:	4013      	ands	r3, r2
 8007896:	0019      	movs	r1, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	0018      	movs	r0, r3
 80078a6:	f000 f813 	bl	80078d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2288      	movs	r2, #136	; 0x88
 80078b6:	2120      	movs	r1, #32
 80078b8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2284      	movs	r2, #132	; 0x84
 80078be:	2100      	movs	r1, #0
 80078c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	0018      	movs	r0, r3
 80078c6:	46bd      	mov	sp, r7
 80078c8:	b004      	add	sp, #16
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	f1ffffff 	.word	0xf1ffffff

080078d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80078d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d108      	bne.n	80078f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	226a      	movs	r2, #106	; 0x6a
 80078e4:	2101      	movs	r1, #1
 80078e6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2268      	movs	r2, #104	; 0x68
 80078ec:	2101      	movs	r1, #1
 80078ee:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80078f0:	e043      	b.n	800797a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80078f2:	260f      	movs	r6, #15
 80078f4:	19bb      	adds	r3, r7, r6
 80078f6:	2208      	movs	r2, #8
 80078f8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80078fa:	200e      	movs	r0, #14
 80078fc:	183b      	adds	r3, r7, r0
 80078fe:	2208      	movs	r2, #8
 8007900:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	0e5b      	lsrs	r3, r3, #25
 800790a:	b2da      	uxtb	r2, r3
 800790c:	240d      	movs	r4, #13
 800790e:	193b      	adds	r3, r7, r4
 8007910:	2107      	movs	r1, #7
 8007912:	400a      	ands	r2, r1
 8007914:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	0f5b      	lsrs	r3, r3, #29
 800791e:	b2da      	uxtb	r2, r3
 8007920:	250c      	movs	r5, #12
 8007922:	197b      	adds	r3, r7, r5
 8007924:	2107      	movs	r1, #7
 8007926:	400a      	ands	r2, r1
 8007928:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800792a:	183b      	adds	r3, r7, r0
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	197a      	adds	r2, r7, r5
 8007930:	7812      	ldrb	r2, [r2, #0]
 8007932:	4914      	ldr	r1, [pc, #80]	; (8007984 <UARTEx_SetNbDataToProcess+0xb4>)
 8007934:	5c8a      	ldrb	r2, [r1, r2]
 8007936:	435a      	muls	r2, r3
 8007938:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800793a:	197b      	adds	r3, r7, r5
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	4a12      	ldr	r2, [pc, #72]	; (8007988 <UARTEx_SetNbDataToProcess+0xb8>)
 8007940:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007942:	0019      	movs	r1, r3
 8007944:	f7f8 fc84 	bl	8000250 <__divsi3>
 8007948:	0003      	movs	r3, r0
 800794a:	b299      	uxth	r1, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	226a      	movs	r2, #106	; 0x6a
 8007950:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007952:	19bb      	adds	r3, r7, r6
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	193a      	adds	r2, r7, r4
 8007958:	7812      	ldrb	r2, [r2, #0]
 800795a:	490a      	ldr	r1, [pc, #40]	; (8007984 <UARTEx_SetNbDataToProcess+0xb4>)
 800795c:	5c8a      	ldrb	r2, [r1, r2]
 800795e:	435a      	muls	r2, r3
 8007960:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007962:	193b      	adds	r3, r7, r4
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	4a08      	ldr	r2, [pc, #32]	; (8007988 <UARTEx_SetNbDataToProcess+0xb8>)
 8007968:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800796a:	0019      	movs	r1, r3
 800796c:	f7f8 fc70 	bl	8000250 <__divsi3>
 8007970:	0003      	movs	r3, r0
 8007972:	b299      	uxth	r1, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2268      	movs	r2, #104	; 0x68
 8007978:	5299      	strh	r1, [r3, r2]
}
 800797a:	46c0      	nop			; (mov r8, r8)
 800797c:	46bd      	mov	sp, r7
 800797e:	b005      	add	sp, #20
 8007980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007982:	46c0      	nop			; (mov r8, r8)
 8007984:	08014138 	.word	0x08014138
 8007988:	08014140 	.word	0x08014140

0800798c <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 800798c:	b5b0      	push	{r4, r5, r7, lr}
 800798e:	b0e4      	sub	sp, #400	; 0x190
 8007990:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007992:	24c8      	movs	r4, #200	; 0xc8
 8007994:	193b      	adds	r3, r7, r4
 8007996:	0018      	movs	r0, r3
 8007998:	23c6      	movs	r3, #198	; 0xc6
 800799a:	001a      	movs	r2, r3
 800799c:	2100      	movs	r1, #0
 800799e:	f004 f83d 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 80079a2:	4b13      	ldr	r3, [pc, #76]	; (80079f0 <astronode_send_cfg_sr+0x64>)
 80079a4:	25c8      	movs	r5, #200	; 0xc8
 80079a6:	006d      	lsls	r5, r5, #1
 80079a8:	195b      	adds	r3, r3, r5
 80079aa:	19db      	adds	r3, r3, r7
 80079ac:	0018      	movs	r0, r3
 80079ae:	23c6      	movs	r3, #198	; 0xc6
 80079b0:	001a      	movs	r2, r3
 80079b2:	2100      	movs	r1, #0
 80079b4:	f004 f832 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 80079b8:	193b      	adds	r3, r7, r4
 80079ba:	2210      	movs	r2, #16
 80079bc:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 80079be:	003a      	movs	r2, r7
 80079c0:	193b      	adds	r3, r7, r4
 80079c2:	0011      	movs	r1, r2
 80079c4:	0018      	movs	r0, r3
 80079c6:	f001 fa53 	bl	8008e70 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 80079ca:	4b09      	ldr	r3, [pc, #36]	; (80079f0 <astronode_send_cfg_sr+0x64>)
 80079cc:	195b      	adds	r3, r3, r5
 80079ce:	19db      	adds	r3, r3, r7
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	2b90      	cmp	r3, #144	; 0x90
 80079d4:	d104      	bne.n	80079e0 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 80079d6:	4b07      	ldr	r3, [pc, #28]	; (80079f4 <astronode_send_cfg_sr+0x68>)
 80079d8:	0018      	movs	r0, r3
 80079da:	f7fb fbbd 	bl	8003158 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 80079de:	e003      	b.n	80079e8 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 80079e0:	4b05      	ldr	r3, [pc, #20]	; (80079f8 <astronode_send_cfg_sr+0x6c>)
 80079e2:	0018      	movs	r0, r3
 80079e4:	f7fb fbb8 	bl	8003158 <send_debug_logs>
}
 80079e8:	46c0      	nop			; (mov r8, r8)
 80079ea:	46bd      	mov	sp, r7
 80079ec:	b064      	add	sp, #400	; 0x190
 80079ee:	bdb0      	pop	{r4, r5, r7, pc}
 80079f0:	fffffe70 	.word	0xfffffe70
 80079f4:	08012b88 	.word	0x08012b88
 80079f8:	08012bbc 	.word	0x08012bbc

080079fc <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 80079fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079fe:	b0e7      	sub	sp, #412	; 0x19c
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	0005      	movs	r5, r0
 8007a04:	000c      	movs	r4, r1
 8007a06:	0010      	movs	r0, r2
 8007a08:	0019      	movs	r1, r3
 8007a0a:	4b4b      	ldr	r3, [pc, #300]	; (8007b38 <astronode_send_cfg_wr+0x13c>)
 8007a0c:	26cc      	movs	r6, #204	; 0xcc
 8007a0e:	0076      	lsls	r6, r6, #1
 8007a10:	199b      	adds	r3, r3, r6
 8007a12:	19db      	adds	r3, r3, r7
 8007a14:	1c2a      	adds	r2, r5, #0
 8007a16:	701a      	strb	r2, [r3, #0]
 8007a18:	4b48      	ldr	r3, [pc, #288]	; (8007b3c <astronode_send_cfg_wr+0x140>)
 8007a1a:	0035      	movs	r5, r6
 8007a1c:	195b      	adds	r3, r3, r5
 8007a1e:	19db      	adds	r3, r3, r7
 8007a20:	1c22      	adds	r2, r4, #0
 8007a22:	701a      	strb	r2, [r3, #0]
 8007a24:	4b46      	ldr	r3, [pc, #280]	; (8007b40 <astronode_send_cfg_wr+0x144>)
 8007a26:	002c      	movs	r4, r5
 8007a28:	191b      	adds	r3, r3, r4
 8007a2a:	19db      	adds	r3, r3, r7
 8007a2c:	1c02      	adds	r2, r0, #0
 8007a2e:	701a      	strb	r2, [r3, #0]
 8007a30:	4b44      	ldr	r3, [pc, #272]	; (8007b44 <astronode_send_cfg_wr+0x148>)
 8007a32:	191b      	adds	r3, r3, r4
 8007a34:	19db      	adds	r3, r3, r7
 8007a36:	1c0a      	adds	r2, r1, #0
 8007a38:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007a3a:	25d0      	movs	r5, #208	; 0xd0
 8007a3c:	197b      	adds	r3, r7, r5
 8007a3e:	0018      	movs	r0, r3
 8007a40:	23c6      	movs	r3, #198	; 0xc6
 8007a42:	001a      	movs	r2, r3
 8007a44:	2100      	movs	r1, #0
 8007a46:	f003 ffe9 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8007a4a:	4b3f      	ldr	r3, [pc, #252]	; (8007b48 <astronode_send_cfg_wr+0x14c>)
 8007a4c:	191b      	adds	r3, r3, r4
 8007a4e:	19db      	adds	r3, r3, r7
 8007a50:	0018      	movs	r0, r3
 8007a52:	23c6      	movs	r3, #198	; 0xc6
 8007a54:	001a      	movs	r2, r3
 8007a56:	2100      	movs	r1, #0
 8007a58:	f003 ffe0 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007a5c:	0029      	movs	r1, r5
 8007a5e:	187b      	adds	r3, r7, r1
 8007a60:	2205      	movs	r2, #5
 8007a62:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007a64:	4b34      	ldr	r3, [pc, #208]	; (8007b38 <astronode_send_cfg_wr+0x13c>)
 8007a66:	191b      	adds	r3, r3, r4
 8007a68:	19db      	adds	r3, r3, r7
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	569a      	ldrsb	r2, [r3, r2]
 8007a6e:	4b33      	ldr	r3, [pc, #204]	; (8007b3c <astronode_send_cfg_wr+0x140>)
 8007a70:	191b      	adds	r3, r3, r4
 8007a72:	19db      	adds	r3, r3, r7
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	005b      	lsls	r3, r3, #1
 8007a78:	b25b      	sxtb	r3, r3
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007a7e:	4b30      	ldr	r3, [pc, #192]	; (8007b40 <astronode_send_cfg_wr+0x144>)
 8007a80:	191b      	adds	r3, r3, r4
 8007a82:	19db      	adds	r3, r3, r7
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	b25b      	sxtb	r3, r3
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007a8e:	4b2d      	ldr	r3, [pc, #180]	; (8007b44 <astronode_send_cfg_wr+0x148>)
 8007a90:	191b      	adds	r3, r3, r4
 8007a92:	19db      	adds	r3, r3, r7
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	00db      	lsls	r3, r3, #3
 8007a98:	b25b      	sxtb	r3, r3
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	b25b      	sxtb	r3, r3
 8007a9e:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007aa0:	187b      	adds	r3, r7, r1
 8007aa2:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007aa4:	23d4      	movs	r3, #212	; 0xd4
 8007aa6:	005b      	lsls	r3, r3, #1
 8007aa8:	2508      	movs	r5, #8
 8007aaa:	195b      	adds	r3, r3, r5
 8007aac:	19db      	adds	r3, r3, r7
 8007aae:	2200      	movs	r2, #0
 8007ab0:	569a      	ldrsb	r2, [r3, r2]
 8007ab2:	23d6      	movs	r3, #214	; 0xd6
 8007ab4:	005b      	lsls	r3, r3, #1
 8007ab6:	195b      	adds	r3, r3, r5
 8007ab8:	19db      	adds	r3, r3, r7
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	005b      	lsls	r3, r3, #1
 8007abe:	b25b      	sxtb	r3, r3
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007ac4:	23d8      	movs	r3, #216	; 0xd8
 8007ac6:	005b      	lsls	r3, r3, #1
 8007ac8:	195b      	adds	r3, r3, r5
 8007aca:	19db      	adds	r3, r3, r7
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	b25b      	sxtb	r3, r3
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007ad6:	23da      	movs	r3, #218	; 0xda
 8007ad8:	005b      	lsls	r3, r3, #1
 8007ada:	195b      	adds	r3, r3, r5
 8007adc:	19db      	adds	r3, r3, r7
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	00db      	lsls	r3, r3, #3
 8007ae2:	b25b      	sxtb	r3, r3
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	b25b      	sxtb	r3, r3
 8007ae8:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007aea:	187b      	adds	r3, r7, r1
 8007aec:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007aee:	0008      	movs	r0, r1
 8007af0:	187b      	adds	r3, r7, r1
 8007af2:	22c4      	movs	r2, #196	; 0xc4
 8007af4:	2103      	movs	r1, #3
 8007af6:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007af8:	002b      	movs	r3, r5
 8007afa:	18fa      	adds	r2, r7, r3
 8007afc:	183b      	adds	r3, r7, r0
 8007afe:	0011      	movs	r1, r2
 8007b00:	0018      	movs	r0, r3
 8007b02:	f001 f9b5 	bl	8008e70 <astronode_transport_send_receive>
 8007b06:	0003      	movs	r3, r0
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d10f      	bne.n	8007b2c <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007b0c:	4b0e      	ldr	r3, [pc, #56]	; (8007b48 <astronode_send_cfg_wr+0x14c>)
 8007b0e:	191b      	adds	r3, r3, r4
 8007b10:	19db      	adds	r3, r3, r7
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	2b85      	cmp	r3, #133	; 0x85
 8007b16:	d105      	bne.n	8007b24 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007b18:	4b0c      	ldr	r3, [pc, #48]	; (8007b4c <astronode_send_cfg_wr+0x150>)
 8007b1a:	0018      	movs	r0, r3
 8007b1c:	f7fb fb1c 	bl	8003158 <send_debug_logs>
            return true ;
 8007b20:	2301      	movs	r3, #1
 8007b22:	e004      	b.n	8007b2e <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007b24:	4b0a      	ldr	r3, [pc, #40]	; (8007b50 <astronode_send_cfg_wr+0x154>)
 8007b26:	0018      	movs	r0, r3
 8007b28:	f7fb fb16 	bl	8003158 <send_debug_logs>
        }
    }
    return false ;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	0018      	movs	r0, r3
 8007b30:	46bd      	mov	sp, r7
 8007b32:	b067      	add	sp, #412	; 0x19c
 8007b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b36:	46c0      	nop			; (mov r8, r8)
 8007b38:	fffffe6f 	.word	0xfffffe6f
 8007b3c:	fffffe6e 	.word	0xfffffe6e
 8007b40:	fffffe6d 	.word	0xfffffe6d
 8007b44:	fffffe6c 	.word	0xfffffe6c
 8007b48:	fffffe70 	.word	0xfffffe70
 8007b4c:	08012bf0 	.word	0x08012bf0
 8007b50:	08012c1c 	.word	0x08012c1c

08007b54 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b56:	b0ed      	sub	sp, #436	; 0x1b4
 8007b58:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007b5a:	21c8      	movs	r1, #200	; 0xc8
 8007b5c:	2318      	movs	r3, #24
 8007b5e:	18cb      	adds	r3, r1, r3
 8007b60:	19db      	adds	r3, r3, r7
 8007b62:	0018      	movs	r0, r3
 8007b64:	23c6      	movs	r3, #198	; 0xc6
 8007b66:	001a      	movs	r2, r3
 8007b68:	2100      	movs	r1, #0
 8007b6a:	f003 ff57 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8007b6e:	4b4a      	ldr	r3, [pc, #296]	; (8007c98 <astronode_send_mgi_rr+0x144>)
 8007b70:	26cc      	movs	r6, #204	; 0xcc
 8007b72:	0076      	lsls	r6, r6, #1
 8007b74:	199b      	adds	r3, r3, r6
 8007b76:	2218      	movs	r2, #24
 8007b78:	4694      	mov	ip, r2
 8007b7a:	44bc      	add	ip, r7
 8007b7c:	4463      	add	r3, ip
 8007b7e:	0018      	movs	r0, r3
 8007b80:	23c6      	movs	r3, #198	; 0xc6
 8007b82:	001a      	movs	r2, r3
 8007b84:	2100      	movs	r1, #0
 8007b86:	f003 ff49 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007b8a:	21c8      	movs	r1, #200	; 0xc8
 8007b8c:	2318      	movs	r3, #24
 8007b8e:	18cb      	adds	r3, r1, r3
 8007b90:	19db      	adds	r3, r3, r7
 8007b92:	2219      	movs	r2, #25
 8007b94:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007b96:	2318      	movs	r3, #24
 8007b98:	18fa      	adds	r2, r7, r3
 8007b9a:	2318      	movs	r3, #24
 8007b9c:	18cb      	adds	r3, r1, r3
 8007b9e:	19db      	adds	r3, r3, r7
 8007ba0:	0011      	movs	r1, r2
 8007ba2:	0018      	movs	r0, r3
 8007ba4:	f001 f964 	bl	8008e70 <astronode_transport_send_receive>
 8007ba8:	0003      	movs	r3, r0
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d16f      	bne.n	8007c8e <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8007bae:	4b3a      	ldr	r3, [pc, #232]	; (8007c98 <astronode_send_mgi_rr+0x144>)
 8007bb0:	0032      	movs	r2, r6
 8007bb2:	189b      	adds	r3, r3, r2
 8007bb4:	2118      	movs	r1, #24
 8007bb6:	468c      	mov	ip, r1
 8007bb8:	44bc      	add	ip, r7
 8007bba:	4463      	add	r3, ip
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	2b99      	cmp	r3, #153	; 0x99
 8007bc0:	d161      	bne.n	8007c86 <astronode_send_mgi_rr+0x132>
        {
 8007bc2:	466b      	mov	r3, sp
 8007bc4:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007bc6:	4b34      	ldr	r3, [pc, #208]	; (8007c98 <astronode_send_mgi_rr+0x144>)
 8007bc8:	189b      	adds	r3, r3, r2
 8007bca:	2218      	movs	r2, #24
 8007bcc:	4694      	mov	ip, r2
 8007bce:	44bc      	add	ip, r7
 8007bd0:	4463      	add	r3, ip
 8007bd2:	22c4      	movs	r2, #196	; 0xc4
 8007bd4:	5a9b      	ldrh	r3, [r3, r2]
 8007bd6:	001a      	movs	r2, r3
 8007bd8:	3a01      	subs	r2, #1
 8007bda:	21ca      	movs	r1, #202	; 0xca
 8007bdc:	0049      	lsls	r1, r1, #1
 8007bde:	2018      	movs	r0, #24
 8007be0:	1809      	adds	r1, r1, r0
 8007be2:	19c9      	adds	r1, r1, r7
 8007be4:	600a      	str	r2, [r1, #0]
 8007be6:	001c      	movs	r4, r3
 8007be8:	2200      	movs	r2, #0
 8007bea:	0015      	movs	r5, r2
 8007bec:	0020      	movs	r0, r4
 8007bee:	0029      	movs	r1, r5
 8007bf0:	0004      	movs	r4, r0
 8007bf2:	0f62      	lsrs	r2, r4, #29
 8007bf4:	000c      	movs	r4, r1
 8007bf6:	00e4      	lsls	r4, r4, #3
 8007bf8:	617c      	str	r4, [r7, #20]
 8007bfa:	697c      	ldr	r4, [r7, #20]
 8007bfc:	4314      	orrs	r4, r2
 8007bfe:	617c      	str	r4, [r7, #20]
 8007c00:	0001      	movs	r1, r0
 8007c02:	00c9      	lsls	r1, r1, #3
 8007c04:	6139      	str	r1, [r7, #16]
 8007c06:	603b      	str	r3, [r7, #0]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	607a      	str	r2, [r7, #4]
 8007c0c:	6838      	ldr	r0, [r7, #0]
 8007c0e:	6879      	ldr	r1, [r7, #4]
 8007c10:	0004      	movs	r4, r0
 8007c12:	0f62      	lsrs	r2, r4, #29
 8007c14:	000c      	movs	r4, r1
 8007c16:	00e4      	lsls	r4, r4, #3
 8007c18:	60fc      	str	r4, [r7, #12]
 8007c1a:	68fc      	ldr	r4, [r7, #12]
 8007c1c:	4314      	orrs	r4, r2
 8007c1e:	60fc      	str	r4, [r7, #12]
 8007c20:	0001      	movs	r1, r0
 8007c22:	00ca      	lsls	r2, r1, #3
 8007c24:	60ba      	str	r2, [r7, #8]
 8007c26:	3307      	adds	r3, #7
 8007c28:	08db      	lsrs	r3, r3, #3
 8007c2a:	00db      	lsls	r3, r3, #3
 8007c2c:	4669      	mov	r1, sp
 8007c2e:	1acb      	subs	r3, r1, r3
 8007c30:	469d      	mov	sp, r3
 8007c32:	466b      	mov	r3, sp
 8007c34:	3300      	adds	r3, #0
 8007c36:	24c8      	movs	r4, #200	; 0xc8
 8007c38:	0064      	lsls	r4, r4, #1
 8007c3a:	2218      	movs	r2, #24
 8007c3c:	18a2      	adds	r2, r4, r2
 8007c3e:	19d1      	adds	r1, r2, r7
 8007c40:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8007c42:	4b16      	ldr	r3, [pc, #88]	; (8007c9c <astronode_send_mgi_rr+0x148>)
 8007c44:	0018      	movs	r0, r3
 8007c46:	f7fb fa87 	bl	8003158 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007c4a:	4b13      	ldr	r3, [pc, #76]	; (8007c98 <astronode_send_mgi_rr+0x144>)
 8007c4c:	22cc      	movs	r2, #204	; 0xcc
 8007c4e:	0052      	lsls	r2, r2, #1
 8007c50:	189b      	adds	r3, r3, r2
 8007c52:	2218      	movs	r2, #24
 8007c54:	4694      	mov	ip, r2
 8007c56:	44bc      	add	ip, r7
 8007c58:	4463      	add	r3, ip
 8007c5a:	22c4      	movs	r2, #196	; 0xc4
 8007c5c:	5a9b      	ldrh	r3, [r3, r2]
 8007c5e:	0019      	movs	r1, r3
 8007c60:	2318      	movs	r3, #24
 8007c62:	18fb      	adds	r3, r7, r3
 8007c64:	3301      	adds	r3, #1
 8007c66:	4a0e      	ldr	r2, [pc, #56]	; (8007ca0 <astronode_send_mgi_rr+0x14c>)
 8007c68:	2018      	movs	r0, #24
 8007c6a:	1820      	adds	r0, r4, r0
 8007c6c:	19c0      	adds	r0, r0, r7
 8007c6e:	6800      	ldr	r0, [r0, #0]
 8007c70:	f003 fe0a 	bl	800b888 <snprintf>
            send_debug_logs(guid);
 8007c74:	2318      	movs	r3, #24
 8007c76:	18e3      	adds	r3, r4, r3
 8007c78:	19db      	adds	r3, r3, r7
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f7fb fa6b 	bl	8003158 <send_debug_logs>
 8007c82:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007c84:	e003      	b.n	8007c8e <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007c86:	4b07      	ldr	r3, [pc, #28]	; (8007ca4 <astronode_send_mgi_rr+0x150>)
 8007c88:	0018      	movs	r0, r3
 8007c8a:	f7fb fa65 	bl	8003158 <send_debug_logs>
}
 8007c8e:	46c0      	nop			; (mov r8, r8)
 8007c90:	46bd      	mov	sp, r7
 8007c92:	b06d      	add	sp, #436	; 0x1b4
 8007c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c96:	46c0      	nop			; (mov r8, r8)
 8007c98:	fffffe68 	.word	0xfffffe68
 8007c9c:	08012ca8 	.word	0x08012ca8
 8007ca0:	08012cb8 	.word	0x08012cb8
 8007ca4:	08012cbc 	.word	0x08012cbc

08007ca8 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007caa:	b0ed      	sub	sp, #436	; 0x1b4
 8007cac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007cae:	21c8      	movs	r1, #200	; 0xc8
 8007cb0:	2318      	movs	r3, #24
 8007cb2:	18cb      	adds	r3, r1, r3
 8007cb4:	19db      	adds	r3, r3, r7
 8007cb6:	0018      	movs	r0, r3
 8007cb8:	23c6      	movs	r3, #198	; 0xc6
 8007cba:	001a      	movs	r2, r3
 8007cbc:	2100      	movs	r1, #0
 8007cbe:	f003 fead 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8007cc2:	4b4a      	ldr	r3, [pc, #296]	; (8007dec <astronode_send_msn_rr+0x144>)
 8007cc4:	26cc      	movs	r6, #204	; 0xcc
 8007cc6:	0076      	lsls	r6, r6, #1
 8007cc8:	199b      	adds	r3, r3, r6
 8007cca:	2218      	movs	r2, #24
 8007ccc:	4694      	mov	ip, r2
 8007cce:	44bc      	add	ip, r7
 8007cd0:	4463      	add	r3, ip
 8007cd2:	0018      	movs	r0, r3
 8007cd4:	23c6      	movs	r3, #198	; 0xc6
 8007cd6:	001a      	movs	r2, r3
 8007cd8:	2100      	movs	r1, #0
 8007cda:	f003 fe9f 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8007cde:	21c8      	movs	r1, #200	; 0xc8
 8007ce0:	2318      	movs	r3, #24
 8007ce2:	18cb      	adds	r3, r1, r3
 8007ce4:	19db      	adds	r3, r3, r7
 8007ce6:	221a      	movs	r2, #26
 8007ce8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007cea:	2318      	movs	r3, #24
 8007cec:	18fa      	adds	r2, r7, r3
 8007cee:	2318      	movs	r3, #24
 8007cf0:	18cb      	adds	r3, r1, r3
 8007cf2:	19db      	adds	r3, r3, r7
 8007cf4:	0011      	movs	r1, r2
 8007cf6:	0018      	movs	r0, r3
 8007cf8:	f001 f8ba 	bl	8008e70 <astronode_transport_send_receive>
 8007cfc:	0003      	movs	r3, r0
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d16f      	bne.n	8007de2 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 8007d02:	4b3a      	ldr	r3, [pc, #232]	; (8007dec <astronode_send_msn_rr+0x144>)
 8007d04:	0032      	movs	r2, r6
 8007d06:	189b      	adds	r3, r3, r2
 8007d08:	2118      	movs	r1, #24
 8007d0a:	468c      	mov	ip, r1
 8007d0c:	44bc      	add	ip, r7
 8007d0e:	4463      	add	r3, ip
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	2b9a      	cmp	r3, #154	; 0x9a
 8007d14:	d161      	bne.n	8007dda <astronode_send_msn_rr+0x132>
        {
 8007d16:	466b      	mov	r3, sp
 8007d18:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007d1a:	4b34      	ldr	r3, [pc, #208]	; (8007dec <astronode_send_msn_rr+0x144>)
 8007d1c:	189b      	adds	r3, r3, r2
 8007d1e:	2218      	movs	r2, #24
 8007d20:	4694      	mov	ip, r2
 8007d22:	44bc      	add	ip, r7
 8007d24:	4463      	add	r3, ip
 8007d26:	22c4      	movs	r2, #196	; 0xc4
 8007d28:	5a9b      	ldrh	r3, [r3, r2]
 8007d2a:	001a      	movs	r2, r3
 8007d2c:	3a01      	subs	r2, #1
 8007d2e:	21ca      	movs	r1, #202	; 0xca
 8007d30:	0049      	lsls	r1, r1, #1
 8007d32:	2018      	movs	r0, #24
 8007d34:	1809      	adds	r1, r1, r0
 8007d36:	19c9      	adds	r1, r1, r7
 8007d38:	600a      	str	r2, [r1, #0]
 8007d3a:	001c      	movs	r4, r3
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	0015      	movs	r5, r2
 8007d40:	0020      	movs	r0, r4
 8007d42:	0029      	movs	r1, r5
 8007d44:	0004      	movs	r4, r0
 8007d46:	0f62      	lsrs	r2, r4, #29
 8007d48:	000c      	movs	r4, r1
 8007d4a:	00e4      	lsls	r4, r4, #3
 8007d4c:	617c      	str	r4, [r7, #20]
 8007d4e:	697c      	ldr	r4, [r7, #20]
 8007d50:	4314      	orrs	r4, r2
 8007d52:	617c      	str	r4, [r7, #20]
 8007d54:	0001      	movs	r1, r0
 8007d56:	00c9      	lsls	r1, r1, #3
 8007d58:	6139      	str	r1, [r7, #16]
 8007d5a:	603b      	str	r3, [r7, #0]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	607a      	str	r2, [r7, #4]
 8007d60:	6838      	ldr	r0, [r7, #0]
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	0004      	movs	r4, r0
 8007d66:	0f62      	lsrs	r2, r4, #29
 8007d68:	000c      	movs	r4, r1
 8007d6a:	00e4      	lsls	r4, r4, #3
 8007d6c:	60fc      	str	r4, [r7, #12]
 8007d6e:	68fc      	ldr	r4, [r7, #12]
 8007d70:	4314      	orrs	r4, r2
 8007d72:	60fc      	str	r4, [r7, #12]
 8007d74:	0001      	movs	r1, r0
 8007d76:	00ca      	lsls	r2, r1, #3
 8007d78:	60ba      	str	r2, [r7, #8]
 8007d7a:	3307      	adds	r3, #7
 8007d7c:	08db      	lsrs	r3, r3, #3
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	4669      	mov	r1, sp
 8007d82:	1acb      	subs	r3, r1, r3
 8007d84:	469d      	mov	sp, r3
 8007d86:	466b      	mov	r3, sp
 8007d88:	3300      	adds	r3, #0
 8007d8a:	24c8      	movs	r4, #200	; 0xc8
 8007d8c:	0064      	lsls	r4, r4, #1
 8007d8e:	2218      	movs	r2, #24
 8007d90:	18a2      	adds	r2, r4, r2
 8007d92:	19d1      	adds	r1, r2, r7
 8007d94:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8007d96:	4b16      	ldr	r3, [pc, #88]	; (8007df0 <astronode_send_msn_rr+0x148>)
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f7fb f9dd 	bl	8003158 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8007d9e:	4b13      	ldr	r3, [pc, #76]	; (8007dec <astronode_send_msn_rr+0x144>)
 8007da0:	22cc      	movs	r2, #204	; 0xcc
 8007da2:	0052      	lsls	r2, r2, #1
 8007da4:	189b      	adds	r3, r3, r2
 8007da6:	2218      	movs	r2, #24
 8007da8:	4694      	mov	ip, r2
 8007daa:	44bc      	add	ip, r7
 8007dac:	4463      	add	r3, ip
 8007dae:	22c4      	movs	r2, #196	; 0xc4
 8007db0:	5a9b      	ldrh	r3, [r3, r2]
 8007db2:	0019      	movs	r1, r3
 8007db4:	2318      	movs	r3, #24
 8007db6:	18fb      	adds	r3, r7, r3
 8007db8:	3301      	adds	r3, #1
 8007dba:	4a0e      	ldr	r2, [pc, #56]	; (8007df4 <astronode_send_msn_rr+0x14c>)
 8007dbc:	2018      	movs	r0, #24
 8007dbe:	1820      	adds	r0, r4, r0
 8007dc0:	19c0      	adds	r0, r0, r7
 8007dc2:	6800      	ldr	r0, [r0, #0]
 8007dc4:	f003 fd60 	bl	800b888 <snprintf>
            send_debug_logs(serial_number);
 8007dc8:	2318      	movs	r3, #24
 8007dca:	18e3      	adds	r3, r4, r3
 8007dcc:	19db      	adds	r3, r3, r7
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	0018      	movs	r0, r3
 8007dd2:	f7fb f9c1 	bl	8003158 <send_debug_logs>
 8007dd6:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007dd8:	e003      	b.n	8007de2 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007dda:	4b07      	ldr	r3, [pc, #28]	; (8007df8 <astronode_send_msn_rr+0x150>)
 8007ddc:	0018      	movs	r0, r3
 8007dde:	f7fb f9bb 	bl	8003158 <send_debug_logs>
}
 8007de2:	46c0      	nop			; (mov r8, r8)
 8007de4:	46bd      	mov	sp, r7
 8007de6:	b06d      	add	sp, #436	; 0x1b4
 8007de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dea:	46c0      	nop			; (mov r8, r8)
 8007dec:	fffffe68 	.word	0xfffffe68
 8007df0:	08012cd8 	.word	0x08012cd8
 8007df4:	08012cb8 	.word	0x08012cb8
 8007df8:	08012cf4 	.word	0x08012cf4

08007dfc <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8007dfc:	b5b0      	push	{r4, r5, r7, lr}
 8007dfe:	b0e4      	sub	sp, #400	; 0x190
 8007e00:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007e02:	24c8      	movs	r4, #200	; 0xc8
 8007e04:	193b      	adds	r3, r7, r4
 8007e06:	0018      	movs	r0, r3
 8007e08:	23c6      	movs	r3, #198	; 0xc6
 8007e0a:	001a      	movs	r2, r3
 8007e0c:	2100      	movs	r1, #0
 8007e0e:	f003 fe05 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8007e12:	4b31      	ldr	r3, [pc, #196]	; (8007ed8 <astronode_send_evt_rr+0xdc>)
 8007e14:	25c8      	movs	r5, #200	; 0xc8
 8007e16:	006d      	lsls	r5, r5, #1
 8007e18:	195b      	adds	r3, r3, r5
 8007e1a:	19db      	adds	r3, r3, r7
 8007e1c:	0018      	movs	r0, r3
 8007e1e:	23c6      	movs	r3, #198	; 0xc6
 8007e20:	001a      	movs	r2, r3
 8007e22:	2100      	movs	r1, #0
 8007e24:	f003 fdfa 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007e28:	193b      	adds	r3, r7, r4
 8007e2a:	2265      	movs	r2, #101	; 0x65
 8007e2c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007e2e:	003a      	movs	r2, r7
 8007e30:	193b      	adds	r3, r7, r4
 8007e32:	0011      	movs	r1, r2
 8007e34:	0018      	movs	r0, r3
 8007e36:	f001 f81b 	bl	8008e70 <astronode_transport_send_receive>
 8007e3a:	0003      	movs	r3, r0
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d147      	bne.n	8007ed0 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8007e40:	4b25      	ldr	r3, [pc, #148]	; (8007ed8 <astronode_send_evt_rr+0xdc>)
 8007e42:	195b      	adds	r3, r3, r5
 8007e44:	19db      	adds	r3, r3, r7
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	2be5      	cmp	r3, #229	; 0xe5
 8007e4a:	d141      	bne.n	8007ed0 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8007e4c:	4b22      	ldr	r3, [pc, #136]	; (8007ed8 <astronode_send_evt_rr+0xdc>)
 8007e4e:	195b      	adds	r3, r3, r5
 8007e50:	19db      	adds	r3, r3, r7
 8007e52:	785b      	ldrb	r3, [r3, #1]
 8007e54:	001a      	movs	r2, r3
 8007e56:	2301      	movs	r3, #1
 8007e58:	4013      	ands	r3, r2
 8007e5a:	d006      	beq.n	8007e6a <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8007e5c:	4b1f      	ldr	r3, [pc, #124]	; (8007edc <astronode_send_evt_rr+0xe0>)
 8007e5e:	2201      	movs	r2, #1
 8007e60:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8007e62:	4b1f      	ldr	r3, [pc, #124]	; (8007ee0 <astronode_send_evt_rr+0xe4>)
 8007e64:	0018      	movs	r0, r3
 8007e66:	f7fb f977 	bl	8003158 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8007e6a:	4b1b      	ldr	r3, [pc, #108]	; (8007ed8 <astronode_send_evt_rr+0xdc>)
 8007e6c:	22c8      	movs	r2, #200	; 0xc8
 8007e6e:	0052      	lsls	r2, r2, #1
 8007e70:	189b      	adds	r3, r3, r2
 8007e72:	19db      	adds	r3, r3, r7
 8007e74:	785b      	ldrb	r3, [r3, #1]
 8007e76:	001a      	movs	r2, r3
 8007e78:	2302      	movs	r3, #2
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	d006      	beq.n	8007e8c <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8007e7e:	4b19      	ldr	r3, [pc, #100]	; (8007ee4 <astronode_send_evt_rr+0xe8>)
 8007e80:	2201      	movs	r2, #1
 8007e82:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8007e84:	4b18      	ldr	r3, [pc, #96]	; (8007ee8 <astronode_send_evt_rr+0xec>)
 8007e86:	0018      	movs	r0, r3
 8007e88:	f7fb f966 	bl	8003158 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8007e8c:	4b12      	ldr	r3, [pc, #72]	; (8007ed8 <astronode_send_evt_rr+0xdc>)
 8007e8e:	22c8      	movs	r2, #200	; 0xc8
 8007e90:	0052      	lsls	r2, r2, #1
 8007e92:	189b      	adds	r3, r3, r2
 8007e94:	19db      	adds	r3, r3, r7
 8007e96:	785b      	ldrb	r3, [r3, #1]
 8007e98:	001a      	movs	r2, r3
 8007e9a:	2304      	movs	r3, #4
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	d006      	beq.n	8007eae <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8007ea0:	4b12      	ldr	r3, [pc, #72]	; (8007eec <astronode_send_evt_rr+0xf0>)
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007ea6:	4b12      	ldr	r3, [pc, #72]	; (8007ef0 <astronode_send_evt_rr+0xf4>)
 8007ea8:	0018      	movs	r0, r3
 8007eaa:	f7fb f955 	bl	8003158 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 8007eae:	4b0a      	ldr	r3, [pc, #40]	; (8007ed8 <astronode_send_evt_rr+0xdc>)
 8007eb0:	22c8      	movs	r2, #200	; 0xc8
 8007eb2:	0052      	lsls	r2, r2, #1
 8007eb4:	189b      	adds	r3, r3, r2
 8007eb6:	19db      	adds	r3, r3, r7
 8007eb8:	785b      	ldrb	r3, [r3, #1]
 8007eba:	001a      	movs	r2, r3
 8007ebc:	2308      	movs	r3, #8
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	d006      	beq.n	8007ed0 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8007ec2:	4b0c      	ldr	r3, [pc, #48]	; (8007ef4 <astronode_send_evt_rr+0xf8>)
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007ec8:	4b0b      	ldr	r3, [pc, #44]	; (8007ef8 <astronode_send_evt_rr+0xfc>)
 8007eca:	0018      	movs	r0, r3
 8007ecc:	f7fb f944 	bl	8003158 <send_debug_logs>
            }

        }
    }
}
 8007ed0:	46c0      	nop			; (mov r8, r8)
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	b064      	add	sp, #400	; 0x190
 8007ed6:	bdb0      	pop	{r4, r5, r7, pc}
 8007ed8:	fffffe70 	.word	0xfffffe70
 8007edc:	20000bfc 	.word	0x20000bfc
 8007ee0:	08012d9c 	.word	0x08012d9c
 8007ee4:	20000bfd 	.word	0x20000bfd
 8007ee8:	08012dc0 	.word	0x08012dc0
 8007eec:	20000bfe 	.word	0x20000bfe
 8007ef0:	08012dd8 	.word	0x08012dd8
 8007ef4:	20000bff 	.word	0x20000bff
 8007ef8:	08012dec 	.word	0x08012dec

08007efc <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8007efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007efe:	b0e7      	sub	sp, #412	; 0x19c
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8007f06:	24d0      	movs	r4, #208	; 0xd0
 8007f08:	193b      	adds	r3, r7, r4
 8007f0a:	0018      	movs	r0, r3
 8007f0c:	23c6      	movs	r3, #198	; 0xc6
 8007f0e:	001a      	movs	r2, r3
 8007f10:	2100      	movs	r1, #0
 8007f12:	f003 fd83 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8007f16:	4b56      	ldr	r3, [pc, #344]	; (8008070 <astronode_send_geo_wr+0x174>)
 8007f18:	26cc      	movs	r6, #204	; 0xcc
 8007f1a:	0076      	lsls	r6, r6, #1
 8007f1c:	199b      	adds	r3, r3, r6
 8007f1e:	19db      	adds	r3, r3, r7
 8007f20:	0018      	movs	r0, r3
 8007f22:	23c6      	movs	r3, #198	; 0xc6
 8007f24:	001a      	movs	r2, r3
 8007f26:	2100      	movs	r1, #0
 8007f28:	f003 fd78 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8007f2c:	193b      	adds	r3, r7, r4
 8007f2e:	2235      	movs	r2, #53	; 0x35
 8007f30:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 8007f32:	193b      	adds	r3, r7, r4
 8007f34:	22c4      	movs	r2, #196	; 0xc4
 8007f36:	5a9b      	ldrh	r3, [r3, r2]
 8007f38:	1c5a      	adds	r2, r3, #1
 8007f3a:	b290      	uxth	r0, r2
 8007f3c:	193a      	adds	r2, r7, r4
 8007f3e:	21c4      	movs	r1, #196	; 0xc4
 8007f40:	5250      	strh	r0, [r2, r1]
 8007f42:	0019      	movs	r1, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	193b      	adds	r3, r7, r4
 8007f4a:	185b      	adds	r3, r3, r1
 8007f4c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	1218      	asrs	r0, r3, #8
 8007f52:	0025      	movs	r5, r4
 8007f54:	197b      	adds	r3, r7, r5
 8007f56:	22c4      	movs	r2, #196	; 0xc4
 8007f58:	5a9b      	ldrh	r3, [r3, r2]
 8007f5a:	1c5a      	adds	r2, r3, #1
 8007f5c:	b294      	uxth	r4, r2
 8007f5e:	197a      	adds	r2, r7, r5
 8007f60:	21c4      	movs	r1, #196	; 0xc4
 8007f62:	5254      	strh	r4, [r2, r1]
 8007f64:	0019      	movs	r1, r3
 8007f66:	b2c2      	uxtb	r2, r0
 8007f68:	002c      	movs	r4, r5
 8007f6a:	193b      	adds	r3, r7, r4
 8007f6c:	185b      	adds	r3, r3, r1
 8007f6e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	1418      	asrs	r0, r3, #16
 8007f74:	0025      	movs	r5, r4
 8007f76:	197b      	adds	r3, r7, r5
 8007f78:	22c4      	movs	r2, #196	; 0xc4
 8007f7a:	5a9b      	ldrh	r3, [r3, r2]
 8007f7c:	1c5a      	adds	r2, r3, #1
 8007f7e:	b294      	uxth	r4, r2
 8007f80:	197a      	adds	r2, r7, r5
 8007f82:	21c4      	movs	r1, #196	; 0xc4
 8007f84:	5254      	strh	r4, [r2, r1]
 8007f86:	0019      	movs	r1, r3
 8007f88:	b2c2      	uxtb	r2, r0
 8007f8a:	002c      	movs	r4, r5
 8007f8c:	193b      	adds	r3, r7, r4
 8007f8e:	185b      	adds	r3, r3, r1
 8007f90:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	1618      	asrs	r0, r3, #24
 8007f96:	0025      	movs	r5, r4
 8007f98:	197b      	adds	r3, r7, r5
 8007f9a:	22c4      	movs	r2, #196	; 0xc4
 8007f9c:	5a9b      	ldrh	r3, [r3, r2]
 8007f9e:	1c5a      	adds	r2, r3, #1
 8007fa0:	b294      	uxth	r4, r2
 8007fa2:	197a      	adds	r2, r7, r5
 8007fa4:	21c4      	movs	r1, #196	; 0xc4
 8007fa6:	5254      	strh	r4, [r2, r1]
 8007fa8:	0019      	movs	r1, r3
 8007faa:	b2c2      	uxtb	r2, r0
 8007fac:	002c      	movs	r4, r5
 8007fae:	193b      	adds	r3, r7, r4
 8007fb0:	185b      	adds	r3, r3, r1
 8007fb2:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8007fb4:	193b      	adds	r3, r7, r4
 8007fb6:	22c4      	movs	r2, #196	; 0xc4
 8007fb8:	5a9b      	ldrh	r3, [r3, r2]
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	b290      	uxth	r0, r2
 8007fbe:	193a      	adds	r2, r7, r4
 8007fc0:	21c4      	movs	r1, #196	; 0xc4
 8007fc2:	5250      	strh	r0, [r2, r1]
 8007fc4:	0019      	movs	r1, r3
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	193b      	adds	r3, r7, r4
 8007fcc:	185b      	adds	r3, r3, r1
 8007fce:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	1218      	asrs	r0, r3, #8
 8007fd4:	0025      	movs	r5, r4
 8007fd6:	197b      	adds	r3, r7, r5
 8007fd8:	22c4      	movs	r2, #196	; 0xc4
 8007fda:	5a9b      	ldrh	r3, [r3, r2]
 8007fdc:	1c5a      	adds	r2, r3, #1
 8007fde:	b294      	uxth	r4, r2
 8007fe0:	197a      	adds	r2, r7, r5
 8007fe2:	21c4      	movs	r1, #196	; 0xc4
 8007fe4:	5254      	strh	r4, [r2, r1]
 8007fe6:	0019      	movs	r1, r3
 8007fe8:	b2c2      	uxtb	r2, r0
 8007fea:	002c      	movs	r4, r5
 8007fec:	193b      	adds	r3, r7, r4
 8007fee:	185b      	adds	r3, r3, r1
 8007ff0:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	1418      	asrs	r0, r3, #16
 8007ff6:	0025      	movs	r5, r4
 8007ff8:	197b      	adds	r3, r7, r5
 8007ffa:	22c4      	movs	r2, #196	; 0xc4
 8007ffc:	5a9b      	ldrh	r3, [r3, r2]
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	b294      	uxth	r4, r2
 8008002:	197a      	adds	r2, r7, r5
 8008004:	21c4      	movs	r1, #196	; 0xc4
 8008006:	5254      	strh	r4, [r2, r1]
 8008008:	0019      	movs	r1, r3
 800800a:	b2c2      	uxtb	r2, r0
 800800c:	002c      	movs	r4, r5
 800800e:	193b      	adds	r3, r7, r4
 8008010:	185b      	adds	r3, r3, r1
 8008012:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	1618      	asrs	r0, r3, #24
 8008018:	0025      	movs	r5, r4
 800801a:	197b      	adds	r3, r7, r5
 800801c:	22c4      	movs	r2, #196	; 0xc4
 800801e:	5a9b      	ldrh	r3, [r3, r2]
 8008020:	1c5a      	adds	r2, r3, #1
 8008022:	b294      	uxth	r4, r2
 8008024:	197a      	adds	r2, r7, r5
 8008026:	21c4      	movs	r1, #196	; 0xc4
 8008028:	5254      	strh	r4, [r2, r1]
 800802a:	0019      	movs	r1, r3
 800802c:	b2c2      	uxtb	r2, r0
 800802e:	0028      	movs	r0, r5
 8008030:	183b      	adds	r3, r7, r0
 8008032:	185b      	adds	r3, r3, r1
 8008034:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008036:	2308      	movs	r3, #8
 8008038:	18fa      	adds	r2, r7, r3
 800803a:	183b      	adds	r3, r7, r0
 800803c:	0011      	movs	r1, r2
 800803e:	0018      	movs	r0, r3
 8008040:	f000 ff16 	bl	8008e70 <astronode_transport_send_receive>
 8008044:	0003      	movs	r3, r0
 8008046:	2b01      	cmp	r3, #1
 8008048:	d10e      	bne.n	8008068 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 800804a:	4b09      	ldr	r3, [pc, #36]	; (8008070 <astronode_send_geo_wr+0x174>)
 800804c:	199b      	adds	r3, r3, r6
 800804e:	19db      	adds	r3, r3, r7
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	2bb5      	cmp	r3, #181	; 0xb5
 8008054:	d104      	bne.n	8008060 <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 8008056:	4b07      	ldr	r3, [pc, #28]	; (8008074 <astronode_send_geo_wr+0x178>)
 8008058:	0018      	movs	r0, r3
 800805a:	f7fb f87d 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 800805e:	e003      	b.n	8008068 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 8008060:	4b05      	ldr	r3, [pc, #20]	; (8008078 <astronode_send_geo_wr+0x17c>)
 8008062:	0018      	movs	r0, r3
 8008064:	f7fb f878 	bl	8003158 <send_debug_logs>
}
 8008068:	46c0      	nop			; (mov r8, r8)
 800806a:	46bd      	mov	sp, r7
 800806c:	b067      	add	sp, #412	; 0x19c
 800806e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008070:	fffffe70 	.word	0xfffffe70
 8008074:	08012e00 	.word	0x08012e00
 8008078:	08012e2c 	.word	0x08012e2c

0800807c <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 800807c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800807e:	b0fd      	sub	sp, #500	; 0x1f4
 8008080:	af02      	add	r7, sp, #8
 8008082:	6039      	str	r1, [r7, #0]
 8008084:	0011      	movs	r1, r2
 8008086:	4b4c      	ldr	r3, [pc, #304]	; (80081b8 <astronode_send_pld_er+0x13c>)
 8008088:	26f4      	movs	r6, #244	; 0xf4
 800808a:	0076      	lsls	r6, r6, #1
 800808c:	199b      	adds	r3, r3, r6
 800808e:	19db      	adds	r3, r3, r7
 8008090:	1c02      	adds	r2, r0, #0
 8008092:	801a      	strh	r2, [r3, #0]
 8008094:	4b49      	ldr	r3, [pc, #292]	; (80081bc <astronode_send_pld_er+0x140>)
 8008096:	199b      	adds	r3, r3, r6
 8008098:	19db      	adds	r3, r3, r7
 800809a:	1c0a      	adds	r2, r1, #0
 800809c:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800809e:	2490      	movs	r4, #144	; 0x90
 80080a0:	0064      	lsls	r4, r4, #1
 80080a2:	193b      	adds	r3, r7, r4
 80080a4:	0018      	movs	r0, r3
 80080a6:	23c6      	movs	r3, #198	; 0xc6
 80080a8:	001a      	movs	r2, r3
 80080aa:	2100      	movs	r1, #0
 80080ac:	f003 fcb6 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 80080b0:	4b43      	ldr	r3, [pc, #268]	; (80081c0 <astronode_send_pld_er+0x144>)
 80080b2:	199b      	adds	r3, r3, r6
 80080b4:	19db      	adds	r3, r3, r7
 80080b6:	0018      	movs	r0, r3
 80080b8:	23c6      	movs	r3, #198	; 0xc6
 80080ba:	001a      	movs	r2, r3
 80080bc:	2100      	movs	r1, #0
 80080be:	f003 fcad 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80080c2:	193b      	adds	r3, r7, r4
 80080c4:	2225      	movs	r2, #37	; 0x25
 80080c6:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80080c8:	193b      	adds	r3, r7, r4
 80080ca:	22c4      	movs	r2, #196	; 0xc4
 80080cc:	5a9b      	ldrh	r3, [r3, r2]
 80080ce:	1c5a      	adds	r2, r3, #1
 80080d0:	b290      	uxth	r0, r2
 80080d2:	193a      	adds	r2, r7, r4
 80080d4:	21c4      	movs	r1, #196	; 0xc4
 80080d6:	5250      	strh	r0, [r2, r1]
 80080d8:	0019      	movs	r1, r3
 80080da:	4b37      	ldr	r3, [pc, #220]	; (80081b8 <astronode_send_pld_er+0x13c>)
 80080dc:	199b      	adds	r3, r3, r6
 80080de:	19db      	adds	r3, r3, r7
 80080e0:	881b      	ldrh	r3, [r3, #0]
 80080e2:	b2da      	uxtb	r2, r3
 80080e4:	193b      	adds	r3, r7, r4
 80080e6:	185b      	adds	r3, r3, r1
 80080e8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 80080ea:	4b33      	ldr	r3, [pc, #204]	; (80081b8 <astronode_send_pld_er+0x13c>)
 80080ec:	199b      	adds	r3, r3, r6
 80080ee:	19db      	adds	r3, r3, r7
 80080f0:	881b      	ldrh	r3, [r3, #0]
 80080f2:	0a1b      	lsrs	r3, r3, #8
 80080f4:	b298      	uxth	r0, r3
 80080f6:	0025      	movs	r5, r4
 80080f8:	197b      	adds	r3, r7, r5
 80080fa:	22c4      	movs	r2, #196	; 0xc4
 80080fc:	5a9b      	ldrh	r3, [r3, r2]
 80080fe:	1c5a      	adds	r2, r3, #1
 8008100:	b294      	uxth	r4, r2
 8008102:	197a      	adds	r2, r7, r5
 8008104:	21c4      	movs	r1, #196	; 0xc4
 8008106:	5254      	strh	r4, [r2, r1]
 8008108:	0019      	movs	r1, r3
 800810a:	b2c2      	uxtb	r2, r0
 800810c:	002c      	movs	r4, r5
 800810e:	193b      	adds	r3, r7, r4
 8008110:	185b      	adds	r3, r3, r1
 8008112:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008114:	193b      	adds	r3, r7, r4
 8008116:	22c4      	movs	r2, #196	; 0xc4
 8008118:	5a9b      	ldrh	r3, [r3, r2]
 800811a:	001a      	movs	r2, r3
 800811c:	193b      	adds	r3, r7, r4
 800811e:	189b      	adds	r3, r3, r2
 8008120:	1c58      	adds	r0, r3, #1
 8008122:	4b26      	ldr	r3, [pc, #152]	; (80081bc <astronode_send_pld_er+0x140>)
 8008124:	199b      	adds	r3, r3, r6
 8008126:	19db      	adds	r3, r3, r7
 8008128:	881a      	ldrh	r2, [r3, #0]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	0019      	movs	r1, r3
 800812e:	f003 fd5a 	bl	800bbe6 <memcpy>
    request.payload_len = 2 + payload_length;
 8008132:	4b22      	ldr	r3, [pc, #136]	; (80081bc <astronode_send_pld_er+0x140>)
 8008134:	199b      	adds	r3, r3, r6
 8008136:	19db      	adds	r3, r3, r7
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	3302      	adds	r3, #2
 800813c:	b299      	uxth	r1, r3
 800813e:	193b      	adds	r3, r7, r4
 8008140:	22c4      	movs	r2, #196	; 0xc4
 8008142:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008144:	2358      	movs	r3, #88	; 0x58
 8008146:	18fa      	adds	r2, r7, r3
 8008148:	193b      	adds	r3, r7, r4
 800814a:	0011      	movs	r1, r2
 800814c:	0018      	movs	r0, r3
 800814e:	f000 fe8f 	bl	8008e70 <astronode_transport_send_receive>
 8008152:	0003      	movs	r3, r0
 8008154:	2b01      	cmp	r3, #1
 8008156:	d12a      	bne.n	80081ae <astronode_send_pld_er+0x132>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8008158:	4b19      	ldr	r3, [pc, #100]	; (80081c0 <astronode_send_pld_er+0x144>)
 800815a:	199b      	adds	r3, r3, r6
 800815c:	19db      	adds	r3, r3, r7
 800815e:	781b      	ldrb	r3, [r3, #0]
 8008160:	2ba5      	cmp	r3, #165	; 0xa5
 8008162:	d114      	bne.n	800818e <astronode_send_pld_er+0x112>
        {
        	sprintf ( s , "%s,%d,payload_id:%d queued." , __FILE__ , __LINE__ , payload_id ) ;
 8008164:	4b14      	ldr	r3, [pc, #80]	; (80081b8 <astronode_send_pld_er+0x13c>)
 8008166:	199b      	adds	r3, r3, r6
 8008168:	19db      	adds	r3, r3, r7
 800816a:	881b      	ldrh	r3, [r3, #0]
 800816c:	22ea      	movs	r2, #234	; 0xea
 800816e:	32ff      	adds	r2, #255	; 0xff
 8008170:	0014      	movs	r4, r2
 8008172:	4a14      	ldr	r2, [pc, #80]	; (80081c4 <astronode_send_pld_er+0x148>)
 8008174:	4914      	ldr	r1, [pc, #80]	; (80081c8 <astronode_send_pld_er+0x14c>)
 8008176:	2508      	movs	r5, #8
 8008178:	1978      	adds	r0, r7, r5
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	0023      	movs	r3, r4
 800817e:	f003 fbb7 	bl	800b8f0 <sprintf>
            send_debug_logs ( s ) ;
 8008182:	197b      	adds	r3, r7, r5
 8008184:	0018      	movs	r0, r3
 8008186:	f7fa ffe7 	bl	8003158 <send_debug_logs>
            return true ;
 800818a:	2301      	movs	r3, #1
 800818c:	e010      	b.n	80081b0 <astronode_send_pld_er+0x134>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 800818e:	4b0a      	ldr	r3, [pc, #40]	; (80081b8 <astronode_send_pld_er+0x13c>)
 8008190:	22f4      	movs	r2, #244	; 0xf4
 8008192:	0052      	lsls	r2, r2, #1
 8008194:	189b      	adds	r3, r3, r2
 8008196:	19db      	adds	r3, r3, r7
 8008198:	881a      	ldrh	r2, [r3, #0]
 800819a:	490c      	ldr	r1, [pc, #48]	; (80081cc <astronode_send_pld_er+0x150>)
 800819c:	2408      	movs	r4, #8
 800819e:	193b      	adds	r3, r7, r4
 80081a0:	0018      	movs	r0, r3
 80081a2:	f003 fba5 	bl	800b8f0 <sprintf>
            send_debug_logs ( s ) ;
 80081a6:	193b      	adds	r3, r7, r4
 80081a8:	0018      	movs	r0, r3
 80081aa:	f7fa ffd5 	bl	8003158 <send_debug_logs>
        }
    }
    return false ;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	0018      	movs	r0, r3
 80081b2:	46bd      	mov	sp, r7
 80081b4:	b07b      	add	sp, #492	; 0x1ec
 80081b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081b8:	fffffe1e 	.word	0xfffffe1e
 80081bc:	fffffe1c 	.word	0xfffffe1c
 80081c0:	fffffe70 	.word	0xfffffe70
 80081c4:	08012ea4 	.word	0x08012ea4
 80081c8:	08012ed0 	.word	0x08012ed0
 80081cc:	08012eec 	.word	0x08012eec

080081d0 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80081d0:	b5b0      	push	{r4, r5, r7, lr}
 80081d2:	b0e4      	sub	sp, #400	; 0x190
 80081d4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80081d6:	24c8      	movs	r4, #200	; 0xc8
 80081d8:	193b      	adds	r3, r7, r4
 80081da:	0018      	movs	r0, r3
 80081dc:	23c6      	movs	r3, #198	; 0xc6
 80081de:	001a      	movs	r2, r3
 80081e0:	2100      	movs	r1, #0
 80081e2:	f003 fc1b 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 80081e6:	4b15      	ldr	r3, [pc, #84]	; (800823c <astronode_send_pld_fr+0x6c>)
 80081e8:	25c8      	movs	r5, #200	; 0xc8
 80081ea:	006d      	lsls	r5, r5, #1
 80081ec:	195b      	adds	r3, r3, r5
 80081ee:	19db      	adds	r3, r3, r7
 80081f0:	0018      	movs	r0, r3
 80081f2:	23c6      	movs	r3, #198	; 0xc6
 80081f4:	001a      	movs	r2, r3
 80081f6:	2100      	movs	r1, #0
 80081f8:	f003 fc10 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 80081fc:	193b      	adds	r3, r7, r4
 80081fe:	2227      	movs	r2, #39	; 0x27
 8008200:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008202:	003a      	movs	r2, r7
 8008204:	193b      	adds	r3, r7, r4
 8008206:	0011      	movs	r1, r2
 8008208:	0018      	movs	r0, r3
 800820a:	f000 fe31 	bl	8008e70 <astronode_transport_send_receive>
 800820e:	0003      	movs	r3, r0
 8008210:	2b01      	cmp	r3, #1
 8008212:	d10e      	bne.n	8008232 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8008214:	4b09      	ldr	r3, [pc, #36]	; (800823c <astronode_send_pld_fr+0x6c>)
 8008216:	195b      	adds	r3, r3, r5
 8008218:	19db      	adds	r3, r3, r7
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	2ba7      	cmp	r3, #167	; 0xa7
 800821e:	d104      	bne.n	800822a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8008220:	4b07      	ldr	r3, [pc, #28]	; (8008240 <astronode_send_pld_fr+0x70>)
 8008222:	0018      	movs	r0, r3
 8008224:	f7fa ff98 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8008228:	e003      	b.n	8008232 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 800822a:	4b06      	ldr	r3, [pc, #24]	; (8008244 <astronode_send_pld_fr+0x74>)
 800822c:	0018      	movs	r0, r3
 800822e:	f7fa ff93 	bl	8003158 <send_debug_logs>
}
 8008232:	46c0      	nop			; (mov r8, r8)
 8008234:	46bd      	mov	sp, r7
 8008236:	b064      	add	sp, #400	; 0x190
 8008238:	bdb0      	pop	{r4, r5, r7, pc}
 800823a:	46c0      	nop			; (mov r8, r8)
 800823c:	fffffe70 	.word	0xfffffe70
 8008240:	08012f1c 	.word	0x08012f1c
 8008244:	08012f54 	.word	0x08012f54

08008248 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8008248:	b5b0      	push	{r4, r5, r7, lr}
 800824a:	b0e4      	sub	sp, #400	; 0x190
 800824c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800824e:	24c8      	movs	r4, #200	; 0xc8
 8008250:	193b      	adds	r3, r7, r4
 8008252:	0018      	movs	r0, r3
 8008254:	23c6      	movs	r3, #198	; 0xc6
 8008256:	001a      	movs	r2, r3
 8008258:	2100      	movs	r1, #0
 800825a:	f003 fbdf 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 800825e:	4b16      	ldr	r3, [pc, #88]	; (80082b8 <astronode_send_res_cr+0x70>)
 8008260:	25c8      	movs	r5, #200	; 0xc8
 8008262:	006d      	lsls	r5, r5, #1
 8008264:	195b      	adds	r3, r3, r5
 8008266:	19db      	adds	r3, r3, r7
 8008268:	0018      	movs	r0, r3
 800826a:	23c6      	movs	r3, #198	; 0xc6
 800826c:	001a      	movs	r2, r3
 800826e:	2100      	movs	r1, #0
 8008270:	f003 fbd4 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8008274:	193b      	adds	r3, r7, r4
 8008276:	2255      	movs	r2, #85	; 0x55
 8008278:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800827a:	003a      	movs	r2, r7
 800827c:	193b      	adds	r3, r7, r4
 800827e:	0011      	movs	r1, r2
 8008280:	0018      	movs	r0, r3
 8008282:	f000 fdf5 	bl	8008e70 <astronode_transport_send_receive>
 8008286:	0003      	movs	r3, r0
 8008288:	2b01      	cmp	r3, #1
 800828a:	d111      	bne.n	80082b0 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 800828c:	4b0a      	ldr	r3, [pc, #40]	; (80082b8 <astronode_send_res_cr+0x70>)
 800828e:	195b      	adds	r3, r3, r5
 8008290:	19db      	adds	r3, r3, r7
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	2bd5      	cmp	r3, #213	; 0xd5
 8008296:	d107      	bne.n	80082a8 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8008298:	4b08      	ldr	r3, [pc, #32]	; (80082bc <astronode_send_res_cr+0x74>)
 800829a:	2200      	movs	r2, #0
 800829c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 800829e:	4b08      	ldr	r3, [pc, #32]	; (80082c0 <astronode_send_res_cr+0x78>)
 80082a0:	0018      	movs	r0, r3
 80082a2:	f7fa ff59 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80082a6:	e003      	b.n	80082b0 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80082a8:	4b06      	ldr	r3, [pc, #24]	; (80082c4 <astronode_send_res_cr+0x7c>)
 80082aa:	0018      	movs	r0, r3
 80082ac:	f7fa ff54 	bl	8003158 <send_debug_logs>
}
 80082b0:	46c0      	nop			; (mov r8, r8)
 80082b2:	46bd      	mov	sp, r7
 80082b4:	b064      	add	sp, #400	; 0x190
 80082b6:	bdb0      	pop	{r4, r5, r7, pc}
 80082b8:	fffffe70 	.word	0xfffffe70
 80082bc:	20000bfd 	.word	0x20000bfd
 80082c0:	08012f90 	.word	0x08012f90
 80082c4:	08012fc4 	.word	0x08012fc4

080082c8 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80082c8:	b5b0      	push	{r4, r5, r7, lr}
 80082ca:	b0fa      	sub	sp, #488	; 0x1e8
 80082cc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80082ce:	258e      	movs	r5, #142	; 0x8e
 80082d0:	006d      	lsls	r5, r5, #1
 80082d2:	197b      	adds	r3, r7, r5
 80082d4:	0018      	movs	r0, r3
 80082d6:	23c6      	movs	r3, #198	; 0xc6
 80082d8:	001a      	movs	r2, r3
 80082da:	2100      	movs	r1, #0
 80082dc:	f003 fb9e 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0} ;
 80082e0:	4b28      	ldr	r3, [pc, #160]	; (8008384 <astronode_send_rtc_rr+0xbc>)
 80082e2:	24f4      	movs	r4, #244	; 0xf4
 80082e4:	0064      	lsls	r4, r4, #1
 80082e6:	191b      	adds	r3, r3, r4
 80082e8:	19db      	adds	r3, r3, r7
 80082ea:	0018      	movs	r0, r3
 80082ec:	23c6      	movs	r3, #198	; 0xc6
 80082ee:	001a      	movs	r2, r3
 80082f0:	2100      	movs	r1, #0
 80082f2:	f003 fb93 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 80082f6:	197b      	adds	r3, r7, r5
 80082f8:	2217      	movs	r2, #23
 80082fa:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80082fc:	2354      	movs	r3, #84	; 0x54
 80082fe:	18fa      	adds	r2, r7, r3
 8008300:	197b      	adds	r3, r7, r5
 8008302:	0011      	movs	r1, r2
 8008304:	0018      	movs	r0, r3
 8008306:	f000 fdb3 	bl	8008e70 <astronode_transport_send_receive>
 800830a:	0003      	movs	r3, r0
 800830c:	2b01      	cmp	r3, #1
 800830e:	d133      	bne.n	8008378 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8008310:	4b1c      	ldr	r3, [pc, #112]	; (8008384 <astronode_send_rtc_rr+0xbc>)
 8008312:	0021      	movs	r1, r4
 8008314:	185b      	adds	r3, r3, r1
 8008316:	19db      	adds	r3, r3, r7
 8008318:	781b      	ldrb	r3, [r3, #0]
 800831a:	2b97      	cmp	r3, #151	; 0x97
 800831c:	d128      	bne.n	8008370 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 800831e:	4b19      	ldr	r3, [pc, #100]	; (8008384 <astronode_send_rtc_rr+0xbc>)
 8008320:	185b      	adds	r3, r3, r1
 8008322:	19db      	adds	r3, r3, r7
 8008324:	785b      	ldrb	r3, [r3, #1]
 8008326:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8008328:	4b16      	ldr	r3, [pc, #88]	; (8008384 <astronode_send_rtc_rr+0xbc>)
 800832a:	185b      	adds	r3, r3, r1
 800832c:	19db      	adds	r3, r3, r7
 800832e:	789b      	ldrb	r3, [r3, #2]
 8008330:	021b      	lsls	r3, r3, #8
 8008332:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8008334:	4b13      	ldr	r3, [pc, #76]	; (8008384 <astronode_send_rtc_rr+0xbc>)
 8008336:	185b      	adds	r3, r3, r1
 8008338:	19db      	adds	r3, r3, r7
 800833a:	78db      	ldrb	r3, [r3, #3]
 800833c:	041b      	lsls	r3, r3, #16
 800833e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8008340:	4b10      	ldr	r3, [pc, #64]	; (8008384 <astronode_send_rtc_rr+0xbc>)
 8008342:	185b      	adds	r3, r3, r1
 8008344:	19db      	adds	r3, r3, r7
 8008346:	791b      	ldrb	r3, [r3, #4]
 8008348:	061b      	lsls	r3, r3, #24
 800834a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 800834c:	24f2      	movs	r4, #242	; 0xf2
 800834e:	0064      	lsls	r4, r4, #1
 8008350:	193a      	adds	r2, r7, r4
 8008352:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8008354:	193b      	adds	r3, r7, r4
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	490b      	ldr	r1, [pc, #44]	; (8008388 <astronode_send_rtc_rr+0xc0>)
 800835a:	1d3b      	adds	r3, r7, #4
 800835c:	0018      	movs	r0, r3
 800835e:	f003 fac7 	bl	800b8f0 <sprintf>
            send_debug_logs ( str ) ;
 8008362:	1d3b      	adds	r3, r7, #4
 8008364:	0018      	movs	r0, r3
 8008366:	f7fa fef7 	bl	8003158 <send_debug_logs>
            return rtc_time ;
 800836a:	193b      	adds	r3, r7, r4
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	e004      	b.n	800837a <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8008370:	4b06      	ldr	r3, [pc, #24]	; (800838c <astronode_send_rtc_rr+0xc4>)
 8008372:	0018      	movs	r0, r3
 8008374:	f7fa fef0 	bl	8003158 <send_debug_logs>
        }
    }
    return 0 ;
 8008378:	2300      	movs	r3, #0
}
 800837a:	0018      	movs	r0, r3
 800837c:	46bd      	mov	sp, r7
 800837e:	b07a      	add	sp, #488	; 0x1e8
 8008380:	bdb0      	pop	{r4, r5, r7, pc}
 8008382:	46c0      	nop			; (mov r8, r8)
 8008384:	fffffe6c 	.word	0xfffffe6c
 8008388:	08012ff0 	.word	0x08012ff0
 800838c:	08013030 	.word	0x08013030

08008390 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8008390:	b5b0      	push	{r4, r5, r7, lr}
 8008392:	b0f8      	sub	sp, #480	; 0x1e0
 8008394:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008396:	258c      	movs	r5, #140	; 0x8c
 8008398:	006d      	lsls	r5, r5, #1
 800839a:	197b      	adds	r3, r7, r5
 800839c:	0018      	movs	r0, r3
 800839e:	23c6      	movs	r3, #198	; 0xc6
 80083a0:	001a      	movs	r2, r3
 80083a2:	2100      	movs	r1, #0
 80083a4:	f003 fb3a 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 80083a8:	4b21      	ldr	r3, [pc, #132]	; (8008430 <astronode_send_sak_rr+0xa0>)
 80083aa:	24f0      	movs	r4, #240	; 0xf0
 80083ac:	0064      	lsls	r4, r4, #1
 80083ae:	191b      	adds	r3, r3, r4
 80083b0:	19db      	adds	r3, r3, r7
 80083b2:	0018      	movs	r0, r3
 80083b4:	23c6      	movs	r3, #198	; 0xc6
 80083b6:	001a      	movs	r2, r3
 80083b8:	2100      	movs	r1, #0
 80083ba:	f003 fb2f 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80083be:	197b      	adds	r3, r7, r5
 80083c0:	2245      	movs	r2, #69	; 0x45
 80083c2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80083c4:	2350      	movs	r3, #80	; 0x50
 80083c6:	18fa      	adds	r2, r7, r3
 80083c8:	197b      	adds	r3, r7, r5
 80083ca:	0011      	movs	r1, r2
 80083cc:	0018      	movs	r0, r3
 80083ce:	f000 fd4f 	bl	8008e70 <astronode_transport_send_receive>
 80083d2:	0003      	movs	r3, r0
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d126      	bne.n	8008426 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 80083d8:	4b15      	ldr	r3, [pc, #84]	; (8008430 <astronode_send_sak_rr+0xa0>)
 80083da:	191b      	adds	r3, r3, r4
 80083dc:	19db      	adds	r3, r3, r7
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	2bc5      	cmp	r3, #197	; 0xc5
 80083e2:	d11c      	bne.n	800841e <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 80083e4:	4b12      	ldr	r3, [pc, #72]	; (8008430 <astronode_send_sak_rr+0xa0>)
 80083e6:	191b      	adds	r3, r3, r4
 80083e8:	19db      	adds	r3, r3, r7
 80083ea:	785b      	ldrb	r3, [r3, #1]
 80083ec:	b299      	uxth	r1, r3
 80083ee:	4b10      	ldr	r3, [pc, #64]	; (8008430 <astronode_send_sak_rr+0xa0>)
 80083f0:	191b      	adds	r3, r3, r4
 80083f2:	19db      	adds	r3, r3, r7
 80083f4:	789b      	ldrb	r3, [r3, #2]
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	021b      	lsls	r3, r3, #8
 80083fa:	b29a      	uxth	r2, r3
 80083fc:	20ef      	movs	r0, #239	; 0xef
 80083fe:	0040      	lsls	r0, r0, #1
 8008400:	183b      	adds	r3, r7, r0
 8008402:	188a      	adds	r2, r1, r2
 8008404:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8008406:	183b      	adds	r3, r7, r0
 8008408:	881a      	ldrh	r2, [r3, #0]
 800840a:	490a      	ldr	r1, [pc, #40]	; (8008434 <astronode_send_sak_rr+0xa4>)
 800840c:	003b      	movs	r3, r7
 800840e:	0018      	movs	r0, r3
 8008410:	f003 fa6e 	bl	800b8f0 <sprintf>
            send_debug_logs(str);
 8008414:	003b      	movs	r3, r7
 8008416:	0018      	movs	r0, r3
 8008418:	f7fa fe9e 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 800841c:	e003      	b.n	8008426 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 800841e:	4b06      	ldr	r3, [pc, #24]	; (8008438 <astronode_send_sak_rr+0xa8>)
 8008420:	0018      	movs	r0, r3
 8008422:	f7fa fe99 	bl	8003158 <send_debug_logs>
}
 8008426:	46c0      	nop			; (mov r8, r8)
 8008428:	46bd      	mov	sp, r7
 800842a:	b078      	add	sp, #480	; 0x1e0
 800842c:	bdb0      	pop	{r4, r5, r7, pc}
 800842e:	46c0      	nop			; (mov r8, r8)
 8008430:	fffffe70 	.word	0xfffffe70
 8008434:	0801304c 	.word	0x0801304c
 8008438:	08013078 	.word	0x08013078

0800843c <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 800843c:	b5b0      	push	{r4, r5, r7, lr}
 800843e:	b0e4      	sub	sp, #400	; 0x190
 8008440:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008442:	24c8      	movs	r4, #200	; 0xc8
 8008444:	193b      	adds	r3, r7, r4
 8008446:	0018      	movs	r0, r3
 8008448:	23c6      	movs	r3, #198	; 0xc6
 800844a:	001a      	movs	r2, r3
 800844c:	2100      	movs	r1, #0
 800844e:	f003 fae5 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8008452:	4b16      	ldr	r3, [pc, #88]	; (80084ac <astronode_send_sak_cr+0x70>)
 8008454:	25c8      	movs	r5, #200	; 0xc8
 8008456:	006d      	lsls	r5, r5, #1
 8008458:	195b      	adds	r3, r3, r5
 800845a:	19db      	adds	r3, r3, r7
 800845c:	0018      	movs	r0, r3
 800845e:	23c6      	movs	r3, #198	; 0xc6
 8008460:	001a      	movs	r2, r3
 8008462:	2100      	movs	r1, #0
 8008464:	f003 fada 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8008468:	193b      	adds	r3, r7, r4
 800846a:	2246      	movs	r2, #70	; 0x46
 800846c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800846e:	003a      	movs	r2, r7
 8008470:	193b      	adds	r3, r7, r4
 8008472:	0011      	movs	r1, r2
 8008474:	0018      	movs	r0, r3
 8008476:	f000 fcfb 	bl	8008e70 <astronode_transport_send_receive>
 800847a:	0003      	movs	r3, r0
 800847c:	2b01      	cmp	r3, #1
 800847e:	d111      	bne.n	80084a4 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8008480:	4b0a      	ldr	r3, [pc, #40]	; (80084ac <astronode_send_sak_cr+0x70>)
 8008482:	195b      	adds	r3, r3, r5
 8008484:	19db      	adds	r3, r3, r7
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	2bc6      	cmp	r3, #198	; 0xc6
 800848a:	d107      	bne.n	800849c <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 800848c:	4b08      	ldr	r3, [pc, #32]	; (80084b0 <astronode_send_sak_cr+0x74>)
 800848e:	2200      	movs	r2, #0
 8008490:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8008492:	4b08      	ldr	r3, [pc, #32]	; (80084b4 <astronode_send_sak_cr+0x78>)
 8008494:	0018      	movs	r0, r3
 8008496:	f7fa fe5f 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 800849a:	e003      	b.n	80084a4 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 800849c:	4b06      	ldr	r3, [pc, #24]	; (80084b8 <astronode_send_sak_cr+0x7c>)
 800849e:	0018      	movs	r0, r3
 80084a0:	f7fa fe5a 	bl	8003158 <send_debug_logs>
}
 80084a4:	46c0      	nop			; (mov r8, r8)
 80084a6:	46bd      	mov	sp, r7
 80084a8:	b064      	add	sp, #400	; 0x190
 80084aa:	bdb0      	pop	{r4, r5, r7, pc}
 80084ac:	fffffe70 	.word	0xfffffe70
 80084b0:	20000bfc 	.word	0x20000bfc
 80084b4:	080130ac 	.word	0x080130ac
 80084b8:	080130d4 	.word	0x080130d4

080084bc <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80084bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084be:	b0ed      	sub	sp, #436	; 0x1b4
 80084c0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80084c2:	21c8      	movs	r1, #200	; 0xc8
 80084c4:	2318      	movs	r3, #24
 80084c6:	18cb      	adds	r3, r1, r3
 80084c8:	19db      	adds	r3, r3, r7
 80084ca:	0018      	movs	r0, r3
 80084cc:	23c6      	movs	r3, #198	; 0xc6
 80084ce:	001a      	movs	r2, r3
 80084d0:	2100      	movs	r1, #0
 80084d2:	f003 faa3 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 80084d6:	4b4a      	ldr	r3, [pc, #296]	; (8008600 <astronode_send_mpn_rr+0x144>)
 80084d8:	26cc      	movs	r6, #204	; 0xcc
 80084da:	0076      	lsls	r6, r6, #1
 80084dc:	199b      	adds	r3, r3, r6
 80084de:	2218      	movs	r2, #24
 80084e0:	4694      	mov	ip, r2
 80084e2:	44bc      	add	ip, r7
 80084e4:	4463      	add	r3, ip
 80084e6:	0018      	movs	r0, r3
 80084e8:	23c6      	movs	r3, #198	; 0xc6
 80084ea:	001a      	movs	r2, r3
 80084ec:	2100      	movs	r1, #0
 80084ee:	f003 fa95 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 80084f2:	21c8      	movs	r1, #200	; 0xc8
 80084f4:	2318      	movs	r3, #24
 80084f6:	18cb      	adds	r3, r1, r3
 80084f8:	19db      	adds	r3, r3, r7
 80084fa:	221b      	movs	r2, #27
 80084fc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80084fe:	2318      	movs	r3, #24
 8008500:	18fa      	adds	r2, r7, r3
 8008502:	2318      	movs	r3, #24
 8008504:	18cb      	adds	r3, r1, r3
 8008506:	19db      	adds	r3, r3, r7
 8008508:	0011      	movs	r1, r2
 800850a:	0018      	movs	r0, r3
 800850c:	f000 fcb0 	bl	8008e70 <astronode_transport_send_receive>
 8008510:	0003      	movs	r3, r0
 8008512:	2b01      	cmp	r3, #1
 8008514:	d16f      	bne.n	80085f6 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8008516:	4b3a      	ldr	r3, [pc, #232]	; (8008600 <astronode_send_mpn_rr+0x144>)
 8008518:	0032      	movs	r2, r6
 800851a:	189b      	adds	r3, r3, r2
 800851c:	2118      	movs	r1, #24
 800851e:	468c      	mov	ip, r1
 8008520:	44bc      	add	ip, r7
 8008522:	4463      	add	r3, ip
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	2b9b      	cmp	r3, #155	; 0x9b
 8008528:	d161      	bne.n	80085ee <astronode_send_mpn_rr+0x132>
        {
 800852a:	466b      	mov	r3, sp
 800852c:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 800852e:	4b34      	ldr	r3, [pc, #208]	; (8008600 <astronode_send_mpn_rr+0x144>)
 8008530:	189b      	adds	r3, r3, r2
 8008532:	2218      	movs	r2, #24
 8008534:	4694      	mov	ip, r2
 8008536:	44bc      	add	ip, r7
 8008538:	4463      	add	r3, ip
 800853a:	22c4      	movs	r2, #196	; 0xc4
 800853c:	5a9b      	ldrh	r3, [r3, r2]
 800853e:	001a      	movs	r2, r3
 8008540:	3a01      	subs	r2, #1
 8008542:	21ca      	movs	r1, #202	; 0xca
 8008544:	0049      	lsls	r1, r1, #1
 8008546:	2018      	movs	r0, #24
 8008548:	1809      	adds	r1, r1, r0
 800854a:	19c9      	adds	r1, r1, r7
 800854c:	600a      	str	r2, [r1, #0]
 800854e:	001c      	movs	r4, r3
 8008550:	2200      	movs	r2, #0
 8008552:	0015      	movs	r5, r2
 8008554:	0020      	movs	r0, r4
 8008556:	0029      	movs	r1, r5
 8008558:	0004      	movs	r4, r0
 800855a:	0f62      	lsrs	r2, r4, #29
 800855c:	000c      	movs	r4, r1
 800855e:	00e4      	lsls	r4, r4, #3
 8008560:	617c      	str	r4, [r7, #20]
 8008562:	697c      	ldr	r4, [r7, #20]
 8008564:	4314      	orrs	r4, r2
 8008566:	617c      	str	r4, [r7, #20]
 8008568:	0001      	movs	r1, r0
 800856a:	00c9      	lsls	r1, r1, #3
 800856c:	6139      	str	r1, [r7, #16]
 800856e:	603b      	str	r3, [r7, #0]
 8008570:	2200      	movs	r2, #0
 8008572:	607a      	str	r2, [r7, #4]
 8008574:	6838      	ldr	r0, [r7, #0]
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	0004      	movs	r4, r0
 800857a:	0f62      	lsrs	r2, r4, #29
 800857c:	000c      	movs	r4, r1
 800857e:	00e4      	lsls	r4, r4, #3
 8008580:	60fc      	str	r4, [r7, #12]
 8008582:	68fc      	ldr	r4, [r7, #12]
 8008584:	4314      	orrs	r4, r2
 8008586:	60fc      	str	r4, [r7, #12]
 8008588:	0001      	movs	r1, r0
 800858a:	00ca      	lsls	r2, r1, #3
 800858c:	60ba      	str	r2, [r7, #8]
 800858e:	3307      	adds	r3, #7
 8008590:	08db      	lsrs	r3, r3, #3
 8008592:	00db      	lsls	r3, r3, #3
 8008594:	4669      	mov	r1, sp
 8008596:	1acb      	subs	r3, r1, r3
 8008598:	469d      	mov	sp, r3
 800859a:	466b      	mov	r3, sp
 800859c:	3300      	adds	r3, #0
 800859e:	24c8      	movs	r4, #200	; 0xc8
 80085a0:	0064      	lsls	r4, r4, #1
 80085a2:	2218      	movs	r2, #24
 80085a4:	18a2      	adds	r2, r4, r2
 80085a6:	19d1      	adds	r1, r2, r7
 80085a8:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 80085aa:	4b16      	ldr	r3, [pc, #88]	; (8008604 <astronode_send_mpn_rr+0x148>)
 80085ac:	0018      	movs	r0, r3
 80085ae:	f7fa fdd3 	bl	8003158 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 80085b2:	4b13      	ldr	r3, [pc, #76]	; (8008600 <astronode_send_mpn_rr+0x144>)
 80085b4:	22cc      	movs	r2, #204	; 0xcc
 80085b6:	0052      	lsls	r2, r2, #1
 80085b8:	189b      	adds	r3, r3, r2
 80085ba:	2218      	movs	r2, #24
 80085bc:	4694      	mov	ip, r2
 80085be:	44bc      	add	ip, r7
 80085c0:	4463      	add	r3, ip
 80085c2:	22c4      	movs	r2, #196	; 0xc4
 80085c4:	5a9b      	ldrh	r3, [r3, r2]
 80085c6:	0019      	movs	r1, r3
 80085c8:	2318      	movs	r3, #24
 80085ca:	18fb      	adds	r3, r7, r3
 80085cc:	3301      	adds	r3, #1
 80085ce:	4a0e      	ldr	r2, [pc, #56]	; (8008608 <astronode_send_mpn_rr+0x14c>)
 80085d0:	2018      	movs	r0, #24
 80085d2:	1820      	adds	r0, r4, r0
 80085d4:	19c0      	adds	r0, r0, r7
 80085d6:	6800      	ldr	r0, [r0, #0]
 80085d8:	f003 f956 	bl	800b888 <snprintf>
            send_debug_logs(product_number);
 80085dc:	2318      	movs	r3, #24
 80085de:	18e3      	adds	r3, r4, r3
 80085e0:	19db      	adds	r3, r3, r7
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	0018      	movs	r0, r3
 80085e6:	f7fa fdb7 	bl	8003158 <send_debug_logs>
 80085ea:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 80085ec:	e003      	b.n	80085f6 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 80085ee:	4b07      	ldr	r3, [pc, #28]	; (800860c <astronode_send_mpn_rr+0x150>)
 80085f0:	0018      	movs	r0, r3
 80085f2:	f7fa fdb1 	bl	8003158 <send_debug_logs>
}
 80085f6:	46c0      	nop			; (mov r8, r8)
 80085f8:	46bd      	mov	sp, r7
 80085fa:	b06d      	add	sp, #436	; 0x1b4
 80085fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085fe:	46c0      	nop			; (mov r8, r8)
 8008600:	fffffe68 	.word	0xfffffe68
 8008604:	0801319c 	.word	0x0801319c
 8008608:	08012cb8 	.word	0x08012cb8
 800860c:	08012cf4 	.word	0x08012cf4

08008610 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008610:	b5b0      	push	{r4, r5, r7, lr}
 8008612:	b0e4      	sub	sp, #400	; 0x190
 8008614:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008616:	24c8      	movs	r4, #200	; 0xc8
 8008618:	193b      	adds	r3, r7, r4
 800861a:	0018      	movs	r0, r3
 800861c:	23c6      	movs	r3, #198	; 0xc6
 800861e:	001a      	movs	r2, r3
 8008620:	2100      	movs	r1, #0
 8008622:	f003 f9fb 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 8008626:	4b16      	ldr	r3, [pc, #88]	; (8008680 <astronode_send_cmd_cr+0x70>)
 8008628:	25c8      	movs	r5, #200	; 0xc8
 800862a:	006d      	lsls	r5, r5, #1
 800862c:	195b      	adds	r3, r3, r5
 800862e:	19db      	adds	r3, r3, r7
 8008630:	0018      	movs	r0, r3
 8008632:	23c6      	movs	r3, #198	; 0xc6
 8008634:	001a      	movs	r2, r3
 8008636:	2100      	movs	r1, #0
 8008638:	f003 f9f0 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 800863c:	193b      	adds	r3, r7, r4
 800863e:	2248      	movs	r2, #72	; 0x48
 8008640:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008642:	003a      	movs	r2, r7
 8008644:	193b      	adds	r3, r7, r4
 8008646:	0011      	movs	r1, r2
 8008648:	0018      	movs	r0, r3
 800864a:	f000 fc11 	bl	8008e70 <astronode_transport_send_receive>
 800864e:	0003      	movs	r3, r0
 8008650:	2b01      	cmp	r3, #1
 8008652:	d111      	bne.n	8008678 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008654:	4b0a      	ldr	r3, [pc, #40]	; (8008680 <astronode_send_cmd_cr+0x70>)
 8008656:	195b      	adds	r3, r3, r5
 8008658:	19db      	adds	r3, r3, r7
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	2bc8      	cmp	r3, #200	; 0xc8
 800865e:	d107      	bne.n	8008670 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008660:	4b08      	ldr	r3, [pc, #32]	; (8008684 <astronode_send_cmd_cr+0x74>)
 8008662:	2200      	movs	r2, #0
 8008664:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8008666:	4b08      	ldr	r3, [pc, #32]	; (8008688 <astronode_send_cmd_cr+0x78>)
 8008668:	0018      	movs	r0, r3
 800866a:	f7fa fd75 	bl	8003158 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 800866e:	e003      	b.n	8008678 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008670:	4b06      	ldr	r3, [pc, #24]	; (800868c <astronode_send_cmd_cr+0x7c>)
 8008672:	0018      	movs	r0, r3
 8008674:	f7fa fd70 	bl	8003158 <send_debug_logs>
}
 8008678:	46c0      	nop			; (mov r8, r8)
 800867a:	46bd      	mov	sp, r7
 800867c:	b064      	add	sp, #400	; 0x190
 800867e:	bdb0      	pop	{r4, r5, r7, pc}
 8008680:	fffffe70 	.word	0xfffffe70
 8008684:	20000bfe 	.word	0x20000bfe
 8008688:	080135ec 	.word	0x080135ec
 800868c:	08013610 	.word	0x08013610

08008690 <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8008690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008692:	4cac      	ldr	r4, [pc, #688]	; (8008944 <astronode_send_cmd_rr+0x2b4>)
 8008694:	44a5      	add	sp, r4
 8008696:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008698:	218c      	movs	r1, #140	; 0x8c
 800869a:	0049      	lsls	r1, r1, #1
 800869c:	2318      	movs	r3, #24
 800869e:	18cb      	adds	r3, r1, r3
 80086a0:	19db      	adds	r3, r3, r7
 80086a2:	0018      	movs	r0, r3
 80086a4:	23c6      	movs	r3, #198	; 0xc6
 80086a6:	001a      	movs	r2, r3
 80086a8:	2100      	movs	r1, #0
 80086aa:	f003 f9b7 	bl	800ba1c <memset>
    astronode_app_msg_t answer = {0};
 80086ae:	4ba6      	ldr	r3, [pc, #664]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 80086b0:	26f8      	movs	r6, #248	; 0xf8
 80086b2:	0076      	lsls	r6, r6, #1
 80086b4:	199b      	adds	r3, r3, r6
 80086b6:	2218      	movs	r2, #24
 80086b8:	4694      	mov	ip, r2
 80086ba:	44bc      	add	ip, r7
 80086bc:	4463      	add	r3, ip
 80086be:	0018      	movs	r0, r3
 80086c0:	23c6      	movs	r3, #198	; 0xc6
 80086c2:	001a      	movs	r2, r3
 80086c4:	2100      	movs	r1, #0
 80086c6:	f003 f9a9 	bl	800ba1c <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 80086ca:	218c      	movs	r1, #140	; 0x8c
 80086cc:	0049      	lsls	r1, r1, #1
 80086ce:	2318      	movs	r3, #24
 80086d0:	18cb      	adds	r3, r1, r3
 80086d2:	19db      	adds	r3, r3, r7
 80086d4:	2247      	movs	r2, #71	; 0x47
 80086d6:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80086d8:	2350      	movs	r3, #80	; 0x50
 80086da:	2218      	movs	r2, #24
 80086dc:	189b      	adds	r3, r3, r2
 80086de:	19da      	adds	r2, r3, r7
 80086e0:	2318      	movs	r3, #24
 80086e2:	18cb      	adds	r3, r1, r3
 80086e4:	19db      	adds	r3, r3, r7
 80086e6:	0011      	movs	r1, r2
 80086e8:	0018      	movs	r0, r3
 80086ea:	f000 fbc1 	bl	8008e70 <astronode_transport_send_receive>
 80086ee:	0003      	movs	r3, r0
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d000      	beq.n	80086f6 <astronode_send_cmd_rr+0x66>
 80086f4:	e121      	b.n	800893a <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 80086f6:	4b94      	ldr	r3, [pc, #592]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 80086f8:	199b      	adds	r3, r3, r6
 80086fa:	2218      	movs	r2, #24
 80086fc:	4694      	mov	ip, r2
 80086fe:	44bc      	add	ip, r7
 8008700:	4463      	add	r3, ip
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	2bc7      	cmp	r3, #199	; 0xc7
 8008706:	d000      	beq.n	800870a <astronode_send_cmd_rr+0x7a>
 8008708:	e113      	b.n	8008932 <astronode_send_cmd_rr+0x2a2>
        {
 800870a:	466b      	mov	r3, sp
 800870c:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 800870e:	4b8f      	ldr	r3, [pc, #572]	; (800894c <astronode_send_cmd_rr+0x2bc>)
 8008710:	0018      	movs	r0, r3
 8008712:	f7fa fd21 	bl	8003158 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8008716:	4b8c      	ldr	r3, [pc, #560]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 8008718:	21f8      	movs	r1, #248	; 0xf8
 800871a:	0049      	lsls	r1, r1, #1
 800871c:	185b      	adds	r3, r3, r1
 800871e:	2218      	movs	r2, #24
 8008720:	4694      	mov	ip, r2
 8008722:	44bc      	add	ip, r7
 8008724:	4463      	add	r3, ip
 8008726:	785b      	ldrb	r3, [r3, #1]
 8008728:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 800872a:	4b87      	ldr	r3, [pc, #540]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 800872c:	185b      	adds	r3, r3, r1
 800872e:	2018      	movs	r0, #24
 8008730:	4684      	mov	ip, r0
 8008732:	44bc      	add	ip, r7
 8008734:	4463      	add	r3, ip
 8008736:	789b      	ldrb	r3, [r3, #2]
 8008738:	021b      	lsls	r3, r3, #8
 800873a:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 800873c:	4b82      	ldr	r3, [pc, #520]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 800873e:	185b      	adds	r3, r3, r1
 8008740:	2018      	movs	r0, #24
 8008742:	4684      	mov	ip, r0
 8008744:	44bc      	add	ip, r7
 8008746:	4463      	add	r3, ip
 8008748:	78db      	ldrb	r3, [r3, #3]
 800874a:	041b      	lsls	r3, r3, #16
 800874c:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 800874e:	4b7e      	ldr	r3, [pc, #504]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 8008750:	185b      	adds	r3, r3, r1
 8008752:	2118      	movs	r1, #24
 8008754:	468c      	mov	ip, r1
 8008756:	44bc      	add	ip, r7
 8008758:	4463      	add	r3, ip
 800875a:	791b      	ldrb	r3, [r3, #4]
 800875c:	061b      	lsls	r3, r3, #24
 800875e:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008760:	22f4      	movs	r2, #244	; 0xf4
 8008762:	0052      	lsls	r2, r2, #1
 8008764:	2118      	movs	r1, #24
 8008766:	1851      	adds	r1, r2, r1
 8008768:	19c8      	adds	r0, r1, r7
 800876a:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 800876c:	2318      	movs	r3, #24
 800876e:	18d3      	adds	r3, r2, r3
 8008770:	19db      	adds	r3, r3, r7
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	4976      	ldr	r1, [pc, #472]	; (8008950 <astronode_send_cmd_rr+0x2c0>)
 8008776:	2318      	movs	r3, #24
 8008778:	18fb      	adds	r3, r7, r3
 800877a:	0018      	movs	r0, r3
 800877c:	f003 f8b8 	bl	800b8f0 <sprintf>
            send_debug_logs(str);
 8008780:	2318      	movs	r3, #24
 8008782:	18fb      	adds	r3, r7, r3
 8008784:	0018      	movs	r0, r3
 8008786:	f7fa fce7 	bl	8003158 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 800878a:	4b6f      	ldr	r3, [pc, #444]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 800878c:	21f8      	movs	r1, #248	; 0xf8
 800878e:	0049      	lsls	r1, r1, #1
 8008790:	185b      	adds	r3, r3, r1
 8008792:	2218      	movs	r2, #24
 8008794:	4694      	mov	ip, r2
 8008796:	44bc      	add	ip, r7
 8008798:	4463      	add	r3, ip
 800879a:	22c4      	movs	r2, #196	; 0xc4
 800879c:	5a9b      	ldrh	r3, [r3, r2]
 800879e:	2b2c      	cmp	r3, #44	; 0x2c
 80087a0:	d00e      	beq.n	80087c0 <astronode_send_cmd_rr+0x130>
 80087a2:	4b69      	ldr	r3, [pc, #420]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 80087a4:	185b      	adds	r3, r3, r1
 80087a6:	2218      	movs	r2, #24
 80087a8:	4694      	mov	ip, r2
 80087aa:	44bc      	add	ip, r7
 80087ac:	4463      	add	r3, ip
 80087ae:	22c4      	movs	r2, #196	; 0xc4
 80087b0:	5a9b      	ldrh	r3, [r3, r2]
 80087b2:	2b0c      	cmp	r3, #12
 80087b4:	d004      	beq.n	80087c0 <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 80087b6:	4b67      	ldr	r3, [pc, #412]	; (8008954 <astronode_send_cmd_rr+0x2c4>)
 80087b8:	0018      	movs	r0, r3
 80087ba:	f7fa fccd 	bl	8003158 <send_debug_logs>
                return;
 80087be:	e0b6      	b.n	800892e <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 80087c0:	4b61      	ldr	r3, [pc, #388]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 80087c2:	22f8      	movs	r2, #248	; 0xf8
 80087c4:	0052      	lsls	r2, r2, #1
 80087c6:	189b      	adds	r3, r3, r2
 80087c8:	2218      	movs	r2, #24
 80087ca:	4694      	mov	ip, r2
 80087cc:	44bc      	add	ip, r7
 80087ce:	4463      	add	r3, ip
 80087d0:	22c4      	movs	r2, #196	; 0xc4
 80087d2:	5a9b      	ldrh	r3, [r3, r2]
 80087d4:	001a      	movs	r2, r3
 80087d6:	3a01      	subs	r2, #1
 80087d8:	21f2      	movs	r1, #242	; 0xf2
 80087da:	0049      	lsls	r1, r1, #1
 80087dc:	2018      	movs	r0, #24
 80087de:	1809      	adds	r1, r1, r0
 80087e0:	19c9      	adds	r1, r1, r7
 80087e2:	600a      	str	r2, [r1, #0]
 80087e4:	001c      	movs	r4, r3
 80087e6:	2200      	movs	r2, #0
 80087e8:	0015      	movs	r5, r2
 80087ea:	0020      	movs	r0, r4
 80087ec:	0029      	movs	r1, r5
 80087ee:	0004      	movs	r4, r0
 80087f0:	0f62      	lsrs	r2, r4, #29
 80087f2:	000c      	movs	r4, r1
 80087f4:	00e4      	lsls	r4, r4, #3
 80087f6:	617c      	str	r4, [r7, #20]
 80087f8:	697c      	ldr	r4, [r7, #20]
 80087fa:	4314      	orrs	r4, r2
 80087fc:	617c      	str	r4, [r7, #20]
 80087fe:	0001      	movs	r1, r0
 8008800:	00c9      	lsls	r1, r1, #3
 8008802:	6139      	str	r1, [r7, #16]
 8008804:	603b      	str	r3, [r7, #0]
 8008806:	2200      	movs	r2, #0
 8008808:	607a      	str	r2, [r7, #4]
 800880a:	6838      	ldr	r0, [r7, #0]
 800880c:	6879      	ldr	r1, [r7, #4]
 800880e:	0004      	movs	r4, r0
 8008810:	0f62      	lsrs	r2, r4, #29
 8008812:	000c      	movs	r4, r1
 8008814:	00e4      	lsls	r4, r4, #3
 8008816:	60fc      	str	r4, [r7, #12]
 8008818:	68fc      	ldr	r4, [r7, #12]
 800881a:	4314      	orrs	r4, r2
 800881c:	60fc      	str	r4, [r7, #12]
 800881e:	0001      	movs	r1, r0
 8008820:	00ca      	lsls	r2, r1, #3
 8008822:	60ba      	str	r2, [r7, #8]
 8008824:	3307      	adds	r3, #7
 8008826:	08db      	lsrs	r3, r3, #3
 8008828:	00db      	lsls	r3, r3, #3
 800882a:	4669      	mov	r1, sp
 800882c:	1acb      	subs	r3, r1, r3
 800882e:	469d      	mov	sp, r3
 8008830:	466b      	mov	r3, sp
 8008832:	3300      	adds	r3, #0
 8008834:	20f0      	movs	r0, #240	; 0xf0
 8008836:	0040      	lsls	r0, r0, #1
 8008838:	2218      	movs	r2, #24
 800883a:	1882      	adds	r2, r0, r2
 800883c:	19d1      	adds	r1, r2, r7
 800883e:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008840:	4b41      	ldr	r3, [pc, #260]	; (8008948 <astronode_send_cmd_rr+0x2b8>)
 8008842:	22f8      	movs	r2, #248	; 0xf8
 8008844:	0052      	lsls	r2, r2, #1
 8008846:	189b      	adds	r3, r3, r2
 8008848:	2218      	movs	r2, #24
 800884a:	4694      	mov	ip, r2
 800884c:	44bc      	add	ip, r7
 800884e:	4463      	add	r3, ip
 8008850:	22c4      	movs	r2, #196	; 0xc4
 8008852:	5a9b      	ldrh	r3, [r3, r2]
 8008854:	3b03      	subs	r3, #3
 8008856:	0019      	movs	r1, r3
 8008858:	2350      	movs	r3, #80	; 0x50
 800885a:	2218      	movs	r2, #24
 800885c:	189b      	adds	r3, r3, r2
 800885e:	19db      	adds	r3, r3, r7
 8008860:	3305      	adds	r3, #5
 8008862:	4a3d      	ldr	r2, [pc, #244]	; (8008958 <astronode_send_cmd_rr+0x2c8>)
 8008864:	2418      	movs	r4, #24
 8008866:	1900      	adds	r0, r0, r4
 8008868:	19c0      	adds	r0, r0, r7
 800886a:	6800      	ldr	r0, [r0, #0]
 800886c:	f003 f80c 	bl	800b888 <snprintf>
 8008870:	0002      	movs	r2, r0
 8008872:	23ef      	movs	r3, #239	; 0xef
 8008874:	005b      	lsls	r3, r3, #1
 8008876:	2118      	movs	r1, #24
 8008878:	185b      	adds	r3, r3, r1
 800887a:	19db      	adds	r3, r3, r7
 800887c:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 800887e:	23f0      	movs	r3, #240	; 0xf0
 8008880:	33ff      	adds	r3, #255	; 0xff
 8008882:	2218      	movs	r2, #24
 8008884:	189b      	adds	r3, r3, r2
 8008886:	19db      	adds	r3, r3, r7
 8008888:	2200      	movs	r2, #0
 800888a:	701a      	strb	r2, [r3, #0]
 800888c:	e024      	b.n	80088d8 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 800888e:	23f0      	movs	r3, #240	; 0xf0
 8008890:	33ff      	adds	r3, #255	; 0xff
 8008892:	2218      	movs	r2, #24
 8008894:	189b      	adds	r3, r3, r2
 8008896:	19db      	adds	r3, r3, r7
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	22f0      	movs	r2, #240	; 0xf0
 800889c:	0052      	lsls	r2, r2, #1
 800889e:	2118      	movs	r1, #24
 80088a0:	1852      	adds	r2, r2, r1
 80088a2:	19d2      	adds	r2, r2, r7
 80088a4:	6812      	ldr	r2, [r2, #0]
 80088a6:	5cd3      	ldrb	r3, [r2, r3]
 80088a8:	1c5a      	adds	r2, r3, #1
 80088aa:	4b2c      	ldr	r3, [pc, #176]	; (800895c <astronode_send_cmd_rr+0x2cc>)
 80088ac:	18d3      	adds	r3, r2, r3
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	001a      	movs	r2, r3
 80088b2:	2397      	movs	r3, #151	; 0x97
 80088b4:	4013      	ands	r3, r2
 80088b6:	d104      	bne.n	80088c2 <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 80088b8:	4b29      	ldr	r3, [pc, #164]	; (8008960 <astronode_send_cmd_rr+0x2d0>)
 80088ba:	0018      	movs	r0, r3
 80088bc:	f7fa fc4c 	bl	8003158 <send_debug_logs>
                    return;
 80088c0:	e035      	b.n	800892e <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 80088c2:	21f0      	movs	r1, #240	; 0xf0
 80088c4:	31ff      	adds	r1, #255	; 0xff
 80088c6:	2318      	movs	r3, #24
 80088c8:	18cb      	adds	r3, r1, r3
 80088ca:	19db      	adds	r3, r3, r7
 80088cc:	781a      	ldrb	r2, [r3, #0]
 80088ce:	2318      	movs	r3, #24
 80088d0:	18cb      	adds	r3, r1, r3
 80088d2:	19db      	adds	r3, r3, r7
 80088d4:	3201      	adds	r2, #1
 80088d6:	701a      	strb	r2, [r3, #0]
 80088d8:	23f0      	movs	r3, #240	; 0xf0
 80088da:	33ff      	adds	r3, #255	; 0xff
 80088dc:	2218      	movs	r2, #24
 80088de:	189b      	adds	r3, r3, r2
 80088e0:	19db      	adds	r3, r3, r7
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	22ef      	movs	r2, #239	; 0xef
 80088e8:	0052      	lsls	r2, r2, #1
 80088ea:	2118      	movs	r1, #24
 80088ec:	1852      	adds	r2, r2, r1
 80088ee:	19d2      	adds	r2, r2, r7
 80088f0:	8812      	ldrh	r2, [r2, #0]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d8cb      	bhi.n	800888e <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 80088f6:	4b1b      	ldr	r3, [pc, #108]	; (8008964 <astronode_send_cmd_rr+0x2d4>)
 80088f8:	0018      	movs	r0, r3
 80088fa:	f7fa fc2d 	bl	8003158 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 80088fe:	2350      	movs	r3, #80	; 0x50
 8008900:	2218      	movs	r2, #24
 8008902:	189b      	adds	r3, r3, r2
 8008904:	19db      	adds	r3, r3, r7
 8008906:	1d5a      	adds	r2, r3, #5
 8008908:	4917      	ldr	r1, [pc, #92]	; (8008968 <astronode_send_cmd_rr+0x2d8>)
 800890a:	24f0      	movs	r4, #240	; 0xf0
 800890c:	0064      	lsls	r4, r4, #1
 800890e:	2318      	movs	r3, #24
 8008910:	18e3      	adds	r3, r4, r3
 8008912:	19db      	adds	r3, r3, r7
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	0018      	movs	r0, r3
 8008918:	f002 ffea 	bl	800b8f0 <sprintf>
            send_debug_logs(command_content);
 800891c:	2318      	movs	r3, #24
 800891e:	18e3      	adds	r3, r4, r3
 8008920:	19db      	adds	r3, r3, r7
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	0018      	movs	r0, r3
 8008926:	f7fa fc17 	bl	8003158 <send_debug_logs>
 800892a:	46b5      	mov	sp, r6
 800892c:	e005      	b.n	800893a <astronode_send_cmd_rr+0x2aa>
                return;
 800892e:	46b5      	mov	sp, r6
 8008930:	e003      	b.n	800893a <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 8008932:	4b0e      	ldr	r3, [pc, #56]	; (800896c <astronode_send_cmd_rr+0x2dc>)
 8008934:	0018      	movs	r0, r3
 8008936:	f7fa fc0f 	bl	8003158 <send_debug_logs>
        }
    }
}
 800893a:	46bd      	mov	sp, r7
 800893c:	2383      	movs	r3, #131	; 0x83
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	449d      	add	sp, r3
 8008942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008944:	fffffdf4 	.word	0xfffffdf4
 8008948:	fffffe60 	.word	0xfffffe60
 800894c:	08013628 	.word	0x08013628
 8008950:	08013644 	.word	0x08013644
 8008954:	08013694 	.word	0x08013694
 8008958:	08012cb8 	.word	0x08012cb8
 800895c:	080141d0 	.word	0x080141d0
 8008960:	080136a8 	.word	0x080136a8
 8008964:	080136d4 	.word	0x080136d4
 8008968:	080136ec 	.word	0x080136ec
 800896c:	080136f0 	.word	0x080136f0

08008970 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008970:	b580      	push	{r7, lr}
 8008972:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008974:	4b02      	ldr	r3, [pc, #8]	; (8008980 <is_sak_available+0x10>)
 8008976:	781b      	ldrb	r3, [r3, #0]
}
 8008978:	0018      	movs	r0, r3
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	46c0      	nop			; (mov r8, r8)
 8008980:	20000bfc 	.word	0x20000bfc

08008984 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008984:	b580      	push	{r7, lr}
 8008986:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008988:	4b02      	ldr	r3, [pc, #8]	; (8008994 <is_astronode_reset+0x10>)
 800898a:	781b      	ldrb	r3, [r3, #0]
}
 800898c:	0018      	movs	r0, r3
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	46c0      	nop			; (mov r8, r8)
 8008994:	20000bfd 	.word	0x20000bfd

08008998 <is_command_available>:

bool is_command_available()
{
 8008998:	b580      	push	{r7, lr}
 800899a:	af00      	add	r7, sp, #0
    return g_is_command_available;
 800899c:	4b02      	ldr	r3, [pc, #8]	; (80089a8 <is_command_available+0x10>)
 800899e:	781b      	ldrb	r3, [r3, #0]
}
 80089a0:	0018      	movs	r0, r3
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	46c0      	nop			; (mov r8, r8)
 80089a8:	20000bfe 	.word	0x20000bfe

080089ac <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b082      	sub	sp, #8
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	0002      	movs	r2, r0
 80089b4:	6039      	str	r1, [r7, #0]
 80089b6:	1dfb      	adds	r3, r7, #7
 80089b8:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80089ba:	1dfb      	adds	r3, r7, #7
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	2b2f      	cmp	r3, #47	; 0x2f
 80089c0:	d90b      	bls.n	80089da <ascii_to_value+0x2e>
 80089c2:	1dfb      	adds	r3, r7, #7
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	2b39      	cmp	r3, #57	; 0x39
 80089c8:	d807      	bhi.n	80089da <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80089ca:	1dfb      	adds	r3, r7, #7
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	3b30      	subs	r3, #48	; 0x30
 80089d0:	b2da      	uxtb	r2, r3
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	701a      	strb	r2, [r3, #0]
        return true;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e010      	b.n	80089fc <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 80089da:	1dfb      	adds	r3, r7, #7
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	2b40      	cmp	r3, #64	; 0x40
 80089e0:	d90b      	bls.n	80089fa <ascii_to_value+0x4e>
 80089e2:	1dfb      	adds	r3, r7, #7
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	2b46      	cmp	r3, #70	; 0x46
 80089e8:	d807      	bhi.n	80089fa <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 80089ea:	1dfb      	adds	r3, r7, #7
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	3b37      	subs	r3, #55	; 0x37
 80089f0:	b2da      	uxtb	r2, r3
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	701a      	strb	r2, [r3, #0]
        return true;
 80089f6:	2301      	movs	r3, #1
 80089f8:	e000      	b.n	80089fc <ascii_to_value+0x50>
    }
    else
    {
        return false;
 80089fa:	2300      	movs	r3, #0
    }
}
 80089fc:	0018      	movs	r0, r3
 80089fe:	46bd      	mov	sp, r7
 8008a00:	b002      	add	sp, #8
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008a0e:	250e      	movs	r5, #14
 8008a10:	197b      	adds	r3, r7, r5
 8008a12:	2200      	movs	r2, #0
 8008a14:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008a16:	197b      	adds	r3, r7, r5
 8008a18:	881b      	ldrh	r3, [r3, #0]
 8008a1a:	197a      	adds	r2, r7, r5
 8008a1c:	1c59      	adds	r1, r3, #1
 8008a1e:	8011      	strh	r1, [r2, #0]
 8008a20:	001a      	movs	r2, r3
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	189b      	adds	r3, r3, r2
 8008a26:	2202      	movs	r2, #2
 8008a28:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	260a      	movs	r6, #10
 8008a2e:	19bc      	adds	r4, r7, r6
 8008a30:	4a44      	ldr	r2, [pc, #272]	; (8008b44 <astronode_create_request_transport+0x140>)
 8008a32:	2101      	movs	r1, #1
 8008a34:	0018      	movs	r0, r3
 8008a36:	f000 fa7d 	bl	8008f34 <calculate_crc>
 8008a3a:	0003      	movs	r3, r0
 8008a3c:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	1c58      	adds	r0, r3, #1
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	22c4      	movs	r2, #196	; 0xc4
 8008a46:	5a99      	ldrh	r1, [r3, r2]
 8008a48:	19bc      	adds	r4, r7, r6
 8008a4a:	19bb      	adds	r3, r7, r6
 8008a4c:	881b      	ldrh	r3, [r3, #0]
 8008a4e:	001a      	movs	r2, r3
 8008a50:	f000 fa70 	bl	8008f34 <calculate_crc>
 8008a54:	0003      	movs	r3, r0
 8008a56:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008a58:	19bb      	adds	r3, r7, r6
 8008a5a:	881b      	ldrh	r3, [r3, #0]
 8008a5c:	021b      	lsls	r3, r3, #8
 8008a5e:	b21a      	sxth	r2, r3
 8008a60:	0031      	movs	r1, r6
 8008a62:	19bb      	adds	r3, r7, r6
 8008a64:	881b      	ldrh	r3, [r3, #0]
 8008a66:	0a1b      	lsrs	r3, r3, #8
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	b21b      	sxth	r3, r3
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	b21a      	sxth	r2, r3
 8008a70:	187b      	adds	r3, r7, r1
 8008a72:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	7818      	ldrb	r0, [r3, #0]
 8008a78:	197b      	adds	r3, r7, r5
 8008a7a:	881b      	ldrh	r3, [r3, #0]
 8008a7c:	683a      	ldr	r2, [r7, #0]
 8008a7e:	18d3      	adds	r3, r2, r3
 8008a80:	0019      	movs	r1, r3
 8008a82:	f000 fbeb 	bl	800925c <uint8_to_ascii_buffer>
    index += 2;
 8008a86:	197b      	adds	r3, r7, r5
 8008a88:	197a      	adds	r2, r7, r5
 8008a8a:	8812      	ldrh	r2, [r2, #0]
 8008a8c:	3202      	adds	r2, #2
 8008a8e:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008a90:	230c      	movs	r3, #12
 8008a92:	18fb      	adds	r3, r7, r3
 8008a94:	2200      	movs	r2, #0
 8008a96:	801a      	strh	r2, [r3, #0]
 8008a98:	e017      	b.n	8008aca <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008a9a:	240c      	movs	r4, #12
 8008a9c:	193b      	adds	r3, r7, r4
 8008a9e:	881b      	ldrh	r3, [r3, #0]
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	18d3      	adds	r3, r2, r3
 8008aa4:	7858      	ldrb	r0, [r3, #1]
 8008aa6:	250e      	movs	r5, #14
 8008aa8:	197b      	adds	r3, r7, r5
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	683a      	ldr	r2, [r7, #0]
 8008aae:	18d3      	adds	r3, r2, r3
 8008ab0:	0019      	movs	r1, r3
 8008ab2:	f000 fbd3 	bl	800925c <uint8_to_ascii_buffer>
        index += 2;
 8008ab6:	197b      	adds	r3, r7, r5
 8008ab8:	197a      	adds	r2, r7, r5
 8008aba:	8812      	ldrh	r2, [r2, #0]
 8008abc:	3202      	adds	r2, #2
 8008abe:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008ac0:	193b      	adds	r3, r7, r4
 8008ac2:	881a      	ldrh	r2, [r3, #0]
 8008ac4:	193b      	adds	r3, r7, r4
 8008ac6:	3201      	adds	r2, #1
 8008ac8:	801a      	strh	r2, [r3, #0]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	22c4      	movs	r2, #196	; 0xc4
 8008ace:	5a9b      	ldrh	r3, [r3, r2]
 8008ad0:	220c      	movs	r2, #12
 8008ad2:	18ba      	adds	r2, r7, r2
 8008ad4:	8812      	ldrh	r2, [r2, #0]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d3df      	bcc.n	8008a9a <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008ada:	250a      	movs	r5, #10
 8008adc:	197b      	adds	r3, r7, r5
 8008ade:	881b      	ldrh	r3, [r3, #0]
 8008ae0:	0a1b      	lsrs	r3, r3, #8
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	b2d8      	uxtb	r0, r3
 8008ae6:	240e      	movs	r4, #14
 8008ae8:	193b      	adds	r3, r7, r4
 8008aea:	881b      	ldrh	r3, [r3, #0]
 8008aec:	683a      	ldr	r2, [r7, #0]
 8008aee:	18d3      	adds	r3, r2, r3
 8008af0:	0019      	movs	r1, r3
 8008af2:	f000 fbb3 	bl	800925c <uint8_to_ascii_buffer>
    index += 2;
 8008af6:	0021      	movs	r1, r4
 8008af8:	187b      	adds	r3, r7, r1
 8008afa:	187a      	adds	r2, r7, r1
 8008afc:	8812      	ldrh	r2, [r2, #0]
 8008afe:	3202      	adds	r2, #2
 8008b00:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008b02:	197b      	adds	r3, r7, r5
 8008b04:	881b      	ldrh	r3, [r3, #0]
 8008b06:	b2d8      	uxtb	r0, r3
 8008b08:	000c      	movs	r4, r1
 8008b0a:	187b      	adds	r3, r7, r1
 8008b0c:	881b      	ldrh	r3, [r3, #0]
 8008b0e:	683a      	ldr	r2, [r7, #0]
 8008b10:	18d3      	adds	r3, r2, r3
 8008b12:	0019      	movs	r1, r3
 8008b14:	f000 fba2 	bl	800925c <uint8_to_ascii_buffer>
    index += 2;
 8008b18:	0020      	movs	r0, r4
 8008b1a:	183b      	adds	r3, r7, r0
 8008b1c:	183a      	adds	r2, r7, r0
 8008b1e:	8812      	ldrh	r2, [r2, #0]
 8008b20:	3202      	adds	r2, #2
 8008b22:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008b24:	183b      	adds	r3, r7, r0
 8008b26:	881b      	ldrh	r3, [r3, #0]
 8008b28:	183a      	adds	r2, r7, r0
 8008b2a:	1c59      	adds	r1, r3, #1
 8008b2c:	8011      	strh	r1, [r2, #0]
 8008b2e:	001a      	movs	r2, r3
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	189b      	adds	r3, r3, r2
 8008b34:	2203      	movs	r2, #3
 8008b36:	701a      	strb	r2, [r3, #0]

    return index;
 8008b38:	183b      	adds	r3, r7, r0
 8008b3a:	881b      	ldrh	r3, [r3, #0]
}
 8008b3c:	0018      	movs	r0, r3
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	b005      	add	sp, #20
 8008b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b44:	0000ffff 	.word	0x0000ffff

08008b48 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b4a:	b089      	sub	sp, #36	; 0x24
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	607a      	str	r2, [r7, #4]
 8008b52:	230a      	movs	r3, #10
 8008b54:	18fb      	adds	r3, r7, r3
 8008b56:	1c0a      	adds	r2, r1, #0
 8008b58:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	2b02      	cmp	r3, #2
 8008b60:	d005      	beq.n	8008b6e <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8008b62:	4bbd      	ldr	r3, [pc, #756]	; (8008e58 <astronode_decode_answer_transport+0x310>)
 8008b64:	0018      	movs	r0, r3
 8008b66:	f7fa faf7 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	e170      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8008b6e:	210a      	movs	r1, #10
 8008b70:	187b      	adds	r3, r7, r1
 8008b72:	881b      	ldrh	r3, [r3, #0]
 8008b74:	2201      	movs	r2, #1
 8008b76:	4013      	ands	r3, r2
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d103      	bne.n	8008b86 <astronode_decode_answer_transport+0x3e>
 8008b7e:	187b      	adds	r3, r7, r1
 8008b80:	881b      	ldrh	r3, [r3, #0]
 8008b82:	2b07      	cmp	r3, #7
 8008b84:	d805      	bhi.n	8008b92 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008b86:	4bb5      	ldr	r3, [pc, #724]	; (8008e5c <astronode_decode_answer_transport+0x314>)
 8008b88:	0018      	movs	r0, r3
 8008b8a:	f7fa fae5 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	e15e      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8008b92:	230a      	movs	r3, #10
 8008b94:	18fb      	adds	r3, r7, r3
 8008b96:	881b      	ldrh	r3, [r3, #0]
 8008b98:	3b08      	subs	r3, #8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	da00      	bge.n	8008ba0 <astronode_decode_answer_transport+0x58>
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	105b      	asrs	r3, r3, #1
 8008ba2:	b299      	uxth	r1, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	22c4      	movs	r2, #196	; 0xc4
 8008ba8:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008baa:	230a      	movs	r3, #10
 8008bac:	18fb      	adds	r3, r7, r3
 8008bae:	881b      	ldrh	r3, [r3, #0]
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	18d3      	adds	r3, r2, r3
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	2b03      	cmp	r3, #3
 8008bba:	d005      	beq.n	8008bc8 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8008bbc:	4ba8      	ldr	r3, [pc, #672]	; (8008e60 <astronode_decode_answer_transport+0x318>)
 8008bbe:	0018      	movs	r0, r3
 8008bc0:	f7fa faca 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	e143      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008bc8:	2117      	movs	r1, #23
 8008bca:	187b      	adds	r3, r7, r1
 8008bcc:	2200      	movs	r2, #0
 8008bce:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008bd0:	2416      	movs	r4, #22
 8008bd2:	193b      	adds	r3, r7, r4
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	187a      	adds	r2, r7, r1
 8008be0:	0011      	movs	r1, r2
 8008be2:	0018      	movs	r0, r3
 8008be4:	f7ff fee2 	bl	80089ac <ascii_to_value>
 8008be8:	0003      	movs	r3, r0
 8008bea:	001a      	movs	r2, r3
 8008bec:	2301      	movs	r3, #1
 8008bee:	4053      	eors	r3, r2
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10e      	bne.n	8008c14 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	3302      	adds	r3, #2
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	193a      	adds	r2, r7, r4
 8008bfe:	0011      	movs	r1, r2
 8008c00:	0018      	movs	r0, r3
 8008c02:	f7ff fed3 	bl	80089ac <ascii_to_value>
 8008c06:	0003      	movs	r3, r0
 8008c08:	001a      	movs	r2, r3
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	4053      	eors	r3, r2
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d005      	beq.n	8008c20 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008c14:	4b93      	ldr	r3, [pc, #588]	; (8008e64 <astronode_decode_answer_transport+0x31c>)
 8008c16:	0018      	movs	r0, r3
 8008c18:	f7fa fa9e 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	e117      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8008c20:	2317      	movs	r3, #23
 8008c22:	18fb      	adds	r3, r7, r3
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	b2da      	uxtb	r2, r3
 8008c2a:	2316      	movs	r3, #22
 8008c2c:	18fb      	adds	r3, r7, r3
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	18d3      	adds	r3, r2, r3
 8008c32:	b2da      	uxtb	r2, r3
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008c38:	231e      	movs	r3, #30
 8008c3a:	18fb      	adds	r3, r7, r3
 8008c3c:	2203      	movs	r2, #3
 8008c3e:	801a      	strh	r2, [r3, #0]
 8008c40:	231c      	movs	r3, #28
 8008c42:	18fb      	adds	r3, r7, r3
 8008c44:	2200      	movs	r2, #0
 8008c46:	801a      	strh	r2, [r3, #0]
 8008c48:	e045      	b.n	8008cd6 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8008c4a:	241e      	movs	r4, #30
 8008c4c:	193b      	adds	r3, r7, r4
 8008c4e:	881b      	ldrh	r3, [r3, #0]
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	18d3      	adds	r3, r2, r3
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	2217      	movs	r2, #23
 8008c58:	18ba      	adds	r2, r7, r2
 8008c5a:	0011      	movs	r1, r2
 8008c5c:	0018      	movs	r0, r3
 8008c5e:	f7ff fea5 	bl	80089ac <ascii_to_value>
 8008c62:	0003      	movs	r3, r0
 8008c64:	001a      	movs	r2, r3
 8008c66:	2301      	movs	r3, #1
 8008c68:	4053      	eors	r3, r2
 8008c6a:	b2db      	uxtb	r3, r3
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d112      	bne.n	8008c96 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8008c70:	193b      	adds	r3, r7, r4
 8008c72:	881b      	ldrh	r3, [r3, #0]
 8008c74:	3301      	adds	r3, #1
 8008c76:	68fa      	ldr	r2, [r7, #12]
 8008c78:	18d3      	adds	r3, r2, r3
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	2216      	movs	r2, #22
 8008c7e:	18ba      	adds	r2, r7, r2
 8008c80:	0011      	movs	r1, r2
 8008c82:	0018      	movs	r0, r3
 8008c84:	f7ff fe92 	bl	80089ac <ascii_to_value>
 8008c88:	0003      	movs	r3, r0
 8008c8a:	001a      	movs	r2, r3
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	4053      	eors	r3, r2
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d005      	beq.n	8008ca2 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008c96:	4b73      	ldr	r3, [pc, #460]	; (8008e64 <astronode_decode_answer_transport+0x31c>)
 8008c98:	0018      	movs	r0, r3
 8008c9a:	f7fa fa5d 	bl	8003158 <send_debug_logs>
            return RS_FAILURE;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	e0d6      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 8008ca2:	2317      	movs	r3, #23
 8008ca4:	18fb      	adds	r3, r7, r3
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	011b      	lsls	r3, r3, #4
 8008caa:	b2d9      	uxtb	r1, r3
 8008cac:	2316      	movs	r3, #22
 8008cae:	18fb      	adds	r3, r7, r3
 8008cb0:	781a      	ldrb	r2, [r3, #0]
 8008cb2:	201c      	movs	r0, #28
 8008cb4:	183b      	adds	r3, r7, r0
 8008cb6:	881b      	ldrh	r3, [r3, #0]
 8008cb8:	1838      	adds	r0, r7, r0
 8008cba:	1c5c      	adds	r4, r3, #1
 8008cbc:	8004      	strh	r4, [r0, #0]
 8008cbe:	0018      	movs	r0, r3
 8008cc0:	188b      	adds	r3, r1, r2
 8008cc2:	b2da      	uxtb	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	181b      	adds	r3, r3, r0
 8008cc8:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008cca:	221e      	movs	r2, #30
 8008ccc:	18bb      	adds	r3, r7, r2
 8008cce:	18ba      	adds	r2, r7, r2
 8008cd0:	8812      	ldrh	r2, [r2, #0]
 8008cd2:	3202      	adds	r2, #2
 8008cd4:	801a      	strh	r2, [r3, #0]
 8008cd6:	231e      	movs	r3, #30
 8008cd8:	18fb      	adds	r3, r7, r3
 8008cda:	881a      	ldrh	r2, [r3, #0]
 8008cdc:	260a      	movs	r6, #10
 8008cde:	19bb      	adds	r3, r7, r6
 8008ce0:	881b      	ldrh	r3, [r3, #0]
 8008ce2:	3b05      	subs	r3, #5
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	dbb0      	blt.n	8008c4a <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	251a      	movs	r5, #26
 8008cec:	197c      	adds	r4, r7, r5
 8008cee:	4a5e      	ldr	r2, [pc, #376]	; (8008e68 <astronode_decode_answer_transport+0x320>)
 8008cf0:	2101      	movs	r1, #1
 8008cf2:	0018      	movs	r0, r3
 8008cf4:	f000 f91e 	bl	8008f34 <calculate_crc>
 8008cf8:	0003      	movs	r3, r0
 8008cfa:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	1c58      	adds	r0, r3, #1
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	22c4      	movs	r2, #196	; 0xc4
 8008d04:	5a99      	ldrh	r1, [r3, r2]
 8008d06:	197c      	adds	r4, r7, r5
 8008d08:	197b      	adds	r3, r7, r5
 8008d0a:	881b      	ldrh	r3, [r3, #0]
 8008d0c:	001a      	movs	r2, r3
 8008d0e:	f000 f911 	bl	8008f34 <calculate_crc>
 8008d12:	0003      	movs	r3, r0
 8008d14:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008d16:	197b      	adds	r3, r7, r5
 8008d18:	881b      	ldrh	r3, [r3, #0]
 8008d1a:	021b      	lsls	r3, r3, #8
 8008d1c:	b21a      	sxth	r2, r3
 8008d1e:	0029      	movs	r1, r5
 8008d20:	197b      	adds	r3, r7, r5
 8008d22:	881b      	ldrh	r3, [r3, #0]
 8008d24:	0a1b      	lsrs	r3, r3, #8
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	b21b      	sxth	r3, r3
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	b21a      	sxth	r2, r3
 8008d2e:	187b      	adds	r3, r7, r1
 8008d30:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8008d32:	19bb      	adds	r3, r7, r6
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	3b05      	subs	r3, #5
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	18d3      	adds	r3, r2, r3
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	2217      	movs	r2, #23
 8008d40:	18ba      	adds	r2, r7, r2
 8008d42:	0011      	movs	r1, r2
 8008d44:	0018      	movs	r0, r3
 8008d46:	f7ff fe31 	bl	80089ac <ascii_to_value>
 8008d4a:	0003      	movs	r3, r0
 8008d4c:	001a      	movs	r2, r3
 8008d4e:	2301      	movs	r3, #1
 8008d50:	4053      	eors	r3, r2
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d112      	bne.n	8008d7e <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8008d58:	19bb      	adds	r3, r7, r6
 8008d5a:	881b      	ldrh	r3, [r3, #0]
 8008d5c:	3b04      	subs	r3, #4
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	18d3      	adds	r3, r2, r3
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	2216      	movs	r2, #22
 8008d66:	18ba      	adds	r2, r7, r2
 8008d68:	0011      	movs	r1, r2
 8008d6a:	0018      	movs	r0, r3
 8008d6c:	f7ff fe1e 	bl	80089ac <ascii_to_value>
 8008d70:	0003      	movs	r3, r0
 8008d72:	001a      	movs	r2, r3
 8008d74:	2301      	movs	r3, #1
 8008d76:	4053      	eors	r3, r2
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d005      	beq.n	8008d8a <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008d7e:	4b39      	ldr	r3, [pc, #228]	; (8008e64 <astronode_decode_answer_transport+0x31c>)
 8008d80:	0018      	movs	r0, r3
 8008d82:	f7fa f9e9 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008d86:	2300      	movs	r3, #0
 8008d88:	e062      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8008d8a:	2017      	movs	r0, #23
 8008d8c:	183b      	adds	r3, r7, r0
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	031b      	lsls	r3, r3, #12
 8008d94:	b299      	uxth	r1, r3
 8008d96:	2416      	movs	r4, #22
 8008d98:	193b      	adds	r3, r7, r4
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	021b      	lsls	r3, r3, #8
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	2318      	movs	r3, #24
 8008da4:	18fb      	adds	r3, r7, r3
 8008da6:	188a      	adds	r2, r1, r2
 8008da8:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8008daa:	250a      	movs	r5, #10
 8008dac:	197b      	adds	r3, r7, r5
 8008dae:	881b      	ldrh	r3, [r3, #0]
 8008db0:	3b03      	subs	r3, #3
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	18d3      	adds	r3, r2, r3
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	183a      	adds	r2, r7, r0
 8008dba:	0011      	movs	r1, r2
 8008dbc:	0018      	movs	r0, r3
 8008dbe:	f7ff fdf5 	bl	80089ac <ascii_to_value>
 8008dc2:	0003      	movs	r3, r0
 8008dc4:	001a      	movs	r2, r3
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	4053      	eors	r3, r2
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d111      	bne.n	8008df4 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 8008dd0:	197b      	adds	r3, r7, r5
 8008dd2:	881b      	ldrh	r3, [r3, #0]
 8008dd4:	3b02      	subs	r3, #2
 8008dd6:	68fa      	ldr	r2, [r7, #12]
 8008dd8:	18d3      	adds	r3, r2, r3
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	193a      	adds	r2, r7, r4
 8008dde:	0011      	movs	r1, r2
 8008de0:	0018      	movs	r0, r3
 8008de2:	f7ff fde3 	bl	80089ac <ascii_to_value>
 8008de6:	0003      	movs	r3, r0
 8008de8:	001a      	movs	r2, r3
 8008dea:	2301      	movs	r3, #1
 8008dec:	4053      	eors	r3, r2
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d005      	beq.n	8008e00 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008df4:	4b1b      	ldr	r3, [pc, #108]	; (8008e64 <astronode_decode_answer_transport+0x31c>)
 8008df6:	0018      	movs	r0, r3
 8008df8:	f7fa f9ae 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	e027      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8008e00:	2317      	movs	r3, #23
 8008e02:	18fb      	adds	r3, r7, r3
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	011b      	lsls	r3, r3, #4
 8008e0a:	b29a      	uxth	r2, r3
 8008e0c:	2316      	movs	r3, #22
 8008e0e:	18fb      	adds	r3, r7, r3
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	18d3      	adds	r3, r2, r3
 8008e16:	b299      	uxth	r1, r3
 8008e18:	2018      	movs	r0, #24
 8008e1a:	183b      	adds	r3, r7, r0
 8008e1c:	183a      	adds	r2, r7, r0
 8008e1e:	8812      	ldrh	r2, [r2, #0]
 8008e20:	188a      	adds	r2, r1, r2
 8008e22:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008e24:	183a      	adds	r2, r7, r0
 8008e26:	231a      	movs	r3, #26
 8008e28:	18fb      	adds	r3, r7, r3
 8008e2a:	8812      	ldrh	r2, [r2, #0]
 8008e2c:	881b      	ldrh	r3, [r3, #0]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d005      	beq.n	8008e3e <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8008e32:	4b0e      	ldr	r3, [pc, #56]	; (8008e6c <astronode_decode_answer_transport+0x324>)
 8008e34:	0018      	movs	r0, r3
 8008e36:	f7fa f98f 	bl	8003158 <send_debug_logs>
        return RS_FAILURE;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	e008      	b.n	8008e50 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	2bff      	cmp	r3, #255	; 0xff
 8008e44:	d103      	bne.n	8008e4e <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	0018      	movs	r0, r3
 8008e4a:	f000 f8c3 	bl	8008fd4 <check_for_error>
    }

    return RS_SUCCESS;
 8008e4e:	2301      	movs	r3, #1
}
 8008e50:	0018      	movs	r0, r3
 8008e52:	46bd      	mov	sp, r7
 8008e54:	b009      	add	sp, #36	; 0x24
 8008e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e58:	08013780 	.word	0x08013780
 8008e5c:	080137d0 	.word	0x080137d0
 8008e60:	08013820 	.word	0x08013820
 8008e64:	08013870 	.word	0x08013870
 8008e68:	0000ffff 	.word	0x0000ffff
 8008e6c:	080138bc 	.word	0x080138bc

08008e70 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8008e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e72:	4c2b      	ldr	r4, [pc, #172]	; (8008f20 <astronode_transport_send_receive+0xb0>)
 8008e74:	44a5      	add	sp, r4
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
 8008e7a:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008e7c:	4b29      	ldr	r3, [pc, #164]	; (8008f24 <astronode_transport_send_receive+0xb4>)
 8008e7e:	25ca      	movs	r5, #202	; 0xca
 8008e80:	00ad      	lsls	r5, r5, #2
 8008e82:	195b      	adds	r3, r3, r5
 8008e84:	19db      	adds	r3, r3, r7
 8008e86:	2200      	movs	r2, #0
 8008e88:	601a      	str	r2, [r3, #0]
 8008e8a:	3304      	adds	r3, #4
 8008e8c:	22c4      	movs	r2, #196	; 0xc4
 8008e8e:	0052      	lsls	r2, r2, #1
 8008e90:	2100      	movs	r1, #0
 8008e92:	0018      	movs	r0, r3
 8008e94:	f002 fdc2 	bl	800ba1c <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008e98:	4b23      	ldr	r3, [pc, #140]	; (8008f28 <astronode_transport_send_receive+0xb8>)
 8008e9a:	195b      	adds	r3, r3, r5
 8008e9c:	19db      	adds	r3, r3, r7
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	601a      	str	r2, [r3, #0]
 8008ea2:	3304      	adds	r3, #4
 8008ea4:	22c4      	movs	r2, #196	; 0xc4
 8008ea6:	0052      	lsls	r2, r2, #1
 8008ea8:	2100      	movs	r1, #0
 8008eaa:	0018      	movs	r0, r3
 8008eac:	f002 fdb6 	bl	800ba1c <memset>
    uint16_t answer_length =  0;
 8008eb0:	4b1e      	ldr	r3, [pc, #120]	; (8008f2c <astronode_transport_send_receive+0xbc>)
 8008eb2:	195b      	adds	r3, r3, r5
 8008eb4:	19db      	adds	r3, r3, r7
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8008eba:	4e1d      	ldr	r6, [pc, #116]	; (8008f30 <astronode_transport_send_receive+0xc0>)
 8008ebc:	19bc      	adds	r4, r7, r6
 8008ebe:	23cc      	movs	r3, #204	; 0xcc
 8008ec0:	005b      	lsls	r3, r3, #1
 8008ec2:	18fa      	adds	r2, r7, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	0011      	movs	r1, r2
 8008ec8:	0018      	movs	r0, r3
 8008eca:	f7ff fd9b 	bl	8008a04 <astronode_create_request_transport>
 8008ece:	0003      	movs	r3, r0
 8008ed0:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 8008ed2:	19bb      	adds	r3, r7, r6
 8008ed4:	881a      	ldrh	r2, [r3, #0]
 8008ed6:	23cc      	movs	r3, #204	; 0xcc
 8008ed8:	005b      	lsls	r3, r3, #1
 8008eda:	18fb      	adds	r3, r7, r3
 8008edc:	0011      	movs	r1, r2
 8008ede:	0018      	movs	r0, r3
 8008ee0:	f7fa fa96 	bl	8003410 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8008ee4:	230a      	movs	r3, #10
 8008ee6:	18fa      	adds	r2, r7, r3
 8008ee8:	240c      	movs	r4, #12
 8008eea:	193b      	adds	r3, r7, r4
 8008eec:	0011      	movs	r1, r2
 8008eee:	0018      	movs	r0, r3
 8008ef0:	f000 f92c 	bl	800914c <receive_astronode_answer>
 8008ef4:	0003      	movs	r3, r0
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d10a      	bne.n	8008f10 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8008efa:	4b0c      	ldr	r3, [pc, #48]	; (8008f2c <astronode_transport_send_receive+0xbc>)
 8008efc:	195b      	adds	r3, r3, r5
 8008efe:	19db      	adds	r3, r3, r7
 8008f00:	8819      	ldrh	r1, [r3, #0]
 8008f02:	683a      	ldr	r2, [r7, #0]
 8008f04:	193b      	adds	r3, r7, r4
 8008f06:	0018      	movs	r0, r3
 8008f08:	f7ff fe1e 	bl	8008b48 <astronode_decode_answer_transport>
 8008f0c:	0003      	movs	r3, r0
 8008f0e:	e000      	b.n	8008f12 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8008f10:	2300      	movs	r3, #0
    }
}
 8008f12:	0018      	movs	r0, r3
 8008f14:	46bd      	mov	sp, r7
 8008f16:	23cb      	movs	r3, #203	; 0xcb
 8008f18:	009b      	lsls	r3, r3, #2
 8008f1a:	449d      	add	sp, r3
 8008f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f1e:	46c0      	nop			; (mov r8, r8)
 8008f20:	fffffcd4 	.word	0xfffffcd4
 8008f24:	fffffe70 	.word	0xfffffe70
 8008f28:	fffffce4 	.word	0xfffffce4
 8008f2c:	fffffce2 	.word	0xfffffce2
 8008f30:	00000326 	.word	0x00000326

08008f34 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008f34:	b590      	push	{r4, r7, lr}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	0008      	movs	r0, r1
 8008f3e:	0011      	movs	r1, r2
 8008f40:	1cbb      	adds	r3, r7, #2
 8008f42:	1c02      	adds	r2, r0, #0
 8008f44:	801a      	strh	r2, [r3, #0]
 8008f46:	003b      	movs	r3, r7
 8008f48:	1c0a      	adds	r2, r1, #0
 8008f4a:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8008f4c:	230e      	movs	r3, #14
 8008f4e:	18fb      	adds	r3, r7, r3
 8008f50:	003a      	movs	r2, r7
 8008f52:	8812      	ldrh	r2, [r2, #0]
 8008f54:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8008f56:	e02e      	b.n	8008fb6 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8008f58:	240e      	movs	r4, #14
 8008f5a:	193b      	adds	r3, r7, r4
 8008f5c:	881b      	ldrh	r3, [r3, #0]
 8008f5e:	0a1b      	lsrs	r3, r3, #8
 8008f60:	b299      	uxth	r1, r3
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	1c5a      	adds	r2, r3, #1
 8008f66:	607a      	str	r2, [r7, #4]
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	b29a      	uxth	r2, r3
 8008f6c:	200c      	movs	r0, #12
 8008f6e:	183b      	adds	r3, r7, r0
 8008f70:	404a      	eors	r2, r1
 8008f72:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8008f74:	183b      	adds	r3, r7, r0
 8008f76:	881b      	ldrh	r3, [r3, #0]
 8008f78:	091b      	lsrs	r3, r3, #4
 8008f7a:	b299      	uxth	r1, r3
 8008f7c:	183b      	adds	r3, r7, r0
 8008f7e:	183a      	adds	r2, r7, r0
 8008f80:	8812      	ldrh	r2, [r2, #0]
 8008f82:	404a      	eors	r2, r1
 8008f84:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8008f86:	0021      	movs	r1, r4
 8008f88:	187b      	adds	r3, r7, r1
 8008f8a:	881b      	ldrh	r3, [r3, #0]
 8008f8c:	021b      	lsls	r3, r3, #8
 8008f8e:	b21a      	sxth	r2, r3
 8008f90:	183b      	adds	r3, r7, r0
 8008f92:	881b      	ldrh	r3, [r3, #0]
 8008f94:	031b      	lsls	r3, r3, #12
 8008f96:	b21b      	sxth	r3, r3
 8008f98:	4053      	eors	r3, r2
 8008f9a:	b21a      	sxth	r2, r3
 8008f9c:	183b      	adds	r3, r7, r0
 8008f9e:	881b      	ldrh	r3, [r3, #0]
 8008fa0:	015b      	lsls	r3, r3, #5
 8008fa2:	b21b      	sxth	r3, r3
 8008fa4:	4053      	eors	r3, r2
 8008fa6:	b21a      	sxth	r2, r3
 8008fa8:	183b      	adds	r3, r7, r0
 8008faa:	2000      	movs	r0, #0
 8008fac:	5e1b      	ldrsh	r3, [r3, r0]
 8008fae:	4053      	eors	r3, r2
 8008fb0:	b21a      	sxth	r2, r3
 8008fb2:	187b      	adds	r3, r7, r1
 8008fb4:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 8008fb6:	1cbb      	adds	r3, r7, #2
 8008fb8:	881b      	ldrh	r3, [r3, #0]
 8008fba:	1cba      	adds	r2, r7, #2
 8008fbc:	1e59      	subs	r1, r3, #1
 8008fbe:	8011      	strh	r1, [r2, #0]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1c9      	bne.n	8008f58 <calculate_crc+0x24>
    }
    return crc;
 8008fc4:	230e      	movs	r3, #14
 8008fc6:	18fb      	adds	r3, r7, r3
 8008fc8:	881b      	ldrh	r3, [r3, #0]
}
 8008fca:	0018      	movs	r0, r3
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	b005      	add	sp, #20
 8008fd0:	bd90      	pop	{r4, r7, pc}
	...

08008fd4 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	785b      	ldrb	r3, [r3, #1]
 8008fe0:	b299      	uxth	r1, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	789b      	ldrb	r3, [r3, #2]
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	021b      	lsls	r3, r3, #8
 8008fea:	b29a      	uxth	r2, r3
 8008fec:	200e      	movs	r0, #14
 8008fee:	183b      	adds	r3, r7, r0
 8008ff0:	188a      	adds	r2, r1, r2
 8008ff2:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8008ff4:	183b      	adds	r3, r7, r0
 8008ff6:	881b      	ldrh	r3, [r3, #0]
 8008ff8:	4a40      	ldr	r2, [pc, #256]	; (80090fc <check_for_error+0x128>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d100      	bne.n	8009000 <check_for_error+0x2c>
 8008ffe:	e06f      	b.n	80090e0 <check_for_error+0x10c>
 8009000:	4a3e      	ldr	r2, [pc, #248]	; (80090fc <check_for_error+0x128>)
 8009002:	4293      	cmp	r3, r2
 8009004:	dd00      	ble.n	8009008 <check_for_error+0x34>
 8009006:	e070      	b.n	80090ea <check_for_error+0x116>
 8009008:	4a3d      	ldr	r2, [pc, #244]	; (8009100 <check_for_error+0x12c>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d100      	bne.n	8009010 <check_for_error+0x3c>
 800900e:	e062      	b.n	80090d6 <check_for_error+0x102>
 8009010:	4a3b      	ldr	r2, [pc, #236]	; (8009100 <check_for_error+0x12c>)
 8009012:	4293      	cmp	r3, r2
 8009014:	dd00      	ble.n	8009018 <check_for_error+0x44>
 8009016:	e068      	b.n	80090ea <check_for_error+0x116>
 8009018:	4a3a      	ldr	r2, [pc, #232]	; (8009104 <check_for_error+0x130>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d056      	beq.n	80090cc <check_for_error+0xf8>
 800901e:	4a39      	ldr	r2, [pc, #228]	; (8009104 <check_for_error+0x130>)
 8009020:	4293      	cmp	r3, r2
 8009022:	dd00      	ble.n	8009026 <check_for_error+0x52>
 8009024:	e061      	b.n	80090ea <check_for_error+0x116>
 8009026:	4a38      	ldr	r2, [pc, #224]	; (8009108 <check_for_error+0x134>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d04a      	beq.n	80090c2 <check_for_error+0xee>
 800902c:	4a36      	ldr	r2, [pc, #216]	; (8009108 <check_for_error+0x134>)
 800902e:	4293      	cmp	r3, r2
 8009030:	dc5b      	bgt.n	80090ea <check_for_error+0x116>
 8009032:	4a36      	ldr	r2, [pc, #216]	; (800910c <check_for_error+0x138>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d03f      	beq.n	80090b8 <check_for_error+0xe4>
 8009038:	4a34      	ldr	r2, [pc, #208]	; (800910c <check_for_error+0x138>)
 800903a:	4293      	cmp	r3, r2
 800903c:	dc55      	bgt.n	80090ea <check_for_error+0x116>
 800903e:	4a34      	ldr	r2, [pc, #208]	; (8009110 <check_for_error+0x13c>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d034      	beq.n	80090ae <check_for_error+0xda>
 8009044:	4a32      	ldr	r2, [pc, #200]	; (8009110 <check_for_error+0x13c>)
 8009046:	4293      	cmp	r3, r2
 8009048:	dc4f      	bgt.n	80090ea <check_for_error+0x116>
 800904a:	4a32      	ldr	r2, [pc, #200]	; (8009114 <check_for_error+0x140>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d029      	beq.n	80090a4 <check_for_error+0xd0>
 8009050:	4a30      	ldr	r2, [pc, #192]	; (8009114 <check_for_error+0x140>)
 8009052:	4293      	cmp	r3, r2
 8009054:	dc49      	bgt.n	80090ea <check_for_error+0x116>
 8009056:	4a30      	ldr	r2, [pc, #192]	; (8009118 <check_for_error+0x144>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d01e      	beq.n	800909a <check_for_error+0xc6>
 800905c:	4a2e      	ldr	r2, [pc, #184]	; (8009118 <check_for_error+0x144>)
 800905e:	4293      	cmp	r3, r2
 8009060:	dc43      	bgt.n	80090ea <check_for_error+0x116>
 8009062:	2222      	movs	r2, #34	; 0x22
 8009064:	32ff      	adds	r2, #255	; 0xff
 8009066:	4293      	cmp	r3, r2
 8009068:	d012      	beq.n	8009090 <check_for_error+0xbc>
 800906a:	2291      	movs	r2, #145	; 0x91
 800906c:	0052      	lsls	r2, r2, #1
 800906e:	4293      	cmp	r3, r2
 8009070:	da3b      	bge.n	80090ea <check_for_error+0x116>
 8009072:	2b01      	cmp	r3, #1
 8009074:	d002      	beq.n	800907c <check_for_error+0xa8>
 8009076:	2b11      	cmp	r3, #17
 8009078:	d005      	beq.n	8009086 <check_for_error+0xb2>
 800907a:	e036      	b.n	80090ea <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 800907c:	4b27      	ldr	r3, [pc, #156]	; (800911c <check_for_error+0x148>)
 800907e:	0018      	movs	r0, r3
 8009080:	f7fa f86a 	bl	8003158 <send_debug_logs>
            break;
 8009084:	e036      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8009086:	4b26      	ldr	r3, [pc, #152]	; (8009120 <check_for_error+0x14c>)
 8009088:	0018      	movs	r0, r3
 800908a:	f7fa f865 	bl	8003158 <send_debug_logs>
            break;
 800908e:	e031      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8009090:	4b24      	ldr	r3, [pc, #144]	; (8009124 <check_for_error+0x150>)
 8009092:	0018      	movs	r0, r3
 8009094:	f7fa f860 	bl	8003158 <send_debug_logs>
            break;
 8009098:	e02c      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800909a:	4b23      	ldr	r3, [pc, #140]	; (8009128 <check_for_error+0x154>)
 800909c:	0018      	movs	r0, r3
 800909e:	f7fa f85b 	bl	8003158 <send_debug_logs>
            break;
 80090a2:	e027      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80090a4:	4b21      	ldr	r3, [pc, #132]	; (800912c <check_for_error+0x158>)
 80090a6:	0018      	movs	r0, r3
 80090a8:	f7fa f856 	bl	8003158 <send_debug_logs>
            break;
 80090ac:	e022      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80090ae:	4b20      	ldr	r3, [pc, #128]	; (8009130 <check_for_error+0x15c>)
 80090b0:	0018      	movs	r0, r3
 80090b2:	f7fa f851 	bl	8003158 <send_debug_logs>
            break;
 80090b6:	e01d      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80090b8:	4b1e      	ldr	r3, [pc, #120]	; (8009134 <check_for_error+0x160>)
 80090ba:	0018      	movs	r0, r3
 80090bc:	f7fa f84c 	bl	8003158 <send_debug_logs>
            break;
 80090c0:	e018      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80090c2:	4b1d      	ldr	r3, [pc, #116]	; (8009138 <check_for_error+0x164>)
 80090c4:	0018      	movs	r0, r3
 80090c6:	f7fa f847 	bl	8003158 <send_debug_logs>
            break;
 80090ca:	e013      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80090cc:	4b1b      	ldr	r3, [pc, #108]	; (800913c <check_for_error+0x168>)
 80090ce:	0018      	movs	r0, r3
 80090d0:	f7fa f842 	bl	8003158 <send_debug_logs>
            break;
 80090d4:	e00e      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80090d6:	4b1a      	ldr	r3, [pc, #104]	; (8009140 <check_for_error+0x16c>)
 80090d8:	0018      	movs	r0, r3
 80090da:	f7fa f83d 	bl	8003158 <send_debug_logs>
            break;
 80090de:	e009      	b.n	80090f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80090e0:	4b18      	ldr	r3, [pc, #96]	; (8009144 <check_for_error+0x170>)
 80090e2:	0018      	movs	r0, r3
 80090e4:	f7fa f838 	bl	8003158 <send_debug_logs>
            break;
 80090e8:	e004      	b.n	80090f4 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80090ea:	4b17      	ldr	r3, [pc, #92]	; (8009148 <check_for_error+0x174>)
 80090ec:	0018      	movs	r0, r3
 80090ee:	f7fa f833 	bl	8003158 <send_debug_logs>
            break;
 80090f2:	46c0      	nop			; (mov r8, r8)
    }
}
 80090f4:	46c0      	nop			; (mov r8, r8)
 80090f6:	46bd      	mov	sp, r7
 80090f8:	b004      	add	sp, #16
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	00004601 	.word	0x00004601
 8009100:	00004501 	.word	0x00004501
 8009104:	00003501 	.word	0x00003501
 8009108:	00002601 	.word	0x00002601
 800910c:	00002511 	.word	0x00002511
 8009110:	00002501 	.word	0x00002501
 8009114:	00000611 	.word	0x00000611
 8009118:	00000601 	.word	0x00000601
 800911c:	08013900 	.word	0x08013900
 8009120:	0801394c 	.word	0x0801394c
 8009124:	080139b0 	.word	0x080139b0
 8009128:	080139e8 	.word	0x080139e8
 800912c:	08013a8c 	.word	0x08013a8c
 8009130:	08013af4 	.word	0x08013af4
 8009134:	08013b54 	.word	0x08013b54
 8009138:	08013be0 	.word	0x08013be0
 800913c:	08013c40 	.word	0x08013c40
 8009140:	08013cec 	.word	0x08013cec
 8009144:	08013d38 	.word	0x08013d38
 8009148:	08013d80 	.word	0x08013d80

0800914c <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 800914c:	b5b0      	push	{r4, r5, r7, lr}
 800914e:	b086      	sub	sp, #24
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8009156:	230f      	movs	r3, #15
 8009158:	18fb      	adds	r3, r7, r3
 800915a:	2200      	movs	r2, #0
 800915c:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800915e:	2316      	movs	r3, #22
 8009160:	18fb      	adds	r3, r7, r3
 8009162:	2200      	movs	r2, #0
 8009164:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8009166:	f7fa f971 	bl	800344c <get_systick>
 800916a:	0003      	movs	r3, r0
 800916c:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800916e:	2315      	movs	r3, #21
 8009170:	18fb      	adds	r3, r7, r3
 8009172:	2200      	movs	r2, #0
 8009174:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8009176:	e054      	b.n	8009222 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8009178:	4a34      	ldr	r2, [pc, #208]	; (800924c <receive_astronode_answer+0x100>)
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	0011      	movs	r1, r2
 800917e:	0018      	movs	r0, r3
 8009180:	f7fa f96c 	bl	800345c <is_systick_timeout_over>
 8009184:	1e03      	subs	r3, r0, #0
 8009186:	d005      	beq.n	8009194 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8009188:	4b31      	ldr	r3, [pc, #196]	; (8009250 <receive_astronode_answer+0x104>)
 800918a:	0018      	movs	r0, r3
 800918c:	f7f9 ffe4 	bl	8003158 <send_debug_logs>
            return RS_FAILURE;
 8009190:	2300      	movs	r3, #0
 8009192:	e057      	b.n	8009244 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8009194:	250f      	movs	r5, #15
 8009196:	197b      	adds	r3, r7, r5
 8009198:	0018      	movs	r0, r3
 800919a:	f7fa f975 	bl	8003488 <is_astronode_character_received>
 800919e:	0003      	movs	r3, r0
 80091a0:	0019      	movs	r1, r3
 80091a2:	2016      	movs	r0, #22
 80091a4:	183b      	adds	r3, r7, r0
 80091a6:	183a      	adds	r2, r7, r0
 80091a8:	8812      	ldrh	r2, [r2, #0]
 80091aa:	801a      	strh	r2, [r3, #0]
 80091ac:	2415      	movs	r4, #21
 80091ae:	193b      	adds	r3, r7, r4
 80091b0:	193a      	adds	r2, r7, r4
 80091b2:	7812      	ldrb	r2, [r2, #0]
 80091b4:	701a      	strb	r2, [r3, #0]
 80091b6:	2900      	cmp	r1, #0
 80091b8:	d033      	beq.n	8009222 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80091ba:	197b      	adds	r3, r7, r5
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d105      	bne.n	80091ce <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80091c2:	193b      	adds	r3, r7, r4
 80091c4:	2200      	movs	r2, #0
 80091c6:	701a      	strb	r2, [r3, #0]
                length = 0;
 80091c8:	183b      	adds	r3, r7, r0
 80091ca:	2200      	movs	r2, #0
 80091cc:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80091ce:	2116      	movs	r1, #22
 80091d0:	187b      	adds	r3, r7, r1
 80091d2:	881b      	ldrh	r3, [r3, #0]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	18d3      	adds	r3, r2, r3
 80091d8:	220f      	movs	r2, #15
 80091da:	18ba      	adds	r2, r7, r2
 80091dc:	7812      	ldrb	r2, [r2, #0]
 80091de:	701a      	strb	r2, [r3, #0]
            length++;
 80091e0:	187b      	adds	r3, r7, r1
 80091e2:	881a      	ldrh	r2, [r3, #0]
 80091e4:	187b      	adds	r3, r7, r1
 80091e6:	3201      	adds	r2, #1
 80091e8:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80091ea:	187b      	adds	r3, r7, r1
 80091ec:	881b      	ldrh	r3, [r3, #0]
 80091ee:	2bb2      	cmp	r3, #178	; 0xb2
 80091f0:	d905      	bls.n	80091fe <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80091f2:	4b18      	ldr	r3, [pc, #96]	; (8009254 <receive_astronode_answer+0x108>)
 80091f4:	0018      	movs	r0, r3
 80091f6:	f7f9 ffaf 	bl	8003158 <send_debug_logs>
                return RS_FAILURE;
 80091fa:	2300      	movs	r3, #0
 80091fc:	e022      	b.n	8009244 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 80091fe:	230f      	movs	r3, #15
 8009200:	18fb      	adds	r3, r7, r3
 8009202:	781b      	ldrb	r3, [r3, #0]
 8009204:	2b03      	cmp	r3, #3
 8009206:	d10c      	bne.n	8009222 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8009208:	2216      	movs	r2, #22
 800920a:	18bb      	adds	r3, r7, r2
 800920c:	881b      	ldrh	r3, [r3, #0]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d907      	bls.n	8009222 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	18ba      	adds	r2, r7, r2
 8009216:	8812      	ldrh	r2, [r2, #0]
 8009218:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800921a:	2315      	movs	r3, #21
 800921c:	18fb      	adds	r3, r7, r3
 800921e:	2201      	movs	r2, #1
 8009220:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8009222:	2315      	movs	r3, #21
 8009224:	18fb      	adds	r3, r7, r3
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	2201      	movs	r2, #1
 800922a:	4053      	eors	r3, r2
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1a2      	bne.n	8009178 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8009232:	4b09      	ldr	r3, [pc, #36]	; (8009258 <receive_astronode_answer+0x10c>)
 8009234:	0018      	movs	r0, r3
 8009236:	f7f9 ff8f 	bl	8003158 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	0018      	movs	r0, r3
 800923e:	f7f9 ff8b 	bl	8003158 <send_debug_logs>

    return RS_SUCCESS;
 8009242:	2301      	movs	r3, #1
}
 8009244:	0018      	movs	r0, r3
 8009246:	46bd      	mov	sp, r7
 8009248:	b006      	add	sp, #24
 800924a:	bdb0      	pop	{r4, r5, r7, pc}
 800924c:	000005dc 	.word	0x000005dc
 8009250:	08013da4 	.word	0x08013da4
 8009254:	08013dc8 	.word	0x08013dc8
 8009258:	08013e14 	.word	0x08013e14

0800925c <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	0002      	movs	r2, r0
 8009264:	6039      	str	r1, [r7, #0]
 8009266:	1dfb      	adds	r3, r7, #7
 8009268:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800926a:	1dfb      	adds	r3, r7, #7
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	091b      	lsrs	r3, r3, #4
 8009270:	b2db      	uxtb	r3, r3
 8009272:	001a      	movs	r2, r3
 8009274:	4b08      	ldr	r3, [pc, #32]	; (8009298 <uint8_to_ascii_buffer+0x3c>)
 8009276:	5c9a      	ldrb	r2, [r3, r2]
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 800927c:	1dfb      	adds	r3, r7, #7
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	220f      	movs	r2, #15
 8009282:	401a      	ands	r2, r3
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	3301      	adds	r3, #1
 8009288:	4903      	ldr	r1, [pc, #12]	; (8009298 <uint8_to_ascii_buffer+0x3c>)
 800928a:	5c8a      	ldrb	r2, [r1, r2]
 800928c:	701a      	strb	r2, [r3, #0]
}
 800928e:	46c0      	nop			; (mov r8, r8)
 8009290:	46bd      	mov	sp, r7
 8009292:	b002      	add	sp, #8
 8009294:	bd80      	pop	{r7, pc}
 8009296:	46c0      	nop			; (mov r8, r8)
 8009298:	08014148 	.word	0x08014148

0800929c <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 800929c:	b590      	push	{r4, r7, lr}
 800929e:	b087      	sub	sp, #28
 80092a0:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 80092a2:	1dfb      	adds	r3, r7, #7
 80092a4:	2200      	movs	r2, #0
 80092a6:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 80092a8:	e012      	b.n	80092d0 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 80092aa:	f7fa f897 	bl	80033dc <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 80092ae:	1dfc      	adds	r4, r7, #7
 80092b0:	2300      	movs	r3, #0
 80092b2:	9303      	str	r3, [sp, #12]
 80092b4:	2301      	movs	r3, #1
 80092b6:	9302      	str	r3, [sp, #8]
 80092b8:	2301      	movs	r3, #1
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	2301      	movs	r3, #1
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	2300      	movs	r3, #0
 80092c2:	2201      	movs	r2, #1
 80092c4:	2101      	movs	r1, #1
 80092c6:	2001      	movs	r0, #1
 80092c8:	f7fe fb98 	bl	80079fc <astronode_send_cfg_wr>
 80092cc:	0003      	movs	r3, r0
 80092ce:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 80092d0:	1dfb      	adds	r3, r7, #7
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	2201      	movs	r2, #1
 80092d6:	4053      	eors	r3, r2
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d1e5      	bne.n	80092aa <my_astro_init+0xe>
	}

	if ( cfg_wr )
 80092de:	1dfb      	adds	r3, r7, #7
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d00d      	beq.n	8009302 <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 80092e6:	f7fe ffef 	bl	80082c8 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 80092ea:	f7fe fb4f 	bl	800798c <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 80092ee:	f7ff f8e5 	bl	80084bc <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 80092f2:	f7fe fcd9 	bl	8007ca8 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 80092f6:	f7fe fc2d 	bl	8007b54 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 80092fa:	f7fe ff69 	bl	80081d0 <astronode_send_pld_fr>
		return true ;
 80092fe:	2301      	movs	r3, #1
 8009300:	e000      	b.n	8009304 <my_astro_init+0x68>
	}
	else
	{
		return false ;
 8009302:	2300      	movs	r3, #0
	}
}
 8009304:	0018      	movs	r0, r3
 8009306:	46bd      	mov	sp, r7
 8009308:	b003      	add	sp, #12
 800930a:	bd90      	pop	{r4, r7, pc}

0800930c <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	0002      	movs	r2, r0
 8009314:	6039      	str	r1, [r7, #0]
 8009316:	1dbb      	adds	r3, r7, #6
 8009318:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	0018      	movs	r0, r3
 800931e:	f7f6 fef1 	bl	8000104 <strlen>
 8009322:	0003      	movs	r3, r0
 8009324:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2ba0      	cmp	r3, #160	; 0xa0
 800932a:	d80b      	bhi.n	8009344 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	b29a      	uxth	r2, r3
 8009330:	6839      	ldr	r1, [r7, #0]
 8009332:	1dbb      	adds	r3, r7, #6
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	0018      	movs	r0, r3
 8009338:	f7fe fea0 	bl	800807c <astronode_send_pld_er>
 800933c:	1e03      	subs	r3, r0, #0
 800933e:	d005      	beq.n	800934c <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8009340:	2301      	movs	r3, #1
 8009342:	e004      	b.n	800934e <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 8009344:	4b04      	ldr	r3, [pc, #16]	; (8009358 <my_astro_add_payload_2_queue+0x4c>)
 8009346:	0018      	movs	r0, r3
 8009348:	f7f9 ff06 	bl	8003158 <send_debug_logs>
	}
	return false ;
 800934c:	2300      	movs	r3, #0
}
 800934e:	0018      	movs	r0, r3
 8009350:	46bd      	mov	sp, r7
 8009352:	b004      	add	sp, #16
 8009354:	bd80      	pop	{r7, pc}
 8009356:	46c0      	nop			; (mov r8, r8)
 8009358:	08013e40 	.word	0x08013e40

0800935c <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 8009360:	4b15      	ldr	r3, [pc, #84]	; (80093b8 <my_astro_handle_evt+0x5c>)
 8009362:	0018      	movs	r0, r3
 8009364:	f7f9 fef8 	bl	8003158 <send_debug_logs>
	astronode_send_evt_rr () ;
 8009368:	f7fe fd48 	bl	8007dfc <astronode_send_evt_rr>
	if (is_sak_available () )
 800936c:	f7ff fb00 	bl	8008970 <is_sak_available>
 8009370:	1e03      	subs	r3, r0, #0
 8009372:	d007      	beq.n	8009384 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 8009374:	f7ff f80c 	bl	8008390 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8009378:	f7ff f860 	bl	800843c <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 800937c:	4b0f      	ldr	r3, [pc, #60]	; (80093bc <my_astro_handle_evt+0x60>)
 800937e:	0018      	movs	r0, r3
 8009380:	f7f9 feea 	bl	8003158 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8009384:	f7ff fafe 	bl	8008984 <is_astronode_reset>
 8009388:	1e03      	subs	r3, r0, #0
 800938a:	d005      	beq.n	8009398 <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 800938c:	4b0c      	ldr	r3, [pc, #48]	; (80093c0 <my_astro_handle_evt+0x64>)
 800938e:	0018      	movs	r0, r3
 8009390:	f7f9 fee2 	bl	8003158 <send_debug_logs>
	  astronode_send_res_cr () ;
 8009394:	f7fe ff58 	bl	8008248 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8009398:	f7ff fafe 	bl	8008998 <is_command_available>
 800939c:	1e03      	subs	r3, r0, #0
 800939e:	d007      	beq.n	80093b0 <my_astro_handle_evt+0x54>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 80093a0:	4b08      	ldr	r3, [pc, #32]	; (80093c4 <my_astro_handle_evt+0x68>)
 80093a2:	0018      	movs	r0, r3
 80093a4:	f7f9 fed8 	bl	8003158 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 80093a8:	f7ff f972 	bl	8008690 <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 80093ac:	f7ff f930 	bl	8008610 <astronode_send_cmd_cr>
	}
	return true ;
 80093b0:	2301      	movs	r3, #1
}
 80093b2:	0018      	movs	r0, r3
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	08013ea8 	.word	0x08013ea8
 80093bc:	08013edc 	.word	0x08013edc
 80093c0:	08013f20 	.word	0x08013f20
 80093c4:	08013f5c 	.word	0x08013f5c

080093c8 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 80093d2:	683a      	ldr	r2, [r7, #0]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	0011      	movs	r1, r2
 80093d8:	0018      	movs	r0, r3
 80093da:	f7fe fd8f 	bl	8007efc <astronode_send_geo_wr>
}
 80093de:	46c0      	nop			; (mov r8, r8)
 80093e0:	46bd      	mov	sp, r7
 80093e2:	b002      	add	sp, #8
 80093e4:	bd80      	pop	{r7, pc}
	...

080093e8 <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 80093e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093ea:	4ca5      	ldr	r4, [pc, #660]	; (8009680 <my_gnss_acq_coordinates+0x298>)
 80093ec:	44a5      	add	sp, r4
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 80093f2:	4ba4      	ldr	r3, [pc, #656]	; (8009684 <my_gnss_acq_coordinates+0x29c>)
 80093f4:	18fb      	adds	r3, r7, r3
 80093f6:	2200      	movs	r2, #0
 80093f8:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 80093fa:	4ba3      	ldr	r3, [pc, #652]	; (8009688 <my_gnss_acq_coordinates+0x2a0>)
 80093fc:	18fb      	adds	r3, r7, r3
 80093fe:	2200      	movs	r2, #0
 8009400:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 8009402:	4ba2      	ldr	r3, [pc, #648]	; (800968c <my_gnss_acq_coordinates+0x2a4>)
 8009404:	18fb      	adds	r3, r7, r3
 8009406:	2200      	movs	r2, #0
 8009408:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 800940a:	4ba1      	ldr	r3, [pc, #644]	; (8009690 <my_gnss_acq_coordinates+0x2a8>)
 800940c:	18fb      	adds	r3, r7, r3
 800940e:	2200      	movs	r2, #0
 8009410:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 8009412:	4ba0      	ldr	r3, [pc, #640]	; (8009694 <my_gnss_acq_coordinates+0x2ac>)
 8009414:	18fb      	adds	r3, r7, r3
 8009416:	2200      	movs	r2, #0
 8009418:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 800941a:	4b9f      	ldr	r3, [pc, #636]	; (8009698 <my_gnss_acq_coordinates+0x2b0>)
 800941c:	2486      	movs	r4, #134	; 0x86
 800941e:	00a4      	lsls	r4, r4, #2
 8009420:	191b      	adds	r3, r3, r4
 8009422:	19db      	adds	r3, r3, r7
 8009424:	2200      	movs	r2, #0
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	3304      	adds	r3, #4
 800942a:	22f6      	movs	r2, #246	; 0xf6
 800942c:	2100      	movs	r1, #0
 800942e:	0018      	movs	r0, r3
 8009430:	f002 faf4 	bl	800ba1c <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 8009434:	4b99      	ldr	r3, [pc, #612]	; (800969c <my_gnss_acq_coordinates+0x2b4>)
 8009436:	191b      	adds	r3, r3, r4
 8009438:	19db      	adds	r3, r3, r7
 800943a:	2200      	movs	r2, #0
 800943c:	601a      	str	r2, [r3, #0]
 800943e:	3304      	adds	r3, #4
 8009440:	22f6      	movs	r2, #246	; 0xf6
 8009442:	2100      	movs	r1, #0
 8009444:	0018      	movs	r0, r3
 8009446:	f002 fae9 	bl	800ba1c <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 800944a:	4b95      	ldr	r3, [pc, #596]	; (80096a0 <my_gnss_acq_coordinates+0x2b8>)
 800944c:	2284      	movs	r2, #132	; 0x84
 800944e:	0092      	lsls	r2, r2, #2
 8009450:	18ba      	adds	r2, r7, r2
 8009452:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 8009454:	4b93      	ldr	r3, [pc, #588]	; (80096a4 <my_gnss_acq_coordinates+0x2bc>)
 8009456:	2283      	movs	r2, #131	; 0x83
 8009458:	0092      	lsls	r2, r2, #2
 800945a:	18ba      	adds	r2, r7, r2
 800945c:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 800945e:	4b92      	ldr	r3, [pc, #584]	; (80096a8 <my_gnss_acq_coordinates+0x2c0>)
 8009460:	2282      	movs	r2, #130	; 0x82
 8009462:	0092      	lsls	r2, r2, #2
 8009464:	18ba      	adds	r2, r7, r2
 8009466:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009468:	4b90      	ldr	r3, [pc, #576]	; (80096ac <my_gnss_acq_coordinates+0x2c4>)
 800946a:	2281      	movs	r2, #129	; 0x81
 800946c:	0092      	lsls	r2, r2, #2
 800946e:	18ba      	adds	r2, r7, r2
 8009470:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2230      	movs	r2, #48	; 0x30
 8009476:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 8009478:	6879      	ldr	r1, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	4b8c      	ldr	r3, [pc, #560]	; (80096b0 <my_gnss_acq_coordinates+0x2c8>)
 800947e:	608a      	str	r2, [r1, #8]
 8009480:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 8009482:	f7fa f833 	bl	80034ec <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 8009486:	e0c4      	b.n	8009612 <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 8009488:	4c80      	ldr	r4, [pc, #512]	; (800968c <my_gnss_acq_coordinates+0x2a4>)
 800948a:	193b      	adds	r3, r7, r4
 800948c:	2101      	movs	r1, #1
 800948e:	0018      	movs	r0, r3
 8009490:	f7f9 ff80 	bl	8003394 <my_gnss_receive_byte>
		if ( rx_byte )
 8009494:	0020      	movs	r0, r4
 8009496:	183b      	adds	r3, r7, r0
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	4c7b      	ldr	r4, [pc, #492]	; (8009688 <my_gnss_acq_coordinates+0x2a0>)
 800949c:	193a      	adds	r2, r7, r4
 800949e:	1939      	adds	r1, r7, r4
 80094a0:	7809      	ldrb	r1, [r1, #0]
 80094a2:	7011      	strb	r1, [r2, #0]
 80094a4:	4d7b      	ldr	r5, [pc, #492]	; (8009694 <my_gnss_acq_coordinates+0x2ac>)
 80094a6:	197a      	adds	r2, r7, r5
 80094a8:	1979      	adds	r1, r7, r5
 80094aa:	7809      	ldrb	r1, [r1, #0]
 80094ac:	7011      	strb	r1, [r2, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d100      	bne.n	80094b4 <my_gnss_acq_coordinates+0xcc>
 80094b2:	e0ae      	b.n	8009612 <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 80094b4:	4b76      	ldr	r3, [pc, #472]	; (8009690 <my_gnss_acq_coordinates+0x2a8>)
 80094b6:	18fa      	adds	r2, r7, r3
 80094b8:	2684      	movs	r6, #132	; 0x84
 80094ba:	0076      	lsls	r6, r6, #1
 80094bc:	19b9      	adds	r1, r7, r6
 80094be:	183b      	adds	r3, r7, r0
 80094c0:	0018      	movs	r0, r3
 80094c2:	f000 fbe9 	bl	8009c98 <my_nmea_message>
 80094c6:	0001      	movs	r1, r0
 80094c8:	193b      	adds	r3, r7, r4
 80094ca:	193a      	adds	r2, r7, r4
 80094cc:	7812      	ldrb	r2, [r2, #0]
 80094ce:	701a      	strb	r2, [r3, #0]
 80094d0:	197b      	adds	r3, r7, r5
 80094d2:	197a      	adds	r2, r7, r5
 80094d4:	7812      	ldrb	r2, [r2, #0]
 80094d6:	701a      	strb	r2, [r3, #0]
 80094d8:	2902      	cmp	r1, #2
 80094da:	d000      	beq.n	80094de <my_gnss_acq_coordinates+0xf6>
 80094dc:	e099      	b.n	8009612 <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80094de:	19bb      	adds	r3, r7, r6
 80094e0:	0018      	movs	r0, r3
 80094e2:	f000 fc99 	bl	8009e18 <is_my_nmea_checksum_ok>
 80094e6:	0003      	movs	r3, r0
 80094e8:	0019      	movs	r1, r3
 80094ea:	193b      	adds	r3, r7, r4
 80094ec:	193a      	adds	r2, r7, r4
 80094ee:	7812      	ldrb	r2, [r2, #0]
 80094f0:	701a      	strb	r2, [r3, #0]
 80094f2:	197b      	adds	r3, r7, r5
 80094f4:	197a      	adds	r2, r7, r5
 80094f6:	7812      	ldrb	r2, [r2, #0]
 80094f8:	701a      	strb	r2, [r3, #0]
 80094fa:	2900      	cmp	r1, #0
 80094fc:	d100      	bne.n	8009500 <my_gnss_acq_coordinates+0x118>
 80094fe:	e088      	b.n	8009612 <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 8009500:	193b      	adds	r3, r7, r4
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	2201      	movs	r2, #1
 8009506:	4053      	eors	r3, r2
 8009508:	b2db      	uxtb	r3, r3
 800950a:	2b00      	cmp	r3, #0
 800950c:	d015      	beq.n	800953a <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	7c1b      	ldrb	r3, [r3, #16]
 8009512:	2b33      	cmp	r3, #51	; 0x33
 8009514:	d111      	bne.n	800953a <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 8009516:	2383      	movs	r3, #131	; 0x83
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	18fb      	adds	r3, r7, r3
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	19bb      	adds	r3, r7, r6
 8009520:	0011      	movs	r1, r2
 8009522:	0018      	movs	r0, r3
 8009524:	f002 faa7 	bl	800ba76 <strstr>
 8009528:	1e03      	subs	r3, r0, #0
 800952a:	d006      	beq.n	800953a <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeli masz fix to na pewno czas jest dobry
 800952c:	19bb      	adds	r3, r7, r6
 800952e:	0018      	movs	r0, r3
 8009530:	f000 f9a6 	bl	8009880 <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 8009534:	193b      	adds	r3, r7, r4
 8009536:	2201      	movs	r2, #1
 8009538:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego pniej monitorowa, bo jest caa kaskada wiadomoci
 800953a:	2384      	movs	r3, #132	; 0x84
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	18fb      	adds	r3, r7, r3
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	2484      	movs	r4, #132	; 0x84
 8009544:	0064      	lsls	r4, r4, #1
 8009546:	193b      	adds	r3, r7, r4
 8009548:	0011      	movs	r1, r2
 800954a:	0018      	movs	r0, r3
 800954c:	f002 fa93 	bl	800ba76 <strstr>
 8009550:	1e03      	subs	r3, r0, #0
 8009552:	d012      	beq.n	800957a <my_gnss_acq_coordinates+0x192>
 8009554:	4d4f      	ldr	r5, [pc, #316]	; (8009694 <my_gnss_acq_coordinates+0x2ac>)
 8009556:	197b      	adds	r3, r7, r5
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	2b02      	cmp	r3, #2
 800955c:	d80d      	bhi.n	800957a <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 800955e:	4b55      	ldr	r3, [pc, #340]	; (80096b4 <my_gnss_acq_coordinates+0x2cc>)
 8009560:	881a      	ldrh	r2, [r3, #0]
 8009562:	4b55      	ldr	r3, [pc, #340]	; (80096b8 <my_gnss_acq_coordinates+0x2d0>)
 8009564:	881b      	ldrh	r3, [r3, #0]
 8009566:	429a      	cmp	r2, r3
 8009568:	d85b      	bhi.n	8009622 <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 800956a:	193b      	adds	r3, r7, r4
 800956c:	0018      	movs	r0, r3
 800956e:	f000 fdf9 	bl	800a164 <my_nmea_get_gsv_tns>
 8009572:	0003      	movs	r3, r0
 8009574:	001a      	movs	r2, r3
 8009576:	197b      	adds	r3, r7, r5
 8009578:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorowa cay czas
 800957a:	2382      	movs	r3, #130	; 0x82
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	18fb      	adds	r3, r7, r3
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	2484      	movs	r4, #132	; 0x84
 8009584:	0064      	lsls	r4, r4, #1
 8009586:	193b      	adds	r3, r7, r4
 8009588:	0011      	movs	r1, r2
 800958a:	0018      	movs	r0, r3
 800958c:	f002 fa73 	bl	800ba76 <strstr>
 8009590:	1e03      	subs	r3, r0, #0
 8009592:	d010      	beq.n	80095b6 <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8009594:	193b      	adds	r3, r7, r4
 8009596:	0018      	movs	r0, r3
 8009598:	f000 fbea 	bl	8009d70 <get_my_nmea_gngsa_fixed_mode_s>
 800959c:	0003      	movs	r3, r0
 800959e:	001a      	movs	r2, r3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 80095a4:	193b      	adds	r3, r7, r4
 80095a6:	0018      	movs	r0, r3
 80095a8:	f000 fbed 	bl	8009d86 <get_my_nmea_gngsa_pdop_d>
 80095ac:	0002      	movs	r2, r0
 80095ae:	000b      	movs	r3, r1
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	608a      	str	r2, [r1, #8]
 80095b4:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 80095b6:	2381      	movs	r3, #129	; 0x81
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	18fb      	adds	r3, r7, r3
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	2384      	movs	r3, #132	; 0x84
 80095c0:	005b      	lsls	r3, r3, #1
 80095c2:	18fb      	adds	r3, r7, r3
 80095c4:	0011      	movs	r1, r2
 80095c6:	0018      	movs	r0, r3
 80095c8:	f002 fa55 	bl	800ba76 <strstr>
 80095cc:	1e03      	subs	r3, r0, #0
 80095ce:	d020      	beq.n	8009612 <my_gnss_acq_coordinates+0x22a>
 80095d0:	4b2d      	ldr	r3, [pc, #180]	; (8009688 <my_gnss_acq_coordinates+0x2a0>)
 80095d2:	18fb      	adds	r3, r7, r3
 80095d4:	781b      	ldrb	r3, [r3, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d01b      	beq.n	8009612 <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	7c1b      	ldrb	r3, [r3, #16]
 80095de:	2b33      	cmp	r3, #51	; 0x33
 80095e0:	d121      	bne.n	8009626 <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 80095e2:	4b2e      	ldr	r3, [pc, #184]	; (800969c <my_gnss_acq_coordinates+0x2b4>)
 80095e4:	2186      	movs	r1, #134	; 0x86
 80095e6:	0089      	lsls	r1, r1, #2
 80095e8:	185b      	adds	r3, r3, r1
 80095ea:	19da      	adds	r2, r3, r7
 80095ec:	4b2a      	ldr	r3, [pc, #168]	; (8009698 <my_gnss_acq_coordinates+0x2b0>)
 80095ee:	185b      	adds	r3, r3, r1
 80095f0:	19db      	adds	r3, r3, r7
 80095f2:	0010      	movs	r0, r2
 80095f4:	0019      	movs	r1, r3
 80095f6:	23fa      	movs	r3, #250	; 0xfa
 80095f8:	001a      	movs	r2, r3
 80095fa:	f002 faf4 	bl	800bbe6 <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6898      	ldr	r0, [r3, #8]
 8009602:	68d9      	ldr	r1, [r3, #12]
 8009604:	4b2d      	ldr	r3, [pc, #180]	; (80096bc <my_gnss_acq_coordinates+0x2d4>)
 8009606:	681a      	ldr	r2, [r3, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	f7f6 ff2d 	bl	8000468 <__aeabi_dcmple>
 800960e:	1e03      	subs	r3, r0, #0
 8009610:	d10b      	bne.n	800962a <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 8009612:	4b28      	ldr	r3, [pc, #160]	; (80096b4 <my_gnss_acq_coordinates+0x2cc>)
 8009614:	881a      	ldrh	r2, [r3, #0]
 8009616:	4b2a      	ldr	r3, [pc, #168]	; (80096c0 <my_gnss_acq_coordinates+0x2d8>)
 8009618:	881b      	ldrh	r3, [r3, #0]
 800961a:	429a      	cmp	r2, r3
 800961c:	d200      	bcs.n	8009620 <my_gnss_acq_coordinates+0x238>
 800961e:	e733      	b.n	8009488 <my_gnss_acq_coordinates+0xa0>
 8009620:	e004      	b.n	800962c <my_gnss_acq_coordinates+0x244>
							break ;
 8009622:	46c0      	nop			; (mov r8, r8)
 8009624:	e002      	b.n	800962c <my_gnss_acq_coordinates+0x244>
							break ;
 8009626:	46c0      	nop			; (mov r8, r8)
 8009628:	e000      	b.n	800962c <my_gnss_acq_coordinates+0x244>
						{
							break ;
 800962a:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 800962c:	f7f9 ff6e 	bl	800350c <my_tim_stop>
	// WYCZY I ZASAVEOWA BRAK GLONASS BO OSTATNIO NIE ZROBIEM SAVE TO NVRAM

	if ( gngll_message[0] )
 8009630:	4b1a      	ldr	r3, [pc, #104]	; (800969c <my_gnss_acq_coordinates+0x2b4>)
 8009632:	2286      	movs	r2, #134	; 0x86
 8009634:	0092      	lsls	r2, r2, #2
 8009636:	189b      	adds	r3, r3, r2
 8009638:	19db      	adds	r3, r3, r7
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d00a      	beq.n	8009656 <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	230c      	movs	r3, #12
 8009644:	18fb      	adds	r3, r7, r3
 8009646:	0011      	movs	r1, r2
 8009648:	0018      	movs	r0, r3
 800964a:	f000 fca1 	bl	8009f90 <my_nmea_get_gngll_coordinates>
		r = true ;
 800964e:	4b0d      	ldr	r3, [pc, #52]	; (8009684 <my_gnss_acq_coordinates+0x29c>)
 8009650:	18fb      	adds	r3, r7, r3
 8009652:	2201      	movs	r2, #1
 8009654:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 8009656:	4b17      	ldr	r3, [pc, #92]	; (80096b4 <my_gnss_acq_coordinates+0x2cc>)
 8009658:	881a      	ldrh	r2, [r3, #0]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mog zaokrgla, bo bd traci za kadym razem reszt co si uzbiera w duy bd
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	695b      	ldr	r3, [r3, #20]
 8009662:	4a14      	ldr	r2, [pc, #80]	; (80096b4 <my_gnss_acq_coordinates+0x2cc>)
 8009664:	8812      	ldrh	r2, [r2, #0]
 8009666:	189a      	adds	r2, r3, r2
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	615a      	str	r2, [r3, #20]
	return r ;
 800966c:	4b05      	ldr	r3, [pc, #20]	; (8009684 <my_gnss_acq_coordinates+0x29c>)
 800966e:	18fb      	adds	r3, r7, r3
 8009670:	781b      	ldrb	r3, [r3, #0]
}
 8009672:	0018      	movs	r0, r3
 8009674:	46bd      	mov	sp, r7
 8009676:	2387      	movs	r3, #135	; 0x87
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	449d      	add	sp, r3
 800967c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800967e:	46c0      	nop			; (mov r8, r8)
 8009680:	fffffde4 	.word	0xfffffde4
 8009684:	00000217 	.word	0x00000217
 8009688:	00000216 	.word	0x00000216
 800968c:	00000203 	.word	0x00000203
 8009690:	00000202 	.word	0x00000202
 8009694:	00000215 	.word	0x00000215
 8009698:	fffffef0 	.word	0xfffffef0
 800969c:	fffffdf4 	.word	0xfffffdf4
 80096a0:	08013f9c 	.word	0x08013f9c
 80096a4:	08013fa4 	.word	0x08013fa4
 80096a8:	08013fac 	.word	0x08013fac
 80096ac:	08013fb4 	.word	0x08013fb4
 80096b0:	408f4000 	.word	0x408f4000
 80096b4:	20000c00 	.word	0x20000c00
 80096b8:	20000018 	.word	0x20000018
 80096bc:	20000020 	.word	0x20000020
 80096c0:	20000016 	.word	0x20000016

080096c4 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 80096ce:	6879      	ldr	r1, [r7, #4]
 80096d0:	4b07      	ldr	r3, [pc, #28]	; (80096f0 <my_rtc_get_dt+0x2c>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	0018      	movs	r0, r3
 80096d6:	f7fc f979 	bl	80059cc <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 80096da:	6839      	ldr	r1, [r7, #0]
 80096dc:	4b04      	ldr	r3, [pc, #16]	; (80096f0 <my_rtc_get_dt+0x2c>)
 80096de:	2200      	movs	r2, #0
 80096e0:	0018      	movs	r0, r3
 80096e2:	f7fc f885 	bl	80057f0 <HAL_RTC_GetTime>
}
 80096e6:	46c0      	nop			; (mov r8, r8)
 80096e8:	46bd      	mov	sp, r7
 80096ea:	b002      	add	sp, #8
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	46c0      	nop			; (mov r8, r8)
 80096f0:	200006f4 	.word	0x200006f4

080096f4 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 80096f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096f6:	b08d      	sub	sp, #52	; 0x34
 80096f8:	af04      	add	r7, sp, #16
 80096fa:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 80096fc:	2508      	movs	r5, #8
 80096fe:	1979      	adds	r1, r7, r5
 8009700:	4b1b      	ldr	r3, [pc, #108]	; (8009770 <my_rtc_get_dt_s+0x7c>)
 8009702:	2200      	movs	r2, #0
 8009704:	0018      	movs	r0, r3
 8009706:	f7fc f873 	bl	80057f0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 800970a:	241c      	movs	r4, #28
 800970c:	1939      	adds	r1, r7, r4
 800970e:	4b18      	ldr	r3, [pc, #96]	; (8009770 <my_rtc_get_dt_s+0x7c>)
 8009710:	2200      	movs	r2, #0
 8009712:	0018      	movs	r0, r3
 8009714:	f7fc f95a 	bl	80059cc <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8009718:	0021      	movs	r1, r4
 800971a:	187b      	adds	r3, r7, r1
 800971c:	78db      	ldrb	r3, [r3, #3]
 800971e:	22fa      	movs	r2, #250	; 0xfa
 8009720:	00d2      	lsls	r2, r2, #3
 8009722:	189a      	adds	r2, r3, r2
 8009724:	187b      	adds	r3, r7, r1
 8009726:	785b      	ldrb	r3, [r3, #1]
 8009728:	469c      	mov	ip, r3
 800972a:	187b      	adds	r3, r7, r1
 800972c:	789b      	ldrb	r3, [r3, #2]
 800972e:	001c      	movs	r4, r3
 8009730:	0028      	movs	r0, r5
 8009732:	183b      	adds	r3, r7, r0
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	001d      	movs	r5, r3
 8009738:	183b      	adds	r3, r7, r0
 800973a:	785b      	ldrb	r3, [r3, #1]
 800973c:	001e      	movs	r6, r3
 800973e:	183b      	adds	r3, r7, r0
 8009740:	789b      	ldrb	r3, [r3, #2]
 8009742:	490c      	ldr	r1, [pc, #48]	; (8009774 <my_rtc_get_dt_s+0x80>)
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	9303      	str	r3, [sp, #12]
 8009748:	9602      	str	r6, [sp, #8]
 800974a:	9501      	str	r5, [sp, #4]
 800974c:	9400      	str	r4, [sp, #0]
 800974e:	4663      	mov	r3, ip
 8009750:	f002 f8ce 	bl	800b8f0 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8009754:	211c      	movs	r1, #28
 8009756:	187b      	adds	r3, r7, r1
 8009758:	78db      	ldrb	r3, [r3, #3]
 800975a:	b29b      	uxth	r3, r3
 800975c:	22fa      	movs	r2, #250	; 0xfa
 800975e:	00d2      	lsls	r2, r2, #3
 8009760:	4694      	mov	ip, r2
 8009762:	4463      	add	r3, ip
 8009764:	b29b      	uxth	r3, r3
}
 8009766:	0018      	movs	r0, r3
 8009768:	46bd      	mov	sp, r7
 800976a:	b009      	add	sp, #36	; 0x24
 800976c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800976e:	46c0      	nop			; (mov r8, r8)
 8009770:	200006f4 	.word	0x200006f4
 8009774:	08014004 	.word	0x08014004

08009778 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8009778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800977a:	b0a9      	sub	sp, #164	; 0xa4
 800977c:	af02      	add	r7, sp, #8
 800977e:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8009780:	2434      	movs	r4, #52	; 0x34
 8009782:	193a      	adds	r2, r7, r4
 8009784:	2548      	movs	r5, #72	; 0x48
 8009786:	197b      	adds	r3, r7, r5
 8009788:	0011      	movs	r1, r2
 800978a:	0018      	movs	r0, r3
 800978c:	f7ff ff9a 	bl	80096c4 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii bdzie bd funkcji, ktra zacznie ustawia alarm na warto poprzedniego alarmu i wszystko si zawiesi
 8009790:	2680      	movs	r6, #128	; 0x80
 8009792:	19bb      	adds	r3, r7, r6
 8009794:	0018      	movs	r0, r3
 8009796:	f7ff ffad 	bl	80096f4 <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800979a:	4a36      	ldr	r2, [pc, #216]	; (8009874 <my_rtc_set_alarm+0xfc>)
 800979c:	4936      	ldr	r1, [pc, #216]	; (8009878 <my_rtc_set_alarm+0x100>)
 800979e:	234c      	movs	r3, #76	; 0x4c
 80097a0:	18f8      	adds	r0, r7, r3
 80097a2:	19bb      	adds	r3, r7, r6
 80097a4:	9300      	str	r3, [sp, #0]
 80097a6:	232d      	movs	r3, #45	; 0x2d
 80097a8:	f002 f8a2 	bl	800b8f0 <sprintf>
	send_debug_logs ( m ) ;
 80097ac:	234c      	movs	r3, #76	; 0x4c
 80097ae:	18fb      	adds	r3, r7, r3
 80097b0:	0018      	movs	r0, r3
 80097b2:	f7f9 fcd1 	bl	8003158 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 80097b6:	193a      	adds	r2, r7, r4
 80097b8:	197b      	adds	r3, r7, r5
 80097ba:	0011      	movs	r1, r2
 80097bc:	0018      	movs	r0, r3
 80097be:	f000 f90d 	bl	80099dc <my_conv_rtc2timestamp>
 80097c2:	0002      	movs	r2, r0
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	189b      	adds	r3, r3, r2
 80097c8:	2094      	movs	r0, #148	; 0x94
 80097ca:	183a      	adds	r2, r7, r0
 80097cc:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 80097ce:	193a      	adds	r2, r7, r4
 80097d0:	1979      	adds	r1, r7, r5
 80097d2:	1838      	adds	r0, r7, r0
 80097d4:	6803      	ldr	r3, [r0, #0]
 80097d6:	0018      	movs	r0, r3
 80097d8:	f000 f974 	bl	8009ac4 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 80097dc:	193b      	adds	r3, r7, r4
 80097de:	781a      	ldrb	r2, [r3, #0]
 80097e0:	210c      	movs	r1, #12
 80097e2:	187b      	adds	r3, r7, r1
 80097e4:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 80097e6:	193b      	adds	r3, r7, r4
 80097e8:	785a      	ldrb	r2, [r3, #1]
 80097ea:	187b      	adds	r3, r7, r1
 80097ec:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 80097ee:	193b      	adds	r3, r7, r4
 80097f0:	789a      	ldrb	r2, [r3, #2]
 80097f2:	187b      	adds	r3, r7, r1
 80097f4:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 80097f6:	0008      	movs	r0, r1
 80097f8:	183b      	adds	r3, r7, r0
 80097fa:	2200      	movs	r2, #0
 80097fc:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 80097fe:	183b      	adds	r3, r7, r0
 8009800:	2200      	movs	r2, #0
 8009802:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8009804:	183b      	adds	r3, r7, r0
 8009806:	2200      	movs	r2, #0
 8009808:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 800980a:	183b      	adds	r3, r7, r0
 800980c:	2200      	movs	r2, #0
 800980e:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8009810:	183b      	adds	r3, r7, r0
 8009812:	2200      	movs	r2, #0
 8009814:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8009816:	183b      	adds	r3, r7, r0
 8009818:	2200      	movs	r2, #0
 800981a:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 800981c:	197b      	adds	r3, r7, r5
 800981e:	7899      	ldrb	r1, [r3, #2]
 8009820:	183b      	adds	r3, r7, r0
 8009822:	2220      	movs	r2, #32
 8009824:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8009826:	183b      	adds	r3, r7, r0
 8009828:	2280      	movs	r2, #128	; 0x80
 800982a:	0052      	lsls	r2, r2, #1
 800982c:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 800982e:	1839      	adds	r1, r7, r0
 8009830:	4b12      	ldr	r3, [pc, #72]	; (800987c <my_rtc_set_alarm+0x104>)
 8009832:	2200      	movs	r2, #0
 8009834:	0018      	movs	r0, r3
 8009836:	f7fc f917 	bl	8005a68 <HAL_RTC_SetAlarm_IT>
 800983a:	1e03      	subs	r3, r0, #0
 800983c:	d114      	bne.n	8009868 <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 800983e:	19ba      	adds	r2, r7, r6
 8009840:	1939      	adds	r1, r7, r4
 8009842:	197b      	adds	r3, r7, r5
 8009844:	0018      	movs	r0, r3
 8009846:	f000 f9ff 	bl	8009c48 <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800984a:	4a0a      	ldr	r2, [pc, #40]	; (8009874 <my_rtc_set_alarm+0xfc>)
 800984c:	490a      	ldr	r1, [pc, #40]	; (8009878 <my_rtc_set_alarm+0x100>)
 800984e:	244c      	movs	r4, #76	; 0x4c
 8009850:	1938      	adds	r0, r7, r4
 8009852:	19bb      	adds	r3, r7, r6
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	2341      	movs	r3, #65	; 0x41
 8009858:	f002 f84a 	bl	800b8f0 <sprintf>
		send_debug_logs ( m ) ;
 800985c:	193b      	adds	r3, r7, r4
 800985e:	0018      	movs	r0, r3
 8009860:	f7f9 fc7a 	bl	8003158 <send_debug_logs>
		return true ;
 8009864:	2301      	movs	r3, #1
 8009866:	e000      	b.n	800986a <my_rtc_set_alarm+0xf2>
	}
	return false ;
 8009868:	2300      	movs	r3, #0
}
 800986a:	0018      	movs	r0, r3
 800986c:	46bd      	mov	sp, r7
 800986e:	b027      	add	sp, #156	; 0x9c
 8009870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009872:	46c0      	nop			; (mov r8, r8)
 8009874:	08014024 	.word	0x08014024
 8009878:	08014040 	.word	0x08014040
 800987c:	200006f4 	.word	0x200006f4

08009880 <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009880:	b5b0      	push	{r4, r5, r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 8009888:	2508      	movs	r5, #8
 800988a:	197b      	adds	r3, r7, r5
 800988c:	1cda      	adds	r2, r3, #3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	0011      	movs	r1, r2
 8009892:	0018      	movs	r0, r3
 8009894:	f000 fc9e 	bl	800a1d4 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 8009898:	197b      	adds	r3, r7, r5
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	0011      	movs	r1, r2
 80098a0:	0018      	movs	r0, r3
 80098a2:	f000 fcd1 	bl	800a248 <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 80098a6:	197b      	adds	r3, r7, r5
 80098a8:	1c9a      	adds	r2, r3, #2
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	0011      	movs	r1, r2
 80098ae:	0018      	movs	r0, r3
 80098b0:	f000 fd04 	bl	800a2bc <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 80098b4:	240c      	movs	r4, #12
 80098b6:	193a      	adds	r2, r7, r4
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	0011      	movs	r1, r2
 80098bc:	0018      	movs	r0, r3
 80098be:	f000 fd37 	bl	800a330 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 80098c2:	193b      	adds	r3, r7, r4
 80098c4:	1c5a      	adds	r2, r3, #1
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	0011      	movs	r1, r2
 80098ca:	0018      	movs	r0, r3
 80098cc:	f000 fd6a 	bl	800a3a4 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 80098d0:	193b      	adds	r3, r7, r4
 80098d2:	1c9a      	adds	r2, r3, #2
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	0011      	movs	r1, r2
 80098d8:	0018      	movs	r0, r3
 80098da:	f000 fd9d 	bl	800a418 <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 80098de:	193b      	adds	r3, r7, r4
 80098e0:	1d1a      	adds	r2, r3, #4
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	0011      	movs	r1, r2
 80098e6:	0018      	movs	r0, r3
 80098e8:	f000 fdd0 	bl	800a48c <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80098ec:	193b      	adds	r3, r7, r4
 80098ee:	2200      	movs	r2, #0
 80098f0:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80098f2:	193b      	adds	r3, r7, r4
 80098f4:	2200      	movs	r2, #0
 80098f6:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 80098f8:	4b0b      	ldr	r3, [pc, #44]	; (8009928 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 80098fa:	0018      	movs	r0, r3
 80098fc:	f7fc fb23 	bl	8005f46 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009900:	1939      	adds	r1, r7, r4
 8009902:	4b09      	ldr	r3, [pc, #36]	; (8009928 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009904:	2200      	movs	r2, #0
 8009906:	0018      	movs	r0, r3
 8009908:	f7fb feca 	bl	80056a0 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 800990c:	1979      	adds	r1, r7, r5
 800990e:	4b06      	ldr	r3, [pc, #24]	; (8009928 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009910:	2200      	movs	r2, #0
 8009912:	0018      	movs	r0, r3
 8009914:	f7fb ffc8 	bl	80058a8 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8009918:	4b03      	ldr	r3, [pc, #12]	; (8009928 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800991a:	0018      	movs	r0, r3
 800991c:	f7fc fb47 	bl	8005fae <HAL_RTCEx_DisableBypassShadow>
}
 8009920:	46c0      	nop			; (mov r8, r8)
 8009922:	46bd      	mov	sp, r7
 8009924:	b008      	add	sp, #32
 8009926:	bdb0      	pop	{r4, r5, r7, pc}
 8009928:	200006f4 	.word	0x200006f4

0800992c <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b084      	sub	sp, #16
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2100      	movs	r1, #0
 8009938:	0018      	movs	r0, r3
 800993a:	f001 fe3d 	bl	800b5b8 <strtod>
 800993e:	0002      	movs	r2, r0
 8009940:	000b      	movs	r3, r1
 8009942:	60ba      	str	r2, [r7, #8]
 8009944:	60fb      	str	r3, [r7, #12]
    return d ;
 8009946:	68ba      	ldr	r2, [r7, #8]
 8009948:	68fb      	ldr	r3, [r7, #12]
}
 800994a:	0010      	movs	r0, r2
 800994c:	0019      	movs	r1, r3
 800994e:	46bd      	mov	sp, r7
 8009950:	b004      	add	sp, #16
 8009952:	bd80      	pop	{r7, pc}

08009954 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b084      	sub	sp, #16
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
 800995c:	0008      	movs	r0, r1
 800995e:	0011      	movs	r1, r2
 8009960:	1cfb      	adds	r3, r7, #3
 8009962:	1c02      	adds	r2, r0, #0
 8009964:	701a      	strb	r2, [r3, #0]
 8009966:	1cbb      	adds	r3, r7, #2
 8009968:	1c0a      	adds	r2, r1, #0
 800996a:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 800996c:	230f      	movs	r3, #15
 800996e:	18fb      	adds	r3, r7, r3
 8009970:	2200      	movs	r2, #0
 8009972:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8009974:	230e      	movs	r3, #14
 8009976:	18fb      	adds	r3, r7, r3
 8009978:	2200      	movs	r2, #0
 800997a:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 800997c:	e01c      	b.n	80099b8 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 800997e:	230f      	movs	r3, #15
 8009980:	18fb      	adds	r3, r7, r3
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	18d3      	adds	r3, r2, r3
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	1cfa      	adds	r2, r7, #3
 800998c:	7812      	ldrb	r2, [r2, #0]
 800998e:	429a      	cmp	r2, r3
 8009990:	d105      	bne.n	800999e <my_find_char_position+0x4a>
			p++ ;
 8009992:	210e      	movs	r1, #14
 8009994:	187b      	adds	r3, r7, r1
 8009996:	781a      	ldrb	r2, [r3, #0]
 8009998:	187b      	adds	r3, r7, r1
 800999a:	3201      	adds	r2, #1
 800999c:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 800999e:	230e      	movs	r3, #14
 80099a0:	18fa      	adds	r2, r7, r3
 80099a2:	1cbb      	adds	r3, r7, #2
 80099a4:	7812      	ldrb	r2, [r2, #0]
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	429a      	cmp	r2, r3
 80099aa:	d00e      	beq.n	80099ca <my_find_char_position+0x76>
			break ;
		i++ ;
 80099ac:	210f      	movs	r1, #15
 80099ae:	187b      	adds	r3, r7, r1
 80099b0:	781a      	ldrb	r2, [r3, #0]
 80099b2:	187b      	adds	r3, r7, r1
 80099b4:	3201      	adds	r2, #1
 80099b6:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 80099b8:	230f      	movs	r3, #15
 80099ba:	18fb      	adds	r3, r7, r3
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	18d3      	adds	r3, r2, r3
 80099c2:	781b      	ldrb	r3, [r3, #0]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1da      	bne.n	800997e <my_find_char_position+0x2a>
 80099c8:	e000      	b.n	80099cc <my_find_char_position+0x78>
			break ;
 80099ca:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 80099cc:	230f      	movs	r3, #15
 80099ce:	18fb      	adds	r3, r7, r3
 80099d0:	781b      	ldrb	r3, [r3, #0]
}
 80099d2:	0018      	movs	r0, r3
 80099d4:	46bd      	mov	sp, r7
 80099d6:	b004      	add	sp, #16
 80099d8:	bd80      	pop	{r7, pc}
	...

080099dc <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	78db      	ldrb	r3, [r3, #3]
 80099ea:	22fa      	movs	r2, #250	; 0xfa
 80099ec:	00d2      	lsls	r2, r2, #3
 80099ee:	4694      	mov	ip, r2
 80099f0:	4463      	add	r3, ip
 80099f2:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 80099f4:	68fa      	ldr	r2, [r7, #12]
 80099f6:	0013      	movs	r3, r2
 80099f8:	00db      	lsls	r3, r3, #3
 80099fa:	189b      	adds	r3, r3, r2
 80099fc:	00db      	lsls	r3, r3, #3
 80099fe:	189b      	adds	r3, r3, r2
 8009a00:	009a      	lsls	r2, r3, #2
 8009a02:	189a      	adds	r2, r3, r2
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	492c      	ldr	r1, [pc, #176]	; (8009ab8 <my_conv_rtc2timestamp+0xdc>)
 8009a08:	468c      	mov	ip, r1
 8009a0a:	4463      	add	r3, ip
 8009a0c:	089b      	lsrs	r3, r3, #2
 8009a0e:	18d3      	adds	r3, r2, r3
 8009a10:	4a2a      	ldr	r2, [pc, #168]	; (8009abc <my_conv_rtc2timestamp+0xe0>)
 8009a12:	4694      	mov	ip, r2
 8009a14:	4463      	add	r3, ip
 8009a16:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009a18:	2300      	movs	r3, #0
 8009a1a:	613b      	str	r3, [r7, #16]
 8009a1c:	e00a      	b.n	8009a34 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009a1e:	4a28      	ldr	r2, [pc, #160]	; (8009ac0 <my_conv_rtc2timestamp+0xe4>)
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	18d3      	adds	r3, r2, r3
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	001a      	movs	r2, r3
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	189b      	adds	r3, r3, r2
 8009a2c:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	3301      	adds	r3, #1
 8009a32:	613b      	str	r3, [r7, #16]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	785b      	ldrb	r3, [r3, #1]
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	693a      	ldr	r2, [r7, #16]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	dbee      	blt.n	8009a1e <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	785b      	ldrb	r3, [r3, #1]
 8009a44:	2b02      	cmp	r3, #2
 8009a46:	d908      	bls.n	8009a5a <my_conv_rtc2timestamp+0x7e>
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	0018      	movs	r0, r3
 8009a4c:	f000 f8de 	bl	8009c0c <my_conv_is_leap_year>
 8009a50:	1e03      	subs	r3, r0, #0
 8009a52:	d002      	beq.n	8009a5a <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	3301      	adds	r3, #1
 8009a58:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	789b      	ldrb	r3, [r3, #2]
 8009a5e:	001a      	movs	r2, r3
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	18d3      	adds	r3, r2, r3
 8009a64:	3b01      	subs	r3, #1
 8009a66:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8009a68:	697a      	ldr	r2, [r7, #20]
 8009a6a:	0013      	movs	r3, r2
 8009a6c:	005b      	lsls	r3, r3, #1
 8009a6e:	189b      	adds	r3, r3, r2
 8009a70:	011a      	lsls	r2, r3, #4
 8009a72:	1ad2      	subs	r2, r2, r3
 8009a74:	0113      	lsls	r3, r2, #4
 8009a76:	1a9b      	subs	r3, r3, r2
 8009a78:	01db      	lsls	r3, r3, #7
 8009a7a:	0019      	movs	r1, r3
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	001a      	movs	r2, r3
 8009a82:	0013      	movs	r3, r2
 8009a84:	011b      	lsls	r3, r3, #4
 8009a86:	1a9b      	subs	r3, r3, r2
 8009a88:	011a      	lsls	r2, r3, #4
 8009a8a:	1ad2      	subs	r2, r2, r3
 8009a8c:	0113      	lsls	r3, r2, #4
 8009a8e:	001a      	movs	r2, r3
 8009a90:	0013      	movs	r3, r2
 8009a92:	18ca      	adds	r2, r1, r3
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	785b      	ldrb	r3, [r3, #1]
 8009a98:	0019      	movs	r1, r3
 8009a9a:	000b      	movs	r3, r1
 8009a9c:	011b      	lsls	r3, r3, #4
 8009a9e:	1a5b      	subs	r3, r3, r1
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	18d3      	adds	r3, r2, r3
 8009aa4:	683a      	ldr	r2, [r7, #0]
 8009aa6:	7892      	ldrb	r2, [r2, #2]
 8009aa8:	189b      	adds	r3, r3, r2
 8009aaa:	60bb      	str	r3, [r7, #8]

    return ts ;
 8009aac:	68bb      	ldr	r3, [r7, #8]
}
 8009aae:	0018      	movs	r0, r3
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	b006      	add	sp, #24
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	46c0      	nop			; (mov r8, r8)
 8009ab8:	fffff84f 	.word	0xfffff84f
 8009abc:	fff50736 	.word	0xfff50736
 8009ac0:	08014158 	.word	0x08014158

08009ac4 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009ac4:	b590      	push	{r4, r7, lr}
 8009ac6:	b08b      	sub	sp, #44	; 0x2c
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	213c      	movs	r1, #60	; 0x3c
 8009ad4:	0018      	movs	r0, r3
 8009ad6:	f7f6 fbb7 	bl	8000248 <__aeabi_uidivmod>
 8009ada:	000b      	movs	r3, r1
 8009adc:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	213c      	movs	r1, #60	; 0x3c
 8009ae2:	0018      	movs	r0, r3
 8009ae4:	f7f6 fb2a 	bl	800013c <__udivsi3>
 8009ae8:	0003      	movs	r3, r0
 8009aea:	213c      	movs	r1, #60	; 0x3c
 8009aec:	0018      	movs	r0, r3
 8009aee:	f7f6 fbab 	bl	8000248 <__aeabi_uidivmod>
 8009af2:	000b      	movs	r3, r1
 8009af4:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	22e1      	movs	r2, #225	; 0xe1
 8009afa:	0111      	lsls	r1, r2, #4
 8009afc:	0018      	movs	r0, r3
 8009afe:	f7f6 fb1d 	bl	800013c <__udivsi3>
 8009b02:	0003      	movs	r3, r0
 8009b04:	2118      	movs	r1, #24
 8009b06:	0018      	movs	r0, r3
 8009b08:	f7f6 fb9e 	bl	8000248 <__aeabi_uidivmod>
 8009b0c:	000b      	movs	r3, r1
 8009b0e:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	493b      	ldr	r1, [pc, #236]	; (8009c00 <my_conv_timestamp2rtc+0x13c>)
 8009b14:	0018      	movs	r0, r3
 8009b16:	f7f6 fb11 	bl	800013c <__udivsi3>
 8009b1a:	0003      	movs	r3, r0
 8009b1c:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8009b1e:	4b39      	ldr	r3, [pc, #228]	; (8009c04 <my_conv_timestamp2rtc+0x140>)
 8009b20:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009b22:	e00d      	b.n	8009b40 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8009b24:	6a3b      	ldr	r3, [r7, #32]
 8009b26:	0018      	movs	r0, r3
 8009b28:	f000 f870 	bl	8009c0c <my_conv_is_leap_year>
 8009b2c:	0003      	movs	r3, r0
 8009b2e:	336e      	adds	r3, #110	; 0x6e
 8009b30:	33ff      	adds	r3, #255	; 0xff
 8009b32:	001a      	movs	r2, r3
 8009b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b36:	1a9b      	subs	r3, r3, r2
 8009b38:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8009b40:	6a3b      	ldr	r3, [r7, #32]
 8009b42:	0018      	movs	r0, r3
 8009b44:	f000 f862 	bl	8009c0c <my_conv_is_leap_year>
 8009b48:	0003      	movs	r3, r0
 8009b4a:	336e      	adds	r3, #110	; 0x6e
 8009b4c:	33ff      	adds	r3, #255	; 0xff
 8009b4e:	001a      	movs	r2, r3
 8009b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d2e6      	bcs.n	8009b24 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8009b56:	2300      	movs	r3, #0
 8009b58:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009b5a:	e018      	b.n	8009b8e <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8009b5c:	4b2a      	ldr	r3, [pc, #168]	; (8009c08 <my_conv_timestamp2rtc+0x144>)
 8009b5e:	69fa      	ldr	r2, [r7, #28]
 8009b60:	0052      	lsls	r2, r2, #1
 8009b62:	5ad3      	ldrh	r3, [r2, r3]
 8009b64:	001c      	movs	r4, r3
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d107      	bne.n	8009b7c <my_conv_timestamp2rtc+0xb8>
 8009b6c:	6a3b      	ldr	r3, [r7, #32]
 8009b6e:	0018      	movs	r0, r3
 8009b70:	f000 f84c 	bl	8009c0c <my_conv_is_leap_year>
 8009b74:	1e03      	subs	r3, r0, #0
 8009b76:	d001      	beq.n	8009b7c <my_conv_timestamp2rtc+0xb8>
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e000      	b.n	8009b7e <my_conv_timestamp2rtc+0xba>
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	191b      	adds	r3, r3, r4
 8009b80:	001a      	movs	r2, r3
 8009b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b84:	1a9b      	subs	r3, r3, r2
 8009b86:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8009b8e:	4b1e      	ldr	r3, [pc, #120]	; (8009c08 <my_conv_timestamp2rtc+0x144>)
 8009b90:	69fa      	ldr	r2, [r7, #28]
 8009b92:	0052      	lsls	r2, r2, #1
 8009b94:	5ad3      	ldrh	r3, [r2, r3]
 8009b96:	001c      	movs	r4, r3
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	d107      	bne.n	8009bae <my_conv_timestamp2rtc+0xea>
 8009b9e:	6a3b      	ldr	r3, [r7, #32]
 8009ba0:	0018      	movs	r0, r3
 8009ba2:	f000 f833 	bl	8009c0c <my_conv_is_leap_year>
 8009ba6:	1e03      	subs	r3, r0, #0
 8009ba8:	d001      	beq.n	8009bae <my_conv_timestamp2rtc+0xea>
 8009baa:	2301      	movs	r3, #1
 8009bac:	e000      	b.n	8009bb0 <my_conv_timestamp2rtc+0xec>
 8009bae:	2300      	movs	r3, #0
 8009bb0:	191b      	adds	r3, r3, r4
 8009bb2:	001a      	movs	r2, r3
 8009bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d2d0      	bcs.n	8009b5c <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8009bba:	6a3b      	ldr	r3, [r7, #32]
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	3330      	adds	r3, #48	; 0x30
 8009bc0:	b2da      	uxtb	r2, r3
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8009bc6:	69fb      	ldr	r3, [r7, #28]
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	3301      	adds	r3, #1
 8009bcc:	b2da      	uxtb	r2, r3
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8009bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	b2da      	uxtb	r2, r3
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	b2da      	uxtb	r2, r3
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	b2da      	uxtb	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	709a      	strb	r2, [r3, #2]
}
 8009bf6:	46c0      	nop			; (mov r8, r8)
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	b00b      	add	sp, #44	; 0x2c
 8009bfc:	bd90      	pop	{r4, r7, pc}
 8009bfe:	46c0      	nop			; (mov r8, r8)
 8009c00:	00015180 	.word	0x00015180
 8009c04:	000007b2 	.word	0x000007b2
 8009c08:	08014164 	.word	0x08014164

08009c0c <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b082      	sub	sp, #8
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2203      	movs	r2, #3
 8009c18:	4013      	ands	r3, r2
 8009c1a:	d106      	bne.n	8009c2a <my_conv_is_leap_year+0x1e>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2164      	movs	r1, #100	; 0x64
 8009c20:	0018      	movs	r0, r3
 8009c22:	f7f6 fbfb 	bl	800041c <__aeabi_idivmod>
 8009c26:	1e0b      	subs	r3, r1, #0
 8009c28:	d107      	bne.n	8009c3a <my_conv_is_leap_year+0x2e>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	22c8      	movs	r2, #200	; 0xc8
 8009c2e:	0051      	lsls	r1, r2, #1
 8009c30:	0018      	movs	r0, r3
 8009c32:	f7f6 fbf3 	bl	800041c <__aeabi_idivmod>
 8009c36:	1e0b      	subs	r3, r1, #0
 8009c38:	d101      	bne.n	8009c3e <my_conv_is_leap_year+0x32>
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e000      	b.n	8009c40 <my_conv_is_leap_year+0x34>
 8009c3e:	2300      	movs	r3, #0
}
 8009c40:	0018      	movs	r0, r3
 8009c42:	46bd      	mov	sp, r7
 8009c44:	b002      	add	sp, #8
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 8009c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c4a:	b089      	sub	sp, #36	; 0x24
 8009c4c:	af04      	add	r7, sp, #16
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	78db      	ldrb	r3, [r3, #3]
 8009c58:	22fa      	movs	r2, #250	; 0xfa
 8009c5a:	00d2      	lsls	r2, r2, #3
 8009c5c:	189a      	adds	r2, r3, r2
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	785b      	ldrb	r3, [r3, #1]
 8009c62:	469c      	mov	ip, r3
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	789b      	ldrb	r3, [r3, #2]
 8009c68:	001c      	movs	r4, r3
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	001d      	movs	r5, r3
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	785b      	ldrb	r3, [r3, #1]
 8009c74:	001e      	movs	r6, r3
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	789b      	ldrb	r3, [r3, #2]
 8009c7a:	4906      	ldr	r1, [pc, #24]	; (8009c94 <my_conv_dt_2_dts+0x4c>)
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	9303      	str	r3, [sp, #12]
 8009c80:	9602      	str	r6, [sp, #8]
 8009c82:	9501      	str	r5, [sp, #4]
 8009c84:	9400      	str	r4, [sp, #0]
 8009c86:	4663      	mov	r3, ip
 8009c88:	f001 fe32 	bl	800b8f0 <sprintf>
}
 8009c8c:	46c0      	nop			; (mov r8, r8)
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	b005      	add	sp, #20
 8009c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c94:	0801404c 	.word	0x0801404c

08009c98 <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	2b24      	cmp	r3, #36	; 0x24
 8009caa:	d117      	bne.n	8009cdc <my_nmea_message+0x44>
    {
        *i = 0 ;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	1c5a      	adds	r2, r3, #1
 8009cb8:	b2d1      	uxtb	r1, r2
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	7011      	strb	r1, [r2, #0]
 8009cbe:	001a      	movs	r2, r3
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	189b      	adds	r3, r3, r2
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	7812      	ldrb	r2, [r2, #0]
 8009cc8:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	001a      	movs	r2, r3
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	189b      	adds	r3, r3, r2
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	e045      	b.n	8009d68 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	2b1f      	cmp	r3, #31
 8009ce2:	d907      	bls.n	8009cf4 <my_nmea_message+0x5c>
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	2b7e      	cmp	r3, #126	; 0x7e
 8009cea:	d803      	bhi.n	8009cf4 <my_nmea_message+0x5c>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d103      	bne.n	8009cfc <my_nmea_message+0x64>
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	2b0d      	cmp	r3, #13
 8009cfa:	d114      	bne.n	8009d26 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	781b      	ldrb	r3, [r3, #0]
 8009d00:	1c5a      	adds	r2, r3, #1
 8009d02:	b2d1      	uxtb	r1, r2
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	7011      	strb	r1, [r2, #0]
 8009d08:	001a      	movs	r2, r3
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	189b      	adds	r3, r3, r2
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	7812      	ldrb	r2, [r2, #0]
 8009d12:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	001a      	movs	r2, r3
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	189b      	adds	r3, r3, r2
 8009d1e:	2200      	movs	r2, #0
 8009d20:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8009d22:	2301      	movs	r3, #1
 8009d24:	e020      	b.n	8009d68 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	2b0a      	cmp	r3, #10
 8009d2c:	d11a      	bne.n	8009d64 <my_nmea_message+0xcc>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d916      	bls.n	8009d64 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	701a      	strb	r2, [r3, #0]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	001a      	movs	r2, r3
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	189b      	adds	r3, r3, r2
 8009d4c:	781b      	ldrb	r3, [r3, #0]
 8009d4e:	2b0d      	cmp	r3, #13
 8009d50:	d108      	bne.n	8009d64 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	001a      	movs	r2, r3
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	189b      	adds	r3, r3, r2
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8009d60:	2302      	movs	r3, #2
 8009d62:	e001      	b.n	8009d68 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8009d64:	2301      	movs	r3, #1
 8009d66:	425b      	negs	r3, r3
}
 8009d68:	0018      	movs	r0, r3
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	b004      	add	sp, #16
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b082      	sub	sp, #8
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	3309      	adds	r3, #9
 8009d7c:	781b      	ldrb	r3, [r3, #0]
}
 8009d7e:	0018      	movs	r0, r3
 8009d80:	46bd      	mov	sp, r7
 8009d82:	b002      	add	sp, #8
 8009d84:	bd80      	pop	{r7, pc}

08009d86 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8009d86:	b5b0      	push	{r4, r5, r7, lr}
 8009d88:	b086      	sub	sp, #24
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	220f      	movs	r2, #15
 8009d92:	212c      	movs	r1, #44	; 0x2c
 8009d94:	0018      	movs	r0, r3
 8009d96:	f7ff fddd 	bl	8009954 <my_find_char_position>
 8009d9a:	0003      	movs	r3, r0
 8009d9c:	001a      	movs	r2, r3
 8009d9e:	2517      	movs	r5, #23
 8009da0:	197b      	adds	r3, r7, r5
 8009da2:	3201      	adds	r2, #1
 8009da4:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2210      	movs	r2, #16
 8009daa:	212c      	movs	r1, #44	; 0x2c
 8009dac:	0018      	movs	r0, r3
 8009dae:	f7ff fdd1 	bl	8009954 <my_find_char_position>
 8009db2:	0003      	movs	r3, r0
 8009db4:	0019      	movs	r1, r3
 8009db6:	2416      	movs	r4, #22
 8009db8:	193b      	adds	r3, r7, r4
 8009dba:	197a      	adds	r2, r7, r5
 8009dbc:	7812      	ldrb	r2, [r2, #0]
 8009dbe:	1a8a      	subs	r2, r1, r2
 8009dc0:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8009dc2:	193b      	adds	r3, r7, r4
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	0018      	movs	r0, r3
 8009dca:	f000 fb93 	bl	800a4f4 <malloc>
 8009dce:	0003      	movs	r3, r0
 8009dd0:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8009dd2:	197b      	adds	r3, r7, r5
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	18d1      	adds	r1, r2, r3
 8009dda:	193b      	adds	r3, r7, r4
 8009ddc:	781a      	ldrb	r2, [r3, #0]
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	0018      	movs	r0, r3
 8009de2:	f001 fe34 	bl	800ba4e <strncpy>
	pdop_s[pdop_length] = '\0';
 8009de6:	193b      	adds	r3, r7, r4
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	693a      	ldr	r2, [r7, #16]
 8009dec:	18d3      	adds	r3, r2, r3
 8009dee:	2200      	movs	r2, #0
 8009df0:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	0018      	movs	r0, r3
 8009df6:	f7ff fd99 	bl	800992c <my_string2double_conv>
 8009dfa:	0002      	movs	r2, r0
 8009dfc:	000b      	movs	r3, r1
 8009dfe:	60ba      	str	r2, [r7, #8]
 8009e00:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	0018      	movs	r0, r3
 8009e06:	f000 fb7f 	bl	800a508 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8009e0a:	68ba      	ldr	r2, [r7, #8]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
}
 8009e0e:	0010      	movs	r0, r2
 8009e10:	0019      	movs	r1, r3
 8009e12:	46bd      	mov	sp, r7
 8009e14:	b006      	add	sp, #24
 8009e16:	bdb0      	pop	{r4, r5, r7, pc}

08009e18 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8009e18:	b590      	push	{r4, r7, lr}
 8009e1a:	b085      	sub	sp, #20
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8009e20:	230f      	movs	r3, #15
 8009e22:	18fb      	adds	r3, r7, r3
 8009e24:	2200      	movs	r2, #0
 8009e26:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8009e28:	230e      	movs	r3, #14
 8009e2a:	18fb      	adds	r3, r7, r3
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009e30:	e00f      	b.n	8009e52 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8009e32:	220e      	movs	r2, #14
 8009e34:	18bb      	adds	r3, r7, r2
 8009e36:	781b      	ldrb	r3, [r3, #0]
 8009e38:	18ba      	adds	r2, r7, r2
 8009e3a:	1c59      	adds	r1, r3, #1
 8009e3c:	7011      	strb	r1, [r2, #0]
 8009e3e:	001a      	movs	r2, r3
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	189b      	adds	r3, r3, r2
 8009e44:	7819      	ldrb	r1, [r3, #0]
 8009e46:	220f      	movs	r2, #15
 8009e48:	18bb      	adds	r3, r7, r2
 8009e4a:	18ba      	adds	r2, r7, r2
 8009e4c:	7812      	ldrb	r2, [r2, #0]
 8009e4e:	404a      	eors	r2, r1
 8009e50:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8009e52:	210e      	movs	r1, #14
 8009e54:	187b      	adds	r3, r7, r1
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	18d3      	adds	r3, r2, r3
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	2b2a      	cmp	r3, #42	; 0x2a
 8009e60:	d00a      	beq.n	8009e78 <is_my_nmea_checksum_ok+0x60>
 8009e62:	187b      	adds	r3, r7, r1
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	18d3      	adds	r3, r2, r3
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d003      	beq.n	8009e78 <is_my_nmea_checksum_ok+0x60>
 8009e70:	187b      	adds	r3, r7, r1
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d1dc      	bne.n	8009e32 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8009e78:	230f      	movs	r3, #15
 8009e7a:	18fb      	adds	r3, r7, r3
 8009e7c:	781c      	ldrb	r4, [r3, #0]
 8009e7e:	210e      	movs	r1, #14
 8009e80:	187b      	adds	r3, r7, r1
 8009e82:	187a      	adds	r2, r7, r1
 8009e84:	7812      	ldrb	r2, [r2, #0]
 8009e86:	3201      	adds	r2, #1
 8009e88:	701a      	strb	r2, [r3, #0]
 8009e8a:	187b      	adds	r3, r7, r1
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	18d3      	adds	r3, r2, r3
 8009e92:	2210      	movs	r2, #16
 8009e94:	2100      	movs	r1, #0
 8009e96:	0018      	movs	r0, r3
 8009e98:	f001 fc26 	bl	800b6e8 <strtol>
 8009e9c:	0003      	movs	r3, r0
 8009e9e:	1ae3      	subs	r3, r4, r3
 8009ea0:	425a      	negs	r2, r3
 8009ea2:	4153      	adcs	r3, r2
 8009ea4:	b2db      	uxtb	r3, r3
}
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	b005      	add	sp, #20
 8009eac:	bd90      	pop	{r4, r7, pc}
	...

08009eb0 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8009eb0:	b5b0      	push	{r4, r5, r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	000a      	movs	r2, r1
 8009eba:	1cfb      	adds	r3, r7, #3
 8009ebc:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8009ebe:	2308      	movs	r3, #8
 8009ec0:	18fa      	adds	r2, r7, r3
 8009ec2:	492f      	ldr	r1, [pc, #188]	; (8009f80 <nmea2decimal+0xd0>)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	0018      	movs	r0, r3
 8009ec8:	f001 fd32 	bl	800b930 <sscanf>
    min = deg / 100 ;
 8009ecc:	68b8      	ldr	r0, [r7, #8]
 8009ece:	68f9      	ldr	r1, [r7, #12]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	4b2c      	ldr	r3, [pc, #176]	; (8009f84 <nmea2decimal+0xd4>)
 8009ed4:	f7f6 ffd0 	bl	8000e78 <__aeabi_ddiv>
 8009ed8:	0002      	movs	r2, r0
 8009eda:	000b      	movs	r3, r1
 8009edc:	613a      	str	r2, [r7, #16]
 8009ede:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8009ee0:	6938      	ldr	r0, [r7, #16]
 8009ee2:	6979      	ldr	r1, [r7, #20]
 8009ee4:	f7f8 fa24 	bl	8002330 <__aeabi_d2iz>
 8009ee8:	0003      	movs	r3, r0
 8009eea:	0018      	movs	r0, r3
 8009eec:	f7f8 fa56 	bl	800239c <__aeabi_i2d>
 8009ef0:	0002      	movs	r2, r0
 8009ef2:	000b      	movs	r3, r1
 8009ef4:	60ba      	str	r2, [r7, #8]
 8009ef6:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8009ef8:	68ba      	ldr	r2, [r7, #8]
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	6938      	ldr	r0, [r7, #16]
 8009efe:	6979      	ldr	r1, [r7, #20]
 8009f00:	f7f7 fe76 	bl	8001bf0 <__aeabi_dsub>
 8009f04:	0002      	movs	r2, r0
 8009f06:	000b      	movs	r3, r1
 8009f08:	0010      	movs	r0, r2
 8009f0a:	0019      	movs	r1, r3
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	4b1e      	ldr	r3, [pc, #120]	; (8009f88 <nmea2decimal+0xd8>)
 8009f10:	f7f7 fbac 	bl	800166c <__aeabi_dmul>
 8009f14:	0002      	movs	r2, r0
 8009f16:	000b      	movs	r3, r1
 8009f18:	613a      	str	r2, [r7, #16]
 8009f1a:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	4b1b      	ldr	r3, [pc, #108]	; (8009f8c <nmea2decimal+0xdc>)
 8009f20:	6938      	ldr	r0, [r7, #16]
 8009f22:	6979      	ldr	r1, [r7, #20]
 8009f24:	f7f6 ffa8 	bl	8000e78 <__aeabi_ddiv>
 8009f28:	0002      	movs	r2, r0
 8009f2a:	000b      	movs	r3, r1
 8009f2c:	613a      	str	r2, [r7, #16]
 8009f2e:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8009f30:	1cfb      	adds	r3, r7, #3
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	2b53      	cmp	r3, #83	; 0x53
 8009f36:	d003      	beq.n	8009f40 <nmea2decimal+0x90>
 8009f38:	1cfb      	adds	r3, r7, #3
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	2b57      	cmp	r3, #87	; 0x57
 8009f3e:	d10e      	bne.n	8009f5e <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8009f40:	68b8      	ldr	r0, [r7, #8]
 8009f42:	68f9      	ldr	r1, [r7, #12]
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	f7f6 fc36 	bl	80007b8 <__aeabi_dadd>
 8009f4c:	0002      	movs	r2, r0
 8009f4e:	000b      	movs	r3, r1
 8009f50:	0011      	movs	r1, r2
 8009f52:	000c      	movs	r4, r1
 8009f54:	2180      	movs	r1, #128	; 0x80
 8009f56:	0609      	lsls	r1, r1, #24
 8009f58:	4059      	eors	r1, r3
 8009f5a:	000d      	movs	r5, r1
 8009f5c:	e009      	b.n	8009f72 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8009f5e:	68b8      	ldr	r0, [r7, #8]
 8009f60:	68f9      	ldr	r1, [r7, #12]
 8009f62:	693a      	ldr	r2, [r7, #16]
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	f7f6 fc27 	bl	80007b8 <__aeabi_dadd>
 8009f6a:	0002      	movs	r2, r0
 8009f6c:	000b      	movs	r3, r1
 8009f6e:	0014      	movs	r4, r2
 8009f70:	001d      	movs	r5, r3
}
 8009f72:	0022      	movs	r2, r4
 8009f74:	002b      	movs	r3, r5
 8009f76:	0010      	movs	r0, r2
 8009f78:	0019      	movs	r1, r3
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	b006      	add	sp, #24
 8009f7e:	bdb0      	pop	{r4, r5, r7, pc}
 8009f80:	0801406c 	.word	0x0801406c
 8009f84:	40590000 	.word	0x40590000
 8009f88:	40240000 	.word	0x40240000
 8009f8c:	40180000 	.word	0x40180000

08009f90 <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 8009f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f92:	b08d      	sub	sp, #52	; 0x34
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	212c      	movs	r1, #44	; 0x2c
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	f7ff fcd7 	bl	8009954 <my_find_char_position>
 8009fa6:	0003      	movs	r3, r0
 8009fa8:	001a      	movs	r2, r3
 8009faa:	252f      	movs	r5, #47	; 0x2f
 8009fac:	197b      	adds	r3, r7, r5
 8009fae:	3201      	adds	r2, #1
 8009fb0:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2202      	movs	r2, #2
 8009fb6:	212c      	movs	r1, #44	; 0x2c
 8009fb8:	0018      	movs	r0, r3
 8009fba:	f7ff fccb 	bl	8009954 <my_find_char_position>
 8009fbe:	0003      	movs	r3, r0
 8009fc0:	0019      	movs	r1, r3
 8009fc2:	242e      	movs	r4, #46	; 0x2e
 8009fc4:	193b      	adds	r3, r7, r4
 8009fc6:	197a      	adds	r2, r7, r5
 8009fc8:	7812      	ldrb	r2, [r2, #0]
 8009fca:	1a8a      	subs	r2, r1, r2
 8009fcc:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8009fce:	193b      	adds	r3, r7, r4
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	3301      	adds	r3, #1
 8009fd4:	0018      	movs	r0, r3
 8009fd6:	f000 fa8d 	bl	800a4f4 <malloc>
 8009fda:	0003      	movs	r3, r0
 8009fdc:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8009fde:	197b      	adds	r3, r7, r5
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	18d1      	adds	r1, r2, r3
 8009fe6:	193b      	adds	r3, r7, r4
 8009fe8:	781a      	ldrb	r2, [r3, #0]
 8009fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fec:	0018      	movs	r0, r3
 8009fee:	f001 fd2e 	bl	800ba4e <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 8009ff2:	193b      	adds	r3, r7, r4
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ff8:	18d3      	adds	r3, r2, r3
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8009ffe:	197b      	adds	r3, r7, r5
 800a000:	781a      	ldrb	r2, [r3, #0]
 800a002:	193b      	adds	r3, r7, r4
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	18d3      	adds	r3, r2, r3
 800a008:	3301      	adds	r3, #1
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	18d2      	adds	r2, r2, r3
 800a00e:	2627      	movs	r6, #39	; 0x27
 800a010:	19bb      	adds	r3, r7, r6
 800a012:	7812      	ldrb	r2, [r2, #0]
 800a014:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a016:	19bb      	adds	r3, r7, r6
 800a018:	781a      	ldrb	r2, [r3, #0]
 800a01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01c:	0011      	movs	r1, r2
 800a01e:	0018      	movs	r0, r3
 800a020:	f7ff ff46 	bl	8009eb0 <nmea2decimal>
 800a024:	0002      	movs	r2, r0
 800a026:	000b      	movs	r3, r1
 800a028:	61ba      	str	r2, [r7, #24]
 800a02a:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800a02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a02e:	0018      	movs	r0, r3
 800a030:	f000 fa6a 	bl	800a508 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a034:	2200      	movs	r2, #0
 800a036:	4b49      	ldr	r3, [pc, #292]	; (800a15c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a038:	69b8      	ldr	r0, [r7, #24]
 800a03a:	69f9      	ldr	r1, [r7, #28]
 800a03c:	f7f7 fb16 	bl	800166c <__aeabi_dmul>
 800a040:	0002      	movs	r2, r0
 800a042:	000b      	movs	r3, r1
 800a044:	0010      	movs	r0, r2
 800a046:	0019      	movs	r1, r3
 800a048:	f008 fa1e 	bl	8012488 <round>
 800a04c:	2200      	movs	r2, #0
 800a04e:	4b43      	ldr	r3, [pc, #268]	; (800a15c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a050:	f7f6 ff12 	bl	8000e78 <__aeabi_ddiv>
 800a054:	0002      	movs	r2, r0
 800a056:	000b      	movs	r3, r1
 800a058:	61ba      	str	r2, [r7, #24]
 800a05a:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a05c:	2200      	movs	r2, #0
 800a05e:	4b40      	ldr	r3, [pc, #256]	; (800a160 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a060:	69b8      	ldr	r0, [r7, #24]
 800a062:	69f9      	ldr	r1, [r7, #28]
 800a064:	f7f7 fb02 	bl	800166c <__aeabi_dmul>
 800a068:	0002      	movs	r2, r0
 800a06a:	000b      	movs	r3, r1
 800a06c:	0010      	movs	r0, r2
 800a06e:	0019      	movs	r1, r3
 800a070:	f7f8 f95e 	bl	8002330 <__aeabi_d2iz>
 800a074:	0002      	movs	r2, r0
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2203      	movs	r2, #3
 800a07e:	212c      	movs	r1, #44	; 0x2c
 800a080:	0018      	movs	r0, r3
 800a082:	f7ff fc67 	bl	8009954 <my_find_char_position>
 800a086:	0003      	movs	r3, r0
 800a088:	001a      	movs	r2, r3
 800a08a:	197b      	adds	r3, r7, r5
 800a08c:	3201      	adds	r2, #1
 800a08e:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2204      	movs	r2, #4
 800a094:	212c      	movs	r1, #44	; 0x2c
 800a096:	0018      	movs	r0, r3
 800a098:	f7ff fc5c 	bl	8009954 <my_find_char_position>
 800a09c:	0003      	movs	r3, r0
 800a09e:	0019      	movs	r1, r3
 800a0a0:	193b      	adds	r3, r7, r4
 800a0a2:	197a      	adds	r2, r7, r5
 800a0a4:	7812      	ldrb	r2, [r2, #0]
 800a0a6:	1a8a      	subs	r2, r1, r2
 800a0a8:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a0aa:	193b      	adds	r3, r7, r4
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	0018      	movs	r0, r3
 800a0b2:	f000 fa1f 	bl	800a4f4 <malloc>
 800a0b6:	0003      	movs	r3, r0
 800a0b8:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800a0ba:	197b      	adds	r3, r7, r5
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	18d1      	adds	r1, r2, r3
 800a0c2:	193b      	adds	r3, r7, r4
 800a0c4:	781a      	ldrb	r2, [r3, #0]
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f001 fcc0 	bl	800ba4e <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800a0ce:	193b      	adds	r3, r7, r4
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	18d3      	adds	r3, r2, r3
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a0da:	197b      	adds	r3, r7, r5
 800a0dc:	781a      	ldrb	r2, [r3, #0]
 800a0de:	193b      	adds	r3, r7, r4
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	18d3      	adds	r3, r2, r3
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	18d2      	adds	r2, r2, r3
 800a0ea:	19bb      	adds	r3, r7, r6
 800a0ec:	7812      	ldrb	r2, [r2, #0]
 800a0ee:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a0f0:	19bb      	adds	r3, r7, r6
 800a0f2:	781a      	ldrb	r2, [r3, #0]
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	0011      	movs	r1, r2
 800a0f8:	0018      	movs	r0, r3
 800a0fa:	f7ff fed9 	bl	8009eb0 <nmea2decimal>
 800a0fe:	0002      	movs	r2, r0
 800a100:	000b      	movs	r3, r1
 800a102:	60ba      	str	r2, [r7, #8]
 800a104:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	0018      	movs	r0, r3
 800a10a:	f000 f9fd 	bl	800a508 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a10e:	2200      	movs	r2, #0
 800a110:	4b12      	ldr	r3, [pc, #72]	; (800a15c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a112:	68b8      	ldr	r0, [r7, #8]
 800a114:	68f9      	ldr	r1, [r7, #12]
 800a116:	f7f7 faa9 	bl	800166c <__aeabi_dmul>
 800a11a:	0002      	movs	r2, r0
 800a11c:	000b      	movs	r3, r1
 800a11e:	0010      	movs	r0, r2
 800a120:	0019      	movs	r1, r3
 800a122:	f008 f9b1 	bl	8012488 <round>
 800a126:	2200      	movs	r2, #0
 800a128:	4b0c      	ldr	r3, [pc, #48]	; (800a15c <my_nmea_get_gngll_coordinates+0x1cc>)
 800a12a:	f7f6 fea5 	bl	8000e78 <__aeabi_ddiv>
 800a12e:	0002      	movs	r2, r0
 800a130:	000b      	movs	r3, r1
 800a132:	60ba      	str	r2, [r7, #8]
 800a134:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a136:	2200      	movs	r2, #0
 800a138:	4b09      	ldr	r3, [pc, #36]	; (800a160 <my_nmea_get_gngll_coordinates+0x1d0>)
 800a13a:	68b8      	ldr	r0, [r7, #8]
 800a13c:	68f9      	ldr	r1, [r7, #12]
 800a13e:	f7f7 fa95 	bl	800166c <__aeabi_dmul>
 800a142:	0002      	movs	r2, r0
 800a144:	000b      	movs	r3, r1
 800a146:	0010      	movs	r0, r2
 800a148:	0019      	movs	r1, r3
 800a14a:	f7f8 f8f1 	bl	8002330 <__aeabi_d2iz>
 800a14e:	0002      	movs	r2, r0
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	605a      	str	r2, [r3, #4]
}
 800a154:	46c0      	nop			; (mov r8, r8)
 800a156:	46bd      	mov	sp, r7
 800a158:	b00d      	add	sp, #52	; 0x34
 800a15a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a15c:	412e8480 	.word	0x412e8480
 800a160:	416312d0 	.word	0x416312d0

0800a164 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a164:	b5b0      	push	{r4, r5, r7, lr}
 800a166:	b086      	sub	sp, #24
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a16c:	240e      	movs	r4, #14
 800a16e:	193b      	adds	r3, r7, r4
 800a170:	2200      	movs	r2, #0
 800a172:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2203      	movs	r2, #3
 800a178:	212c      	movs	r1, #44	; 0x2c
 800a17a:	0018      	movs	r0, r3
 800a17c:	f7ff fbea 	bl	8009954 <my_find_char_position>
 800a180:	0003      	movs	r3, r0
 800a182:	001a      	movs	r2, r3
 800a184:	2517      	movs	r5, #23
 800a186:	197b      	adds	r3, r7, r5
 800a188:	3201      	adds	r2, #1
 800a18a:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a18c:	2003      	movs	r0, #3
 800a18e:	f000 f9b1 	bl	800a4f4 <malloc>
 800a192:	0003      	movs	r3, r0
 800a194:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a196:	197b      	adds	r3, r7, r5
 800a198:	781b      	ldrb	r3, [r3, #0]
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	18d1      	adds	r1, r2, r3
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	2202      	movs	r2, #2
 800a1a2:	0018      	movs	r0, r3
 800a1a4:	f001 fc53 	bl	800ba4e <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	3302      	adds	r3, #2
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a1b0:	193a      	adds	r2, r7, r4
 800a1b2:	4907      	ldr	r1, [pc, #28]	; (800a1d0 <my_nmea_get_gsv_tns+0x6c>)
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	0018      	movs	r0, r3
 800a1b8:	f001 fbba 	bl	800b930 <sscanf>
	free ( s ) ;
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	0018      	movs	r0, r3
 800a1c0:	f000 f9a2 	bl	800a508 <free>
	return tns ;
 800a1c4:	193b      	adds	r3, r7, r4
 800a1c6:	881b      	ldrh	r3, [r3, #0]
}
 800a1c8:	0018      	movs	r0, r3
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	b006      	add	sp, #24
 800a1ce:	bdb0      	pop	{r4, r5, r7, pc}
 800a1d0:	08014078 	.word	0x08014078

0800a1d4 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a1d4:	b590      	push	{r4, r7, lr}
 800a1d6:	b087      	sub	sp, #28
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2209      	movs	r2, #9
 800a1e2:	212c      	movs	r1, #44	; 0x2c
 800a1e4:	0018      	movs	r0, r3
 800a1e6:	f7ff fbb5 	bl	8009954 <my_find_char_position>
 800a1ea:	0003      	movs	r3, r0
 800a1ec:	001a      	movs	r2, r3
 800a1ee:	2417      	movs	r4, #23
 800a1f0:	193b      	adds	r3, r7, r4
 800a1f2:	3205      	adds	r2, #5
 800a1f4:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a1f6:	2003      	movs	r0, #3
 800a1f8:	f000 f97c 	bl	800a4f4 <malloc>
 800a1fc:	0003      	movs	r3, r0
 800a1fe:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a200:	193b      	adds	r3, r7, r4
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	18d1      	adds	r1, r2, r3
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	2202      	movs	r2, #2
 800a20c:	0018      	movs	r0, r3
 800a20e:	f001 fc1e 	bl	800ba4e <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	3302      	adds	r3, #2
 800a216:	2200      	movs	r2, #0
 800a218:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a21a:	240e      	movs	r4, #14
 800a21c:	193a      	adds	r2, r7, r4
 800a21e:	4909      	ldr	r1, [pc, #36]	; (800a244 <my_nmea_get_rmc_date_yy+0x70>)
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	0018      	movs	r0, r3
 800a224:	f001 fb84 	bl	800b930 <sscanf>
	free ( s ) ;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	0018      	movs	r0, r3
 800a22c:	f000 f96c 	bl	800a508 <free>
	*yy = (uint8_t) temp ;
 800a230:	193b      	adds	r3, r7, r4
 800a232:	881b      	ldrh	r3, [r3, #0]
 800a234:	b2da      	uxtb	r2, r3
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	701a      	strb	r2, [r3, #0]

}
 800a23a:	46c0      	nop			; (mov r8, r8)
 800a23c:	46bd      	mov	sp, r7
 800a23e:	b007      	add	sp, #28
 800a240:	bd90      	pop	{r4, r7, pc}
 800a242:	46c0      	nop			; (mov r8, r8)
 800a244:	08014078 	.word	0x08014078

0800a248 <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a248:	b590      	push	{r4, r7, lr}
 800a24a:	b087      	sub	sp, #28
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2209      	movs	r2, #9
 800a256:	212c      	movs	r1, #44	; 0x2c
 800a258:	0018      	movs	r0, r3
 800a25a:	f7ff fb7b 	bl	8009954 <my_find_char_position>
 800a25e:	0003      	movs	r3, r0
 800a260:	001a      	movs	r2, r3
 800a262:	2417      	movs	r4, #23
 800a264:	193b      	adds	r3, r7, r4
 800a266:	3203      	adds	r2, #3
 800a268:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a26a:	2003      	movs	r0, #3
 800a26c:	f000 f942 	bl	800a4f4 <malloc>
 800a270:	0003      	movs	r3, r0
 800a272:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a274:	193b      	adds	r3, r7, r4
 800a276:	781b      	ldrb	r3, [r3, #0]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	18d1      	adds	r1, r2, r3
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	2202      	movs	r2, #2
 800a280:	0018      	movs	r0, r3
 800a282:	f001 fbe4 	bl	800ba4e <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	3302      	adds	r3, #2
 800a28a:	2200      	movs	r2, #0
 800a28c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a28e:	240e      	movs	r4, #14
 800a290:	193a      	adds	r2, r7, r4
 800a292:	4909      	ldr	r1, [pc, #36]	; (800a2b8 <my_nmea_get_rmc_date_mm+0x70>)
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	0018      	movs	r0, r3
 800a298:	f001 fb4a 	bl	800b930 <sscanf>
	free ( s ) ;
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	0018      	movs	r0, r3
 800a2a0:	f000 f932 	bl	800a508 <free>
	*mm = (uint8_t) temp ;
 800a2a4:	193b      	adds	r3, r7, r4
 800a2a6:	881b      	ldrh	r3, [r3, #0]
 800a2a8:	b2da      	uxtb	r2, r3
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	701a      	strb	r2, [r3, #0]

}
 800a2ae:	46c0      	nop			; (mov r8, r8)
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	b007      	add	sp, #28
 800a2b4:	bd90      	pop	{r4, r7, pc}
 800a2b6:	46c0      	nop			; (mov r8, r8)
 800a2b8:	08014078 	.word	0x08014078

0800a2bc <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a2bc:	b590      	push	{r4, r7, lr}
 800a2be:	b087      	sub	sp, #28
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2209      	movs	r2, #9
 800a2ca:	212c      	movs	r1, #44	; 0x2c
 800a2cc:	0018      	movs	r0, r3
 800a2ce:	f7ff fb41 	bl	8009954 <my_find_char_position>
 800a2d2:	0003      	movs	r3, r0
 800a2d4:	001a      	movs	r2, r3
 800a2d6:	2417      	movs	r4, #23
 800a2d8:	193b      	adds	r3, r7, r4
 800a2da:	3201      	adds	r2, #1
 800a2dc:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a2de:	2003      	movs	r0, #3
 800a2e0:	f000 f908 	bl	800a4f4 <malloc>
 800a2e4:	0003      	movs	r3, r0
 800a2e6:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a2e8:	193b      	adds	r3, r7, r4
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	18d1      	adds	r1, r2, r3
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2202      	movs	r2, #2
 800a2f4:	0018      	movs	r0, r3
 800a2f6:	f001 fbaa 	bl	800ba4e <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	3302      	adds	r3, #2
 800a2fe:	2200      	movs	r2, #0
 800a300:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a302:	240e      	movs	r4, #14
 800a304:	193a      	adds	r2, r7, r4
 800a306:	4909      	ldr	r1, [pc, #36]	; (800a32c <my_nmea_get_rmc_date_dd+0x70>)
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	0018      	movs	r0, r3
 800a30c:	f001 fb10 	bl	800b930 <sscanf>
	free ( s ) ;
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	0018      	movs	r0, r3
 800a314:	f000 f8f8 	bl	800a508 <free>
	*dd = (uint8_t) temp ;
 800a318:	193b      	adds	r3, r7, r4
 800a31a:	881b      	ldrh	r3, [r3, #0]
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	701a      	strb	r2, [r3, #0]

}
 800a322:	46c0      	nop			; (mov r8, r8)
 800a324:	46bd      	mov	sp, r7
 800a326:	b007      	add	sp, #28
 800a328:	bd90      	pop	{r4, r7, pc}
 800a32a:	46c0      	nop			; (mov r8, r8)
 800a32c:	08014078 	.word	0x08014078

0800a330 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a330:	b590      	push	{r4, r7, lr}
 800a332:	b087      	sub	sp, #28
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	212c      	movs	r1, #44	; 0x2c
 800a340:	0018      	movs	r0, r3
 800a342:	f7ff fb07 	bl	8009954 <my_find_char_position>
 800a346:	0003      	movs	r3, r0
 800a348:	001a      	movs	r2, r3
 800a34a:	2417      	movs	r4, #23
 800a34c:	193b      	adds	r3, r7, r4
 800a34e:	3201      	adds	r2, #1
 800a350:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a352:	2003      	movs	r0, #3
 800a354:	f000 f8ce 	bl	800a4f4 <malloc>
 800a358:	0003      	movs	r3, r0
 800a35a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a35c:	193b      	adds	r3, r7, r4
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	18d1      	adds	r1, r2, r3
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	2202      	movs	r2, #2
 800a368:	0018      	movs	r0, r3
 800a36a:	f001 fb70 	bl	800ba4e <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	3302      	adds	r3, #2
 800a372:	2200      	movs	r2, #0
 800a374:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a376:	240e      	movs	r4, #14
 800a378:	193a      	adds	r2, r7, r4
 800a37a:	4909      	ldr	r1, [pc, #36]	; (800a3a0 <my_nmea_get_rmc_utc_hh+0x70>)
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	0018      	movs	r0, r3
 800a380:	f001 fad6 	bl	800b930 <sscanf>
	free ( s ) ;
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	0018      	movs	r0, r3
 800a388:	f000 f8be 	bl	800a508 <free>
	*hh = (uint8_t) temp ;
 800a38c:	193b      	adds	r3, r7, r4
 800a38e:	881b      	ldrh	r3, [r3, #0]
 800a390:	b2da      	uxtb	r2, r3
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	701a      	strb	r2, [r3, #0]

}
 800a396:	46c0      	nop			; (mov r8, r8)
 800a398:	46bd      	mov	sp, r7
 800a39a:	b007      	add	sp, #28
 800a39c:	bd90      	pop	{r4, r7, pc}
 800a39e:	46c0      	nop			; (mov r8, r8)
 800a3a0:	08014078 	.word	0x08014078

0800a3a4 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a3a4:	b590      	push	{r4, r7, lr}
 800a3a6:	b087      	sub	sp, #28
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	212c      	movs	r1, #44	; 0x2c
 800a3b4:	0018      	movs	r0, r3
 800a3b6:	f7ff facd 	bl	8009954 <my_find_char_position>
 800a3ba:	0003      	movs	r3, r0
 800a3bc:	001a      	movs	r2, r3
 800a3be:	2417      	movs	r4, #23
 800a3c0:	193b      	adds	r3, r7, r4
 800a3c2:	3203      	adds	r2, #3
 800a3c4:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a3c6:	2003      	movs	r0, #3
 800a3c8:	f000 f894 	bl	800a4f4 <malloc>
 800a3cc:	0003      	movs	r3, r0
 800a3ce:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a3d0:	193b      	adds	r3, r7, r4
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	18d1      	adds	r1, r2, r3
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	2202      	movs	r2, #2
 800a3dc:	0018      	movs	r0, r3
 800a3de:	f001 fb36 	bl	800ba4e <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	3302      	adds	r3, #2
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a3ea:	240e      	movs	r4, #14
 800a3ec:	193a      	adds	r2, r7, r4
 800a3ee:	4909      	ldr	r1, [pc, #36]	; (800a414 <my_nmea_get_rmc_utc_mm+0x70>)
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	0018      	movs	r0, r3
 800a3f4:	f001 fa9c 	bl	800b930 <sscanf>
	free ( s ) ;
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	0018      	movs	r0, r3
 800a3fc:	f000 f884 	bl	800a508 <free>
	*mm = (uint8_t) temp ;
 800a400:	193b      	adds	r3, r7, r4
 800a402:	881b      	ldrh	r3, [r3, #0]
 800a404:	b2da      	uxtb	r2, r3
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	701a      	strb	r2, [r3, #0]

}
 800a40a:	46c0      	nop			; (mov r8, r8)
 800a40c:	46bd      	mov	sp, r7
 800a40e:	b007      	add	sp, #28
 800a410:	bd90      	pop	{r4, r7, pc}
 800a412:	46c0      	nop			; (mov r8, r8)
 800a414:	08014078 	.word	0x08014078

0800a418 <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a418:	b590      	push	{r4, r7, lr}
 800a41a:	b087      	sub	sp, #28
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2201      	movs	r2, #1
 800a426:	212c      	movs	r1, #44	; 0x2c
 800a428:	0018      	movs	r0, r3
 800a42a:	f7ff fa93 	bl	8009954 <my_find_char_position>
 800a42e:	0003      	movs	r3, r0
 800a430:	001a      	movs	r2, r3
 800a432:	2417      	movs	r4, #23
 800a434:	193b      	adds	r3, r7, r4
 800a436:	3205      	adds	r2, #5
 800a438:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a43a:	2003      	movs	r0, #3
 800a43c:	f000 f85a 	bl	800a4f4 <malloc>
 800a440:	0003      	movs	r3, r0
 800a442:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a444:	193b      	adds	r3, r7, r4
 800a446:	781b      	ldrb	r3, [r3, #0]
 800a448:	687a      	ldr	r2, [r7, #4]
 800a44a:	18d1      	adds	r1, r2, r3
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	2202      	movs	r2, #2
 800a450:	0018      	movs	r0, r3
 800a452:	f001 fafc 	bl	800ba4e <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	3302      	adds	r3, #2
 800a45a:	2200      	movs	r2, #0
 800a45c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a45e:	240e      	movs	r4, #14
 800a460:	193a      	adds	r2, r7, r4
 800a462:	4909      	ldr	r1, [pc, #36]	; (800a488 <my_nmea_get_rmc_utc_ss+0x70>)
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	0018      	movs	r0, r3
 800a468:	f001 fa62 	bl	800b930 <sscanf>
	free ( s ) ;
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	0018      	movs	r0, r3
 800a470:	f000 f84a 	bl	800a508 <free>
	*ss = (uint8_t) temp ;
 800a474:	193b      	adds	r3, r7, r4
 800a476:	881b      	ldrh	r3, [r3, #0]
 800a478:	b2da      	uxtb	r2, r3
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	701a      	strb	r2, [r3, #0]

}
 800a47e:	46c0      	nop			; (mov r8, r8)
 800a480:	46bd      	mov	sp, r7
 800a482:	b007      	add	sp, #28
 800a484:	bd90      	pop	{r4, r7, pc}
 800a486:	46c0      	nop			; (mov r8, r8)
 800a488:	08014078 	.word	0x08014078

0800a48c <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800a48c:	b590      	push	{r4, r7, lr}
 800a48e:	b085      	sub	sp, #20
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2201      	movs	r2, #1
 800a49a:	212c      	movs	r1, #44	; 0x2c
 800a49c:	0018      	movs	r0, r3
 800a49e:	f7ff fa59 	bl	8009954 <my_find_char_position>
 800a4a2:	0003      	movs	r3, r0
 800a4a4:	001a      	movs	r2, r3
 800a4a6:	240f      	movs	r4, #15
 800a4a8:	193b      	adds	r3, r7, r4
 800a4aa:	3208      	adds	r2, #8
 800a4ac:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a4ae:	2004      	movs	r0, #4
 800a4b0:	f000 f820 	bl	800a4f4 <malloc>
 800a4b4:	0003      	movs	r3, r0
 800a4b6:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a4b8:	193b      	adds	r3, r7, r4
 800a4ba:	781b      	ldrb	r3, [r3, #0]
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	18d1      	adds	r1, r2, r3
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	2203      	movs	r2, #3
 800a4c4:	0018      	movs	r0, r3
 800a4c6:	f001 fac2 	bl	800ba4e <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	3303      	adds	r3, #3
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800a4d2:	683a      	ldr	r2, [r7, #0]
 800a4d4:	4906      	ldr	r1, [pc, #24]	; (800a4f0 <my_nmea_get_rmc_utc_sss+0x64>)
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	0018      	movs	r0, r3
 800a4da:	f001 fa29 	bl	800b930 <sscanf>
	free ( s ) ;
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	0018      	movs	r0, r3
 800a4e2:	f000 f811 	bl	800a508 <free>
}
 800a4e6:	46c0      	nop			; (mov r8, r8)
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	b005      	add	sp, #20
 800a4ec:	bd90      	pop	{r4, r7, pc}
 800a4ee:	46c0      	nop			; (mov r8, r8)
 800a4f0:	0801407c 	.word	0x0801407c

0800a4f4 <malloc>:
 800a4f4:	b510      	push	{r4, lr}
 800a4f6:	4b03      	ldr	r3, [pc, #12]	; (800a504 <malloc+0x10>)
 800a4f8:	0001      	movs	r1, r0
 800a4fa:	6818      	ldr	r0, [r3, #0]
 800a4fc:	f000 f80e 	bl	800a51c <_malloc_r>
 800a500:	bd10      	pop	{r4, pc}
 800a502:	46c0      	nop			; (mov r8, r8)
 800a504:	200006d0 	.word	0x200006d0

0800a508 <free>:
 800a508:	b510      	push	{r4, lr}
 800a50a:	4b03      	ldr	r3, [pc, #12]	; (800a518 <free+0x10>)
 800a50c:	0001      	movs	r1, r0
 800a50e:	6818      	ldr	r0, [r3, #0]
 800a510:	f001 fbe4 	bl	800bcdc <_free_r>
 800a514:	bd10      	pop	{r4, pc}
 800a516:	46c0      	nop			; (mov r8, r8)
 800a518:	200006d0 	.word	0x200006d0

0800a51c <_malloc_r>:
 800a51c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a51e:	000d      	movs	r5, r1
 800a520:	b087      	sub	sp, #28
 800a522:	350b      	adds	r5, #11
 800a524:	9001      	str	r0, [sp, #4]
 800a526:	2d16      	cmp	r5, #22
 800a528:	d908      	bls.n	800a53c <_malloc_r+0x20>
 800a52a:	2207      	movs	r2, #7
 800a52c:	4395      	bics	r5, r2
 800a52e:	d506      	bpl.n	800a53e <_malloc_r+0x22>
 800a530:	230c      	movs	r3, #12
 800a532:	9a01      	ldr	r2, [sp, #4]
 800a534:	6013      	str	r3, [r2, #0]
 800a536:	2000      	movs	r0, #0
 800a538:	b007      	add	sp, #28
 800a53a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a53c:	2510      	movs	r5, #16
 800a53e:	42a9      	cmp	r1, r5
 800a540:	d8f6      	bhi.n	800a530 <_malloc_r+0x14>
 800a542:	9801      	ldr	r0, [sp, #4]
 800a544:	f000 f9fe 	bl	800a944 <__malloc_lock>
 800a548:	23fc      	movs	r3, #252	; 0xfc
 800a54a:	4ebe      	ldr	r6, [pc, #760]	; (800a844 <_malloc_r+0x328>)
 800a54c:	005b      	lsls	r3, r3, #1
 800a54e:	429d      	cmp	r5, r3
 800a550:	d219      	bcs.n	800a586 <_malloc_r+0x6a>
 800a552:	002a      	movs	r2, r5
 800a554:	3208      	adds	r2, #8
 800a556:	18b2      	adds	r2, r6, r2
 800a558:	0011      	movs	r1, r2
 800a55a:	6854      	ldr	r4, [r2, #4]
 800a55c:	3908      	subs	r1, #8
 800a55e:	08eb      	lsrs	r3, r5, #3
 800a560:	428c      	cmp	r4, r1
 800a562:	d103      	bne.n	800a56c <_malloc_r+0x50>
 800a564:	68d4      	ldr	r4, [r2, #12]
 800a566:	3302      	adds	r3, #2
 800a568:	42a2      	cmp	r2, r4
 800a56a:	d022      	beq.n	800a5b2 <_malloc_r+0x96>
 800a56c:	2203      	movs	r2, #3
 800a56e:	6863      	ldr	r3, [r4, #4]
 800a570:	68a1      	ldr	r1, [r4, #8]
 800a572:	4393      	bics	r3, r2
 800a574:	68e2      	ldr	r2, [r4, #12]
 800a576:	18e3      	adds	r3, r4, r3
 800a578:	60ca      	str	r2, [r1, #12]
 800a57a:	6091      	str	r1, [r2, #8]
 800a57c:	2201      	movs	r2, #1
 800a57e:	6859      	ldr	r1, [r3, #4]
 800a580:	430a      	orrs	r2, r1
 800a582:	605a      	str	r2, [r3, #4]
 800a584:	e02a      	b.n	800a5dc <_malloc_r+0xc0>
 800a586:	233f      	movs	r3, #63	; 0x3f
 800a588:	0a6a      	lsrs	r2, r5, #9
 800a58a:	d003      	beq.n	800a594 <_malloc_r+0x78>
 800a58c:	2a04      	cmp	r2, #4
 800a58e:	d82b      	bhi.n	800a5e8 <_malloc_r+0xcc>
 800a590:	09ab      	lsrs	r3, r5, #6
 800a592:	3338      	adds	r3, #56	; 0x38
 800a594:	2203      	movs	r2, #3
 800a596:	4694      	mov	ip, r2
 800a598:	00d9      	lsls	r1, r3, #3
 800a59a:	1989      	adds	r1, r1, r6
 800a59c:	68cc      	ldr	r4, [r1, #12]
 800a59e:	428c      	cmp	r4, r1
 800a5a0:	d006      	beq.n	800a5b0 <_malloc_r+0x94>
 800a5a2:	4660      	mov	r0, ip
 800a5a4:	6862      	ldr	r2, [r4, #4]
 800a5a6:	4382      	bics	r2, r0
 800a5a8:	1b57      	subs	r7, r2, r5
 800a5aa:	2f0f      	cmp	r7, #15
 800a5ac:	dd34      	ble.n	800a618 <_malloc_r+0xfc>
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	6934      	ldr	r4, [r6, #16]
 800a5b4:	49a4      	ldr	r1, [pc, #656]	; (800a848 <_malloc_r+0x32c>)
 800a5b6:	428c      	cmp	r4, r1
 800a5b8:	d055      	beq.n	800a666 <_malloc_r+0x14a>
 800a5ba:	2003      	movs	r0, #3
 800a5bc:	6862      	ldr	r2, [r4, #4]
 800a5be:	4382      	bics	r2, r0
 800a5c0:	1b50      	subs	r0, r2, r5
 800a5c2:	280f      	cmp	r0, #15
 800a5c4:	dd36      	ble.n	800a634 <_malloc_r+0x118>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	1967      	adds	r7, r4, r5
 800a5ca:	431d      	orrs	r5, r3
 800a5cc:	4303      	orrs	r3, r0
 800a5ce:	6065      	str	r5, [r4, #4]
 800a5d0:	6177      	str	r7, [r6, #20]
 800a5d2:	6137      	str	r7, [r6, #16]
 800a5d4:	60f9      	str	r1, [r7, #12]
 800a5d6:	60b9      	str	r1, [r7, #8]
 800a5d8:	607b      	str	r3, [r7, #4]
 800a5da:	50a0      	str	r0, [r4, r2]
 800a5dc:	9801      	ldr	r0, [sp, #4]
 800a5de:	f000 f9b9 	bl	800a954 <__malloc_unlock>
 800a5e2:	0020      	movs	r0, r4
 800a5e4:	3008      	adds	r0, #8
 800a5e6:	e7a7      	b.n	800a538 <_malloc_r+0x1c>
 800a5e8:	2a14      	cmp	r2, #20
 800a5ea:	d802      	bhi.n	800a5f2 <_malloc_r+0xd6>
 800a5ec:	0013      	movs	r3, r2
 800a5ee:	335b      	adds	r3, #91	; 0x5b
 800a5f0:	e7d0      	b.n	800a594 <_malloc_r+0x78>
 800a5f2:	2a54      	cmp	r2, #84	; 0x54
 800a5f4:	d802      	bhi.n	800a5fc <_malloc_r+0xe0>
 800a5f6:	0b2b      	lsrs	r3, r5, #12
 800a5f8:	336e      	adds	r3, #110	; 0x6e
 800a5fa:	e7cb      	b.n	800a594 <_malloc_r+0x78>
 800a5fc:	23aa      	movs	r3, #170	; 0xaa
 800a5fe:	005b      	lsls	r3, r3, #1
 800a600:	429a      	cmp	r2, r3
 800a602:	d802      	bhi.n	800a60a <_malloc_r+0xee>
 800a604:	0beb      	lsrs	r3, r5, #15
 800a606:	3377      	adds	r3, #119	; 0x77
 800a608:	e7c4      	b.n	800a594 <_malloc_r+0x78>
 800a60a:	4990      	ldr	r1, [pc, #576]	; (800a84c <_malloc_r+0x330>)
 800a60c:	237e      	movs	r3, #126	; 0x7e
 800a60e:	428a      	cmp	r2, r1
 800a610:	d8c0      	bhi.n	800a594 <_malloc_r+0x78>
 800a612:	0cab      	lsrs	r3, r5, #18
 800a614:	337c      	adds	r3, #124	; 0x7c
 800a616:	e7bd      	b.n	800a594 <_malloc_r+0x78>
 800a618:	68e0      	ldr	r0, [r4, #12]
 800a61a:	2f00      	cmp	r7, #0
 800a61c:	db08      	blt.n	800a630 <_malloc_r+0x114>
 800a61e:	68a3      	ldr	r3, [r4, #8]
 800a620:	60d8      	str	r0, [r3, #12]
 800a622:	6083      	str	r3, [r0, #8]
 800a624:	2301      	movs	r3, #1
 800a626:	18a2      	adds	r2, r4, r2
 800a628:	6851      	ldr	r1, [r2, #4]
 800a62a:	430b      	orrs	r3, r1
 800a62c:	6053      	str	r3, [r2, #4]
 800a62e:	e7d5      	b.n	800a5dc <_malloc_r+0xc0>
 800a630:	0004      	movs	r4, r0
 800a632:	e7b4      	b.n	800a59e <_malloc_r+0x82>
 800a634:	6171      	str	r1, [r6, #20]
 800a636:	6131      	str	r1, [r6, #16]
 800a638:	2800      	cmp	r0, #0
 800a63a:	daf3      	bge.n	800a624 <_malloc_r+0x108>
 800a63c:	6871      	ldr	r1, [r6, #4]
 800a63e:	468c      	mov	ip, r1
 800a640:	2180      	movs	r1, #128	; 0x80
 800a642:	0089      	lsls	r1, r1, #2
 800a644:	428a      	cmp	r2, r1
 800a646:	d300      	bcc.n	800a64a <_malloc_r+0x12e>
 800a648:	e08c      	b.n	800a764 <_malloc_r+0x248>
 800a64a:	08d1      	lsrs	r1, r2, #3
 800a64c:	0950      	lsrs	r0, r2, #5
 800a64e:	2201      	movs	r2, #1
 800a650:	4082      	lsls	r2, r0
 800a652:	4660      	mov	r0, ip
 800a654:	4302      	orrs	r2, r0
 800a656:	6072      	str	r2, [r6, #4]
 800a658:	00ca      	lsls	r2, r1, #3
 800a65a:	1992      	adds	r2, r2, r6
 800a65c:	6891      	ldr	r1, [r2, #8]
 800a65e:	60e2      	str	r2, [r4, #12]
 800a660:	60a1      	str	r1, [r4, #8]
 800a662:	6094      	str	r4, [r2, #8]
 800a664:	60cc      	str	r4, [r1, #12]
 800a666:	2201      	movs	r2, #1
 800a668:	4876      	ldr	r0, [pc, #472]	; (800a844 <_malloc_r+0x328>)
 800a66a:	1099      	asrs	r1, r3, #2
 800a66c:	408a      	lsls	r2, r1
 800a66e:	6841      	ldr	r1, [r0, #4]
 800a670:	4291      	cmp	r1, r2
 800a672:	d328      	bcc.n	800a6c6 <_malloc_r+0x1aa>
 800a674:	420a      	tst	r2, r1
 800a676:	d105      	bne.n	800a684 <_malloc_r+0x168>
 800a678:	2403      	movs	r4, #3
 800a67a:	43a3      	bics	r3, r4
 800a67c:	0052      	lsls	r2, r2, #1
 800a67e:	3304      	adds	r3, #4
 800a680:	420a      	tst	r2, r1
 800a682:	d0fb      	beq.n	800a67c <_malloc_r+0x160>
 800a684:	496f      	ldr	r1, [pc, #444]	; (800a844 <_malloc_r+0x328>)
 800a686:	9104      	str	r1, [sp, #16]
 800a688:	00d9      	lsls	r1, r3, #3
 800a68a:	1841      	adds	r1, r0, r1
 800a68c:	468c      	mov	ip, r1
 800a68e:	000f      	movs	r7, r1
 800a690:	9302      	str	r3, [sp, #8]
 800a692:	68fc      	ldr	r4, [r7, #12]
 800a694:	42bc      	cmp	r4, r7
 800a696:	d000      	beq.n	800a69a <_malloc_r+0x17e>
 800a698:	e09b      	b.n	800a7d2 <_malloc_r+0x2b6>
 800a69a:	2403      	movs	r4, #3
 800a69c:	9902      	ldr	r1, [sp, #8]
 800a69e:	3708      	adds	r7, #8
 800a6a0:	3101      	adds	r1, #1
 800a6a2:	9102      	str	r1, [sp, #8]
 800a6a4:	4221      	tst	r1, r4
 800a6a6:	d1f4      	bne.n	800a692 <_malloc_r+0x176>
 800a6a8:	2103      	movs	r1, #3
 800a6aa:	420b      	tst	r3, r1
 800a6ac:	d000      	beq.n	800a6b0 <_malloc_r+0x194>
 800a6ae:	e0b7      	b.n	800a820 <_malloc_r+0x304>
 800a6b0:	6843      	ldr	r3, [r0, #4]
 800a6b2:	4393      	bics	r3, r2
 800a6b4:	6043      	str	r3, [r0, #4]
 800a6b6:	9b04      	ldr	r3, [sp, #16]
 800a6b8:	0052      	lsls	r2, r2, #1
 800a6ba:	6859      	ldr	r1, [r3, #4]
 800a6bc:	4291      	cmp	r1, r2
 800a6be:	d302      	bcc.n	800a6c6 <_malloc_r+0x1aa>
 800a6c0:	2a00      	cmp	r2, #0
 800a6c2:	d000      	beq.n	800a6c6 <_malloc_r+0x1aa>
 800a6c4:	e0bb      	b.n	800a83e <_malloc_r+0x322>
 800a6c6:	2203      	movs	r2, #3
 800a6c8:	6883      	ldr	r3, [r0, #8]
 800a6ca:	9302      	str	r3, [sp, #8]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	4393      	bics	r3, r2
 800a6d0:	9303      	str	r3, [sp, #12]
 800a6d2:	42ab      	cmp	r3, r5
 800a6d4:	d303      	bcc.n	800a6de <_malloc_r+0x1c2>
 800a6d6:	1b59      	subs	r1, r3, r5
 800a6d8:	290f      	cmp	r1, #15
 800a6da:	dd00      	ble.n	800a6de <_malloc_r+0x1c2>
 800a6dc:	e123      	b.n	800a926 <_malloc_r+0x40a>
 800a6de:	9b02      	ldr	r3, [sp, #8]
 800a6e0:	9a03      	ldr	r2, [sp, #12]
 800a6e2:	2008      	movs	r0, #8
 800a6e4:	189e      	adds	r6, r3, r2
 800a6e6:	4b5a      	ldr	r3, [pc, #360]	; (800a850 <_malloc_r+0x334>)
 800a6e8:	681f      	ldr	r7, [r3, #0]
 800a6ea:	f001 fa71 	bl	800bbd0 <sysconf>
 800a6ee:	4b59      	ldr	r3, [pc, #356]	; (800a854 <_malloc_r+0x338>)
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	197f      	adds	r7, r7, r5
 800a6f6:	9004      	str	r0, [sp, #16]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	d003      	beq.n	800a704 <_malloc_r+0x1e8>
 800a6fc:	1e7b      	subs	r3, r7, #1
 800a6fe:	181b      	adds	r3, r3, r0
 800a700:	4247      	negs	r7, r0
 800a702:	401f      	ands	r7, r3
 800a704:	0039      	movs	r1, r7
 800a706:	9801      	ldr	r0, [sp, #4]
 800a708:	f001 fa0e 	bl	800bb28 <_sbrk_r>
 800a70c:	0004      	movs	r4, r0
 800a70e:	1c43      	adds	r3, r0, #1
 800a710:	d100      	bne.n	800a714 <_malloc_r+0x1f8>
 800a712:	e0de      	b.n	800a8d2 <_malloc_r+0x3b6>
 800a714:	4286      	cmp	r6, r0
 800a716:	d904      	bls.n	800a722 <_malloc_r+0x206>
 800a718:	4b4a      	ldr	r3, [pc, #296]	; (800a844 <_malloc_r+0x328>)
 800a71a:	9a02      	ldr	r2, [sp, #8]
 800a71c:	429a      	cmp	r2, r3
 800a71e:	d000      	beq.n	800a722 <_malloc_r+0x206>
 800a720:	e0d7      	b.n	800a8d2 <_malloc_r+0x3b6>
 800a722:	4a4d      	ldr	r2, [pc, #308]	; (800a858 <_malloc_r+0x33c>)
 800a724:	6813      	ldr	r3, [r2, #0]
 800a726:	18fb      	adds	r3, r7, r3
 800a728:	6013      	str	r3, [r2, #0]
 800a72a:	9a04      	ldr	r2, [sp, #16]
 800a72c:	3a01      	subs	r2, #1
 800a72e:	42a6      	cmp	r6, r4
 800a730:	d000      	beq.n	800a734 <_malloc_r+0x218>
 800a732:	e097      	b.n	800a864 <_malloc_r+0x348>
 800a734:	4216      	tst	r6, r2
 800a736:	d000      	beq.n	800a73a <_malloc_r+0x21e>
 800a738:	e094      	b.n	800a864 <_malloc_r+0x348>
 800a73a:	4b42      	ldr	r3, [pc, #264]	; (800a844 <_malloc_r+0x328>)
 800a73c:	689a      	ldr	r2, [r3, #8]
 800a73e:	9b03      	ldr	r3, [sp, #12]
 800a740:	19df      	adds	r7, r3, r7
 800a742:	2301      	movs	r3, #1
 800a744:	433b      	orrs	r3, r7
 800a746:	6053      	str	r3, [r2, #4]
 800a748:	4b43      	ldr	r3, [pc, #268]	; (800a858 <_malloc_r+0x33c>)
 800a74a:	4a44      	ldr	r2, [pc, #272]	; (800a85c <_malloc_r+0x340>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	6811      	ldr	r1, [r2, #0]
 800a750:	428b      	cmp	r3, r1
 800a752:	d900      	bls.n	800a756 <_malloc_r+0x23a>
 800a754:	6013      	str	r3, [r2, #0]
 800a756:	4a42      	ldr	r2, [pc, #264]	; (800a860 <_malloc_r+0x344>)
 800a758:	6811      	ldr	r1, [r2, #0]
 800a75a:	428b      	cmp	r3, r1
 800a75c:	d800      	bhi.n	800a760 <_malloc_r+0x244>
 800a75e:	e0b8      	b.n	800a8d2 <_malloc_r+0x3b6>
 800a760:	6013      	str	r3, [r2, #0]
 800a762:	e0b6      	b.n	800a8d2 <_malloc_r+0x3b6>
 800a764:	0a50      	lsrs	r0, r2, #9
 800a766:	2804      	cmp	r0, #4
 800a768:	d811      	bhi.n	800a78e <_malloc_r+0x272>
 800a76a:	0991      	lsrs	r1, r2, #6
 800a76c:	3138      	adds	r1, #56	; 0x38
 800a76e:	00cf      	lsls	r7, r1, #3
 800a770:	19bf      	adds	r7, r7, r6
 800a772:	68b8      	ldr	r0, [r7, #8]
 800a774:	4287      	cmp	r7, r0
 800a776:	d125      	bne.n	800a7c4 <_malloc_r+0x2a8>
 800a778:	2201      	movs	r2, #1
 800a77a:	1089      	asrs	r1, r1, #2
 800a77c:	408a      	lsls	r2, r1
 800a77e:	4661      	mov	r1, ip
 800a780:	430a      	orrs	r2, r1
 800a782:	6072      	str	r2, [r6, #4]
 800a784:	60e7      	str	r7, [r4, #12]
 800a786:	60a0      	str	r0, [r4, #8]
 800a788:	60bc      	str	r4, [r7, #8]
 800a78a:	60c4      	str	r4, [r0, #12]
 800a78c:	e76b      	b.n	800a666 <_malloc_r+0x14a>
 800a78e:	2814      	cmp	r0, #20
 800a790:	d802      	bhi.n	800a798 <_malloc_r+0x27c>
 800a792:	0001      	movs	r1, r0
 800a794:	315b      	adds	r1, #91	; 0x5b
 800a796:	e7ea      	b.n	800a76e <_malloc_r+0x252>
 800a798:	2854      	cmp	r0, #84	; 0x54
 800a79a:	d802      	bhi.n	800a7a2 <_malloc_r+0x286>
 800a79c:	0b11      	lsrs	r1, r2, #12
 800a79e:	316e      	adds	r1, #110	; 0x6e
 800a7a0:	e7e5      	b.n	800a76e <_malloc_r+0x252>
 800a7a2:	21aa      	movs	r1, #170	; 0xaa
 800a7a4:	0049      	lsls	r1, r1, #1
 800a7a6:	4288      	cmp	r0, r1
 800a7a8:	d802      	bhi.n	800a7b0 <_malloc_r+0x294>
 800a7aa:	0bd1      	lsrs	r1, r2, #15
 800a7ac:	3177      	adds	r1, #119	; 0x77
 800a7ae:	e7de      	b.n	800a76e <_malloc_r+0x252>
 800a7b0:	4f26      	ldr	r7, [pc, #152]	; (800a84c <_malloc_r+0x330>)
 800a7b2:	217e      	movs	r1, #126	; 0x7e
 800a7b4:	42b8      	cmp	r0, r7
 800a7b6:	d8da      	bhi.n	800a76e <_malloc_r+0x252>
 800a7b8:	0c91      	lsrs	r1, r2, #18
 800a7ba:	317c      	adds	r1, #124	; 0x7c
 800a7bc:	e7d7      	b.n	800a76e <_malloc_r+0x252>
 800a7be:	6880      	ldr	r0, [r0, #8]
 800a7c0:	4287      	cmp	r7, r0
 800a7c2:	d004      	beq.n	800a7ce <_malloc_r+0x2b2>
 800a7c4:	2603      	movs	r6, #3
 800a7c6:	6841      	ldr	r1, [r0, #4]
 800a7c8:	43b1      	bics	r1, r6
 800a7ca:	4291      	cmp	r1, r2
 800a7cc:	d8f7      	bhi.n	800a7be <_malloc_r+0x2a2>
 800a7ce:	68c7      	ldr	r7, [r0, #12]
 800a7d0:	e7d8      	b.n	800a784 <_malloc_r+0x268>
 800a7d2:	2603      	movs	r6, #3
 800a7d4:	6861      	ldr	r1, [r4, #4]
 800a7d6:	43b1      	bics	r1, r6
 800a7d8:	9103      	str	r1, [sp, #12]
 800a7da:	68e6      	ldr	r6, [r4, #12]
 800a7dc:	1b49      	subs	r1, r1, r5
 800a7de:	290f      	cmp	r1, #15
 800a7e0:	dd10      	ble.n	800a804 <_malloc_r+0x2e8>
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	1963      	adds	r3, r4, r5
 800a7e6:	4315      	orrs	r5, r2
 800a7e8:	6065      	str	r5, [r4, #4]
 800a7ea:	68a5      	ldr	r5, [r4, #8]
 800a7ec:	430a      	orrs	r2, r1
 800a7ee:	60ee      	str	r6, [r5, #12]
 800a7f0:	60b5      	str	r5, [r6, #8]
 800a7f2:	6143      	str	r3, [r0, #20]
 800a7f4:	6103      	str	r3, [r0, #16]
 800a7f6:	4814      	ldr	r0, [pc, #80]	; (800a848 <_malloc_r+0x32c>)
 800a7f8:	605a      	str	r2, [r3, #4]
 800a7fa:	60d8      	str	r0, [r3, #12]
 800a7fc:	6098      	str	r0, [r3, #8]
 800a7fe:	9b03      	ldr	r3, [sp, #12]
 800a800:	50e1      	str	r1, [r4, r3]
 800a802:	e6eb      	b.n	800a5dc <_malloc_r+0xc0>
 800a804:	2900      	cmp	r1, #0
 800a806:	db09      	blt.n	800a81c <_malloc_r+0x300>
 800a808:	9b03      	ldr	r3, [sp, #12]
 800a80a:	18e1      	adds	r1, r4, r3
 800a80c:	2301      	movs	r3, #1
 800a80e:	684a      	ldr	r2, [r1, #4]
 800a810:	4313      	orrs	r3, r2
 800a812:	604b      	str	r3, [r1, #4]
 800a814:	68a3      	ldr	r3, [r4, #8]
 800a816:	60de      	str	r6, [r3, #12]
 800a818:	60b3      	str	r3, [r6, #8]
 800a81a:	e6df      	b.n	800a5dc <_malloc_r+0xc0>
 800a81c:	0034      	movs	r4, r6
 800a81e:	e739      	b.n	800a694 <_malloc_r+0x178>
 800a820:	2108      	movs	r1, #8
 800a822:	4249      	negs	r1, r1
 800a824:	448c      	add	ip, r1
 800a826:	4661      	mov	r1, ip
 800a828:	6889      	ldr	r1, [r1, #8]
 800a82a:	3b01      	subs	r3, #1
 800a82c:	4561      	cmp	r1, ip
 800a82e:	d100      	bne.n	800a832 <_malloc_r+0x316>
 800a830:	e73a      	b.n	800a6a8 <_malloc_r+0x18c>
 800a832:	e740      	b.n	800a6b6 <_malloc_r+0x19a>
 800a834:	3304      	adds	r3, #4
 800a836:	0052      	lsls	r2, r2, #1
 800a838:	420a      	tst	r2, r1
 800a83a:	d0fb      	beq.n	800a834 <_malloc_r+0x318>
 800a83c:	e724      	b.n	800a688 <_malloc_r+0x16c>
 800a83e:	9b02      	ldr	r3, [sp, #8]
 800a840:	e7fa      	b.n	800a838 <_malloc_r+0x31c>
 800a842:	46c0      	nop			; (mov r8, r8)
 800a844:	20000028 	.word	0x20000028
 800a848:	20000030 	.word	0x20000030
 800a84c:	00000554 	.word	0x00000554
 800a850:	20000c34 	.word	0x20000c34
 800a854:	20000430 	.word	0x20000430
 800a858:	20000c04 	.word	0x20000c04
 800a85c:	20000c2c 	.word	0x20000c2c
 800a860:	20000c30 	.word	0x20000c30
 800a864:	4934      	ldr	r1, [pc, #208]	; (800a938 <_malloc_r+0x41c>)
 800a866:	6808      	ldr	r0, [r1, #0]
 800a868:	3001      	adds	r0, #1
 800a86a:	d140      	bne.n	800a8ee <_malloc_r+0x3d2>
 800a86c:	600c      	str	r4, [r1, #0]
 800a86e:	2107      	movs	r1, #7
 800a870:	0026      	movs	r6, r4
 800a872:	2300      	movs	r3, #0
 800a874:	400e      	ands	r6, r1
 800a876:	420c      	tst	r4, r1
 800a878:	d002      	beq.n	800a880 <_malloc_r+0x364>
 800a87a:	3308      	adds	r3, #8
 800a87c:	1b9b      	subs	r3, r3, r6
 800a87e:	18e4      	adds	r4, r4, r3
 800a880:	19e1      	adds	r1, r4, r7
 800a882:	9105      	str	r1, [sp, #20]
 800a884:	9f05      	ldr	r7, [sp, #20]
 800a886:	9904      	ldr	r1, [sp, #16]
 800a888:	4017      	ands	r7, r2
 800a88a:	18cb      	adds	r3, r1, r3
 800a88c:	1bdf      	subs	r7, r3, r7
 800a88e:	4017      	ands	r7, r2
 800a890:	0039      	movs	r1, r7
 800a892:	9801      	ldr	r0, [sp, #4]
 800a894:	f001 f948 	bl	800bb28 <_sbrk_r>
 800a898:	1c43      	adds	r3, r0, #1
 800a89a:	d107      	bne.n	800a8ac <_malloc_r+0x390>
 800a89c:	1e37      	subs	r7, r6, #0
 800a89e:	9805      	ldr	r0, [sp, #20]
 800a8a0:	d004      	beq.n	800a8ac <_malloc_r+0x390>
 800a8a2:	0030      	movs	r0, r6
 800a8a4:	2700      	movs	r7, #0
 800a8a6:	9b05      	ldr	r3, [sp, #20]
 800a8a8:	3808      	subs	r0, #8
 800a8aa:	1818      	adds	r0, r3, r0
 800a8ac:	4a23      	ldr	r2, [pc, #140]	; (800a93c <_malloc_r+0x420>)
 800a8ae:	1b00      	subs	r0, r0, r4
 800a8b0:	6813      	ldr	r3, [r2, #0]
 800a8b2:	19c0      	adds	r0, r0, r7
 800a8b4:	19db      	adds	r3, r3, r7
 800a8b6:	6013      	str	r3, [r2, #0]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	4b21      	ldr	r3, [pc, #132]	; (800a940 <_malloc_r+0x424>)
 800a8bc:	9902      	ldr	r1, [sp, #8]
 800a8be:	4310      	orrs	r0, r2
 800a8c0:	609c      	str	r4, [r3, #8]
 800a8c2:	6060      	str	r0, [r4, #4]
 800a8c4:	4299      	cmp	r1, r3
 800a8c6:	d100      	bne.n	800a8ca <_malloc_r+0x3ae>
 800a8c8:	e73e      	b.n	800a748 <_malloc_r+0x22c>
 800a8ca:	9b03      	ldr	r3, [sp, #12]
 800a8cc:	2b0f      	cmp	r3, #15
 800a8ce:	d813      	bhi.n	800a8f8 <_malloc_r+0x3dc>
 800a8d0:	6062      	str	r2, [r4, #4]
 800a8d2:	2203      	movs	r2, #3
 800a8d4:	4b1a      	ldr	r3, [pc, #104]	; (800a940 <_malloc_r+0x424>)
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	4393      	bics	r3, r2
 800a8dc:	1b59      	subs	r1, r3, r5
 800a8de:	42ab      	cmp	r3, r5
 800a8e0:	d301      	bcc.n	800a8e6 <_malloc_r+0x3ca>
 800a8e2:	290f      	cmp	r1, #15
 800a8e4:	dc1f      	bgt.n	800a926 <_malloc_r+0x40a>
 800a8e6:	9801      	ldr	r0, [sp, #4]
 800a8e8:	f000 f834 	bl	800a954 <__malloc_unlock>
 800a8ec:	e623      	b.n	800a536 <_malloc_r+0x1a>
 800a8ee:	4913      	ldr	r1, [pc, #76]	; (800a93c <_malloc_r+0x420>)
 800a8f0:	1ba6      	subs	r6, r4, r6
 800a8f2:	18f6      	adds	r6, r6, r3
 800a8f4:	600e      	str	r6, [r1, #0]
 800a8f6:	e7ba      	b.n	800a86e <_malloc_r+0x352>
 800a8f8:	2107      	movs	r1, #7
 800a8fa:	9b03      	ldr	r3, [sp, #12]
 800a8fc:	3b0c      	subs	r3, #12
 800a8fe:	438b      	bics	r3, r1
 800a900:	9902      	ldr	r1, [sp, #8]
 800a902:	6849      	ldr	r1, [r1, #4]
 800a904:	400a      	ands	r2, r1
 800a906:	9902      	ldr	r1, [sp, #8]
 800a908:	431a      	orrs	r2, r3
 800a90a:	604a      	str	r2, [r1, #4]
 800a90c:	18ca      	adds	r2, r1, r3
 800a90e:	2105      	movs	r1, #5
 800a910:	6051      	str	r1, [r2, #4]
 800a912:	6091      	str	r1, [r2, #8]
 800a914:	2b0f      	cmp	r3, #15
 800a916:	d800      	bhi.n	800a91a <_malloc_r+0x3fe>
 800a918:	e716      	b.n	800a748 <_malloc_r+0x22c>
 800a91a:	9902      	ldr	r1, [sp, #8]
 800a91c:	9801      	ldr	r0, [sp, #4]
 800a91e:	3108      	adds	r1, #8
 800a920:	f001 f9dc 	bl	800bcdc <_free_r>
 800a924:	e710      	b.n	800a748 <_malloc_r+0x22c>
 800a926:	2201      	movs	r2, #1
 800a928:	0013      	movs	r3, r2
 800a92a:	4805      	ldr	r0, [pc, #20]	; (800a940 <_malloc_r+0x424>)
 800a92c:	432b      	orrs	r3, r5
 800a92e:	6884      	ldr	r4, [r0, #8]
 800a930:	6063      	str	r3, [r4, #4]
 800a932:	1963      	adds	r3, r4, r5
 800a934:	6083      	str	r3, [r0, #8]
 800a936:	e623      	b.n	800a580 <_malloc_r+0x64>
 800a938:	20000430 	.word	0x20000430
 800a93c:	20000c04 	.word	0x20000c04
 800a940:	20000028 	.word	0x20000028

0800a944 <__malloc_lock>:
 800a944:	b510      	push	{r4, lr}
 800a946:	4802      	ldr	r0, [pc, #8]	; (800a950 <__malloc_lock+0xc>)
 800a948:	f001 f940 	bl	800bbcc <__retarget_lock_acquire_recursive>
 800a94c:	bd10      	pop	{r4, pc}
 800a94e:	46c0      	nop			; (mov r8, r8)
 800a950:	20000d79 	.word	0x20000d79

0800a954 <__malloc_unlock>:
 800a954:	b510      	push	{r4, lr}
 800a956:	4802      	ldr	r0, [pc, #8]	; (800a960 <__malloc_unlock+0xc>)
 800a958:	f001 f939 	bl	800bbce <__retarget_lock_release_recursive>
 800a95c:	bd10      	pop	{r4, pc}
 800a95e:	46c0      	nop			; (mov r8, r8)
 800a960:	20000d79 	.word	0x20000d79

0800a964 <sulp>:
 800a964:	b570      	push	{r4, r5, r6, lr}
 800a966:	0016      	movs	r6, r2
 800a968:	000d      	movs	r5, r1
 800a96a:	f002 f90d 	bl	800cb88 <__ulp>
 800a96e:	2e00      	cmp	r6, #0
 800a970:	d00d      	beq.n	800a98e <sulp+0x2a>
 800a972:	236b      	movs	r3, #107	; 0x6b
 800a974:	006a      	lsls	r2, r5, #1
 800a976:	0d52      	lsrs	r2, r2, #21
 800a978:	1a9b      	subs	r3, r3, r2
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	dd07      	ble.n	800a98e <sulp+0x2a>
 800a97e:	2400      	movs	r4, #0
 800a980:	4a03      	ldr	r2, [pc, #12]	; (800a990 <sulp+0x2c>)
 800a982:	051b      	lsls	r3, r3, #20
 800a984:	189d      	adds	r5, r3, r2
 800a986:	002b      	movs	r3, r5
 800a988:	0022      	movs	r2, r4
 800a98a:	f7f6 fe6f 	bl	800166c <__aeabi_dmul>
 800a98e:	bd70      	pop	{r4, r5, r6, pc}
 800a990:	3ff00000 	.word	0x3ff00000

0800a994 <_strtod_l>:
 800a994:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a996:	b0a1      	sub	sp, #132	; 0x84
 800a998:	9219      	str	r2, [sp, #100]	; 0x64
 800a99a:	2200      	movs	r2, #0
 800a99c:	2600      	movs	r6, #0
 800a99e:	2700      	movs	r7, #0
 800a9a0:	9004      	str	r0, [sp, #16]
 800a9a2:	9107      	str	r1, [sp, #28]
 800a9a4:	921c      	str	r2, [sp, #112]	; 0x70
 800a9a6:	911b      	str	r1, [sp, #108]	; 0x6c
 800a9a8:	780a      	ldrb	r2, [r1, #0]
 800a9aa:	2a2b      	cmp	r2, #43	; 0x2b
 800a9ac:	d055      	beq.n	800aa5a <_strtod_l+0xc6>
 800a9ae:	d841      	bhi.n	800aa34 <_strtod_l+0xa0>
 800a9b0:	2a0d      	cmp	r2, #13
 800a9b2:	d83b      	bhi.n	800aa2c <_strtod_l+0x98>
 800a9b4:	2a08      	cmp	r2, #8
 800a9b6:	d83b      	bhi.n	800aa30 <_strtod_l+0x9c>
 800a9b8:	2a00      	cmp	r2, #0
 800a9ba:	d044      	beq.n	800aa46 <_strtod_l+0xb2>
 800a9bc:	2200      	movs	r2, #0
 800a9be:	920f      	str	r2, [sp, #60]	; 0x3c
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a9c4:	9109      	str	r1, [sp, #36]	; 0x24
 800a9c6:	782a      	ldrb	r2, [r5, #0]
 800a9c8:	2a30      	cmp	r2, #48	; 0x30
 800a9ca:	d000      	beq.n	800a9ce <_strtod_l+0x3a>
 800a9cc:	e085      	b.n	800aada <_strtod_l+0x146>
 800a9ce:	786a      	ldrb	r2, [r5, #1]
 800a9d0:	3120      	adds	r1, #32
 800a9d2:	438a      	bics	r2, r1
 800a9d4:	2a58      	cmp	r2, #88	; 0x58
 800a9d6:	d000      	beq.n	800a9da <_strtod_l+0x46>
 800a9d8:	e075      	b.n	800aac6 <_strtod_l+0x132>
 800a9da:	9302      	str	r3, [sp, #8]
 800a9dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9de:	4a97      	ldr	r2, [pc, #604]	; (800ac3c <_strtod_l+0x2a8>)
 800a9e0:	9301      	str	r3, [sp, #4]
 800a9e2:	ab1c      	add	r3, sp, #112	; 0x70
 800a9e4:	9300      	str	r3, [sp, #0]
 800a9e6:	9804      	ldr	r0, [sp, #16]
 800a9e8:	ab1d      	add	r3, sp, #116	; 0x74
 800a9ea:	a91b      	add	r1, sp, #108	; 0x6c
 800a9ec:	f001 fa92 	bl	800bf14 <__gethex>
 800a9f0:	230f      	movs	r3, #15
 800a9f2:	0002      	movs	r2, r0
 800a9f4:	401a      	ands	r2, r3
 800a9f6:	0004      	movs	r4, r0
 800a9f8:	9205      	str	r2, [sp, #20]
 800a9fa:	4218      	tst	r0, r3
 800a9fc:	d005      	beq.n	800aa0a <_strtod_l+0x76>
 800a9fe:	2a06      	cmp	r2, #6
 800aa00:	d12d      	bne.n	800aa5e <_strtod_l+0xca>
 800aa02:	1c6b      	adds	r3, r5, #1
 800aa04:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa06:	2300      	movs	r3, #0
 800aa08:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa0a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d002      	beq.n	800aa16 <_strtod_l+0x82>
 800aa10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa12:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aa14:	6013      	str	r3, [r2, #0]
 800aa16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d01b      	beq.n	800aa54 <_strtod_l+0xc0>
 800aa1c:	2380      	movs	r3, #128	; 0x80
 800aa1e:	0032      	movs	r2, r6
 800aa20:	061b      	lsls	r3, r3, #24
 800aa22:	18fb      	adds	r3, r7, r3
 800aa24:	0010      	movs	r0, r2
 800aa26:	0019      	movs	r1, r3
 800aa28:	b021      	add	sp, #132	; 0x84
 800aa2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa2c:	2a20      	cmp	r2, #32
 800aa2e:	d1c5      	bne.n	800a9bc <_strtod_l+0x28>
 800aa30:	3101      	adds	r1, #1
 800aa32:	e7b8      	b.n	800a9a6 <_strtod_l+0x12>
 800aa34:	2a2d      	cmp	r2, #45	; 0x2d
 800aa36:	d1c1      	bne.n	800a9bc <_strtod_l+0x28>
 800aa38:	3a2c      	subs	r2, #44	; 0x2c
 800aa3a:	920f      	str	r2, [sp, #60]	; 0x3c
 800aa3c:	1c4a      	adds	r2, r1, #1
 800aa3e:	921b      	str	r2, [sp, #108]	; 0x6c
 800aa40:	784a      	ldrb	r2, [r1, #1]
 800aa42:	2a00      	cmp	r2, #0
 800aa44:	d1bc      	bne.n	800a9c0 <_strtod_l+0x2c>
 800aa46:	9b07      	ldr	r3, [sp, #28]
 800aa48:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1dd      	bne.n	800aa10 <_strtod_l+0x7c>
 800aa54:	0032      	movs	r2, r6
 800aa56:	003b      	movs	r3, r7
 800aa58:	e7e4      	b.n	800aa24 <_strtod_l+0x90>
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	e7ed      	b.n	800aa3a <_strtod_l+0xa6>
 800aa5e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800aa60:	2a00      	cmp	r2, #0
 800aa62:	d007      	beq.n	800aa74 <_strtod_l+0xe0>
 800aa64:	2135      	movs	r1, #53	; 0x35
 800aa66:	a81e      	add	r0, sp, #120	; 0x78
 800aa68:	f002 f97f 	bl	800cd6a <__copybits>
 800aa6c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800aa6e:	9804      	ldr	r0, [sp, #16]
 800aa70:	f001 fd7c 	bl	800c56c <_Bfree>
 800aa74:	9805      	ldr	r0, [sp, #20]
 800aa76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aa78:	3801      	subs	r0, #1
 800aa7a:	2804      	cmp	r0, #4
 800aa7c:	d806      	bhi.n	800aa8c <_strtod_l+0xf8>
 800aa7e:	f7f5 fb49 	bl	8000114 <__gnu_thumb1_case_uqi>
 800aa82:	0312      	.short	0x0312
 800aa84:	1e1c      	.short	0x1e1c
 800aa86:	12          	.byte	0x12
 800aa87:	00          	.byte	0x00
 800aa88:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800aa8a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800aa8c:	05e4      	lsls	r4, r4, #23
 800aa8e:	d502      	bpl.n	800aa96 <_strtod_l+0x102>
 800aa90:	2380      	movs	r3, #128	; 0x80
 800aa92:	061b      	lsls	r3, r3, #24
 800aa94:	431f      	orrs	r7, r3
 800aa96:	4b6a      	ldr	r3, [pc, #424]	; (800ac40 <_strtod_l+0x2ac>)
 800aa98:	423b      	tst	r3, r7
 800aa9a:	d1b6      	bne.n	800aa0a <_strtod_l+0x76>
 800aa9c:	f001 f86a 	bl	800bb74 <__errno>
 800aaa0:	2322      	movs	r3, #34	; 0x22
 800aaa2:	6003      	str	r3, [r0, #0]
 800aaa4:	e7b1      	b.n	800aa0a <_strtod_l+0x76>
 800aaa6:	4967      	ldr	r1, [pc, #412]	; (800ac44 <_strtod_l+0x2b0>)
 800aaa8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800aaaa:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800aaac:	400a      	ands	r2, r1
 800aaae:	4966      	ldr	r1, [pc, #408]	; (800ac48 <_strtod_l+0x2b4>)
 800aab0:	185b      	adds	r3, r3, r1
 800aab2:	051b      	lsls	r3, r3, #20
 800aab4:	431a      	orrs	r2, r3
 800aab6:	0017      	movs	r7, r2
 800aab8:	e7e8      	b.n	800aa8c <_strtod_l+0xf8>
 800aaba:	4f61      	ldr	r7, [pc, #388]	; (800ac40 <_strtod_l+0x2ac>)
 800aabc:	e7e6      	b.n	800aa8c <_strtod_l+0xf8>
 800aabe:	2601      	movs	r6, #1
 800aac0:	4f62      	ldr	r7, [pc, #392]	; (800ac4c <_strtod_l+0x2b8>)
 800aac2:	4276      	negs	r6, r6
 800aac4:	e7e2      	b.n	800aa8c <_strtod_l+0xf8>
 800aac6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aac8:	1c5a      	adds	r2, r3, #1
 800aaca:	921b      	str	r2, [sp, #108]	; 0x6c
 800aacc:	785b      	ldrb	r3, [r3, #1]
 800aace:	2b30      	cmp	r3, #48	; 0x30
 800aad0:	d0f9      	beq.n	800aac6 <_strtod_l+0x132>
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d099      	beq.n	800aa0a <_strtod_l+0x76>
 800aad6:	2301      	movs	r3, #1
 800aad8:	9309      	str	r3, [sp, #36]	; 0x24
 800aada:	2500      	movs	r5, #0
 800aadc:	220a      	movs	r2, #10
 800aade:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aae0:	950d      	str	r5, [sp, #52]	; 0x34
 800aae2:	9310      	str	r3, [sp, #64]	; 0x40
 800aae4:	9508      	str	r5, [sp, #32]
 800aae6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800aae8:	7804      	ldrb	r4, [r0, #0]
 800aaea:	0023      	movs	r3, r4
 800aaec:	3b30      	subs	r3, #48	; 0x30
 800aaee:	b2d9      	uxtb	r1, r3
 800aaf0:	2909      	cmp	r1, #9
 800aaf2:	d927      	bls.n	800ab44 <_strtod_l+0x1b0>
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	4956      	ldr	r1, [pc, #344]	; (800ac50 <_strtod_l+0x2bc>)
 800aaf8:	f000 ff98 	bl	800ba2c <strncmp>
 800aafc:	2800      	cmp	r0, #0
 800aafe:	d031      	beq.n	800ab64 <_strtod_l+0x1d0>
 800ab00:	2000      	movs	r0, #0
 800ab02:	0023      	movs	r3, r4
 800ab04:	4684      	mov	ip, r0
 800ab06:	9a08      	ldr	r2, [sp, #32]
 800ab08:	900c      	str	r0, [sp, #48]	; 0x30
 800ab0a:	9205      	str	r2, [sp, #20]
 800ab0c:	2220      	movs	r2, #32
 800ab0e:	0019      	movs	r1, r3
 800ab10:	4391      	bics	r1, r2
 800ab12:	000a      	movs	r2, r1
 800ab14:	2100      	movs	r1, #0
 800ab16:	9106      	str	r1, [sp, #24]
 800ab18:	2a45      	cmp	r2, #69	; 0x45
 800ab1a:	d000      	beq.n	800ab1e <_strtod_l+0x18a>
 800ab1c:	e0c2      	b.n	800aca4 <_strtod_l+0x310>
 800ab1e:	9b05      	ldr	r3, [sp, #20]
 800ab20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab22:	4303      	orrs	r3, r0
 800ab24:	4313      	orrs	r3, r2
 800ab26:	428b      	cmp	r3, r1
 800ab28:	d08d      	beq.n	800aa46 <_strtod_l+0xb2>
 800ab2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab2c:	9307      	str	r3, [sp, #28]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	931b      	str	r3, [sp, #108]	; 0x6c
 800ab32:	9b07      	ldr	r3, [sp, #28]
 800ab34:	785b      	ldrb	r3, [r3, #1]
 800ab36:	2b2b      	cmp	r3, #43	; 0x2b
 800ab38:	d071      	beq.n	800ac1e <_strtod_l+0x28a>
 800ab3a:	000c      	movs	r4, r1
 800ab3c:	2b2d      	cmp	r3, #45	; 0x2d
 800ab3e:	d174      	bne.n	800ac2a <_strtod_l+0x296>
 800ab40:	2401      	movs	r4, #1
 800ab42:	e06d      	b.n	800ac20 <_strtod_l+0x28c>
 800ab44:	9908      	ldr	r1, [sp, #32]
 800ab46:	2908      	cmp	r1, #8
 800ab48:	dc09      	bgt.n	800ab5e <_strtod_l+0x1ca>
 800ab4a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ab4c:	4351      	muls	r1, r2
 800ab4e:	185b      	adds	r3, r3, r1
 800ab50:	930d      	str	r3, [sp, #52]	; 0x34
 800ab52:	9b08      	ldr	r3, [sp, #32]
 800ab54:	3001      	adds	r0, #1
 800ab56:	3301      	adds	r3, #1
 800ab58:	9308      	str	r3, [sp, #32]
 800ab5a:	901b      	str	r0, [sp, #108]	; 0x6c
 800ab5c:	e7c3      	b.n	800aae6 <_strtod_l+0x152>
 800ab5e:	4355      	muls	r5, r2
 800ab60:	195d      	adds	r5, r3, r5
 800ab62:	e7f6      	b.n	800ab52 <_strtod_l+0x1be>
 800ab64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab66:	1c5a      	adds	r2, r3, #1
 800ab68:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab6a:	9a08      	ldr	r2, [sp, #32]
 800ab6c:	785b      	ldrb	r3, [r3, #1]
 800ab6e:	2a00      	cmp	r2, #0
 800ab70:	d03a      	beq.n	800abe8 <_strtod_l+0x254>
 800ab72:	900c      	str	r0, [sp, #48]	; 0x30
 800ab74:	9205      	str	r2, [sp, #20]
 800ab76:	001a      	movs	r2, r3
 800ab78:	3a30      	subs	r2, #48	; 0x30
 800ab7a:	2a09      	cmp	r2, #9
 800ab7c:	d912      	bls.n	800aba4 <_strtod_l+0x210>
 800ab7e:	2201      	movs	r2, #1
 800ab80:	4694      	mov	ip, r2
 800ab82:	e7c3      	b.n	800ab0c <_strtod_l+0x178>
 800ab84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ab86:	3001      	adds	r0, #1
 800ab88:	1c5a      	adds	r2, r3, #1
 800ab8a:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab8c:	785b      	ldrb	r3, [r3, #1]
 800ab8e:	2b30      	cmp	r3, #48	; 0x30
 800ab90:	d0f8      	beq.n	800ab84 <_strtod_l+0x1f0>
 800ab92:	001a      	movs	r2, r3
 800ab94:	3a31      	subs	r2, #49	; 0x31
 800ab96:	2a08      	cmp	r2, #8
 800ab98:	d83c      	bhi.n	800ac14 <_strtod_l+0x280>
 800ab9a:	900c      	str	r0, [sp, #48]	; 0x30
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aba0:	9005      	str	r0, [sp, #20]
 800aba2:	9210      	str	r2, [sp, #64]	; 0x40
 800aba4:	001a      	movs	r2, r3
 800aba6:	1c41      	adds	r1, r0, #1
 800aba8:	3a30      	subs	r2, #48	; 0x30
 800abaa:	2b30      	cmp	r3, #48	; 0x30
 800abac:	d016      	beq.n	800abdc <_strtod_l+0x248>
 800abae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abb0:	185b      	adds	r3, r3, r1
 800abb2:	930c      	str	r3, [sp, #48]	; 0x30
 800abb4:	9b05      	ldr	r3, [sp, #20]
 800abb6:	210a      	movs	r1, #10
 800abb8:	469c      	mov	ip, r3
 800abba:	4484      	add	ip, r0
 800abbc:	4563      	cmp	r3, ip
 800abbe:	d115      	bne.n	800abec <_strtod_l+0x258>
 800abc0:	9905      	ldr	r1, [sp, #20]
 800abc2:	9b05      	ldr	r3, [sp, #20]
 800abc4:	3101      	adds	r1, #1
 800abc6:	1809      	adds	r1, r1, r0
 800abc8:	181b      	adds	r3, r3, r0
 800abca:	9105      	str	r1, [sp, #20]
 800abcc:	2b08      	cmp	r3, #8
 800abce:	dc19      	bgt.n	800ac04 <_strtod_l+0x270>
 800abd0:	230a      	movs	r3, #10
 800abd2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800abd4:	434b      	muls	r3, r1
 800abd6:	2100      	movs	r1, #0
 800abd8:	18d3      	adds	r3, r2, r3
 800abda:	930d      	str	r3, [sp, #52]	; 0x34
 800abdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800abde:	0008      	movs	r0, r1
 800abe0:	1c5a      	adds	r2, r3, #1
 800abe2:	921b      	str	r2, [sp, #108]	; 0x6c
 800abe4:	785b      	ldrb	r3, [r3, #1]
 800abe6:	e7c6      	b.n	800ab76 <_strtod_l+0x1e2>
 800abe8:	9808      	ldr	r0, [sp, #32]
 800abea:	e7d0      	b.n	800ab8e <_strtod_l+0x1fa>
 800abec:	1c5c      	adds	r4, r3, #1
 800abee:	2b08      	cmp	r3, #8
 800abf0:	dc04      	bgt.n	800abfc <_strtod_l+0x268>
 800abf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abf4:	434b      	muls	r3, r1
 800abf6:	930d      	str	r3, [sp, #52]	; 0x34
 800abf8:	0023      	movs	r3, r4
 800abfa:	e7df      	b.n	800abbc <_strtod_l+0x228>
 800abfc:	2c10      	cmp	r4, #16
 800abfe:	dcfb      	bgt.n	800abf8 <_strtod_l+0x264>
 800ac00:	434d      	muls	r5, r1
 800ac02:	e7f9      	b.n	800abf8 <_strtod_l+0x264>
 800ac04:	9b05      	ldr	r3, [sp, #20]
 800ac06:	2100      	movs	r1, #0
 800ac08:	2b10      	cmp	r3, #16
 800ac0a:	dce7      	bgt.n	800abdc <_strtod_l+0x248>
 800ac0c:	230a      	movs	r3, #10
 800ac0e:	435d      	muls	r5, r3
 800ac10:	1955      	adds	r5, r2, r5
 800ac12:	e7e3      	b.n	800abdc <_strtod_l+0x248>
 800ac14:	2200      	movs	r2, #0
 800ac16:	920c      	str	r2, [sp, #48]	; 0x30
 800ac18:	9205      	str	r2, [sp, #20]
 800ac1a:	3201      	adds	r2, #1
 800ac1c:	e7b0      	b.n	800ab80 <_strtod_l+0x1ec>
 800ac1e:	2400      	movs	r4, #0
 800ac20:	9b07      	ldr	r3, [sp, #28]
 800ac22:	3302      	adds	r3, #2
 800ac24:	931b      	str	r3, [sp, #108]	; 0x6c
 800ac26:	9b07      	ldr	r3, [sp, #28]
 800ac28:	789b      	ldrb	r3, [r3, #2]
 800ac2a:	001a      	movs	r2, r3
 800ac2c:	3a30      	subs	r2, #48	; 0x30
 800ac2e:	2a09      	cmp	r2, #9
 800ac30:	d914      	bls.n	800ac5c <_strtod_l+0x2c8>
 800ac32:	9a07      	ldr	r2, [sp, #28]
 800ac34:	921b      	str	r2, [sp, #108]	; 0x6c
 800ac36:	2200      	movs	r2, #0
 800ac38:	e033      	b.n	800aca2 <_strtod_l+0x30e>
 800ac3a:	46c0      	nop			; (mov r8, r8)
 800ac3c:	08014180 	.word	0x08014180
 800ac40:	7ff00000 	.word	0x7ff00000
 800ac44:	ffefffff 	.word	0xffefffff
 800ac48:	00000433 	.word	0x00000433
 800ac4c:	7fffffff 	.word	0x7fffffff
 800ac50:	0801417c 	.word	0x0801417c
 800ac54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac56:	1c5a      	adds	r2, r3, #1
 800ac58:	921b      	str	r2, [sp, #108]	; 0x6c
 800ac5a:	785b      	ldrb	r3, [r3, #1]
 800ac5c:	2b30      	cmp	r3, #48	; 0x30
 800ac5e:	d0f9      	beq.n	800ac54 <_strtod_l+0x2c0>
 800ac60:	2200      	movs	r2, #0
 800ac62:	9206      	str	r2, [sp, #24]
 800ac64:	001a      	movs	r2, r3
 800ac66:	3a31      	subs	r2, #49	; 0x31
 800ac68:	2a08      	cmp	r2, #8
 800ac6a:	d81b      	bhi.n	800aca4 <_strtod_l+0x310>
 800ac6c:	3b30      	subs	r3, #48	; 0x30
 800ac6e:	930e      	str	r3, [sp, #56]	; 0x38
 800ac70:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac72:	9306      	str	r3, [sp, #24]
 800ac74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac76:	1c59      	adds	r1, r3, #1
 800ac78:	911b      	str	r1, [sp, #108]	; 0x6c
 800ac7a:	785b      	ldrb	r3, [r3, #1]
 800ac7c:	001a      	movs	r2, r3
 800ac7e:	3a30      	subs	r2, #48	; 0x30
 800ac80:	2a09      	cmp	r2, #9
 800ac82:	d93a      	bls.n	800acfa <_strtod_l+0x366>
 800ac84:	9a06      	ldr	r2, [sp, #24]
 800ac86:	1a8a      	subs	r2, r1, r2
 800ac88:	49b2      	ldr	r1, [pc, #712]	; (800af54 <_strtod_l+0x5c0>)
 800ac8a:	9106      	str	r1, [sp, #24]
 800ac8c:	2a08      	cmp	r2, #8
 800ac8e:	dc04      	bgt.n	800ac9a <_strtod_l+0x306>
 800ac90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac92:	9206      	str	r2, [sp, #24]
 800ac94:	428a      	cmp	r2, r1
 800ac96:	dd00      	ble.n	800ac9a <_strtod_l+0x306>
 800ac98:	9106      	str	r1, [sp, #24]
 800ac9a:	2c00      	cmp	r4, #0
 800ac9c:	d002      	beq.n	800aca4 <_strtod_l+0x310>
 800ac9e:	9a06      	ldr	r2, [sp, #24]
 800aca0:	4252      	negs	r2, r2
 800aca2:	9206      	str	r2, [sp, #24]
 800aca4:	9a05      	ldr	r2, [sp, #20]
 800aca6:	2a00      	cmp	r2, #0
 800aca8:	d14d      	bne.n	800ad46 <_strtod_l+0x3b2>
 800acaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acac:	4310      	orrs	r0, r2
 800acae:	d000      	beq.n	800acb2 <_strtod_l+0x31e>
 800acb0:	e6ab      	b.n	800aa0a <_strtod_l+0x76>
 800acb2:	4662      	mov	r2, ip
 800acb4:	2a00      	cmp	r2, #0
 800acb6:	d000      	beq.n	800acba <_strtod_l+0x326>
 800acb8:	e6c5      	b.n	800aa46 <_strtod_l+0xb2>
 800acba:	2b69      	cmp	r3, #105	; 0x69
 800acbc:	d027      	beq.n	800ad0e <_strtod_l+0x37a>
 800acbe:	dc23      	bgt.n	800ad08 <_strtod_l+0x374>
 800acc0:	2b49      	cmp	r3, #73	; 0x49
 800acc2:	d024      	beq.n	800ad0e <_strtod_l+0x37a>
 800acc4:	2b4e      	cmp	r3, #78	; 0x4e
 800acc6:	d000      	beq.n	800acca <_strtod_l+0x336>
 800acc8:	e6bd      	b.n	800aa46 <_strtod_l+0xb2>
 800acca:	49a3      	ldr	r1, [pc, #652]	; (800af58 <_strtod_l+0x5c4>)
 800accc:	a81b      	add	r0, sp, #108	; 0x6c
 800acce:	f001 fb57 	bl	800c380 <__match>
 800acd2:	2800      	cmp	r0, #0
 800acd4:	d100      	bne.n	800acd8 <_strtod_l+0x344>
 800acd6:	e6b6      	b.n	800aa46 <_strtod_l+0xb2>
 800acd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	2b28      	cmp	r3, #40	; 0x28
 800acde:	d12c      	bne.n	800ad3a <_strtod_l+0x3a6>
 800ace0:	499e      	ldr	r1, [pc, #632]	; (800af5c <_strtod_l+0x5c8>)
 800ace2:	aa1e      	add	r2, sp, #120	; 0x78
 800ace4:	a81b      	add	r0, sp, #108	; 0x6c
 800ace6:	f001 fb5f 	bl	800c3a8 <__hexnan>
 800acea:	2805      	cmp	r0, #5
 800acec:	d125      	bne.n	800ad3a <_strtod_l+0x3a6>
 800acee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800acf0:	4a9b      	ldr	r2, [pc, #620]	; (800af60 <_strtod_l+0x5cc>)
 800acf2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800acf4:	431a      	orrs	r2, r3
 800acf6:	0017      	movs	r7, r2
 800acf8:	e687      	b.n	800aa0a <_strtod_l+0x76>
 800acfa:	220a      	movs	r2, #10
 800acfc:	990e      	ldr	r1, [sp, #56]	; 0x38
 800acfe:	434a      	muls	r2, r1
 800ad00:	18d2      	adds	r2, r2, r3
 800ad02:	3a30      	subs	r2, #48	; 0x30
 800ad04:	920e      	str	r2, [sp, #56]	; 0x38
 800ad06:	e7b5      	b.n	800ac74 <_strtod_l+0x2e0>
 800ad08:	2b6e      	cmp	r3, #110	; 0x6e
 800ad0a:	d0de      	beq.n	800acca <_strtod_l+0x336>
 800ad0c:	e69b      	b.n	800aa46 <_strtod_l+0xb2>
 800ad0e:	4995      	ldr	r1, [pc, #596]	; (800af64 <_strtod_l+0x5d0>)
 800ad10:	a81b      	add	r0, sp, #108	; 0x6c
 800ad12:	f001 fb35 	bl	800c380 <__match>
 800ad16:	2800      	cmp	r0, #0
 800ad18:	d100      	bne.n	800ad1c <_strtod_l+0x388>
 800ad1a:	e694      	b.n	800aa46 <_strtod_l+0xb2>
 800ad1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad1e:	4992      	ldr	r1, [pc, #584]	; (800af68 <_strtod_l+0x5d4>)
 800ad20:	3b01      	subs	r3, #1
 800ad22:	a81b      	add	r0, sp, #108	; 0x6c
 800ad24:	931b      	str	r3, [sp, #108]	; 0x6c
 800ad26:	f001 fb2b 	bl	800c380 <__match>
 800ad2a:	2800      	cmp	r0, #0
 800ad2c:	d102      	bne.n	800ad34 <_strtod_l+0x3a0>
 800ad2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad30:	3301      	adds	r3, #1
 800ad32:	931b      	str	r3, [sp, #108]	; 0x6c
 800ad34:	2600      	movs	r6, #0
 800ad36:	4f8a      	ldr	r7, [pc, #552]	; (800af60 <_strtod_l+0x5cc>)
 800ad38:	e667      	b.n	800aa0a <_strtod_l+0x76>
 800ad3a:	488c      	ldr	r0, [pc, #560]	; (800af6c <_strtod_l+0x5d8>)
 800ad3c:	f000 ff5c 	bl	800bbf8 <nan>
 800ad40:	0006      	movs	r6, r0
 800ad42:	000f      	movs	r7, r1
 800ad44:	e661      	b.n	800aa0a <_strtod_l+0x76>
 800ad46:	9b06      	ldr	r3, [sp, #24]
 800ad48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad4a:	1a9b      	subs	r3, r3, r2
 800ad4c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad4e:	9b08      	ldr	r3, [sp, #32]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d101      	bne.n	800ad58 <_strtod_l+0x3c4>
 800ad54:	9b05      	ldr	r3, [sp, #20]
 800ad56:	9308      	str	r3, [sp, #32]
 800ad58:	9c05      	ldr	r4, [sp, #20]
 800ad5a:	2c10      	cmp	r4, #16
 800ad5c:	dd00      	ble.n	800ad60 <_strtod_l+0x3cc>
 800ad5e:	2410      	movs	r4, #16
 800ad60:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ad62:	f7f7 fb4b 	bl	80023fc <__aeabi_ui2d>
 800ad66:	9b05      	ldr	r3, [sp, #20]
 800ad68:	0006      	movs	r6, r0
 800ad6a:	000f      	movs	r7, r1
 800ad6c:	2b09      	cmp	r3, #9
 800ad6e:	dd15      	ble.n	800ad9c <_strtod_l+0x408>
 800ad70:	0022      	movs	r2, r4
 800ad72:	4b7f      	ldr	r3, [pc, #508]	; (800af70 <_strtod_l+0x5dc>)
 800ad74:	3a09      	subs	r2, #9
 800ad76:	00d2      	lsls	r2, r2, #3
 800ad78:	189b      	adds	r3, r3, r2
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	f7f6 fc75 	bl	800166c <__aeabi_dmul>
 800ad82:	0006      	movs	r6, r0
 800ad84:	0028      	movs	r0, r5
 800ad86:	000f      	movs	r7, r1
 800ad88:	f7f7 fb38 	bl	80023fc <__aeabi_ui2d>
 800ad8c:	0002      	movs	r2, r0
 800ad8e:	000b      	movs	r3, r1
 800ad90:	0030      	movs	r0, r6
 800ad92:	0039      	movs	r1, r7
 800ad94:	f7f5 fd10 	bl	80007b8 <__aeabi_dadd>
 800ad98:	0006      	movs	r6, r0
 800ad9a:	000f      	movs	r7, r1
 800ad9c:	9b05      	ldr	r3, [sp, #20]
 800ad9e:	2b0f      	cmp	r3, #15
 800ada0:	dc39      	bgt.n	800ae16 <_strtod_l+0x482>
 800ada2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d100      	bne.n	800adaa <_strtod_l+0x416>
 800ada8:	e62f      	b.n	800aa0a <_strtod_l+0x76>
 800adaa:	dd24      	ble.n	800adf6 <_strtod_l+0x462>
 800adac:	2b16      	cmp	r3, #22
 800adae:	dc09      	bgt.n	800adc4 <_strtod_l+0x430>
 800adb0:	496f      	ldr	r1, [pc, #444]	; (800af70 <_strtod_l+0x5dc>)
 800adb2:	00db      	lsls	r3, r3, #3
 800adb4:	18c9      	adds	r1, r1, r3
 800adb6:	0032      	movs	r2, r6
 800adb8:	6808      	ldr	r0, [r1, #0]
 800adba:	6849      	ldr	r1, [r1, #4]
 800adbc:	003b      	movs	r3, r7
 800adbe:	f7f6 fc55 	bl	800166c <__aeabi_dmul>
 800adc2:	e7bd      	b.n	800ad40 <_strtod_l+0x3ac>
 800adc4:	2325      	movs	r3, #37	; 0x25
 800adc6:	9a05      	ldr	r2, [sp, #20]
 800adc8:	1a9b      	subs	r3, r3, r2
 800adca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adcc:	4293      	cmp	r3, r2
 800adce:	db22      	blt.n	800ae16 <_strtod_l+0x482>
 800add0:	240f      	movs	r4, #15
 800add2:	9b05      	ldr	r3, [sp, #20]
 800add4:	4d66      	ldr	r5, [pc, #408]	; (800af70 <_strtod_l+0x5dc>)
 800add6:	1ae4      	subs	r4, r4, r3
 800add8:	00e1      	lsls	r1, r4, #3
 800adda:	1869      	adds	r1, r5, r1
 800addc:	0032      	movs	r2, r6
 800adde:	6808      	ldr	r0, [r1, #0]
 800ade0:	6849      	ldr	r1, [r1, #4]
 800ade2:	003b      	movs	r3, r7
 800ade4:	f7f6 fc42 	bl	800166c <__aeabi_dmul>
 800ade8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adea:	1b1c      	subs	r4, r3, r4
 800adec:	00e4      	lsls	r4, r4, #3
 800adee:	192d      	adds	r5, r5, r4
 800adf0:	682a      	ldr	r2, [r5, #0]
 800adf2:	686b      	ldr	r3, [r5, #4]
 800adf4:	e7e3      	b.n	800adbe <_strtod_l+0x42a>
 800adf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adf8:	3316      	adds	r3, #22
 800adfa:	db0c      	blt.n	800ae16 <_strtod_l+0x482>
 800adfc:	9906      	ldr	r1, [sp, #24]
 800adfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae00:	4b5b      	ldr	r3, [pc, #364]	; (800af70 <_strtod_l+0x5dc>)
 800ae02:	1a52      	subs	r2, r2, r1
 800ae04:	00d2      	lsls	r2, r2, #3
 800ae06:	189b      	adds	r3, r3, r2
 800ae08:	0030      	movs	r0, r6
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	0039      	movs	r1, r7
 800ae10:	f7f6 f832 	bl	8000e78 <__aeabi_ddiv>
 800ae14:	e794      	b.n	800ad40 <_strtod_l+0x3ac>
 800ae16:	9b05      	ldr	r3, [sp, #20]
 800ae18:	1b1c      	subs	r4, r3, r4
 800ae1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae1c:	18e4      	adds	r4, r4, r3
 800ae1e:	2c00      	cmp	r4, #0
 800ae20:	dd72      	ble.n	800af08 <_strtod_l+0x574>
 800ae22:	220f      	movs	r2, #15
 800ae24:	0023      	movs	r3, r4
 800ae26:	4013      	ands	r3, r2
 800ae28:	4214      	tst	r4, r2
 800ae2a:	d00a      	beq.n	800ae42 <_strtod_l+0x4ae>
 800ae2c:	4950      	ldr	r1, [pc, #320]	; (800af70 <_strtod_l+0x5dc>)
 800ae2e:	00db      	lsls	r3, r3, #3
 800ae30:	18c9      	adds	r1, r1, r3
 800ae32:	0032      	movs	r2, r6
 800ae34:	6808      	ldr	r0, [r1, #0]
 800ae36:	6849      	ldr	r1, [r1, #4]
 800ae38:	003b      	movs	r3, r7
 800ae3a:	f7f6 fc17 	bl	800166c <__aeabi_dmul>
 800ae3e:	0006      	movs	r6, r0
 800ae40:	000f      	movs	r7, r1
 800ae42:	230f      	movs	r3, #15
 800ae44:	439c      	bics	r4, r3
 800ae46:	d04a      	beq.n	800aede <_strtod_l+0x54a>
 800ae48:	3326      	adds	r3, #38	; 0x26
 800ae4a:	33ff      	adds	r3, #255	; 0xff
 800ae4c:	429c      	cmp	r4, r3
 800ae4e:	dd22      	ble.n	800ae96 <_strtod_l+0x502>
 800ae50:	2300      	movs	r3, #0
 800ae52:	9305      	str	r3, [sp, #20]
 800ae54:	9306      	str	r3, [sp, #24]
 800ae56:	930d      	str	r3, [sp, #52]	; 0x34
 800ae58:	9308      	str	r3, [sp, #32]
 800ae5a:	2322      	movs	r3, #34	; 0x22
 800ae5c:	2600      	movs	r6, #0
 800ae5e:	9a04      	ldr	r2, [sp, #16]
 800ae60:	4f3f      	ldr	r7, [pc, #252]	; (800af60 <_strtod_l+0x5cc>)
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae66:	42b3      	cmp	r3, r6
 800ae68:	d100      	bne.n	800ae6c <_strtod_l+0x4d8>
 800ae6a:	e5ce      	b.n	800aa0a <_strtod_l+0x76>
 800ae6c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ae6e:	9804      	ldr	r0, [sp, #16]
 800ae70:	f001 fb7c 	bl	800c56c <_Bfree>
 800ae74:	9908      	ldr	r1, [sp, #32]
 800ae76:	9804      	ldr	r0, [sp, #16]
 800ae78:	f001 fb78 	bl	800c56c <_Bfree>
 800ae7c:	9906      	ldr	r1, [sp, #24]
 800ae7e:	9804      	ldr	r0, [sp, #16]
 800ae80:	f001 fb74 	bl	800c56c <_Bfree>
 800ae84:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ae86:	9804      	ldr	r0, [sp, #16]
 800ae88:	f001 fb70 	bl	800c56c <_Bfree>
 800ae8c:	9905      	ldr	r1, [sp, #20]
 800ae8e:	9804      	ldr	r0, [sp, #16]
 800ae90:	f001 fb6c 	bl	800c56c <_Bfree>
 800ae94:	e5b9      	b.n	800aa0a <_strtod_l+0x76>
 800ae96:	2300      	movs	r3, #0
 800ae98:	0030      	movs	r0, r6
 800ae9a:	0039      	movs	r1, r7
 800ae9c:	4d35      	ldr	r5, [pc, #212]	; (800af74 <_strtod_l+0x5e0>)
 800ae9e:	1124      	asrs	r4, r4, #4
 800aea0:	9307      	str	r3, [sp, #28]
 800aea2:	2c01      	cmp	r4, #1
 800aea4:	dc1e      	bgt.n	800aee4 <_strtod_l+0x550>
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d001      	beq.n	800aeae <_strtod_l+0x51a>
 800aeaa:	0006      	movs	r6, r0
 800aeac:	000f      	movs	r7, r1
 800aeae:	4b32      	ldr	r3, [pc, #200]	; (800af78 <_strtod_l+0x5e4>)
 800aeb0:	9a07      	ldr	r2, [sp, #28]
 800aeb2:	18ff      	adds	r7, r7, r3
 800aeb4:	4b2f      	ldr	r3, [pc, #188]	; (800af74 <_strtod_l+0x5e0>)
 800aeb6:	00d2      	lsls	r2, r2, #3
 800aeb8:	189d      	adds	r5, r3, r2
 800aeba:	6828      	ldr	r0, [r5, #0]
 800aebc:	6869      	ldr	r1, [r5, #4]
 800aebe:	0032      	movs	r2, r6
 800aec0:	003b      	movs	r3, r7
 800aec2:	f7f6 fbd3 	bl	800166c <__aeabi_dmul>
 800aec6:	4b26      	ldr	r3, [pc, #152]	; (800af60 <_strtod_l+0x5cc>)
 800aec8:	4a2c      	ldr	r2, [pc, #176]	; (800af7c <_strtod_l+0x5e8>)
 800aeca:	0006      	movs	r6, r0
 800aecc:	400b      	ands	r3, r1
 800aece:	4293      	cmp	r3, r2
 800aed0:	d8be      	bhi.n	800ae50 <_strtod_l+0x4bc>
 800aed2:	4a2b      	ldr	r2, [pc, #172]	; (800af80 <_strtod_l+0x5ec>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d913      	bls.n	800af00 <_strtod_l+0x56c>
 800aed8:	2601      	movs	r6, #1
 800aeda:	4f2a      	ldr	r7, [pc, #168]	; (800af84 <_strtod_l+0x5f0>)
 800aedc:	4276      	negs	r6, r6
 800aede:	2300      	movs	r3, #0
 800aee0:	9307      	str	r3, [sp, #28]
 800aee2:	e088      	b.n	800aff6 <_strtod_l+0x662>
 800aee4:	2201      	movs	r2, #1
 800aee6:	4214      	tst	r4, r2
 800aee8:	d004      	beq.n	800aef4 <_strtod_l+0x560>
 800aeea:	682a      	ldr	r2, [r5, #0]
 800aeec:	686b      	ldr	r3, [r5, #4]
 800aeee:	f7f6 fbbd 	bl	800166c <__aeabi_dmul>
 800aef2:	2301      	movs	r3, #1
 800aef4:	9a07      	ldr	r2, [sp, #28]
 800aef6:	1064      	asrs	r4, r4, #1
 800aef8:	3201      	adds	r2, #1
 800aefa:	9207      	str	r2, [sp, #28]
 800aefc:	3508      	adds	r5, #8
 800aefe:	e7d0      	b.n	800aea2 <_strtod_l+0x50e>
 800af00:	23d4      	movs	r3, #212	; 0xd4
 800af02:	049b      	lsls	r3, r3, #18
 800af04:	18cf      	adds	r7, r1, r3
 800af06:	e7ea      	b.n	800aede <_strtod_l+0x54a>
 800af08:	2c00      	cmp	r4, #0
 800af0a:	d0e8      	beq.n	800aede <_strtod_l+0x54a>
 800af0c:	4264      	negs	r4, r4
 800af0e:	230f      	movs	r3, #15
 800af10:	0022      	movs	r2, r4
 800af12:	401a      	ands	r2, r3
 800af14:	421c      	tst	r4, r3
 800af16:	d00a      	beq.n	800af2e <_strtod_l+0x59a>
 800af18:	4b15      	ldr	r3, [pc, #84]	; (800af70 <_strtod_l+0x5dc>)
 800af1a:	00d2      	lsls	r2, r2, #3
 800af1c:	189b      	adds	r3, r3, r2
 800af1e:	0030      	movs	r0, r6
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	0039      	movs	r1, r7
 800af26:	f7f5 ffa7 	bl	8000e78 <__aeabi_ddiv>
 800af2a:	0006      	movs	r6, r0
 800af2c:	000f      	movs	r7, r1
 800af2e:	1124      	asrs	r4, r4, #4
 800af30:	d0d5      	beq.n	800aede <_strtod_l+0x54a>
 800af32:	2c1f      	cmp	r4, #31
 800af34:	dd28      	ble.n	800af88 <_strtod_l+0x5f4>
 800af36:	2300      	movs	r3, #0
 800af38:	9305      	str	r3, [sp, #20]
 800af3a:	9306      	str	r3, [sp, #24]
 800af3c:	930d      	str	r3, [sp, #52]	; 0x34
 800af3e:	9308      	str	r3, [sp, #32]
 800af40:	2322      	movs	r3, #34	; 0x22
 800af42:	9a04      	ldr	r2, [sp, #16]
 800af44:	2600      	movs	r6, #0
 800af46:	6013      	str	r3, [r2, #0]
 800af48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af4a:	2700      	movs	r7, #0
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d18d      	bne.n	800ae6c <_strtod_l+0x4d8>
 800af50:	e55b      	b.n	800aa0a <_strtod_l+0x76>
 800af52:	46c0      	nop			; (mov r8, r8)
 800af54:	00004e1f 	.word	0x00004e1f
 800af58:	080144b1 	.word	0x080144b1
 800af5c:	08014194 	.word	0x08014194
 800af60:	7ff00000 	.word	0x7ff00000
 800af64:	080144a9 	.word	0x080144a9
 800af68:	0801455f 	.word	0x0801455f
 800af6c:	0801455b 	.word	0x0801455b
 800af70:	080143d0 	.word	0x080143d0
 800af74:	080143a8 	.word	0x080143a8
 800af78:	fcb00000 	.word	0xfcb00000
 800af7c:	7ca00000 	.word	0x7ca00000
 800af80:	7c900000 	.word	0x7c900000
 800af84:	7fefffff 	.word	0x7fefffff
 800af88:	2310      	movs	r3, #16
 800af8a:	0022      	movs	r2, r4
 800af8c:	401a      	ands	r2, r3
 800af8e:	9207      	str	r2, [sp, #28]
 800af90:	421c      	tst	r4, r3
 800af92:	d001      	beq.n	800af98 <_strtod_l+0x604>
 800af94:	335a      	adds	r3, #90	; 0x5a
 800af96:	9307      	str	r3, [sp, #28]
 800af98:	0030      	movs	r0, r6
 800af9a:	0039      	movs	r1, r7
 800af9c:	2300      	movs	r3, #0
 800af9e:	4dc4      	ldr	r5, [pc, #784]	; (800b2b0 <_strtod_l+0x91c>)
 800afa0:	2201      	movs	r2, #1
 800afa2:	4214      	tst	r4, r2
 800afa4:	d004      	beq.n	800afb0 <_strtod_l+0x61c>
 800afa6:	682a      	ldr	r2, [r5, #0]
 800afa8:	686b      	ldr	r3, [r5, #4]
 800afaa:	f7f6 fb5f 	bl	800166c <__aeabi_dmul>
 800afae:	2301      	movs	r3, #1
 800afb0:	1064      	asrs	r4, r4, #1
 800afb2:	3508      	adds	r5, #8
 800afb4:	2c00      	cmp	r4, #0
 800afb6:	d1f3      	bne.n	800afa0 <_strtod_l+0x60c>
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <_strtod_l+0x62c>
 800afbc:	0006      	movs	r6, r0
 800afbe:	000f      	movs	r7, r1
 800afc0:	9b07      	ldr	r3, [sp, #28]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d00f      	beq.n	800afe6 <_strtod_l+0x652>
 800afc6:	236b      	movs	r3, #107	; 0x6b
 800afc8:	007a      	lsls	r2, r7, #1
 800afca:	0d52      	lsrs	r2, r2, #21
 800afcc:	0039      	movs	r1, r7
 800afce:	1a9b      	subs	r3, r3, r2
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	dd08      	ble.n	800afe6 <_strtod_l+0x652>
 800afd4:	2b1f      	cmp	r3, #31
 800afd6:	dc00      	bgt.n	800afda <_strtod_l+0x646>
 800afd8:	e121      	b.n	800b21e <_strtod_l+0x88a>
 800afda:	2600      	movs	r6, #0
 800afdc:	2b34      	cmp	r3, #52	; 0x34
 800afde:	dc00      	bgt.n	800afe2 <_strtod_l+0x64e>
 800afe0:	e116      	b.n	800b210 <_strtod_l+0x87c>
 800afe2:	27dc      	movs	r7, #220	; 0xdc
 800afe4:	04bf      	lsls	r7, r7, #18
 800afe6:	2200      	movs	r2, #0
 800afe8:	2300      	movs	r3, #0
 800afea:	0030      	movs	r0, r6
 800afec:	0039      	movs	r1, r7
 800afee:	f7f5 fa2b 	bl	8000448 <__aeabi_dcmpeq>
 800aff2:	2800      	cmp	r0, #0
 800aff4:	d19f      	bne.n	800af36 <_strtod_l+0x5a2>
 800aff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aff8:	9a08      	ldr	r2, [sp, #32]
 800affa:	9300      	str	r3, [sp, #0]
 800affc:	9910      	ldr	r1, [sp, #64]	; 0x40
 800affe:	9b05      	ldr	r3, [sp, #20]
 800b000:	9804      	ldr	r0, [sp, #16]
 800b002:	f001 fb01 	bl	800c608 <__s2b>
 800b006:	900d      	str	r0, [sp, #52]	; 0x34
 800b008:	2800      	cmp	r0, #0
 800b00a:	d100      	bne.n	800b00e <_strtod_l+0x67a>
 800b00c:	e720      	b.n	800ae50 <_strtod_l+0x4bc>
 800b00e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b010:	9906      	ldr	r1, [sp, #24]
 800b012:	17da      	asrs	r2, r3, #31
 800b014:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b016:	1a5b      	subs	r3, r3, r1
 800b018:	401a      	ands	r2, r3
 800b01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b01c:	9215      	str	r2, [sp, #84]	; 0x54
 800b01e:	43db      	mvns	r3, r3
 800b020:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b022:	17db      	asrs	r3, r3, #31
 800b024:	401a      	ands	r2, r3
 800b026:	2300      	movs	r3, #0
 800b028:	9218      	str	r2, [sp, #96]	; 0x60
 800b02a:	9305      	str	r3, [sp, #20]
 800b02c:	9306      	str	r3, [sp, #24]
 800b02e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b030:	9804      	ldr	r0, [sp, #16]
 800b032:	6859      	ldr	r1, [r3, #4]
 800b034:	f001 fa72 	bl	800c51c <_Balloc>
 800b038:	9008      	str	r0, [sp, #32]
 800b03a:	2800      	cmp	r0, #0
 800b03c:	d100      	bne.n	800b040 <_strtod_l+0x6ac>
 800b03e:	e70c      	b.n	800ae5a <_strtod_l+0x4c6>
 800b040:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b042:	300c      	adds	r0, #12
 800b044:	0019      	movs	r1, r3
 800b046:	691a      	ldr	r2, [r3, #16]
 800b048:	310c      	adds	r1, #12
 800b04a:	3202      	adds	r2, #2
 800b04c:	0092      	lsls	r2, r2, #2
 800b04e:	f000 fdca 	bl	800bbe6 <memcpy>
 800b052:	ab1e      	add	r3, sp, #120	; 0x78
 800b054:	9301      	str	r3, [sp, #4]
 800b056:	ab1d      	add	r3, sp, #116	; 0x74
 800b058:	9300      	str	r3, [sp, #0]
 800b05a:	0032      	movs	r2, r6
 800b05c:	003b      	movs	r3, r7
 800b05e:	9804      	ldr	r0, [sp, #16]
 800b060:	9610      	str	r6, [sp, #64]	; 0x40
 800b062:	9711      	str	r7, [sp, #68]	; 0x44
 800b064:	f001 fdf8 	bl	800cc58 <__d2b>
 800b068:	901c      	str	r0, [sp, #112]	; 0x70
 800b06a:	2800      	cmp	r0, #0
 800b06c:	d100      	bne.n	800b070 <_strtod_l+0x6dc>
 800b06e:	e6f4      	b.n	800ae5a <_strtod_l+0x4c6>
 800b070:	2101      	movs	r1, #1
 800b072:	9804      	ldr	r0, [sp, #16]
 800b074:	f001 fb5c 	bl	800c730 <__i2b>
 800b078:	9006      	str	r0, [sp, #24]
 800b07a:	2800      	cmp	r0, #0
 800b07c:	d100      	bne.n	800b080 <_strtod_l+0x6ec>
 800b07e:	e6ec      	b.n	800ae5a <_strtod_l+0x4c6>
 800b080:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b082:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b084:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b086:	1ad4      	subs	r4, r2, r3
 800b088:	2b00      	cmp	r3, #0
 800b08a:	db01      	blt.n	800b090 <_strtod_l+0x6fc>
 800b08c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b08e:	195d      	adds	r5, r3, r5
 800b090:	9907      	ldr	r1, [sp, #28]
 800b092:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b094:	1a5b      	subs	r3, r3, r1
 800b096:	2136      	movs	r1, #54	; 0x36
 800b098:	189b      	adds	r3, r3, r2
 800b09a:	1a8a      	subs	r2, r1, r2
 800b09c:	4985      	ldr	r1, [pc, #532]	; (800b2b4 <_strtod_l+0x920>)
 800b09e:	2001      	movs	r0, #1
 800b0a0:	468c      	mov	ip, r1
 800b0a2:	2100      	movs	r1, #0
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	9114      	str	r1, [sp, #80]	; 0x50
 800b0a8:	9012      	str	r0, [sp, #72]	; 0x48
 800b0aa:	4563      	cmp	r3, ip
 800b0ac:	da07      	bge.n	800b0be <_strtod_l+0x72a>
 800b0ae:	4661      	mov	r1, ip
 800b0b0:	1ac9      	subs	r1, r1, r3
 800b0b2:	1a52      	subs	r2, r2, r1
 800b0b4:	291f      	cmp	r1, #31
 800b0b6:	dd00      	ble.n	800b0ba <_strtod_l+0x726>
 800b0b8:	e0b6      	b.n	800b228 <_strtod_l+0x894>
 800b0ba:	4088      	lsls	r0, r1
 800b0bc:	9012      	str	r0, [sp, #72]	; 0x48
 800b0be:	18ab      	adds	r3, r5, r2
 800b0c0:	930c      	str	r3, [sp, #48]	; 0x30
 800b0c2:	18a4      	adds	r4, r4, r2
 800b0c4:	9b07      	ldr	r3, [sp, #28]
 800b0c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0c8:	191c      	adds	r4, r3, r4
 800b0ca:	002b      	movs	r3, r5
 800b0cc:	4295      	cmp	r5, r2
 800b0ce:	dd00      	ble.n	800b0d2 <_strtod_l+0x73e>
 800b0d0:	0013      	movs	r3, r2
 800b0d2:	42a3      	cmp	r3, r4
 800b0d4:	dd00      	ble.n	800b0d8 <_strtod_l+0x744>
 800b0d6:	0023      	movs	r3, r4
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	dd04      	ble.n	800b0e6 <_strtod_l+0x752>
 800b0dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0de:	1ae4      	subs	r4, r4, r3
 800b0e0:	1ad2      	subs	r2, r2, r3
 800b0e2:	920c      	str	r2, [sp, #48]	; 0x30
 800b0e4:	1aed      	subs	r5, r5, r3
 800b0e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	dd17      	ble.n	800b11c <_strtod_l+0x788>
 800b0ec:	001a      	movs	r2, r3
 800b0ee:	9906      	ldr	r1, [sp, #24]
 800b0f0:	9804      	ldr	r0, [sp, #16]
 800b0f2:	f001 fbe5 	bl	800c8c0 <__pow5mult>
 800b0f6:	9006      	str	r0, [sp, #24]
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d100      	bne.n	800b0fe <_strtod_l+0x76a>
 800b0fc:	e6ad      	b.n	800ae5a <_strtod_l+0x4c6>
 800b0fe:	0001      	movs	r1, r0
 800b100:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b102:	9804      	ldr	r0, [sp, #16]
 800b104:	f001 fb2c 	bl	800c760 <__multiply>
 800b108:	900e      	str	r0, [sp, #56]	; 0x38
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d100      	bne.n	800b110 <_strtod_l+0x77c>
 800b10e:	e6a4      	b.n	800ae5a <_strtod_l+0x4c6>
 800b110:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b112:	9804      	ldr	r0, [sp, #16]
 800b114:	f001 fa2a 	bl	800c56c <_Bfree>
 800b118:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b11a:	931c      	str	r3, [sp, #112]	; 0x70
 800b11c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b11e:	2b00      	cmp	r3, #0
 800b120:	dd00      	ble.n	800b124 <_strtod_l+0x790>
 800b122:	e087      	b.n	800b234 <_strtod_l+0x8a0>
 800b124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b126:	2b00      	cmp	r3, #0
 800b128:	dd08      	ble.n	800b13c <_strtod_l+0x7a8>
 800b12a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b12c:	9908      	ldr	r1, [sp, #32]
 800b12e:	9804      	ldr	r0, [sp, #16]
 800b130:	f001 fbc6 	bl	800c8c0 <__pow5mult>
 800b134:	9008      	str	r0, [sp, #32]
 800b136:	2800      	cmp	r0, #0
 800b138:	d100      	bne.n	800b13c <_strtod_l+0x7a8>
 800b13a:	e68e      	b.n	800ae5a <_strtod_l+0x4c6>
 800b13c:	2c00      	cmp	r4, #0
 800b13e:	dd08      	ble.n	800b152 <_strtod_l+0x7be>
 800b140:	0022      	movs	r2, r4
 800b142:	9908      	ldr	r1, [sp, #32]
 800b144:	9804      	ldr	r0, [sp, #16]
 800b146:	f001 fbfd 	bl	800c944 <__lshift>
 800b14a:	9008      	str	r0, [sp, #32]
 800b14c:	2800      	cmp	r0, #0
 800b14e:	d100      	bne.n	800b152 <_strtod_l+0x7be>
 800b150:	e683      	b.n	800ae5a <_strtod_l+0x4c6>
 800b152:	2d00      	cmp	r5, #0
 800b154:	dd08      	ble.n	800b168 <_strtod_l+0x7d4>
 800b156:	002a      	movs	r2, r5
 800b158:	9906      	ldr	r1, [sp, #24]
 800b15a:	9804      	ldr	r0, [sp, #16]
 800b15c:	f001 fbf2 	bl	800c944 <__lshift>
 800b160:	9006      	str	r0, [sp, #24]
 800b162:	2800      	cmp	r0, #0
 800b164:	d100      	bne.n	800b168 <_strtod_l+0x7d4>
 800b166:	e678      	b.n	800ae5a <_strtod_l+0x4c6>
 800b168:	9a08      	ldr	r2, [sp, #32]
 800b16a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b16c:	9804      	ldr	r0, [sp, #16]
 800b16e:	f001 fc73 	bl	800ca58 <__mdiff>
 800b172:	9005      	str	r0, [sp, #20]
 800b174:	2800      	cmp	r0, #0
 800b176:	d100      	bne.n	800b17a <_strtod_l+0x7e6>
 800b178:	e66f      	b.n	800ae5a <_strtod_l+0x4c6>
 800b17a:	2200      	movs	r2, #0
 800b17c:	68c3      	ldr	r3, [r0, #12]
 800b17e:	9906      	ldr	r1, [sp, #24]
 800b180:	60c2      	str	r2, [r0, #12]
 800b182:	930c      	str	r3, [sp, #48]	; 0x30
 800b184:	f001 fc4c 	bl	800ca20 <__mcmp>
 800b188:	2800      	cmp	r0, #0
 800b18a:	da5d      	bge.n	800b248 <_strtod_l+0x8b4>
 800b18c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b18e:	4333      	orrs	r3, r6
 800b190:	d000      	beq.n	800b194 <_strtod_l+0x800>
 800b192:	e088      	b.n	800b2a6 <_strtod_l+0x912>
 800b194:	033b      	lsls	r3, r7, #12
 800b196:	d000      	beq.n	800b19a <_strtod_l+0x806>
 800b198:	e085      	b.n	800b2a6 <_strtod_l+0x912>
 800b19a:	22d6      	movs	r2, #214	; 0xd6
 800b19c:	4b46      	ldr	r3, [pc, #280]	; (800b2b8 <_strtod_l+0x924>)
 800b19e:	04d2      	lsls	r2, r2, #19
 800b1a0:	403b      	ands	r3, r7
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d97f      	bls.n	800b2a6 <_strtod_l+0x912>
 800b1a6:	9b05      	ldr	r3, [sp, #20]
 800b1a8:	695b      	ldr	r3, [r3, #20]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d103      	bne.n	800b1b6 <_strtod_l+0x822>
 800b1ae:	9b05      	ldr	r3, [sp, #20]
 800b1b0:	691b      	ldr	r3, [r3, #16]
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	dd77      	ble.n	800b2a6 <_strtod_l+0x912>
 800b1b6:	9905      	ldr	r1, [sp, #20]
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	9804      	ldr	r0, [sp, #16]
 800b1bc:	f001 fbc2 	bl	800c944 <__lshift>
 800b1c0:	9906      	ldr	r1, [sp, #24]
 800b1c2:	9005      	str	r0, [sp, #20]
 800b1c4:	f001 fc2c 	bl	800ca20 <__mcmp>
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	dd6c      	ble.n	800b2a6 <_strtod_l+0x912>
 800b1cc:	9907      	ldr	r1, [sp, #28]
 800b1ce:	003b      	movs	r3, r7
 800b1d0:	4a39      	ldr	r2, [pc, #228]	; (800b2b8 <_strtod_l+0x924>)
 800b1d2:	2900      	cmp	r1, #0
 800b1d4:	d100      	bne.n	800b1d8 <_strtod_l+0x844>
 800b1d6:	e094      	b.n	800b302 <_strtod_l+0x96e>
 800b1d8:	0011      	movs	r1, r2
 800b1da:	20d6      	movs	r0, #214	; 0xd6
 800b1dc:	4039      	ands	r1, r7
 800b1de:	04c0      	lsls	r0, r0, #19
 800b1e0:	4281      	cmp	r1, r0
 800b1e2:	dd00      	ble.n	800b1e6 <_strtod_l+0x852>
 800b1e4:	e08d      	b.n	800b302 <_strtod_l+0x96e>
 800b1e6:	23dc      	movs	r3, #220	; 0xdc
 800b1e8:	049b      	lsls	r3, r3, #18
 800b1ea:	4299      	cmp	r1, r3
 800b1ec:	dc00      	bgt.n	800b1f0 <_strtod_l+0x85c>
 800b1ee:	e6a7      	b.n	800af40 <_strtod_l+0x5ac>
 800b1f0:	0030      	movs	r0, r6
 800b1f2:	0039      	movs	r1, r7
 800b1f4:	4b31      	ldr	r3, [pc, #196]	; (800b2bc <_strtod_l+0x928>)
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f7f6 fa38 	bl	800166c <__aeabi_dmul>
 800b1fc:	4b2e      	ldr	r3, [pc, #184]	; (800b2b8 <_strtod_l+0x924>)
 800b1fe:	0006      	movs	r6, r0
 800b200:	000f      	movs	r7, r1
 800b202:	420b      	tst	r3, r1
 800b204:	d000      	beq.n	800b208 <_strtod_l+0x874>
 800b206:	e631      	b.n	800ae6c <_strtod_l+0x4d8>
 800b208:	2322      	movs	r3, #34	; 0x22
 800b20a:	9a04      	ldr	r2, [sp, #16]
 800b20c:	6013      	str	r3, [r2, #0]
 800b20e:	e62d      	b.n	800ae6c <_strtod_l+0x4d8>
 800b210:	234b      	movs	r3, #75	; 0x4b
 800b212:	1a9a      	subs	r2, r3, r2
 800b214:	3b4c      	subs	r3, #76	; 0x4c
 800b216:	4093      	lsls	r3, r2
 800b218:	4019      	ands	r1, r3
 800b21a:	000f      	movs	r7, r1
 800b21c:	e6e3      	b.n	800afe6 <_strtod_l+0x652>
 800b21e:	2201      	movs	r2, #1
 800b220:	4252      	negs	r2, r2
 800b222:	409a      	lsls	r2, r3
 800b224:	4016      	ands	r6, r2
 800b226:	e6de      	b.n	800afe6 <_strtod_l+0x652>
 800b228:	4925      	ldr	r1, [pc, #148]	; (800b2c0 <_strtod_l+0x92c>)
 800b22a:	1acb      	subs	r3, r1, r3
 800b22c:	0001      	movs	r1, r0
 800b22e:	4099      	lsls	r1, r3
 800b230:	9114      	str	r1, [sp, #80]	; 0x50
 800b232:	e743      	b.n	800b0bc <_strtod_l+0x728>
 800b234:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b236:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b238:	9804      	ldr	r0, [sp, #16]
 800b23a:	f001 fb83 	bl	800c944 <__lshift>
 800b23e:	901c      	str	r0, [sp, #112]	; 0x70
 800b240:	2800      	cmp	r0, #0
 800b242:	d000      	beq.n	800b246 <_strtod_l+0x8b2>
 800b244:	e76e      	b.n	800b124 <_strtod_l+0x790>
 800b246:	e608      	b.n	800ae5a <_strtod_l+0x4c6>
 800b248:	970e      	str	r7, [sp, #56]	; 0x38
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d177      	bne.n	800b33e <_strtod_l+0x9aa>
 800b24e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b250:	033b      	lsls	r3, r7, #12
 800b252:	0b1b      	lsrs	r3, r3, #12
 800b254:	2a00      	cmp	r2, #0
 800b256:	d039      	beq.n	800b2cc <_strtod_l+0x938>
 800b258:	4a1a      	ldr	r2, [pc, #104]	; (800b2c4 <_strtod_l+0x930>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d139      	bne.n	800b2d2 <_strtod_l+0x93e>
 800b25e:	2101      	movs	r1, #1
 800b260:	9b07      	ldr	r3, [sp, #28]
 800b262:	4249      	negs	r1, r1
 800b264:	0032      	movs	r2, r6
 800b266:	0008      	movs	r0, r1
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d00b      	beq.n	800b284 <_strtod_l+0x8f0>
 800b26c:	24d4      	movs	r4, #212	; 0xd4
 800b26e:	4b12      	ldr	r3, [pc, #72]	; (800b2b8 <_strtod_l+0x924>)
 800b270:	0008      	movs	r0, r1
 800b272:	403b      	ands	r3, r7
 800b274:	04e4      	lsls	r4, r4, #19
 800b276:	42a3      	cmp	r3, r4
 800b278:	d804      	bhi.n	800b284 <_strtod_l+0x8f0>
 800b27a:	306c      	adds	r0, #108	; 0x6c
 800b27c:	0d1b      	lsrs	r3, r3, #20
 800b27e:	1ac3      	subs	r3, r0, r3
 800b280:	4099      	lsls	r1, r3
 800b282:	0008      	movs	r0, r1
 800b284:	4282      	cmp	r2, r0
 800b286:	d124      	bne.n	800b2d2 <_strtod_l+0x93e>
 800b288:	4b0f      	ldr	r3, [pc, #60]	; (800b2c8 <_strtod_l+0x934>)
 800b28a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b28c:	4299      	cmp	r1, r3
 800b28e:	d102      	bne.n	800b296 <_strtod_l+0x902>
 800b290:	3201      	adds	r2, #1
 800b292:	d100      	bne.n	800b296 <_strtod_l+0x902>
 800b294:	e5e1      	b.n	800ae5a <_strtod_l+0x4c6>
 800b296:	4b08      	ldr	r3, [pc, #32]	; (800b2b8 <_strtod_l+0x924>)
 800b298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b29a:	2600      	movs	r6, #0
 800b29c:	401a      	ands	r2, r3
 800b29e:	0013      	movs	r3, r2
 800b2a0:	2280      	movs	r2, #128	; 0x80
 800b2a2:	0352      	lsls	r2, r2, #13
 800b2a4:	189f      	adds	r7, r3, r2
 800b2a6:	9b07      	ldr	r3, [sp, #28]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1a1      	bne.n	800b1f0 <_strtod_l+0x85c>
 800b2ac:	e5de      	b.n	800ae6c <_strtod_l+0x4d8>
 800b2ae:	46c0      	nop			; (mov r8, r8)
 800b2b0:	080141a8 	.word	0x080141a8
 800b2b4:	fffffc02 	.word	0xfffffc02
 800b2b8:	7ff00000 	.word	0x7ff00000
 800b2bc:	39500000 	.word	0x39500000
 800b2c0:	fffffbe2 	.word	0xfffffbe2
 800b2c4:	000fffff 	.word	0x000fffff
 800b2c8:	7fefffff 	.word	0x7fefffff
 800b2cc:	4333      	orrs	r3, r6
 800b2ce:	d100      	bne.n	800b2d2 <_strtod_l+0x93e>
 800b2d0:	e77c      	b.n	800b1cc <_strtod_l+0x838>
 800b2d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d01d      	beq.n	800b314 <_strtod_l+0x980>
 800b2d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2dc:	4213      	tst	r3, r2
 800b2de:	d0e2      	beq.n	800b2a6 <_strtod_l+0x912>
 800b2e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2e2:	0030      	movs	r0, r6
 800b2e4:	0039      	movs	r1, r7
 800b2e6:	9a07      	ldr	r2, [sp, #28]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d017      	beq.n	800b31c <_strtod_l+0x988>
 800b2ec:	f7ff fb3a 	bl	800a964 <sulp>
 800b2f0:	0002      	movs	r2, r0
 800b2f2:	000b      	movs	r3, r1
 800b2f4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b2f6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b2f8:	f7f5 fa5e 	bl	80007b8 <__aeabi_dadd>
 800b2fc:	0006      	movs	r6, r0
 800b2fe:	000f      	movs	r7, r1
 800b300:	e7d1      	b.n	800b2a6 <_strtod_l+0x912>
 800b302:	2601      	movs	r6, #1
 800b304:	4013      	ands	r3, r2
 800b306:	4a98      	ldr	r2, [pc, #608]	; (800b568 <_strtod_l+0xbd4>)
 800b308:	4276      	negs	r6, r6
 800b30a:	189b      	adds	r3, r3, r2
 800b30c:	4a97      	ldr	r2, [pc, #604]	; (800b56c <_strtod_l+0xbd8>)
 800b30e:	431a      	orrs	r2, r3
 800b310:	0017      	movs	r7, r2
 800b312:	e7c8      	b.n	800b2a6 <_strtod_l+0x912>
 800b314:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b316:	4233      	tst	r3, r6
 800b318:	d0c5      	beq.n	800b2a6 <_strtod_l+0x912>
 800b31a:	e7e1      	b.n	800b2e0 <_strtod_l+0x94c>
 800b31c:	f7ff fb22 	bl	800a964 <sulp>
 800b320:	0002      	movs	r2, r0
 800b322:	000b      	movs	r3, r1
 800b324:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b326:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b328:	f7f6 fc62 	bl	8001bf0 <__aeabi_dsub>
 800b32c:	2200      	movs	r2, #0
 800b32e:	2300      	movs	r3, #0
 800b330:	0006      	movs	r6, r0
 800b332:	000f      	movs	r7, r1
 800b334:	f7f5 f888 	bl	8000448 <__aeabi_dcmpeq>
 800b338:	2800      	cmp	r0, #0
 800b33a:	d0b4      	beq.n	800b2a6 <_strtod_l+0x912>
 800b33c:	e600      	b.n	800af40 <_strtod_l+0x5ac>
 800b33e:	9906      	ldr	r1, [sp, #24]
 800b340:	9805      	ldr	r0, [sp, #20]
 800b342:	f001 fce9 	bl	800cd18 <__ratio>
 800b346:	2380      	movs	r3, #128	; 0x80
 800b348:	2200      	movs	r2, #0
 800b34a:	05db      	lsls	r3, r3, #23
 800b34c:	0004      	movs	r4, r0
 800b34e:	000d      	movs	r5, r1
 800b350:	f7f5 f88a 	bl	8000468 <__aeabi_dcmple>
 800b354:	2800      	cmp	r0, #0
 800b356:	d06d      	beq.n	800b434 <_strtod_l+0xaa0>
 800b358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d000      	beq.n	800b360 <_strtod_l+0x9cc>
 800b35e:	e07e      	b.n	800b45e <_strtod_l+0xaca>
 800b360:	2e00      	cmp	r6, #0
 800b362:	d158      	bne.n	800b416 <_strtod_l+0xa82>
 800b364:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b366:	031b      	lsls	r3, r3, #12
 800b368:	d000      	beq.n	800b36c <_strtod_l+0x9d8>
 800b36a:	e07f      	b.n	800b46c <_strtod_l+0xad8>
 800b36c:	2200      	movs	r2, #0
 800b36e:	0020      	movs	r0, r4
 800b370:	0029      	movs	r1, r5
 800b372:	4b7f      	ldr	r3, [pc, #508]	; (800b570 <_strtod_l+0xbdc>)
 800b374:	f7f5 f86e 	bl	8000454 <__aeabi_dcmplt>
 800b378:	2800      	cmp	r0, #0
 800b37a:	d158      	bne.n	800b42e <_strtod_l+0xa9a>
 800b37c:	0020      	movs	r0, r4
 800b37e:	0029      	movs	r1, r5
 800b380:	2200      	movs	r2, #0
 800b382:	4b7c      	ldr	r3, [pc, #496]	; (800b574 <_strtod_l+0xbe0>)
 800b384:	f7f6 f972 	bl	800166c <__aeabi_dmul>
 800b388:	0004      	movs	r4, r0
 800b38a:	000d      	movs	r5, r1
 800b38c:	2380      	movs	r3, #128	; 0x80
 800b38e:	061b      	lsls	r3, r3, #24
 800b390:	940a      	str	r4, [sp, #40]	; 0x28
 800b392:	18eb      	adds	r3, r5, r3
 800b394:	930b      	str	r3, [sp, #44]	; 0x2c
 800b396:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b398:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b39a:	9212      	str	r2, [sp, #72]	; 0x48
 800b39c:	9313      	str	r3, [sp, #76]	; 0x4c
 800b39e:	4a76      	ldr	r2, [pc, #472]	; (800b578 <_strtod_l+0xbe4>)
 800b3a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	9314      	str	r3, [sp, #80]	; 0x50
 800b3a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b3a8:	4b74      	ldr	r3, [pc, #464]	; (800b57c <_strtod_l+0xbe8>)
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d000      	beq.n	800b3b0 <_strtod_l+0xa1c>
 800b3ae:	e091      	b.n	800b4d4 <_strtod_l+0xb40>
 800b3b0:	4a73      	ldr	r2, [pc, #460]	; (800b580 <_strtod_l+0xbec>)
 800b3b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3b4:	4694      	mov	ip, r2
 800b3b6:	4463      	add	r3, ip
 800b3b8:	001f      	movs	r7, r3
 800b3ba:	0030      	movs	r0, r6
 800b3bc:	0019      	movs	r1, r3
 800b3be:	f001 fbe3 	bl	800cb88 <__ulp>
 800b3c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3c6:	f7f6 f951 	bl	800166c <__aeabi_dmul>
 800b3ca:	0032      	movs	r2, r6
 800b3cc:	003b      	movs	r3, r7
 800b3ce:	f7f5 f9f3 	bl	80007b8 <__aeabi_dadd>
 800b3d2:	4a69      	ldr	r2, [pc, #420]	; (800b578 <_strtod_l+0xbe4>)
 800b3d4:	4b6b      	ldr	r3, [pc, #428]	; (800b584 <_strtod_l+0xbf0>)
 800b3d6:	0006      	movs	r6, r0
 800b3d8:	400a      	ands	r2, r1
 800b3da:	429a      	cmp	r2, r3
 800b3dc:	d949      	bls.n	800b472 <_strtod_l+0xade>
 800b3de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b3e0:	4b69      	ldr	r3, [pc, #420]	; (800b588 <_strtod_l+0xbf4>)
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d103      	bne.n	800b3ee <_strtod_l+0xa5a>
 800b3e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	d100      	bne.n	800b3ee <_strtod_l+0xa5a>
 800b3ec:	e535      	b.n	800ae5a <_strtod_l+0x4c6>
 800b3ee:	2601      	movs	r6, #1
 800b3f0:	4f65      	ldr	r7, [pc, #404]	; (800b588 <_strtod_l+0xbf4>)
 800b3f2:	4276      	negs	r6, r6
 800b3f4:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b3f6:	9804      	ldr	r0, [sp, #16]
 800b3f8:	f001 f8b8 	bl	800c56c <_Bfree>
 800b3fc:	9908      	ldr	r1, [sp, #32]
 800b3fe:	9804      	ldr	r0, [sp, #16]
 800b400:	f001 f8b4 	bl	800c56c <_Bfree>
 800b404:	9906      	ldr	r1, [sp, #24]
 800b406:	9804      	ldr	r0, [sp, #16]
 800b408:	f001 f8b0 	bl	800c56c <_Bfree>
 800b40c:	9905      	ldr	r1, [sp, #20]
 800b40e:	9804      	ldr	r0, [sp, #16]
 800b410:	f001 f8ac 	bl	800c56c <_Bfree>
 800b414:	e60b      	b.n	800b02e <_strtod_l+0x69a>
 800b416:	2e01      	cmp	r6, #1
 800b418:	d103      	bne.n	800b422 <_strtod_l+0xa8e>
 800b41a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d100      	bne.n	800b422 <_strtod_l+0xa8e>
 800b420:	e58e      	b.n	800af40 <_strtod_l+0x5ac>
 800b422:	2300      	movs	r3, #0
 800b424:	4c59      	ldr	r4, [pc, #356]	; (800b58c <_strtod_l+0xbf8>)
 800b426:	930a      	str	r3, [sp, #40]	; 0x28
 800b428:	940b      	str	r4, [sp, #44]	; 0x2c
 800b42a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b42c:	e01c      	b.n	800b468 <_strtod_l+0xad4>
 800b42e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b430:	4d50      	ldr	r5, [pc, #320]	; (800b574 <_strtod_l+0xbe0>)
 800b432:	e7ab      	b.n	800b38c <_strtod_l+0x9f8>
 800b434:	2200      	movs	r2, #0
 800b436:	0020      	movs	r0, r4
 800b438:	0029      	movs	r1, r5
 800b43a:	4b4e      	ldr	r3, [pc, #312]	; (800b574 <_strtod_l+0xbe0>)
 800b43c:	f7f6 f916 	bl	800166c <__aeabi_dmul>
 800b440:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b442:	0004      	movs	r4, r0
 800b444:	000b      	movs	r3, r1
 800b446:	000d      	movs	r5, r1
 800b448:	2a00      	cmp	r2, #0
 800b44a:	d104      	bne.n	800b456 <_strtod_l+0xac2>
 800b44c:	2280      	movs	r2, #128	; 0x80
 800b44e:	0612      	lsls	r2, r2, #24
 800b450:	900a      	str	r0, [sp, #40]	; 0x28
 800b452:	188b      	adds	r3, r1, r2
 800b454:	e79e      	b.n	800b394 <_strtod_l+0xa00>
 800b456:	0002      	movs	r2, r0
 800b458:	920a      	str	r2, [sp, #40]	; 0x28
 800b45a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b45c:	e79b      	b.n	800b396 <_strtod_l+0xa02>
 800b45e:	2300      	movs	r3, #0
 800b460:	4c43      	ldr	r4, [pc, #268]	; (800b570 <_strtod_l+0xbdc>)
 800b462:	930a      	str	r3, [sp, #40]	; 0x28
 800b464:	940b      	str	r4, [sp, #44]	; 0x2c
 800b466:	2400      	movs	r4, #0
 800b468:	4d41      	ldr	r5, [pc, #260]	; (800b570 <_strtod_l+0xbdc>)
 800b46a:	e794      	b.n	800b396 <_strtod_l+0xa02>
 800b46c:	2300      	movs	r3, #0
 800b46e:	4c47      	ldr	r4, [pc, #284]	; (800b58c <_strtod_l+0xbf8>)
 800b470:	e7f7      	b.n	800b462 <_strtod_l+0xace>
 800b472:	23d4      	movs	r3, #212	; 0xd4
 800b474:	049b      	lsls	r3, r3, #18
 800b476:	18cf      	adds	r7, r1, r3
 800b478:	9b07      	ldr	r3, [sp, #28]
 800b47a:	970e      	str	r7, [sp, #56]	; 0x38
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d1b9      	bne.n	800b3f4 <_strtod_l+0xa60>
 800b480:	4b3d      	ldr	r3, [pc, #244]	; (800b578 <_strtod_l+0xbe4>)
 800b482:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b484:	403b      	ands	r3, r7
 800b486:	429a      	cmp	r2, r3
 800b488:	d1b4      	bne.n	800b3f4 <_strtod_l+0xa60>
 800b48a:	0020      	movs	r0, r4
 800b48c:	0029      	movs	r1, r5
 800b48e:	f7f5 f875 	bl	800057c <__aeabi_d2lz>
 800b492:	f7f5 f8af 	bl	80005f4 <__aeabi_l2d>
 800b496:	0002      	movs	r2, r0
 800b498:	000b      	movs	r3, r1
 800b49a:	0020      	movs	r0, r4
 800b49c:	0029      	movs	r1, r5
 800b49e:	f7f6 fba7 	bl	8001bf0 <__aeabi_dsub>
 800b4a2:	033b      	lsls	r3, r7, #12
 800b4a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b4a6:	0b1b      	lsrs	r3, r3, #12
 800b4a8:	4333      	orrs	r3, r6
 800b4aa:	4313      	orrs	r3, r2
 800b4ac:	0004      	movs	r4, r0
 800b4ae:	000d      	movs	r5, r1
 800b4b0:	4a37      	ldr	r2, [pc, #220]	; (800b590 <_strtod_l+0xbfc>)
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d054      	beq.n	800b560 <_strtod_l+0xbcc>
 800b4b6:	4b37      	ldr	r3, [pc, #220]	; (800b594 <_strtod_l+0xc00>)
 800b4b8:	f7f4 ffcc 	bl	8000454 <__aeabi_dcmplt>
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	d000      	beq.n	800b4c2 <_strtod_l+0xb2e>
 800b4c0:	e4d4      	b.n	800ae6c <_strtod_l+0x4d8>
 800b4c2:	0020      	movs	r0, r4
 800b4c4:	0029      	movs	r1, r5
 800b4c6:	4a34      	ldr	r2, [pc, #208]	; (800b598 <_strtod_l+0xc04>)
 800b4c8:	4b2a      	ldr	r3, [pc, #168]	; (800b574 <_strtod_l+0xbe0>)
 800b4ca:	f7f4 ffd7 	bl	800047c <__aeabi_dcmpgt>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	d090      	beq.n	800b3f4 <_strtod_l+0xa60>
 800b4d2:	e4cb      	b.n	800ae6c <_strtod_l+0x4d8>
 800b4d4:	9b07      	ldr	r3, [sp, #28]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d02b      	beq.n	800b532 <_strtod_l+0xb9e>
 800b4da:	23d4      	movs	r3, #212	; 0xd4
 800b4dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b4de:	04db      	lsls	r3, r3, #19
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d826      	bhi.n	800b532 <_strtod_l+0xb9e>
 800b4e4:	0020      	movs	r0, r4
 800b4e6:	0029      	movs	r1, r5
 800b4e8:	4a2c      	ldr	r2, [pc, #176]	; (800b59c <_strtod_l+0xc08>)
 800b4ea:	4b2d      	ldr	r3, [pc, #180]	; (800b5a0 <_strtod_l+0xc0c>)
 800b4ec:	f7f4 ffbc 	bl	8000468 <__aeabi_dcmple>
 800b4f0:	2800      	cmp	r0, #0
 800b4f2:	d017      	beq.n	800b524 <_strtod_l+0xb90>
 800b4f4:	0020      	movs	r0, r4
 800b4f6:	0029      	movs	r1, r5
 800b4f8:	f7f5 f822 	bl	8000540 <__aeabi_d2uiz>
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	d100      	bne.n	800b502 <_strtod_l+0xb6e>
 800b500:	3001      	adds	r0, #1
 800b502:	f7f6 ff7b 	bl	80023fc <__aeabi_ui2d>
 800b506:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b508:	0004      	movs	r4, r0
 800b50a:	000b      	movs	r3, r1
 800b50c:	000d      	movs	r5, r1
 800b50e:	2a00      	cmp	r2, #0
 800b510:	d122      	bne.n	800b558 <_strtod_l+0xbc4>
 800b512:	2280      	movs	r2, #128	; 0x80
 800b514:	0612      	lsls	r2, r2, #24
 800b516:	188b      	adds	r3, r1, r2
 800b518:	9016      	str	r0, [sp, #88]	; 0x58
 800b51a:	9317      	str	r3, [sp, #92]	; 0x5c
 800b51c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b51e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b520:	9212      	str	r2, [sp, #72]	; 0x48
 800b522:	9313      	str	r3, [sp, #76]	; 0x4c
 800b524:	22d6      	movs	r2, #214	; 0xd6
 800b526:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b528:	04d2      	lsls	r2, r2, #19
 800b52a:	189b      	adds	r3, r3, r2
 800b52c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b52e:	1a9b      	subs	r3, r3, r2
 800b530:	9313      	str	r3, [sp, #76]	; 0x4c
 800b532:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b534:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b536:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b538:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800b53a:	f001 fb25 	bl	800cb88 <__ulp>
 800b53e:	0002      	movs	r2, r0
 800b540:	000b      	movs	r3, r1
 800b542:	0030      	movs	r0, r6
 800b544:	0039      	movs	r1, r7
 800b546:	f7f6 f891 	bl	800166c <__aeabi_dmul>
 800b54a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b54c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b54e:	f7f5 f933 	bl	80007b8 <__aeabi_dadd>
 800b552:	0006      	movs	r6, r0
 800b554:	000f      	movs	r7, r1
 800b556:	e78f      	b.n	800b478 <_strtod_l+0xae4>
 800b558:	0002      	movs	r2, r0
 800b55a:	9216      	str	r2, [sp, #88]	; 0x58
 800b55c:	9317      	str	r3, [sp, #92]	; 0x5c
 800b55e:	e7dd      	b.n	800b51c <_strtod_l+0xb88>
 800b560:	4b10      	ldr	r3, [pc, #64]	; (800b5a4 <_strtod_l+0xc10>)
 800b562:	f7f4 ff77 	bl	8000454 <__aeabi_dcmplt>
 800b566:	e7b2      	b.n	800b4ce <_strtod_l+0xb3a>
 800b568:	fff00000 	.word	0xfff00000
 800b56c:	000fffff 	.word	0x000fffff
 800b570:	3ff00000 	.word	0x3ff00000
 800b574:	3fe00000 	.word	0x3fe00000
 800b578:	7ff00000 	.word	0x7ff00000
 800b57c:	7fe00000 	.word	0x7fe00000
 800b580:	fcb00000 	.word	0xfcb00000
 800b584:	7c9fffff 	.word	0x7c9fffff
 800b588:	7fefffff 	.word	0x7fefffff
 800b58c:	bff00000 	.word	0xbff00000
 800b590:	94a03595 	.word	0x94a03595
 800b594:	3fdfffff 	.word	0x3fdfffff
 800b598:	35afe535 	.word	0x35afe535
 800b59c:	ffc00000 	.word	0xffc00000
 800b5a0:	41dfffff 	.word	0x41dfffff
 800b5a4:	3fcfffff 	.word	0x3fcfffff

0800b5a8 <_strtod_r>:
 800b5a8:	b510      	push	{r4, lr}
 800b5aa:	4b02      	ldr	r3, [pc, #8]	; (800b5b4 <_strtod_r+0xc>)
 800b5ac:	f7ff f9f2 	bl	800a994 <_strtod_l>
 800b5b0:	bd10      	pop	{r4, pc}
 800b5b2:	46c0      	nop			; (mov r8, r8)
 800b5b4:	20000444 	.word	0x20000444

0800b5b8 <strtod>:
 800b5b8:	b510      	push	{r4, lr}
 800b5ba:	4c04      	ldr	r4, [pc, #16]	; (800b5cc <strtod+0x14>)
 800b5bc:	000a      	movs	r2, r1
 800b5be:	0001      	movs	r1, r0
 800b5c0:	4b03      	ldr	r3, [pc, #12]	; (800b5d0 <strtod+0x18>)
 800b5c2:	6820      	ldr	r0, [r4, #0]
 800b5c4:	f7ff f9e6 	bl	800a994 <_strtod_l>
 800b5c8:	bd10      	pop	{r4, pc}
 800b5ca:	46c0      	nop			; (mov r8, r8)
 800b5cc:	200006d0 	.word	0x200006d0
 800b5d0:	20000444 	.word	0x20000444

0800b5d4 <_strtol_l.constprop.0>:
 800b5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5d6:	b087      	sub	sp, #28
 800b5d8:	001e      	movs	r6, r3
 800b5da:	9005      	str	r0, [sp, #20]
 800b5dc:	9101      	str	r1, [sp, #4]
 800b5de:	9202      	str	r2, [sp, #8]
 800b5e0:	2b01      	cmp	r3, #1
 800b5e2:	d048      	beq.n	800b676 <_strtol_l.constprop.0+0xa2>
 800b5e4:	000b      	movs	r3, r1
 800b5e6:	2e24      	cmp	r6, #36	; 0x24
 800b5e8:	d845      	bhi.n	800b676 <_strtol_l.constprop.0+0xa2>
 800b5ea:	4a3b      	ldr	r2, [pc, #236]	; (800b6d8 <_strtol_l.constprop.0+0x104>)
 800b5ec:	2108      	movs	r1, #8
 800b5ee:	4694      	mov	ip, r2
 800b5f0:	001a      	movs	r2, r3
 800b5f2:	4660      	mov	r0, ip
 800b5f4:	7814      	ldrb	r4, [r2, #0]
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	5d00      	ldrb	r0, [r0, r4]
 800b5fa:	001d      	movs	r5, r3
 800b5fc:	0007      	movs	r7, r0
 800b5fe:	400f      	ands	r7, r1
 800b600:	4208      	tst	r0, r1
 800b602:	d1f5      	bne.n	800b5f0 <_strtol_l.constprop.0+0x1c>
 800b604:	2c2d      	cmp	r4, #45	; 0x2d
 800b606:	d13d      	bne.n	800b684 <_strtol_l.constprop.0+0xb0>
 800b608:	2701      	movs	r7, #1
 800b60a:	781c      	ldrb	r4, [r3, #0]
 800b60c:	1c95      	adds	r5, r2, #2
 800b60e:	2e00      	cmp	r6, #0
 800b610:	d05e      	beq.n	800b6d0 <_strtol_l.constprop.0+0xfc>
 800b612:	2e10      	cmp	r6, #16
 800b614:	d109      	bne.n	800b62a <_strtol_l.constprop.0+0x56>
 800b616:	2c30      	cmp	r4, #48	; 0x30
 800b618:	d107      	bne.n	800b62a <_strtol_l.constprop.0+0x56>
 800b61a:	2220      	movs	r2, #32
 800b61c:	782b      	ldrb	r3, [r5, #0]
 800b61e:	4393      	bics	r3, r2
 800b620:	2b58      	cmp	r3, #88	; 0x58
 800b622:	d150      	bne.n	800b6c6 <_strtol_l.constprop.0+0xf2>
 800b624:	2610      	movs	r6, #16
 800b626:	786c      	ldrb	r4, [r5, #1]
 800b628:	3502      	adds	r5, #2
 800b62a:	4b2c      	ldr	r3, [pc, #176]	; (800b6dc <_strtol_l.constprop.0+0x108>)
 800b62c:	0031      	movs	r1, r6
 800b62e:	18fb      	adds	r3, r7, r3
 800b630:	0018      	movs	r0, r3
 800b632:	9303      	str	r3, [sp, #12]
 800b634:	f7f4 fe08 	bl	8000248 <__aeabi_uidivmod>
 800b638:	2200      	movs	r2, #0
 800b63a:	9104      	str	r1, [sp, #16]
 800b63c:	2101      	movs	r1, #1
 800b63e:	4684      	mov	ip, r0
 800b640:	0010      	movs	r0, r2
 800b642:	4249      	negs	r1, r1
 800b644:	0023      	movs	r3, r4
 800b646:	3b30      	subs	r3, #48	; 0x30
 800b648:	2b09      	cmp	r3, #9
 800b64a:	d903      	bls.n	800b654 <_strtol_l.constprop.0+0x80>
 800b64c:	3b11      	subs	r3, #17
 800b64e:	2b19      	cmp	r3, #25
 800b650:	d81d      	bhi.n	800b68e <_strtol_l.constprop.0+0xba>
 800b652:	330a      	adds	r3, #10
 800b654:	429e      	cmp	r6, r3
 800b656:	dd1e      	ble.n	800b696 <_strtol_l.constprop.0+0xc2>
 800b658:	1c54      	adds	r4, r2, #1
 800b65a:	d009      	beq.n	800b670 <_strtol_l.constprop.0+0x9c>
 800b65c:	000a      	movs	r2, r1
 800b65e:	4584      	cmp	ip, r0
 800b660:	d306      	bcc.n	800b670 <_strtol_l.constprop.0+0x9c>
 800b662:	d102      	bne.n	800b66a <_strtol_l.constprop.0+0x96>
 800b664:	9c04      	ldr	r4, [sp, #16]
 800b666:	429c      	cmp	r4, r3
 800b668:	db02      	blt.n	800b670 <_strtol_l.constprop.0+0x9c>
 800b66a:	2201      	movs	r2, #1
 800b66c:	4370      	muls	r0, r6
 800b66e:	1818      	adds	r0, r3, r0
 800b670:	782c      	ldrb	r4, [r5, #0]
 800b672:	3501      	adds	r5, #1
 800b674:	e7e6      	b.n	800b644 <_strtol_l.constprop.0+0x70>
 800b676:	f000 fa7d 	bl	800bb74 <__errno>
 800b67a:	2316      	movs	r3, #22
 800b67c:	6003      	str	r3, [r0, #0]
 800b67e:	2000      	movs	r0, #0
 800b680:	b007      	add	sp, #28
 800b682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b684:	2c2b      	cmp	r4, #43	; 0x2b
 800b686:	d1c2      	bne.n	800b60e <_strtol_l.constprop.0+0x3a>
 800b688:	781c      	ldrb	r4, [r3, #0]
 800b68a:	1c95      	adds	r5, r2, #2
 800b68c:	e7bf      	b.n	800b60e <_strtol_l.constprop.0+0x3a>
 800b68e:	0023      	movs	r3, r4
 800b690:	3b61      	subs	r3, #97	; 0x61
 800b692:	2b19      	cmp	r3, #25
 800b694:	d9dd      	bls.n	800b652 <_strtol_l.constprop.0+0x7e>
 800b696:	1c53      	adds	r3, r2, #1
 800b698:	d109      	bne.n	800b6ae <_strtol_l.constprop.0+0xda>
 800b69a:	2322      	movs	r3, #34	; 0x22
 800b69c:	9a05      	ldr	r2, [sp, #20]
 800b69e:	9803      	ldr	r0, [sp, #12]
 800b6a0:	6013      	str	r3, [r2, #0]
 800b6a2:	9b02      	ldr	r3, [sp, #8]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d0eb      	beq.n	800b680 <_strtol_l.constprop.0+0xac>
 800b6a8:	1e6b      	subs	r3, r5, #1
 800b6aa:	9301      	str	r3, [sp, #4]
 800b6ac:	e007      	b.n	800b6be <_strtol_l.constprop.0+0xea>
 800b6ae:	2f00      	cmp	r7, #0
 800b6b0:	d000      	beq.n	800b6b4 <_strtol_l.constprop.0+0xe0>
 800b6b2:	4240      	negs	r0, r0
 800b6b4:	9b02      	ldr	r3, [sp, #8]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d0e2      	beq.n	800b680 <_strtol_l.constprop.0+0xac>
 800b6ba:	2a00      	cmp	r2, #0
 800b6bc:	d1f4      	bne.n	800b6a8 <_strtol_l.constprop.0+0xd4>
 800b6be:	9b02      	ldr	r3, [sp, #8]
 800b6c0:	9a01      	ldr	r2, [sp, #4]
 800b6c2:	601a      	str	r2, [r3, #0]
 800b6c4:	e7dc      	b.n	800b680 <_strtol_l.constprop.0+0xac>
 800b6c6:	2430      	movs	r4, #48	; 0x30
 800b6c8:	2e00      	cmp	r6, #0
 800b6ca:	d1ae      	bne.n	800b62a <_strtol_l.constprop.0+0x56>
 800b6cc:	3608      	adds	r6, #8
 800b6ce:	e7ac      	b.n	800b62a <_strtol_l.constprop.0+0x56>
 800b6d0:	2c30      	cmp	r4, #48	; 0x30
 800b6d2:	d0a2      	beq.n	800b61a <_strtol_l.constprop.0+0x46>
 800b6d4:	260a      	movs	r6, #10
 800b6d6:	e7a8      	b.n	800b62a <_strtol_l.constprop.0+0x56>
 800b6d8:	080141d1 	.word	0x080141d1
 800b6dc:	7fffffff 	.word	0x7fffffff

0800b6e0 <_strtol_r>:
 800b6e0:	b510      	push	{r4, lr}
 800b6e2:	f7ff ff77 	bl	800b5d4 <_strtol_l.constprop.0>
 800b6e6:	bd10      	pop	{r4, pc}

0800b6e8 <strtol>:
 800b6e8:	b510      	push	{r4, lr}
 800b6ea:	4c04      	ldr	r4, [pc, #16]	; (800b6fc <strtol+0x14>)
 800b6ec:	0013      	movs	r3, r2
 800b6ee:	000a      	movs	r2, r1
 800b6f0:	0001      	movs	r1, r0
 800b6f2:	6820      	ldr	r0, [r4, #0]
 800b6f4:	f7ff ff6e 	bl	800b5d4 <_strtol_l.constprop.0>
 800b6f8:	bd10      	pop	{r4, pc}
 800b6fa:	46c0      	nop			; (mov r8, r8)
 800b6fc:	200006d0 	.word	0x200006d0

0800b700 <std>:
 800b700:	2300      	movs	r3, #0
 800b702:	b510      	push	{r4, lr}
 800b704:	0004      	movs	r4, r0
 800b706:	6003      	str	r3, [r0, #0]
 800b708:	6043      	str	r3, [r0, #4]
 800b70a:	6083      	str	r3, [r0, #8]
 800b70c:	8181      	strh	r1, [r0, #12]
 800b70e:	6643      	str	r3, [r0, #100]	; 0x64
 800b710:	81c2      	strh	r2, [r0, #14]
 800b712:	6103      	str	r3, [r0, #16]
 800b714:	6143      	str	r3, [r0, #20]
 800b716:	6183      	str	r3, [r0, #24]
 800b718:	0019      	movs	r1, r3
 800b71a:	2208      	movs	r2, #8
 800b71c:	305c      	adds	r0, #92	; 0x5c
 800b71e:	f000 f97d 	bl	800ba1c <memset>
 800b722:	4b0b      	ldr	r3, [pc, #44]	; (800b750 <std+0x50>)
 800b724:	61e4      	str	r4, [r4, #28]
 800b726:	6223      	str	r3, [r4, #32]
 800b728:	4b0a      	ldr	r3, [pc, #40]	; (800b754 <std+0x54>)
 800b72a:	6263      	str	r3, [r4, #36]	; 0x24
 800b72c:	4b0a      	ldr	r3, [pc, #40]	; (800b758 <std+0x58>)
 800b72e:	62a3      	str	r3, [r4, #40]	; 0x28
 800b730:	4b0a      	ldr	r3, [pc, #40]	; (800b75c <std+0x5c>)
 800b732:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b734:	4b0a      	ldr	r3, [pc, #40]	; (800b760 <std+0x60>)
 800b736:	429c      	cmp	r4, r3
 800b738:	d005      	beq.n	800b746 <std+0x46>
 800b73a:	4b0a      	ldr	r3, [pc, #40]	; (800b764 <std+0x64>)
 800b73c:	429c      	cmp	r4, r3
 800b73e:	d002      	beq.n	800b746 <std+0x46>
 800b740:	4b09      	ldr	r3, [pc, #36]	; (800b768 <std+0x68>)
 800b742:	429c      	cmp	r4, r3
 800b744:	d103      	bne.n	800b74e <std+0x4e>
 800b746:	0020      	movs	r0, r4
 800b748:	3058      	adds	r0, #88	; 0x58
 800b74a:	f000 fa3d 	bl	800bbc8 <__retarget_lock_init_recursive>
 800b74e:	bd10      	pop	{r4, pc}
 800b750:	0800b981 	.word	0x0800b981
 800b754:	0800b9ad 	.word	0x0800b9ad
 800b758:	0800b9e5 	.word	0x0800b9e5
 800b75c:	0800ba11 	.word	0x0800ba11
 800b760:	20000c38 	.word	0x20000c38
 800b764:	20000ca0 	.word	0x20000ca0
 800b768:	20000d08 	.word	0x20000d08

0800b76c <stdio_exit_handler>:
 800b76c:	b510      	push	{r4, lr}
 800b76e:	4a03      	ldr	r2, [pc, #12]	; (800b77c <stdio_exit_handler+0x10>)
 800b770:	4903      	ldr	r1, [pc, #12]	; (800b780 <stdio_exit_handler+0x14>)
 800b772:	4804      	ldr	r0, [pc, #16]	; (800b784 <stdio_exit_handler+0x18>)
 800b774:	f000 f86c 	bl	800b850 <_fwalk_sglue>
 800b778:	bd10      	pop	{r4, pc}
 800b77a:	46c0      	nop			; (mov r8, r8)
 800b77c:	20000438 	.word	0x20000438
 800b780:	0800f6c9 	.word	0x0800f6c9
 800b784:	200005b0 	.word	0x200005b0

0800b788 <cleanup_stdio>:
 800b788:	6841      	ldr	r1, [r0, #4]
 800b78a:	4b0b      	ldr	r3, [pc, #44]	; (800b7b8 <cleanup_stdio+0x30>)
 800b78c:	b510      	push	{r4, lr}
 800b78e:	0004      	movs	r4, r0
 800b790:	4299      	cmp	r1, r3
 800b792:	d001      	beq.n	800b798 <cleanup_stdio+0x10>
 800b794:	f003 ff98 	bl	800f6c8 <_fclose_r>
 800b798:	68a1      	ldr	r1, [r4, #8]
 800b79a:	4b08      	ldr	r3, [pc, #32]	; (800b7bc <cleanup_stdio+0x34>)
 800b79c:	4299      	cmp	r1, r3
 800b79e:	d002      	beq.n	800b7a6 <cleanup_stdio+0x1e>
 800b7a0:	0020      	movs	r0, r4
 800b7a2:	f003 ff91 	bl	800f6c8 <_fclose_r>
 800b7a6:	68e1      	ldr	r1, [r4, #12]
 800b7a8:	4b05      	ldr	r3, [pc, #20]	; (800b7c0 <cleanup_stdio+0x38>)
 800b7aa:	4299      	cmp	r1, r3
 800b7ac:	d002      	beq.n	800b7b4 <cleanup_stdio+0x2c>
 800b7ae:	0020      	movs	r0, r4
 800b7b0:	f003 ff8a 	bl	800f6c8 <_fclose_r>
 800b7b4:	bd10      	pop	{r4, pc}
 800b7b6:	46c0      	nop			; (mov r8, r8)
 800b7b8:	20000c38 	.word	0x20000c38
 800b7bc:	20000ca0 	.word	0x20000ca0
 800b7c0:	20000d08 	.word	0x20000d08

0800b7c4 <global_stdio_init.part.0>:
 800b7c4:	b510      	push	{r4, lr}
 800b7c6:	4b09      	ldr	r3, [pc, #36]	; (800b7ec <global_stdio_init.part.0+0x28>)
 800b7c8:	4a09      	ldr	r2, [pc, #36]	; (800b7f0 <global_stdio_init.part.0+0x2c>)
 800b7ca:	2104      	movs	r1, #4
 800b7cc:	601a      	str	r2, [r3, #0]
 800b7ce:	4809      	ldr	r0, [pc, #36]	; (800b7f4 <global_stdio_init.part.0+0x30>)
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f7ff ff95 	bl	800b700 <std>
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	2109      	movs	r1, #9
 800b7da:	4807      	ldr	r0, [pc, #28]	; (800b7f8 <global_stdio_init.part.0+0x34>)
 800b7dc:	f7ff ff90 	bl	800b700 <std>
 800b7e0:	2202      	movs	r2, #2
 800b7e2:	2112      	movs	r1, #18
 800b7e4:	4805      	ldr	r0, [pc, #20]	; (800b7fc <global_stdio_init.part.0+0x38>)
 800b7e6:	f7ff ff8b 	bl	800b700 <std>
 800b7ea:	bd10      	pop	{r4, pc}
 800b7ec:	20000d70 	.word	0x20000d70
 800b7f0:	0800b76d 	.word	0x0800b76d
 800b7f4:	20000c38 	.word	0x20000c38
 800b7f8:	20000ca0 	.word	0x20000ca0
 800b7fc:	20000d08 	.word	0x20000d08

0800b800 <__sfp_lock_acquire>:
 800b800:	b510      	push	{r4, lr}
 800b802:	4802      	ldr	r0, [pc, #8]	; (800b80c <__sfp_lock_acquire+0xc>)
 800b804:	f000 f9e2 	bl	800bbcc <__retarget_lock_acquire_recursive>
 800b808:	bd10      	pop	{r4, pc}
 800b80a:	46c0      	nop			; (mov r8, r8)
 800b80c:	20000d7a 	.word	0x20000d7a

0800b810 <__sfp_lock_release>:
 800b810:	b510      	push	{r4, lr}
 800b812:	4802      	ldr	r0, [pc, #8]	; (800b81c <__sfp_lock_release+0xc>)
 800b814:	f000 f9db 	bl	800bbce <__retarget_lock_release_recursive>
 800b818:	bd10      	pop	{r4, pc}
 800b81a:	46c0      	nop			; (mov r8, r8)
 800b81c:	20000d7a 	.word	0x20000d7a

0800b820 <__sinit>:
 800b820:	b510      	push	{r4, lr}
 800b822:	0004      	movs	r4, r0
 800b824:	f7ff ffec 	bl	800b800 <__sfp_lock_acquire>
 800b828:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d002      	beq.n	800b834 <__sinit+0x14>
 800b82e:	f7ff ffef 	bl	800b810 <__sfp_lock_release>
 800b832:	bd10      	pop	{r4, pc}
 800b834:	4b04      	ldr	r3, [pc, #16]	; (800b848 <__sinit+0x28>)
 800b836:	6363      	str	r3, [r4, #52]	; 0x34
 800b838:	4b04      	ldr	r3, [pc, #16]	; (800b84c <__sinit+0x2c>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1f6      	bne.n	800b82e <__sinit+0xe>
 800b840:	f7ff ffc0 	bl	800b7c4 <global_stdio_init.part.0>
 800b844:	e7f3      	b.n	800b82e <__sinit+0xe>
 800b846:	46c0      	nop			; (mov r8, r8)
 800b848:	0800b789 	.word	0x0800b789
 800b84c:	20000d70 	.word	0x20000d70

0800b850 <_fwalk_sglue>:
 800b850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b852:	0014      	movs	r4, r2
 800b854:	2600      	movs	r6, #0
 800b856:	9000      	str	r0, [sp, #0]
 800b858:	9101      	str	r1, [sp, #4]
 800b85a:	68a5      	ldr	r5, [r4, #8]
 800b85c:	6867      	ldr	r7, [r4, #4]
 800b85e:	3f01      	subs	r7, #1
 800b860:	d504      	bpl.n	800b86c <_fwalk_sglue+0x1c>
 800b862:	6824      	ldr	r4, [r4, #0]
 800b864:	2c00      	cmp	r4, #0
 800b866:	d1f8      	bne.n	800b85a <_fwalk_sglue+0xa>
 800b868:	0030      	movs	r0, r6
 800b86a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b86c:	89ab      	ldrh	r3, [r5, #12]
 800b86e:	2b01      	cmp	r3, #1
 800b870:	d908      	bls.n	800b884 <_fwalk_sglue+0x34>
 800b872:	220e      	movs	r2, #14
 800b874:	5eab      	ldrsh	r3, [r5, r2]
 800b876:	3301      	adds	r3, #1
 800b878:	d004      	beq.n	800b884 <_fwalk_sglue+0x34>
 800b87a:	0029      	movs	r1, r5
 800b87c:	9800      	ldr	r0, [sp, #0]
 800b87e:	9b01      	ldr	r3, [sp, #4]
 800b880:	4798      	blx	r3
 800b882:	4306      	orrs	r6, r0
 800b884:	3568      	adds	r5, #104	; 0x68
 800b886:	e7ea      	b.n	800b85e <_fwalk_sglue+0xe>

0800b888 <snprintf>:
 800b888:	b40c      	push	{r2, r3}
 800b88a:	b530      	push	{r4, r5, lr}
 800b88c:	4b17      	ldr	r3, [pc, #92]	; (800b8ec <snprintf+0x64>)
 800b88e:	000c      	movs	r4, r1
 800b890:	681d      	ldr	r5, [r3, #0]
 800b892:	b09d      	sub	sp, #116	; 0x74
 800b894:	2900      	cmp	r1, #0
 800b896:	da08      	bge.n	800b8aa <snprintf+0x22>
 800b898:	238b      	movs	r3, #139	; 0x8b
 800b89a:	2001      	movs	r0, #1
 800b89c:	602b      	str	r3, [r5, #0]
 800b89e:	4240      	negs	r0, r0
 800b8a0:	b01d      	add	sp, #116	; 0x74
 800b8a2:	bc30      	pop	{r4, r5}
 800b8a4:	bc08      	pop	{r3}
 800b8a6:	b002      	add	sp, #8
 800b8a8:	4718      	bx	r3
 800b8aa:	2382      	movs	r3, #130	; 0x82
 800b8ac:	466a      	mov	r2, sp
 800b8ae:	009b      	lsls	r3, r3, #2
 800b8b0:	8293      	strh	r3, [r2, #20]
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	9002      	str	r0, [sp, #8]
 800b8b6:	9006      	str	r0, [sp, #24]
 800b8b8:	4299      	cmp	r1, r3
 800b8ba:	d000      	beq.n	800b8be <snprintf+0x36>
 800b8bc:	1e4b      	subs	r3, r1, #1
 800b8be:	9304      	str	r3, [sp, #16]
 800b8c0:	9307      	str	r3, [sp, #28]
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	466a      	mov	r2, sp
 800b8c6:	425b      	negs	r3, r3
 800b8c8:	82d3      	strh	r3, [r2, #22]
 800b8ca:	0028      	movs	r0, r5
 800b8cc:	ab21      	add	r3, sp, #132	; 0x84
 800b8ce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b8d0:	a902      	add	r1, sp, #8
 800b8d2:	9301      	str	r3, [sp, #4]
 800b8d4:	f001 fa9a 	bl	800ce0c <_svfprintf_r>
 800b8d8:	1c43      	adds	r3, r0, #1
 800b8da:	da01      	bge.n	800b8e0 <snprintf+0x58>
 800b8dc:	238b      	movs	r3, #139	; 0x8b
 800b8de:	602b      	str	r3, [r5, #0]
 800b8e0:	2c00      	cmp	r4, #0
 800b8e2:	d0dd      	beq.n	800b8a0 <snprintf+0x18>
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	9b02      	ldr	r3, [sp, #8]
 800b8e8:	701a      	strb	r2, [r3, #0]
 800b8ea:	e7d9      	b.n	800b8a0 <snprintf+0x18>
 800b8ec:	200006d0 	.word	0x200006d0

0800b8f0 <sprintf>:
 800b8f0:	b40e      	push	{r1, r2, r3}
 800b8f2:	b500      	push	{lr}
 800b8f4:	490b      	ldr	r1, [pc, #44]	; (800b924 <sprintf+0x34>)
 800b8f6:	b09c      	sub	sp, #112	; 0x70
 800b8f8:	ab1d      	add	r3, sp, #116	; 0x74
 800b8fa:	9002      	str	r0, [sp, #8]
 800b8fc:	9006      	str	r0, [sp, #24]
 800b8fe:	9107      	str	r1, [sp, #28]
 800b900:	9104      	str	r1, [sp, #16]
 800b902:	4809      	ldr	r0, [pc, #36]	; (800b928 <sprintf+0x38>)
 800b904:	4909      	ldr	r1, [pc, #36]	; (800b92c <sprintf+0x3c>)
 800b906:	cb04      	ldmia	r3!, {r2}
 800b908:	9105      	str	r1, [sp, #20]
 800b90a:	6800      	ldr	r0, [r0, #0]
 800b90c:	a902      	add	r1, sp, #8
 800b90e:	9301      	str	r3, [sp, #4]
 800b910:	f001 fa7c 	bl	800ce0c <_svfprintf_r>
 800b914:	2200      	movs	r2, #0
 800b916:	9b02      	ldr	r3, [sp, #8]
 800b918:	701a      	strb	r2, [r3, #0]
 800b91a:	b01c      	add	sp, #112	; 0x70
 800b91c:	bc08      	pop	{r3}
 800b91e:	b003      	add	sp, #12
 800b920:	4718      	bx	r3
 800b922:	46c0      	nop			; (mov r8, r8)
 800b924:	7fffffff 	.word	0x7fffffff
 800b928:	200006d0 	.word	0x200006d0
 800b92c:	ffff0208 	.word	0xffff0208

0800b930 <sscanf>:
 800b930:	b40e      	push	{r1, r2, r3}
 800b932:	b530      	push	{r4, r5, lr}
 800b934:	2381      	movs	r3, #129	; 0x81
 800b936:	b09c      	sub	sp, #112	; 0x70
 800b938:	466a      	mov	r2, sp
 800b93a:	ac1f      	add	r4, sp, #124	; 0x7c
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	cc20      	ldmia	r4!, {r5}
 800b940:	8293      	strh	r3, [r2, #20]
 800b942:	9002      	str	r0, [sp, #8]
 800b944:	9006      	str	r0, [sp, #24]
 800b946:	f7f4 fbdd 	bl	8000104 <strlen>
 800b94a:	4b0b      	ldr	r3, [pc, #44]	; (800b978 <sscanf+0x48>)
 800b94c:	466a      	mov	r2, sp
 800b94e:	930a      	str	r3, [sp, #40]	; 0x28
 800b950:	2300      	movs	r3, #0
 800b952:	9003      	str	r0, [sp, #12]
 800b954:	9007      	str	r0, [sp, #28]
 800b956:	4809      	ldr	r0, [pc, #36]	; (800b97c <sscanf+0x4c>)
 800b958:	930e      	str	r3, [sp, #56]	; 0x38
 800b95a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b95c:	3b01      	subs	r3, #1
 800b95e:	82d3      	strh	r3, [r2, #22]
 800b960:	a902      	add	r1, sp, #8
 800b962:	0023      	movs	r3, r4
 800b964:	002a      	movs	r2, r5
 800b966:	6800      	ldr	r0, [r0, #0]
 800b968:	9401      	str	r4, [sp, #4]
 800b96a:	f002 fc91 	bl	800e290 <__ssvfscanf_r>
 800b96e:	b01c      	add	sp, #112	; 0x70
 800b970:	bc30      	pop	{r4, r5}
 800b972:	bc08      	pop	{r3}
 800b974:	b003      	add	sp, #12
 800b976:	4718      	bx	r3
 800b978:	0800b9a9 	.word	0x0800b9a9
 800b97c:	200006d0 	.word	0x200006d0

0800b980 <__sread>:
 800b980:	b570      	push	{r4, r5, r6, lr}
 800b982:	000c      	movs	r4, r1
 800b984:	250e      	movs	r5, #14
 800b986:	5f49      	ldrsh	r1, [r1, r5]
 800b988:	f000 f8ba 	bl	800bb00 <_read_r>
 800b98c:	2800      	cmp	r0, #0
 800b98e:	db03      	blt.n	800b998 <__sread+0x18>
 800b990:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b992:	181b      	adds	r3, r3, r0
 800b994:	6523      	str	r3, [r4, #80]	; 0x50
 800b996:	bd70      	pop	{r4, r5, r6, pc}
 800b998:	89a3      	ldrh	r3, [r4, #12]
 800b99a:	4a02      	ldr	r2, [pc, #8]	; (800b9a4 <__sread+0x24>)
 800b99c:	4013      	ands	r3, r2
 800b99e:	81a3      	strh	r3, [r4, #12]
 800b9a0:	e7f9      	b.n	800b996 <__sread+0x16>
 800b9a2:	46c0      	nop			; (mov r8, r8)
 800b9a4:	ffffefff 	.word	0xffffefff

0800b9a8 <__seofread>:
 800b9a8:	2000      	movs	r0, #0
 800b9aa:	4770      	bx	lr

0800b9ac <__swrite>:
 800b9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ae:	001f      	movs	r7, r3
 800b9b0:	898b      	ldrh	r3, [r1, #12]
 800b9b2:	0005      	movs	r5, r0
 800b9b4:	000c      	movs	r4, r1
 800b9b6:	0016      	movs	r6, r2
 800b9b8:	05db      	lsls	r3, r3, #23
 800b9ba:	d505      	bpl.n	800b9c8 <__swrite+0x1c>
 800b9bc:	230e      	movs	r3, #14
 800b9be:	5ec9      	ldrsh	r1, [r1, r3]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	2302      	movs	r3, #2
 800b9c4:	f000 f888 	bl	800bad8 <_lseek_r>
 800b9c8:	89a3      	ldrh	r3, [r4, #12]
 800b9ca:	4a05      	ldr	r2, [pc, #20]	; (800b9e0 <__swrite+0x34>)
 800b9cc:	0028      	movs	r0, r5
 800b9ce:	4013      	ands	r3, r2
 800b9d0:	81a3      	strh	r3, [r4, #12]
 800b9d2:	0032      	movs	r2, r6
 800b9d4:	230e      	movs	r3, #14
 800b9d6:	5ee1      	ldrsh	r1, [r4, r3]
 800b9d8:	003b      	movs	r3, r7
 800b9da:	f000 f8b7 	bl	800bb4c <_write_r>
 800b9de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9e0:	ffffefff 	.word	0xffffefff

0800b9e4 <__sseek>:
 800b9e4:	b570      	push	{r4, r5, r6, lr}
 800b9e6:	000c      	movs	r4, r1
 800b9e8:	250e      	movs	r5, #14
 800b9ea:	5f49      	ldrsh	r1, [r1, r5]
 800b9ec:	f000 f874 	bl	800bad8 <_lseek_r>
 800b9f0:	89a3      	ldrh	r3, [r4, #12]
 800b9f2:	1c42      	adds	r2, r0, #1
 800b9f4:	d103      	bne.n	800b9fe <__sseek+0x1a>
 800b9f6:	4a05      	ldr	r2, [pc, #20]	; (800ba0c <__sseek+0x28>)
 800b9f8:	4013      	ands	r3, r2
 800b9fa:	81a3      	strh	r3, [r4, #12]
 800b9fc:	bd70      	pop	{r4, r5, r6, pc}
 800b9fe:	2280      	movs	r2, #128	; 0x80
 800ba00:	0152      	lsls	r2, r2, #5
 800ba02:	4313      	orrs	r3, r2
 800ba04:	81a3      	strh	r3, [r4, #12]
 800ba06:	6520      	str	r0, [r4, #80]	; 0x50
 800ba08:	e7f8      	b.n	800b9fc <__sseek+0x18>
 800ba0a:	46c0      	nop			; (mov r8, r8)
 800ba0c:	ffffefff 	.word	0xffffefff

0800ba10 <__sclose>:
 800ba10:	b510      	push	{r4, lr}
 800ba12:	230e      	movs	r3, #14
 800ba14:	5ec9      	ldrsh	r1, [r1, r3]
 800ba16:	f000 f84d 	bl	800bab4 <_close_r>
 800ba1a:	bd10      	pop	{r4, pc}

0800ba1c <memset>:
 800ba1c:	0003      	movs	r3, r0
 800ba1e:	1882      	adds	r2, r0, r2
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d100      	bne.n	800ba26 <memset+0xa>
 800ba24:	4770      	bx	lr
 800ba26:	7019      	strb	r1, [r3, #0]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	e7f9      	b.n	800ba20 <memset+0x4>

0800ba2c <strncmp>:
 800ba2c:	b530      	push	{r4, r5, lr}
 800ba2e:	0005      	movs	r5, r0
 800ba30:	1e10      	subs	r0, r2, #0
 800ba32:	d00b      	beq.n	800ba4c <strncmp+0x20>
 800ba34:	2400      	movs	r4, #0
 800ba36:	3a01      	subs	r2, #1
 800ba38:	5d2b      	ldrb	r3, [r5, r4]
 800ba3a:	5d08      	ldrb	r0, [r1, r4]
 800ba3c:	4283      	cmp	r3, r0
 800ba3e:	d104      	bne.n	800ba4a <strncmp+0x1e>
 800ba40:	42a2      	cmp	r2, r4
 800ba42:	d002      	beq.n	800ba4a <strncmp+0x1e>
 800ba44:	3401      	adds	r4, #1
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d1f6      	bne.n	800ba38 <strncmp+0xc>
 800ba4a:	1a18      	subs	r0, r3, r0
 800ba4c:	bd30      	pop	{r4, r5, pc}

0800ba4e <strncpy>:
 800ba4e:	0003      	movs	r3, r0
 800ba50:	b530      	push	{r4, r5, lr}
 800ba52:	001d      	movs	r5, r3
 800ba54:	2a00      	cmp	r2, #0
 800ba56:	d006      	beq.n	800ba66 <strncpy+0x18>
 800ba58:	780c      	ldrb	r4, [r1, #0]
 800ba5a:	3a01      	subs	r2, #1
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	702c      	strb	r4, [r5, #0]
 800ba60:	3101      	adds	r1, #1
 800ba62:	2c00      	cmp	r4, #0
 800ba64:	d1f5      	bne.n	800ba52 <strncpy+0x4>
 800ba66:	2100      	movs	r1, #0
 800ba68:	189a      	adds	r2, r3, r2
 800ba6a:	4293      	cmp	r3, r2
 800ba6c:	d100      	bne.n	800ba70 <strncpy+0x22>
 800ba6e:	bd30      	pop	{r4, r5, pc}
 800ba70:	7019      	strb	r1, [r3, #0]
 800ba72:	3301      	adds	r3, #1
 800ba74:	e7f9      	b.n	800ba6a <strncpy+0x1c>

0800ba76 <strstr>:
 800ba76:	780a      	ldrb	r2, [r1, #0]
 800ba78:	b530      	push	{r4, r5, lr}
 800ba7a:	2a00      	cmp	r2, #0
 800ba7c:	d10c      	bne.n	800ba98 <strstr+0x22>
 800ba7e:	bd30      	pop	{r4, r5, pc}
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d108      	bne.n	800ba96 <strstr+0x20>
 800ba84:	2301      	movs	r3, #1
 800ba86:	5ccc      	ldrb	r4, [r1, r3]
 800ba88:	2c00      	cmp	r4, #0
 800ba8a:	d0f8      	beq.n	800ba7e <strstr+0x8>
 800ba8c:	5cc5      	ldrb	r5, [r0, r3]
 800ba8e:	42a5      	cmp	r5, r4
 800ba90:	d101      	bne.n	800ba96 <strstr+0x20>
 800ba92:	3301      	adds	r3, #1
 800ba94:	e7f7      	b.n	800ba86 <strstr+0x10>
 800ba96:	3001      	adds	r0, #1
 800ba98:	7803      	ldrb	r3, [r0, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d1f0      	bne.n	800ba80 <strstr+0xa>
 800ba9e:	0018      	movs	r0, r3
 800baa0:	e7ed      	b.n	800ba7e <strstr+0x8>
	...

0800baa4 <__locale_mb_cur_max>:
 800baa4:	2294      	movs	r2, #148	; 0x94
 800baa6:	4b02      	ldr	r3, [pc, #8]	; (800bab0 <__locale_mb_cur_max+0xc>)
 800baa8:	0052      	lsls	r2, r2, #1
 800baaa:	5c98      	ldrb	r0, [r3, r2]
 800baac:	4770      	bx	lr
 800baae:	46c0      	nop			; (mov r8, r8)
 800bab0:	20000444 	.word	0x20000444

0800bab4 <_close_r>:
 800bab4:	2300      	movs	r3, #0
 800bab6:	b570      	push	{r4, r5, r6, lr}
 800bab8:	4d06      	ldr	r5, [pc, #24]	; (800bad4 <_close_r+0x20>)
 800baba:	0004      	movs	r4, r0
 800babc:	0008      	movs	r0, r1
 800babe:	602b      	str	r3, [r5, #0]
 800bac0:	f7f8 f879 	bl	8003bb6 <_close>
 800bac4:	1c43      	adds	r3, r0, #1
 800bac6:	d103      	bne.n	800bad0 <_close_r+0x1c>
 800bac8:	682b      	ldr	r3, [r5, #0]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d000      	beq.n	800bad0 <_close_r+0x1c>
 800bace:	6023      	str	r3, [r4, #0]
 800bad0:	bd70      	pop	{r4, r5, r6, pc}
 800bad2:	46c0      	nop			; (mov r8, r8)
 800bad4:	20000d74 	.word	0x20000d74

0800bad8 <_lseek_r>:
 800bad8:	b570      	push	{r4, r5, r6, lr}
 800bada:	0004      	movs	r4, r0
 800badc:	0008      	movs	r0, r1
 800bade:	0011      	movs	r1, r2
 800bae0:	001a      	movs	r2, r3
 800bae2:	2300      	movs	r3, #0
 800bae4:	4d05      	ldr	r5, [pc, #20]	; (800bafc <_lseek_r+0x24>)
 800bae6:	602b      	str	r3, [r5, #0]
 800bae8:	f7f8 f886 	bl	8003bf8 <_lseek>
 800baec:	1c43      	adds	r3, r0, #1
 800baee:	d103      	bne.n	800baf8 <_lseek_r+0x20>
 800baf0:	682b      	ldr	r3, [r5, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d000      	beq.n	800baf8 <_lseek_r+0x20>
 800baf6:	6023      	str	r3, [r4, #0]
 800baf8:	bd70      	pop	{r4, r5, r6, pc}
 800bafa:	46c0      	nop			; (mov r8, r8)
 800bafc:	20000d74 	.word	0x20000d74

0800bb00 <_read_r>:
 800bb00:	b570      	push	{r4, r5, r6, lr}
 800bb02:	0004      	movs	r4, r0
 800bb04:	0008      	movs	r0, r1
 800bb06:	0011      	movs	r1, r2
 800bb08:	001a      	movs	r2, r3
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	4d05      	ldr	r5, [pc, #20]	; (800bb24 <_read_r+0x24>)
 800bb0e:	602b      	str	r3, [r5, #0]
 800bb10:	f7f8 f818 	bl	8003b44 <_read>
 800bb14:	1c43      	adds	r3, r0, #1
 800bb16:	d103      	bne.n	800bb20 <_read_r+0x20>
 800bb18:	682b      	ldr	r3, [r5, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d000      	beq.n	800bb20 <_read_r+0x20>
 800bb1e:	6023      	str	r3, [r4, #0]
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
 800bb22:	46c0      	nop			; (mov r8, r8)
 800bb24:	20000d74 	.word	0x20000d74

0800bb28 <_sbrk_r>:
 800bb28:	2300      	movs	r3, #0
 800bb2a:	b570      	push	{r4, r5, r6, lr}
 800bb2c:	4d06      	ldr	r5, [pc, #24]	; (800bb48 <_sbrk_r+0x20>)
 800bb2e:	0004      	movs	r4, r0
 800bb30:	0008      	movs	r0, r1
 800bb32:	602b      	str	r3, [r5, #0]
 800bb34:	f7f8 f86c 	bl	8003c10 <_sbrk>
 800bb38:	1c43      	adds	r3, r0, #1
 800bb3a:	d103      	bne.n	800bb44 <_sbrk_r+0x1c>
 800bb3c:	682b      	ldr	r3, [r5, #0]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d000      	beq.n	800bb44 <_sbrk_r+0x1c>
 800bb42:	6023      	str	r3, [r4, #0]
 800bb44:	bd70      	pop	{r4, r5, r6, pc}
 800bb46:	46c0      	nop			; (mov r8, r8)
 800bb48:	20000d74 	.word	0x20000d74

0800bb4c <_write_r>:
 800bb4c:	b570      	push	{r4, r5, r6, lr}
 800bb4e:	0004      	movs	r4, r0
 800bb50:	0008      	movs	r0, r1
 800bb52:	0011      	movs	r1, r2
 800bb54:	001a      	movs	r2, r3
 800bb56:	2300      	movs	r3, #0
 800bb58:	4d05      	ldr	r5, [pc, #20]	; (800bb70 <_write_r+0x24>)
 800bb5a:	602b      	str	r3, [r5, #0]
 800bb5c:	f7f8 f80f 	bl	8003b7e <_write>
 800bb60:	1c43      	adds	r3, r0, #1
 800bb62:	d103      	bne.n	800bb6c <_write_r+0x20>
 800bb64:	682b      	ldr	r3, [r5, #0]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d000      	beq.n	800bb6c <_write_r+0x20>
 800bb6a:	6023      	str	r3, [r4, #0]
 800bb6c:	bd70      	pop	{r4, r5, r6, pc}
 800bb6e:	46c0      	nop			; (mov r8, r8)
 800bb70:	20000d74 	.word	0x20000d74

0800bb74 <__errno>:
 800bb74:	4b01      	ldr	r3, [pc, #4]	; (800bb7c <__errno+0x8>)
 800bb76:	6818      	ldr	r0, [r3, #0]
 800bb78:	4770      	bx	lr
 800bb7a:	46c0      	nop			; (mov r8, r8)
 800bb7c:	200006d0 	.word	0x200006d0

0800bb80 <__libc_init_array>:
 800bb80:	b570      	push	{r4, r5, r6, lr}
 800bb82:	2600      	movs	r6, #0
 800bb84:	4c0c      	ldr	r4, [pc, #48]	; (800bbb8 <__libc_init_array+0x38>)
 800bb86:	4d0d      	ldr	r5, [pc, #52]	; (800bbbc <__libc_init_array+0x3c>)
 800bb88:	1b64      	subs	r4, r4, r5
 800bb8a:	10a4      	asrs	r4, r4, #2
 800bb8c:	42a6      	cmp	r6, r4
 800bb8e:	d109      	bne.n	800bba4 <__libc_init_array+0x24>
 800bb90:	2600      	movs	r6, #0
 800bb92:	f006 fcc5 	bl	8012520 <_init>
 800bb96:	4c0a      	ldr	r4, [pc, #40]	; (800bbc0 <__libc_init_array+0x40>)
 800bb98:	4d0a      	ldr	r5, [pc, #40]	; (800bbc4 <__libc_init_array+0x44>)
 800bb9a:	1b64      	subs	r4, r4, r5
 800bb9c:	10a4      	asrs	r4, r4, #2
 800bb9e:	42a6      	cmp	r6, r4
 800bba0:	d105      	bne.n	800bbae <__libc_init_array+0x2e>
 800bba2:	bd70      	pop	{r4, r5, r6, pc}
 800bba4:	00b3      	lsls	r3, r6, #2
 800bba6:	58eb      	ldr	r3, [r5, r3]
 800bba8:	4798      	blx	r3
 800bbaa:	3601      	adds	r6, #1
 800bbac:	e7ee      	b.n	800bb8c <__libc_init_array+0xc>
 800bbae:	00b3      	lsls	r3, r6, #2
 800bbb0:	58eb      	ldr	r3, [r5, r3]
 800bbb2:	4798      	blx	r3
 800bbb4:	3601      	adds	r6, #1
 800bbb6:	e7f2      	b.n	800bb9e <__libc_init_array+0x1e>
 800bbb8:	080145ec 	.word	0x080145ec
 800bbbc:	080145ec 	.word	0x080145ec
 800bbc0:	080145f4 	.word	0x080145f4
 800bbc4:	080145ec 	.word	0x080145ec

0800bbc8 <__retarget_lock_init_recursive>:
 800bbc8:	4770      	bx	lr

0800bbca <__retarget_lock_close_recursive>:
 800bbca:	4770      	bx	lr

0800bbcc <__retarget_lock_acquire_recursive>:
 800bbcc:	4770      	bx	lr

0800bbce <__retarget_lock_release_recursive>:
 800bbce:	4770      	bx	lr

0800bbd0 <sysconf>:
 800bbd0:	2380      	movs	r3, #128	; 0x80
 800bbd2:	b510      	push	{r4, lr}
 800bbd4:	2808      	cmp	r0, #8
 800bbd6:	d004      	beq.n	800bbe2 <sysconf+0x12>
 800bbd8:	f7ff ffcc 	bl	800bb74 <__errno>
 800bbdc:	2316      	movs	r3, #22
 800bbde:	6003      	str	r3, [r0, #0]
 800bbe0:	3b17      	subs	r3, #23
 800bbe2:	0018      	movs	r0, r3
 800bbe4:	bd10      	pop	{r4, pc}

0800bbe6 <memcpy>:
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	b510      	push	{r4, lr}
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d100      	bne.n	800bbf0 <memcpy+0xa>
 800bbee:	bd10      	pop	{r4, pc}
 800bbf0:	5ccc      	ldrb	r4, [r1, r3]
 800bbf2:	54c4      	strb	r4, [r0, r3]
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	e7f8      	b.n	800bbea <memcpy+0x4>

0800bbf8 <nan>:
 800bbf8:	2000      	movs	r0, #0
 800bbfa:	4901      	ldr	r1, [pc, #4]	; (800bc00 <nan+0x8>)
 800bbfc:	4770      	bx	lr
 800bbfe:	46c0      	nop			; (mov r8, r8)
 800bc00:	7ff80000 	.word	0x7ff80000

0800bc04 <nanf>:
 800bc04:	4800      	ldr	r0, [pc, #0]	; (800bc08 <nanf+0x4>)
 800bc06:	4770      	bx	lr
 800bc08:	7fc00000 	.word	0x7fc00000

0800bc0c <register_fini>:
 800bc0c:	4b03      	ldr	r3, [pc, #12]	; (800bc1c <register_fini+0x10>)
 800bc0e:	b510      	push	{r4, lr}
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d002      	beq.n	800bc1a <register_fini+0xe>
 800bc14:	4802      	ldr	r0, [pc, #8]	; (800bc20 <register_fini+0x14>)
 800bc16:	f000 f805 	bl	800bc24 <atexit>
 800bc1a:	bd10      	pop	{r4, pc}
 800bc1c:	00000000 	.word	0x00000000
 800bc20:	0800f981 	.word	0x0800f981

0800bc24 <atexit>:
 800bc24:	2300      	movs	r3, #0
 800bc26:	b510      	push	{r4, lr}
 800bc28:	0001      	movs	r1, r0
 800bc2a:	001a      	movs	r2, r3
 800bc2c:	0018      	movs	r0, r3
 800bc2e:	f003 fef9 	bl	800fa24 <__register_exitproc>
 800bc32:	bd10      	pop	{r4, pc}

0800bc34 <_malloc_trim_r>:
 800bc34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc36:	0004      	movs	r4, r0
 800bc38:	2008      	movs	r0, #8
 800bc3a:	000d      	movs	r5, r1
 800bc3c:	f7ff ffc8 	bl	800bbd0 <sysconf>
 800bc40:	0006      	movs	r6, r0
 800bc42:	0020      	movs	r0, r4
 800bc44:	f7fe fe7e 	bl	800a944 <__malloc_lock>
 800bc48:	2203      	movs	r2, #3
 800bc4a:	4f21      	ldr	r7, [pc, #132]	; (800bcd0 <_malloc_trim_r+0x9c>)
 800bc4c:	0031      	movs	r1, r6
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	685b      	ldr	r3, [r3, #4]
 800bc52:	4393      	bics	r3, r2
 800bc54:	1b58      	subs	r0, r3, r5
 800bc56:	3811      	subs	r0, #17
 800bc58:	1980      	adds	r0, r0, r6
 800bc5a:	9301      	str	r3, [sp, #4]
 800bc5c:	f7f4 fa6e 	bl	800013c <__udivsi3>
 800bc60:	1e45      	subs	r5, r0, #1
 800bc62:	4375      	muls	r5, r6
 800bc64:	42ae      	cmp	r6, r5
 800bc66:	dd04      	ble.n	800bc72 <_malloc_trim_r+0x3e>
 800bc68:	0020      	movs	r0, r4
 800bc6a:	f7fe fe73 	bl	800a954 <__malloc_unlock>
 800bc6e:	2000      	movs	r0, #0
 800bc70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc72:	2100      	movs	r1, #0
 800bc74:	0020      	movs	r0, r4
 800bc76:	f7ff ff57 	bl	800bb28 <_sbrk_r>
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	9a01      	ldr	r2, [sp, #4]
 800bc7e:	189b      	adds	r3, r3, r2
 800bc80:	4298      	cmp	r0, r3
 800bc82:	d1f1      	bne.n	800bc68 <_malloc_trim_r+0x34>
 800bc84:	0020      	movs	r0, r4
 800bc86:	4269      	negs	r1, r5
 800bc88:	f7ff ff4e 	bl	800bb28 <_sbrk_r>
 800bc8c:	3001      	adds	r0, #1
 800bc8e:	d110      	bne.n	800bcb2 <_malloc_trim_r+0x7e>
 800bc90:	2100      	movs	r1, #0
 800bc92:	0020      	movs	r0, r4
 800bc94:	f7ff ff48 	bl	800bb28 <_sbrk_r>
 800bc98:	68ba      	ldr	r2, [r7, #8]
 800bc9a:	1a81      	subs	r1, r0, r2
 800bc9c:	290f      	cmp	r1, #15
 800bc9e:	dde3      	ble.n	800bc68 <_malloc_trim_r+0x34>
 800bca0:	4d0c      	ldr	r5, [pc, #48]	; (800bcd4 <_malloc_trim_r+0xa0>)
 800bca2:	4b0d      	ldr	r3, [pc, #52]	; (800bcd8 <_malloc_trim_r+0xa4>)
 800bca4:	682d      	ldr	r5, [r5, #0]
 800bca6:	1b40      	subs	r0, r0, r5
 800bca8:	6018      	str	r0, [r3, #0]
 800bcaa:	2301      	movs	r3, #1
 800bcac:	430b      	orrs	r3, r1
 800bcae:	6053      	str	r3, [r2, #4]
 800bcb0:	e7da      	b.n	800bc68 <_malloc_trim_r+0x34>
 800bcb2:	2601      	movs	r6, #1
 800bcb4:	9b01      	ldr	r3, [sp, #4]
 800bcb6:	68ba      	ldr	r2, [r7, #8]
 800bcb8:	1b5b      	subs	r3, r3, r5
 800bcba:	4333      	orrs	r3, r6
 800bcbc:	6053      	str	r3, [r2, #4]
 800bcbe:	4a06      	ldr	r2, [pc, #24]	; (800bcd8 <_malloc_trim_r+0xa4>)
 800bcc0:	0020      	movs	r0, r4
 800bcc2:	6813      	ldr	r3, [r2, #0]
 800bcc4:	1b5b      	subs	r3, r3, r5
 800bcc6:	6013      	str	r3, [r2, #0]
 800bcc8:	f7fe fe44 	bl	800a954 <__malloc_unlock>
 800bccc:	0030      	movs	r0, r6
 800bcce:	e7cf      	b.n	800bc70 <_malloc_trim_r+0x3c>
 800bcd0:	20000028 	.word	0x20000028
 800bcd4:	20000430 	.word	0x20000430
 800bcd8:	20000c04 	.word	0x20000c04

0800bcdc <_free_r>:
 800bcdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcde:	1e0d      	subs	r5, r1, #0
 800bce0:	9001      	str	r0, [sp, #4]
 800bce2:	d02d      	beq.n	800bd40 <_free_r+0x64>
 800bce4:	f7fe fe2e 	bl	800a944 <__malloc_lock>
 800bce8:	2301      	movs	r3, #1
 800bcea:	0029      	movs	r1, r5
 800bcec:	469c      	mov	ip, r3
 800bcee:	3908      	subs	r1, #8
 800bcf0:	684f      	ldr	r7, [r1, #4]
 800bcf2:	4662      	mov	r2, ip
 800bcf4:	003b      	movs	r3, r7
 800bcf6:	4664      	mov	r4, ip
 800bcf8:	4393      	bics	r3, r2
 800bcfa:	18c8      	adds	r0, r1, r3
 800bcfc:	6845      	ldr	r5, [r0, #4]
 800bcfe:	3202      	adds	r2, #2
 800bd00:	4395      	bics	r5, r2
 800bd02:	4a4a      	ldr	r2, [pc, #296]	; (800be2c <_free_r+0x150>)
 800bd04:	4027      	ands	r7, r4
 800bd06:	6896      	ldr	r6, [r2, #8]
 800bd08:	4286      	cmp	r6, r0
 800bd0a:	d11a      	bne.n	800bd42 <_free_r+0x66>
 800bd0c:	195b      	adds	r3, r3, r5
 800bd0e:	2f00      	cmp	r7, #0
 800bd10:	d106      	bne.n	800bd20 <_free_r+0x44>
 800bd12:	6808      	ldr	r0, [r1, #0]
 800bd14:	1a09      	subs	r1, r1, r0
 800bd16:	688d      	ldr	r5, [r1, #8]
 800bd18:	181b      	adds	r3, r3, r0
 800bd1a:	68c8      	ldr	r0, [r1, #12]
 800bd1c:	60e8      	str	r0, [r5, #12]
 800bd1e:	6085      	str	r5, [r0, #8]
 800bd20:	2001      	movs	r0, #1
 800bd22:	4318      	orrs	r0, r3
 800bd24:	6048      	str	r0, [r1, #4]
 800bd26:	6091      	str	r1, [r2, #8]
 800bd28:	4a41      	ldr	r2, [pc, #260]	; (800be30 <_free_r+0x154>)
 800bd2a:	6812      	ldr	r2, [r2, #0]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d804      	bhi.n	800bd3a <_free_r+0x5e>
 800bd30:	4b40      	ldr	r3, [pc, #256]	; (800be34 <_free_r+0x158>)
 800bd32:	9801      	ldr	r0, [sp, #4]
 800bd34:	6819      	ldr	r1, [r3, #0]
 800bd36:	f7ff ff7d 	bl	800bc34 <_malloc_trim_r>
 800bd3a:	9801      	ldr	r0, [sp, #4]
 800bd3c:	f7fe fe0a 	bl	800a954 <__malloc_unlock>
 800bd40:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bd42:	2600      	movs	r6, #0
 800bd44:	6045      	str	r5, [r0, #4]
 800bd46:	42b7      	cmp	r7, r6
 800bd48:	d109      	bne.n	800bd5e <_free_r+0x82>
 800bd4a:	680f      	ldr	r7, [r1, #0]
 800bd4c:	4c3a      	ldr	r4, [pc, #232]	; (800be38 <_free_r+0x15c>)
 800bd4e:	1bc9      	subs	r1, r1, r7
 800bd50:	19db      	adds	r3, r3, r7
 800bd52:	688f      	ldr	r7, [r1, #8]
 800bd54:	42a7      	cmp	r7, r4
 800bd56:	d02c      	beq.n	800bdb2 <_free_r+0xd6>
 800bd58:	68cc      	ldr	r4, [r1, #12]
 800bd5a:	60fc      	str	r4, [r7, #12]
 800bd5c:	60a7      	str	r7, [r4, #8]
 800bd5e:	1947      	adds	r7, r0, r5
 800bd60:	687c      	ldr	r4, [r7, #4]
 800bd62:	2701      	movs	r7, #1
 800bd64:	423c      	tst	r4, r7
 800bd66:	d10b      	bne.n	800bd80 <_free_r+0xa4>
 800bd68:	195b      	adds	r3, r3, r5
 800bd6a:	6885      	ldr	r5, [r0, #8]
 800bd6c:	2e00      	cmp	r6, #0
 800bd6e:	d122      	bne.n	800bdb6 <_free_r+0xda>
 800bd70:	4c31      	ldr	r4, [pc, #196]	; (800be38 <_free_r+0x15c>)
 800bd72:	42a5      	cmp	r5, r4
 800bd74:	d11f      	bne.n	800bdb6 <_free_r+0xda>
 800bd76:	003e      	movs	r6, r7
 800bd78:	6151      	str	r1, [r2, #20]
 800bd7a:	6111      	str	r1, [r2, #16]
 800bd7c:	60cd      	str	r5, [r1, #12]
 800bd7e:	608d      	str	r5, [r1, #8]
 800bd80:	2501      	movs	r5, #1
 800bd82:	0028      	movs	r0, r5
 800bd84:	4318      	orrs	r0, r3
 800bd86:	6048      	str	r0, [r1, #4]
 800bd88:	50cb      	str	r3, [r1, r3]
 800bd8a:	2e00      	cmp	r6, #0
 800bd8c:	d1d5      	bne.n	800bd3a <_free_r+0x5e>
 800bd8e:	2080      	movs	r0, #128	; 0x80
 800bd90:	0080      	lsls	r0, r0, #2
 800bd92:	4283      	cmp	r3, r0
 800bd94:	d213      	bcs.n	800bdbe <_free_r+0xe2>
 800bd96:	08d8      	lsrs	r0, r3, #3
 800bd98:	095b      	lsrs	r3, r3, #5
 800bd9a:	409d      	lsls	r5, r3
 800bd9c:	6853      	ldr	r3, [r2, #4]
 800bd9e:	431d      	orrs	r5, r3
 800bda0:	00c3      	lsls	r3, r0, #3
 800bda2:	189b      	adds	r3, r3, r2
 800bda4:	6055      	str	r5, [r2, #4]
 800bda6:	689a      	ldr	r2, [r3, #8]
 800bda8:	60cb      	str	r3, [r1, #12]
 800bdaa:	608a      	str	r2, [r1, #8]
 800bdac:	6099      	str	r1, [r3, #8]
 800bdae:	60d1      	str	r1, [r2, #12]
 800bdb0:	e7c3      	b.n	800bd3a <_free_r+0x5e>
 800bdb2:	4666      	mov	r6, ip
 800bdb4:	e7d3      	b.n	800bd5e <_free_r+0x82>
 800bdb6:	68c0      	ldr	r0, [r0, #12]
 800bdb8:	60e8      	str	r0, [r5, #12]
 800bdba:	6085      	str	r5, [r0, #8]
 800bdbc:	e7e0      	b.n	800bd80 <_free_r+0xa4>
 800bdbe:	0a5d      	lsrs	r5, r3, #9
 800bdc0:	2d04      	cmp	r5, #4
 800bdc2:	d812      	bhi.n	800bdea <_free_r+0x10e>
 800bdc4:	0998      	lsrs	r0, r3, #6
 800bdc6:	3038      	adds	r0, #56	; 0x38
 800bdc8:	00c6      	lsls	r6, r0, #3
 800bdca:	18b6      	adds	r6, r6, r2
 800bdcc:	68b5      	ldr	r5, [r6, #8]
 800bdce:	2703      	movs	r7, #3
 800bdd0:	42ae      	cmp	r6, r5
 800bdd2:	d125      	bne.n	800be20 <_free_r+0x144>
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	1080      	asrs	r0, r0, #2
 800bdd8:	4083      	lsls	r3, r0
 800bdda:	6850      	ldr	r0, [r2, #4]
 800bddc:	4303      	orrs	r3, r0
 800bdde:	6053      	str	r3, [r2, #4]
 800bde0:	60ce      	str	r6, [r1, #12]
 800bde2:	608d      	str	r5, [r1, #8]
 800bde4:	60b1      	str	r1, [r6, #8]
 800bde6:	60e9      	str	r1, [r5, #12]
 800bde8:	e7a7      	b.n	800bd3a <_free_r+0x5e>
 800bdea:	2d14      	cmp	r5, #20
 800bdec:	d802      	bhi.n	800bdf4 <_free_r+0x118>
 800bdee:	0028      	movs	r0, r5
 800bdf0:	305b      	adds	r0, #91	; 0x5b
 800bdf2:	e7e9      	b.n	800bdc8 <_free_r+0xec>
 800bdf4:	2d54      	cmp	r5, #84	; 0x54
 800bdf6:	d802      	bhi.n	800bdfe <_free_r+0x122>
 800bdf8:	0b18      	lsrs	r0, r3, #12
 800bdfa:	306e      	adds	r0, #110	; 0x6e
 800bdfc:	e7e4      	b.n	800bdc8 <_free_r+0xec>
 800bdfe:	20aa      	movs	r0, #170	; 0xaa
 800be00:	0040      	lsls	r0, r0, #1
 800be02:	4285      	cmp	r5, r0
 800be04:	d802      	bhi.n	800be0c <_free_r+0x130>
 800be06:	0bd8      	lsrs	r0, r3, #15
 800be08:	3077      	adds	r0, #119	; 0x77
 800be0a:	e7dd      	b.n	800bdc8 <_free_r+0xec>
 800be0c:	4e0b      	ldr	r6, [pc, #44]	; (800be3c <_free_r+0x160>)
 800be0e:	207e      	movs	r0, #126	; 0x7e
 800be10:	42b5      	cmp	r5, r6
 800be12:	d8d9      	bhi.n	800bdc8 <_free_r+0xec>
 800be14:	0c98      	lsrs	r0, r3, #18
 800be16:	307c      	adds	r0, #124	; 0x7c
 800be18:	e7d6      	b.n	800bdc8 <_free_r+0xec>
 800be1a:	68ad      	ldr	r5, [r5, #8]
 800be1c:	42ae      	cmp	r6, r5
 800be1e:	d003      	beq.n	800be28 <_free_r+0x14c>
 800be20:	686a      	ldr	r2, [r5, #4]
 800be22:	43ba      	bics	r2, r7
 800be24:	429a      	cmp	r2, r3
 800be26:	d8f8      	bhi.n	800be1a <_free_r+0x13e>
 800be28:	68ee      	ldr	r6, [r5, #12]
 800be2a:	e7d9      	b.n	800bde0 <_free_r+0x104>
 800be2c:	20000028 	.word	0x20000028
 800be30:	20000434 	.word	0x20000434
 800be34:	20000c34 	.word	0x20000c34
 800be38:	20000030 	.word	0x20000030
 800be3c:	00000554 	.word	0x00000554

0800be40 <rshift>:
 800be40:	0002      	movs	r2, r0
 800be42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be44:	6904      	ldr	r4, [r0, #16]
 800be46:	114b      	asrs	r3, r1, #5
 800be48:	b085      	sub	sp, #20
 800be4a:	3214      	adds	r2, #20
 800be4c:	9302      	str	r3, [sp, #8]
 800be4e:	114d      	asrs	r5, r1, #5
 800be50:	0013      	movs	r3, r2
 800be52:	42ac      	cmp	r4, r5
 800be54:	dd32      	ble.n	800bebc <rshift+0x7c>
 800be56:	261f      	movs	r6, #31
 800be58:	000f      	movs	r7, r1
 800be5a:	114b      	asrs	r3, r1, #5
 800be5c:	009b      	lsls	r3, r3, #2
 800be5e:	00a5      	lsls	r5, r4, #2
 800be60:	18d3      	adds	r3, r2, r3
 800be62:	4037      	ands	r7, r6
 800be64:	1955      	adds	r5, r2, r5
 800be66:	9300      	str	r3, [sp, #0]
 800be68:	9701      	str	r7, [sp, #4]
 800be6a:	4231      	tst	r1, r6
 800be6c:	d10d      	bne.n	800be8a <rshift+0x4a>
 800be6e:	0016      	movs	r6, r2
 800be70:	0019      	movs	r1, r3
 800be72:	428d      	cmp	r5, r1
 800be74:	d836      	bhi.n	800bee4 <rshift+0xa4>
 800be76:	9900      	ldr	r1, [sp, #0]
 800be78:	2300      	movs	r3, #0
 800be7a:	3903      	subs	r1, #3
 800be7c:	428d      	cmp	r5, r1
 800be7e:	d302      	bcc.n	800be86 <rshift+0x46>
 800be80:	9b02      	ldr	r3, [sp, #8]
 800be82:	1ae4      	subs	r4, r4, r3
 800be84:	00a3      	lsls	r3, r4, #2
 800be86:	18d3      	adds	r3, r2, r3
 800be88:	e018      	b.n	800bebc <rshift+0x7c>
 800be8a:	2120      	movs	r1, #32
 800be8c:	9e01      	ldr	r6, [sp, #4]
 800be8e:	9f01      	ldr	r7, [sp, #4]
 800be90:	1b89      	subs	r1, r1, r6
 800be92:	9e00      	ldr	r6, [sp, #0]
 800be94:	9103      	str	r1, [sp, #12]
 800be96:	ce02      	ldmia	r6!, {r1}
 800be98:	4694      	mov	ip, r2
 800be9a:	40f9      	lsrs	r1, r7
 800be9c:	42b5      	cmp	r5, r6
 800be9e:	d816      	bhi.n	800bece <rshift+0x8e>
 800bea0:	9e00      	ldr	r6, [sp, #0]
 800bea2:	2300      	movs	r3, #0
 800bea4:	3601      	adds	r6, #1
 800bea6:	42b5      	cmp	r5, r6
 800bea8:	d303      	bcc.n	800beb2 <rshift+0x72>
 800beaa:	9b02      	ldr	r3, [sp, #8]
 800beac:	1ae3      	subs	r3, r4, r3
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	3b04      	subs	r3, #4
 800beb2:	18d3      	adds	r3, r2, r3
 800beb4:	6019      	str	r1, [r3, #0]
 800beb6:	2900      	cmp	r1, #0
 800beb8:	d000      	beq.n	800bebc <rshift+0x7c>
 800beba:	3304      	adds	r3, #4
 800bebc:	1a99      	subs	r1, r3, r2
 800bebe:	1089      	asrs	r1, r1, #2
 800bec0:	6101      	str	r1, [r0, #16]
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d101      	bne.n	800beca <rshift+0x8a>
 800bec6:	2300      	movs	r3, #0
 800bec8:	6143      	str	r3, [r0, #20]
 800beca:	b005      	add	sp, #20
 800becc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bece:	6837      	ldr	r7, [r6, #0]
 800bed0:	9b03      	ldr	r3, [sp, #12]
 800bed2:	409f      	lsls	r7, r3
 800bed4:	430f      	orrs	r7, r1
 800bed6:	4661      	mov	r1, ip
 800bed8:	c180      	stmia	r1!, {r7}
 800beda:	468c      	mov	ip, r1
 800bedc:	9b01      	ldr	r3, [sp, #4]
 800bede:	ce02      	ldmia	r6!, {r1}
 800bee0:	40d9      	lsrs	r1, r3
 800bee2:	e7db      	b.n	800be9c <rshift+0x5c>
 800bee4:	c980      	ldmia	r1!, {r7}
 800bee6:	c680      	stmia	r6!, {r7}
 800bee8:	e7c3      	b.n	800be72 <rshift+0x32>

0800beea <__hexdig_fun>:
 800beea:	0002      	movs	r2, r0
 800beec:	3a30      	subs	r2, #48	; 0x30
 800beee:	0003      	movs	r3, r0
 800bef0:	2a09      	cmp	r2, #9
 800bef2:	d802      	bhi.n	800befa <__hexdig_fun+0x10>
 800bef4:	3b20      	subs	r3, #32
 800bef6:	b2d8      	uxtb	r0, r3
 800bef8:	4770      	bx	lr
 800befa:	0002      	movs	r2, r0
 800befc:	3a61      	subs	r2, #97	; 0x61
 800befe:	2a05      	cmp	r2, #5
 800bf00:	d801      	bhi.n	800bf06 <__hexdig_fun+0x1c>
 800bf02:	3b47      	subs	r3, #71	; 0x47
 800bf04:	e7f7      	b.n	800bef6 <__hexdig_fun+0xc>
 800bf06:	001a      	movs	r2, r3
 800bf08:	3a41      	subs	r2, #65	; 0x41
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	2a05      	cmp	r2, #5
 800bf0e:	d8f3      	bhi.n	800bef8 <__hexdig_fun+0xe>
 800bf10:	3b27      	subs	r3, #39	; 0x27
 800bf12:	e7f0      	b.n	800bef6 <__hexdig_fun+0xc>

0800bf14 <__gethex>:
 800bf14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf16:	b089      	sub	sp, #36	; 0x24
 800bf18:	9307      	str	r3, [sp, #28]
 800bf1a:	2302      	movs	r3, #2
 800bf1c:	9201      	str	r2, [sp, #4]
 800bf1e:	680a      	ldr	r2, [r1, #0]
 800bf20:	425b      	negs	r3, r3
 800bf22:	9003      	str	r0, [sp, #12]
 800bf24:	9106      	str	r1, [sp, #24]
 800bf26:	1c96      	adds	r6, r2, #2
 800bf28:	1a9b      	subs	r3, r3, r2
 800bf2a:	199a      	adds	r2, r3, r6
 800bf2c:	9600      	str	r6, [sp, #0]
 800bf2e:	9205      	str	r2, [sp, #20]
 800bf30:	9a00      	ldr	r2, [sp, #0]
 800bf32:	3601      	adds	r6, #1
 800bf34:	7810      	ldrb	r0, [r2, #0]
 800bf36:	2830      	cmp	r0, #48	; 0x30
 800bf38:	d0f7      	beq.n	800bf2a <__gethex+0x16>
 800bf3a:	f7ff ffd6 	bl	800beea <__hexdig_fun>
 800bf3e:	2300      	movs	r3, #0
 800bf40:	001d      	movs	r5, r3
 800bf42:	9302      	str	r3, [sp, #8]
 800bf44:	4298      	cmp	r0, r3
 800bf46:	d11d      	bne.n	800bf84 <__gethex+0x70>
 800bf48:	2201      	movs	r2, #1
 800bf4a:	49a6      	ldr	r1, [pc, #664]	; (800c1e4 <__gethex+0x2d0>)
 800bf4c:	9800      	ldr	r0, [sp, #0]
 800bf4e:	f7ff fd6d 	bl	800ba2c <strncmp>
 800bf52:	0007      	movs	r7, r0
 800bf54:	42a8      	cmp	r0, r5
 800bf56:	d169      	bne.n	800c02c <__gethex+0x118>
 800bf58:	9b00      	ldr	r3, [sp, #0]
 800bf5a:	0034      	movs	r4, r6
 800bf5c:	7858      	ldrb	r0, [r3, #1]
 800bf5e:	f7ff ffc4 	bl	800beea <__hexdig_fun>
 800bf62:	2301      	movs	r3, #1
 800bf64:	9302      	str	r3, [sp, #8]
 800bf66:	42a8      	cmp	r0, r5
 800bf68:	d02f      	beq.n	800bfca <__gethex+0xb6>
 800bf6a:	9600      	str	r6, [sp, #0]
 800bf6c:	9b00      	ldr	r3, [sp, #0]
 800bf6e:	7818      	ldrb	r0, [r3, #0]
 800bf70:	2830      	cmp	r0, #48	; 0x30
 800bf72:	d009      	beq.n	800bf88 <__gethex+0x74>
 800bf74:	f7ff ffb9 	bl	800beea <__hexdig_fun>
 800bf78:	4242      	negs	r2, r0
 800bf7a:	4142      	adcs	r2, r0
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	0035      	movs	r5, r6
 800bf80:	9202      	str	r2, [sp, #8]
 800bf82:	9305      	str	r3, [sp, #20]
 800bf84:	9c00      	ldr	r4, [sp, #0]
 800bf86:	e004      	b.n	800bf92 <__gethex+0x7e>
 800bf88:	9b00      	ldr	r3, [sp, #0]
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	9300      	str	r3, [sp, #0]
 800bf8e:	e7ed      	b.n	800bf6c <__gethex+0x58>
 800bf90:	3401      	adds	r4, #1
 800bf92:	7820      	ldrb	r0, [r4, #0]
 800bf94:	f7ff ffa9 	bl	800beea <__hexdig_fun>
 800bf98:	1e07      	subs	r7, r0, #0
 800bf9a:	d1f9      	bne.n	800bf90 <__gethex+0x7c>
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	0020      	movs	r0, r4
 800bfa0:	4990      	ldr	r1, [pc, #576]	; (800c1e4 <__gethex+0x2d0>)
 800bfa2:	f7ff fd43 	bl	800ba2c <strncmp>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	d10d      	bne.n	800bfc6 <__gethex+0xb2>
 800bfaa:	2d00      	cmp	r5, #0
 800bfac:	d106      	bne.n	800bfbc <__gethex+0xa8>
 800bfae:	3401      	adds	r4, #1
 800bfb0:	0025      	movs	r5, r4
 800bfb2:	7820      	ldrb	r0, [r4, #0]
 800bfb4:	f7ff ff99 	bl	800beea <__hexdig_fun>
 800bfb8:	2800      	cmp	r0, #0
 800bfba:	d102      	bne.n	800bfc2 <__gethex+0xae>
 800bfbc:	1b2d      	subs	r5, r5, r4
 800bfbe:	00af      	lsls	r7, r5, #2
 800bfc0:	e003      	b.n	800bfca <__gethex+0xb6>
 800bfc2:	3401      	adds	r4, #1
 800bfc4:	e7f5      	b.n	800bfb2 <__gethex+0x9e>
 800bfc6:	2d00      	cmp	r5, #0
 800bfc8:	d1f8      	bne.n	800bfbc <__gethex+0xa8>
 800bfca:	2220      	movs	r2, #32
 800bfcc:	7823      	ldrb	r3, [r4, #0]
 800bfce:	0026      	movs	r6, r4
 800bfd0:	4393      	bics	r3, r2
 800bfd2:	2b50      	cmp	r3, #80	; 0x50
 800bfd4:	d11d      	bne.n	800c012 <__gethex+0xfe>
 800bfd6:	7863      	ldrb	r3, [r4, #1]
 800bfd8:	2b2b      	cmp	r3, #43	; 0x2b
 800bfda:	d02c      	beq.n	800c036 <__gethex+0x122>
 800bfdc:	2b2d      	cmp	r3, #45	; 0x2d
 800bfde:	d02e      	beq.n	800c03e <__gethex+0x12a>
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	1c66      	adds	r6, r4, #1
 800bfe4:	9304      	str	r3, [sp, #16]
 800bfe6:	7830      	ldrb	r0, [r6, #0]
 800bfe8:	f7ff ff7f 	bl	800beea <__hexdig_fun>
 800bfec:	1e43      	subs	r3, r0, #1
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	2b18      	cmp	r3, #24
 800bff2:	d82b      	bhi.n	800c04c <__gethex+0x138>
 800bff4:	3810      	subs	r0, #16
 800bff6:	0005      	movs	r5, r0
 800bff8:	7870      	ldrb	r0, [r6, #1]
 800bffa:	f7ff ff76 	bl	800beea <__hexdig_fun>
 800bffe:	1e43      	subs	r3, r0, #1
 800c000:	b2db      	uxtb	r3, r3
 800c002:	3601      	adds	r6, #1
 800c004:	2b18      	cmp	r3, #24
 800c006:	d91c      	bls.n	800c042 <__gethex+0x12e>
 800c008:	9b04      	ldr	r3, [sp, #16]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d000      	beq.n	800c010 <__gethex+0xfc>
 800c00e:	426d      	negs	r5, r5
 800c010:	197f      	adds	r7, r7, r5
 800c012:	9b06      	ldr	r3, [sp, #24]
 800c014:	601e      	str	r6, [r3, #0]
 800c016:	9b02      	ldr	r3, [sp, #8]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d019      	beq.n	800c050 <__gethex+0x13c>
 800c01c:	2600      	movs	r6, #0
 800c01e:	9b05      	ldr	r3, [sp, #20]
 800c020:	42b3      	cmp	r3, r6
 800c022:	d100      	bne.n	800c026 <__gethex+0x112>
 800c024:	3606      	adds	r6, #6
 800c026:	0030      	movs	r0, r6
 800c028:	b009      	add	sp, #36	; 0x24
 800c02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c02c:	2301      	movs	r3, #1
 800c02e:	2700      	movs	r7, #0
 800c030:	9c00      	ldr	r4, [sp, #0]
 800c032:	9302      	str	r3, [sp, #8]
 800c034:	e7c9      	b.n	800bfca <__gethex+0xb6>
 800c036:	2300      	movs	r3, #0
 800c038:	9304      	str	r3, [sp, #16]
 800c03a:	1ca6      	adds	r6, r4, #2
 800c03c:	e7d3      	b.n	800bfe6 <__gethex+0xd2>
 800c03e:	2301      	movs	r3, #1
 800c040:	e7fa      	b.n	800c038 <__gethex+0x124>
 800c042:	230a      	movs	r3, #10
 800c044:	435d      	muls	r5, r3
 800c046:	182d      	adds	r5, r5, r0
 800c048:	3d10      	subs	r5, #16
 800c04a:	e7d5      	b.n	800bff8 <__gethex+0xe4>
 800c04c:	0026      	movs	r6, r4
 800c04e:	e7e0      	b.n	800c012 <__gethex+0xfe>
 800c050:	9b00      	ldr	r3, [sp, #0]
 800c052:	9902      	ldr	r1, [sp, #8]
 800c054:	1ae3      	subs	r3, r4, r3
 800c056:	3b01      	subs	r3, #1
 800c058:	2b07      	cmp	r3, #7
 800c05a:	dc0a      	bgt.n	800c072 <__gethex+0x15e>
 800c05c:	9803      	ldr	r0, [sp, #12]
 800c05e:	f000 fa5d 	bl	800c51c <_Balloc>
 800c062:	1e05      	subs	r5, r0, #0
 800c064:	d108      	bne.n	800c078 <__gethex+0x164>
 800c066:	002a      	movs	r2, r5
 800c068:	21e4      	movs	r1, #228	; 0xe4
 800c06a:	4b5f      	ldr	r3, [pc, #380]	; (800c1e8 <__gethex+0x2d4>)
 800c06c:	485f      	ldr	r0, [pc, #380]	; (800c1ec <__gethex+0x2d8>)
 800c06e:	f003 fd19 	bl	800faa4 <__assert_func>
 800c072:	3101      	adds	r1, #1
 800c074:	105b      	asrs	r3, r3, #1
 800c076:	e7ef      	b.n	800c058 <__gethex+0x144>
 800c078:	0003      	movs	r3, r0
 800c07a:	3314      	adds	r3, #20
 800c07c:	9302      	str	r3, [sp, #8]
 800c07e:	9305      	str	r3, [sp, #20]
 800c080:	2300      	movs	r3, #0
 800c082:	001e      	movs	r6, r3
 800c084:	9304      	str	r3, [sp, #16]
 800c086:	9b00      	ldr	r3, [sp, #0]
 800c088:	42a3      	cmp	r3, r4
 800c08a:	d33f      	bcc.n	800c10c <__gethex+0x1f8>
 800c08c:	9c05      	ldr	r4, [sp, #20]
 800c08e:	9b02      	ldr	r3, [sp, #8]
 800c090:	c440      	stmia	r4!, {r6}
 800c092:	1ae4      	subs	r4, r4, r3
 800c094:	10a4      	asrs	r4, r4, #2
 800c096:	0030      	movs	r0, r6
 800c098:	612c      	str	r4, [r5, #16]
 800c09a:	f000 fb01 	bl	800c6a0 <__hi0bits>
 800c09e:	9b01      	ldr	r3, [sp, #4]
 800c0a0:	0164      	lsls	r4, r4, #5
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	1a26      	subs	r6, r4, r0
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	429e      	cmp	r6, r3
 800c0aa:	dd51      	ble.n	800c150 <__gethex+0x23c>
 800c0ac:	1af6      	subs	r6, r6, r3
 800c0ae:	0031      	movs	r1, r6
 800c0b0:	0028      	movs	r0, r5
 800c0b2:	f000 fe7b 	bl	800cdac <__any_on>
 800c0b6:	1e04      	subs	r4, r0, #0
 800c0b8:	d016      	beq.n	800c0e8 <__gethex+0x1d4>
 800c0ba:	2401      	movs	r4, #1
 800c0bc:	231f      	movs	r3, #31
 800c0be:	0020      	movs	r0, r4
 800c0c0:	1e72      	subs	r2, r6, #1
 800c0c2:	4013      	ands	r3, r2
 800c0c4:	4098      	lsls	r0, r3
 800c0c6:	0003      	movs	r3, r0
 800c0c8:	1151      	asrs	r1, r2, #5
 800c0ca:	9802      	ldr	r0, [sp, #8]
 800c0cc:	0089      	lsls	r1, r1, #2
 800c0ce:	5809      	ldr	r1, [r1, r0]
 800c0d0:	4219      	tst	r1, r3
 800c0d2:	d009      	beq.n	800c0e8 <__gethex+0x1d4>
 800c0d4:	42a2      	cmp	r2, r4
 800c0d6:	dd06      	ble.n	800c0e6 <__gethex+0x1d2>
 800c0d8:	0028      	movs	r0, r5
 800c0da:	1eb1      	subs	r1, r6, #2
 800c0dc:	f000 fe66 	bl	800cdac <__any_on>
 800c0e0:	3402      	adds	r4, #2
 800c0e2:	2800      	cmp	r0, #0
 800c0e4:	d100      	bne.n	800c0e8 <__gethex+0x1d4>
 800c0e6:	2402      	movs	r4, #2
 800c0e8:	0031      	movs	r1, r6
 800c0ea:	0028      	movs	r0, r5
 800c0ec:	f7ff fea8 	bl	800be40 <rshift>
 800c0f0:	19bf      	adds	r7, r7, r6
 800c0f2:	9b01      	ldr	r3, [sp, #4]
 800c0f4:	689b      	ldr	r3, [r3, #8]
 800c0f6:	42bb      	cmp	r3, r7
 800c0f8:	da3a      	bge.n	800c170 <__gethex+0x25c>
 800c0fa:	0029      	movs	r1, r5
 800c0fc:	9803      	ldr	r0, [sp, #12]
 800c0fe:	f000 fa35 	bl	800c56c <_Bfree>
 800c102:	2300      	movs	r3, #0
 800c104:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c106:	26a3      	movs	r6, #163	; 0xa3
 800c108:	6013      	str	r3, [r2, #0]
 800c10a:	e78c      	b.n	800c026 <__gethex+0x112>
 800c10c:	3c01      	subs	r4, #1
 800c10e:	7823      	ldrb	r3, [r4, #0]
 800c110:	2b2e      	cmp	r3, #46	; 0x2e
 800c112:	d012      	beq.n	800c13a <__gethex+0x226>
 800c114:	9b04      	ldr	r3, [sp, #16]
 800c116:	2b20      	cmp	r3, #32
 800c118:	d104      	bne.n	800c124 <__gethex+0x210>
 800c11a:	9b05      	ldr	r3, [sp, #20]
 800c11c:	c340      	stmia	r3!, {r6}
 800c11e:	2600      	movs	r6, #0
 800c120:	9305      	str	r3, [sp, #20]
 800c122:	9604      	str	r6, [sp, #16]
 800c124:	7820      	ldrb	r0, [r4, #0]
 800c126:	f7ff fee0 	bl	800beea <__hexdig_fun>
 800c12a:	230f      	movs	r3, #15
 800c12c:	4018      	ands	r0, r3
 800c12e:	9b04      	ldr	r3, [sp, #16]
 800c130:	4098      	lsls	r0, r3
 800c132:	3304      	adds	r3, #4
 800c134:	4306      	orrs	r6, r0
 800c136:	9304      	str	r3, [sp, #16]
 800c138:	e7a5      	b.n	800c086 <__gethex+0x172>
 800c13a:	9b00      	ldr	r3, [sp, #0]
 800c13c:	42a3      	cmp	r3, r4
 800c13e:	d8e9      	bhi.n	800c114 <__gethex+0x200>
 800c140:	2201      	movs	r2, #1
 800c142:	0020      	movs	r0, r4
 800c144:	4927      	ldr	r1, [pc, #156]	; (800c1e4 <__gethex+0x2d0>)
 800c146:	f7ff fc71 	bl	800ba2c <strncmp>
 800c14a:	2800      	cmp	r0, #0
 800c14c:	d1e2      	bne.n	800c114 <__gethex+0x200>
 800c14e:	e79a      	b.n	800c086 <__gethex+0x172>
 800c150:	9b00      	ldr	r3, [sp, #0]
 800c152:	2400      	movs	r4, #0
 800c154:	429e      	cmp	r6, r3
 800c156:	dacc      	bge.n	800c0f2 <__gethex+0x1de>
 800c158:	1b9e      	subs	r6, r3, r6
 800c15a:	0029      	movs	r1, r5
 800c15c:	0032      	movs	r2, r6
 800c15e:	9803      	ldr	r0, [sp, #12]
 800c160:	f000 fbf0 	bl	800c944 <__lshift>
 800c164:	0003      	movs	r3, r0
 800c166:	3314      	adds	r3, #20
 800c168:	0005      	movs	r5, r0
 800c16a:	1bbf      	subs	r7, r7, r6
 800c16c:	9302      	str	r3, [sp, #8]
 800c16e:	e7c0      	b.n	800c0f2 <__gethex+0x1de>
 800c170:	9b01      	ldr	r3, [sp, #4]
 800c172:	685e      	ldr	r6, [r3, #4]
 800c174:	42be      	cmp	r6, r7
 800c176:	dd70      	ble.n	800c25a <__gethex+0x346>
 800c178:	9b00      	ldr	r3, [sp, #0]
 800c17a:	1bf6      	subs	r6, r6, r7
 800c17c:	42b3      	cmp	r3, r6
 800c17e:	dc37      	bgt.n	800c1f0 <__gethex+0x2dc>
 800c180:	9b01      	ldr	r3, [sp, #4]
 800c182:	68db      	ldr	r3, [r3, #12]
 800c184:	2b02      	cmp	r3, #2
 800c186:	d024      	beq.n	800c1d2 <__gethex+0x2be>
 800c188:	2b03      	cmp	r3, #3
 800c18a:	d026      	beq.n	800c1da <__gethex+0x2c6>
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d117      	bne.n	800c1c0 <__gethex+0x2ac>
 800c190:	9b00      	ldr	r3, [sp, #0]
 800c192:	42b3      	cmp	r3, r6
 800c194:	d114      	bne.n	800c1c0 <__gethex+0x2ac>
 800c196:	2b01      	cmp	r3, #1
 800c198:	d10b      	bne.n	800c1b2 <__gethex+0x29e>
 800c19a:	9b01      	ldr	r3, [sp, #4]
 800c19c:	9a07      	ldr	r2, [sp, #28]
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	2662      	movs	r6, #98	; 0x62
 800c1a2:	6013      	str	r3, [r2, #0]
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	9a02      	ldr	r2, [sp, #8]
 800c1a8:	612b      	str	r3, [r5, #16]
 800c1aa:	6013      	str	r3, [r2, #0]
 800c1ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1ae:	601d      	str	r5, [r3, #0]
 800c1b0:	e739      	b.n	800c026 <__gethex+0x112>
 800c1b2:	9900      	ldr	r1, [sp, #0]
 800c1b4:	0028      	movs	r0, r5
 800c1b6:	3901      	subs	r1, #1
 800c1b8:	f000 fdf8 	bl	800cdac <__any_on>
 800c1bc:	2800      	cmp	r0, #0
 800c1be:	d1ec      	bne.n	800c19a <__gethex+0x286>
 800c1c0:	0029      	movs	r1, r5
 800c1c2:	9803      	ldr	r0, [sp, #12]
 800c1c4:	f000 f9d2 	bl	800c56c <_Bfree>
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1cc:	2650      	movs	r6, #80	; 0x50
 800c1ce:	6013      	str	r3, [r2, #0]
 800c1d0:	e729      	b.n	800c026 <__gethex+0x112>
 800c1d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1f3      	bne.n	800c1c0 <__gethex+0x2ac>
 800c1d8:	e7df      	b.n	800c19a <__gethex+0x286>
 800c1da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d1dc      	bne.n	800c19a <__gethex+0x286>
 800c1e0:	e7ee      	b.n	800c1c0 <__gethex+0x2ac>
 800c1e2:	46c0      	nop			; (mov r8, r8)
 800c1e4:	0801417c 	.word	0x0801417c
 800c1e8:	080142d9 	.word	0x080142d9
 800c1ec:	080142ea 	.word	0x080142ea
 800c1f0:	1e77      	subs	r7, r6, #1
 800c1f2:	2c00      	cmp	r4, #0
 800c1f4:	d12f      	bne.n	800c256 <__gethex+0x342>
 800c1f6:	2f00      	cmp	r7, #0
 800c1f8:	d004      	beq.n	800c204 <__gethex+0x2f0>
 800c1fa:	0039      	movs	r1, r7
 800c1fc:	0028      	movs	r0, r5
 800c1fe:	f000 fdd5 	bl	800cdac <__any_on>
 800c202:	0004      	movs	r4, r0
 800c204:	231f      	movs	r3, #31
 800c206:	117a      	asrs	r2, r7, #5
 800c208:	401f      	ands	r7, r3
 800c20a:	3b1e      	subs	r3, #30
 800c20c:	40bb      	lsls	r3, r7
 800c20e:	9902      	ldr	r1, [sp, #8]
 800c210:	0092      	lsls	r2, r2, #2
 800c212:	5852      	ldr	r2, [r2, r1]
 800c214:	421a      	tst	r2, r3
 800c216:	d001      	beq.n	800c21c <__gethex+0x308>
 800c218:	2302      	movs	r3, #2
 800c21a:	431c      	orrs	r4, r3
 800c21c:	9b00      	ldr	r3, [sp, #0]
 800c21e:	0031      	movs	r1, r6
 800c220:	1b9b      	subs	r3, r3, r6
 800c222:	2602      	movs	r6, #2
 800c224:	0028      	movs	r0, r5
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	f7ff fe0a 	bl	800be40 <rshift>
 800c22c:	9b01      	ldr	r3, [sp, #4]
 800c22e:	685f      	ldr	r7, [r3, #4]
 800c230:	2c00      	cmp	r4, #0
 800c232:	d041      	beq.n	800c2b8 <__gethex+0x3a4>
 800c234:	9b01      	ldr	r3, [sp, #4]
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	2b02      	cmp	r3, #2
 800c23a:	d010      	beq.n	800c25e <__gethex+0x34a>
 800c23c:	2b03      	cmp	r3, #3
 800c23e:	d012      	beq.n	800c266 <__gethex+0x352>
 800c240:	2b01      	cmp	r3, #1
 800c242:	d106      	bne.n	800c252 <__gethex+0x33e>
 800c244:	07a2      	lsls	r2, r4, #30
 800c246:	d504      	bpl.n	800c252 <__gethex+0x33e>
 800c248:	9a02      	ldr	r2, [sp, #8]
 800c24a:	6812      	ldr	r2, [r2, #0]
 800c24c:	4314      	orrs	r4, r2
 800c24e:	421c      	tst	r4, r3
 800c250:	d10c      	bne.n	800c26c <__gethex+0x358>
 800c252:	2310      	movs	r3, #16
 800c254:	e02f      	b.n	800c2b6 <__gethex+0x3a2>
 800c256:	2401      	movs	r4, #1
 800c258:	e7d4      	b.n	800c204 <__gethex+0x2f0>
 800c25a:	2601      	movs	r6, #1
 800c25c:	e7e8      	b.n	800c230 <__gethex+0x31c>
 800c25e:	2301      	movs	r3, #1
 800c260:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c262:	1a9b      	subs	r3, r3, r2
 800c264:	930f      	str	r3, [sp, #60]	; 0x3c
 800c266:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d0f2      	beq.n	800c252 <__gethex+0x33e>
 800c26c:	692b      	ldr	r3, [r5, #16]
 800c26e:	2000      	movs	r0, #0
 800c270:	9302      	str	r3, [sp, #8]
 800c272:	009b      	lsls	r3, r3, #2
 800c274:	9304      	str	r3, [sp, #16]
 800c276:	002b      	movs	r3, r5
 800c278:	9a04      	ldr	r2, [sp, #16]
 800c27a:	3314      	adds	r3, #20
 800c27c:	1899      	adds	r1, r3, r2
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	1c54      	adds	r4, r2, #1
 800c282:	d01e      	beq.n	800c2c2 <__gethex+0x3ae>
 800c284:	3201      	adds	r2, #1
 800c286:	601a      	str	r2, [r3, #0]
 800c288:	002b      	movs	r3, r5
 800c28a:	3314      	adds	r3, #20
 800c28c:	2e02      	cmp	r6, #2
 800c28e:	d141      	bne.n	800c314 <__gethex+0x400>
 800c290:	9a01      	ldr	r2, [sp, #4]
 800c292:	9900      	ldr	r1, [sp, #0]
 800c294:	6812      	ldr	r2, [r2, #0]
 800c296:	3a01      	subs	r2, #1
 800c298:	428a      	cmp	r2, r1
 800c29a:	d10b      	bne.n	800c2b4 <__gethex+0x3a0>
 800c29c:	221f      	movs	r2, #31
 800c29e:	9800      	ldr	r0, [sp, #0]
 800c2a0:	1149      	asrs	r1, r1, #5
 800c2a2:	4002      	ands	r2, r0
 800c2a4:	2001      	movs	r0, #1
 800c2a6:	0004      	movs	r4, r0
 800c2a8:	4094      	lsls	r4, r2
 800c2aa:	0089      	lsls	r1, r1, #2
 800c2ac:	58cb      	ldr	r3, [r1, r3]
 800c2ae:	4223      	tst	r3, r4
 800c2b0:	d000      	beq.n	800c2b4 <__gethex+0x3a0>
 800c2b2:	2601      	movs	r6, #1
 800c2b4:	2320      	movs	r3, #32
 800c2b6:	431e      	orrs	r6, r3
 800c2b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c2ba:	601d      	str	r5, [r3, #0]
 800c2bc:	9b07      	ldr	r3, [sp, #28]
 800c2be:	601f      	str	r7, [r3, #0]
 800c2c0:	e6b1      	b.n	800c026 <__gethex+0x112>
 800c2c2:	c301      	stmia	r3!, {r0}
 800c2c4:	4299      	cmp	r1, r3
 800c2c6:	d8da      	bhi.n	800c27e <__gethex+0x36a>
 800c2c8:	68ab      	ldr	r3, [r5, #8]
 800c2ca:	9a02      	ldr	r2, [sp, #8]
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	db18      	blt.n	800c302 <__gethex+0x3ee>
 800c2d0:	6869      	ldr	r1, [r5, #4]
 800c2d2:	9803      	ldr	r0, [sp, #12]
 800c2d4:	3101      	adds	r1, #1
 800c2d6:	f000 f921 	bl	800c51c <_Balloc>
 800c2da:	1e04      	subs	r4, r0, #0
 800c2dc:	d104      	bne.n	800c2e8 <__gethex+0x3d4>
 800c2de:	0022      	movs	r2, r4
 800c2e0:	2184      	movs	r1, #132	; 0x84
 800c2e2:	4b1c      	ldr	r3, [pc, #112]	; (800c354 <__gethex+0x440>)
 800c2e4:	481c      	ldr	r0, [pc, #112]	; (800c358 <__gethex+0x444>)
 800c2e6:	e6c2      	b.n	800c06e <__gethex+0x15a>
 800c2e8:	0029      	movs	r1, r5
 800c2ea:	692a      	ldr	r2, [r5, #16]
 800c2ec:	310c      	adds	r1, #12
 800c2ee:	3202      	adds	r2, #2
 800c2f0:	0092      	lsls	r2, r2, #2
 800c2f2:	300c      	adds	r0, #12
 800c2f4:	f7ff fc77 	bl	800bbe6 <memcpy>
 800c2f8:	0029      	movs	r1, r5
 800c2fa:	9803      	ldr	r0, [sp, #12]
 800c2fc:	f000 f936 	bl	800c56c <_Bfree>
 800c300:	0025      	movs	r5, r4
 800c302:	692b      	ldr	r3, [r5, #16]
 800c304:	1c5a      	adds	r2, r3, #1
 800c306:	612a      	str	r2, [r5, #16]
 800c308:	2201      	movs	r2, #1
 800c30a:	3304      	adds	r3, #4
 800c30c:	009b      	lsls	r3, r3, #2
 800c30e:	18eb      	adds	r3, r5, r3
 800c310:	605a      	str	r2, [r3, #4]
 800c312:	e7b9      	b.n	800c288 <__gethex+0x374>
 800c314:	692a      	ldr	r2, [r5, #16]
 800c316:	9902      	ldr	r1, [sp, #8]
 800c318:	428a      	cmp	r2, r1
 800c31a:	dd09      	ble.n	800c330 <__gethex+0x41c>
 800c31c:	2101      	movs	r1, #1
 800c31e:	0028      	movs	r0, r5
 800c320:	f7ff fd8e 	bl	800be40 <rshift>
 800c324:	9b01      	ldr	r3, [sp, #4]
 800c326:	3701      	adds	r7, #1
 800c328:	689b      	ldr	r3, [r3, #8]
 800c32a:	42bb      	cmp	r3, r7
 800c32c:	dac1      	bge.n	800c2b2 <__gethex+0x39e>
 800c32e:	e6e4      	b.n	800c0fa <__gethex+0x1e6>
 800c330:	221f      	movs	r2, #31
 800c332:	9c00      	ldr	r4, [sp, #0]
 800c334:	9900      	ldr	r1, [sp, #0]
 800c336:	2601      	movs	r6, #1
 800c338:	4014      	ands	r4, r2
 800c33a:	4211      	tst	r1, r2
 800c33c:	d0ba      	beq.n	800c2b4 <__gethex+0x3a0>
 800c33e:	9a04      	ldr	r2, [sp, #16]
 800c340:	189b      	adds	r3, r3, r2
 800c342:	3b04      	subs	r3, #4
 800c344:	6818      	ldr	r0, [r3, #0]
 800c346:	f000 f9ab 	bl	800c6a0 <__hi0bits>
 800c34a:	2320      	movs	r3, #32
 800c34c:	1b1b      	subs	r3, r3, r4
 800c34e:	4298      	cmp	r0, r3
 800c350:	dbe4      	blt.n	800c31c <__gethex+0x408>
 800c352:	e7af      	b.n	800c2b4 <__gethex+0x3a0>
 800c354:	080142d9 	.word	0x080142d9
 800c358:	080142ea 	.word	0x080142ea

0800c35c <L_shift>:
 800c35c:	2308      	movs	r3, #8
 800c35e:	b570      	push	{r4, r5, r6, lr}
 800c360:	2520      	movs	r5, #32
 800c362:	1a9a      	subs	r2, r3, r2
 800c364:	0092      	lsls	r2, r2, #2
 800c366:	1aad      	subs	r5, r5, r2
 800c368:	6843      	ldr	r3, [r0, #4]
 800c36a:	6804      	ldr	r4, [r0, #0]
 800c36c:	001e      	movs	r6, r3
 800c36e:	40ae      	lsls	r6, r5
 800c370:	40d3      	lsrs	r3, r2
 800c372:	4334      	orrs	r4, r6
 800c374:	6004      	str	r4, [r0, #0]
 800c376:	6043      	str	r3, [r0, #4]
 800c378:	3004      	adds	r0, #4
 800c37a:	4288      	cmp	r0, r1
 800c37c:	d3f4      	bcc.n	800c368 <L_shift+0xc>
 800c37e:	bd70      	pop	{r4, r5, r6, pc}

0800c380 <__match>:
 800c380:	b530      	push	{r4, r5, lr}
 800c382:	6803      	ldr	r3, [r0, #0]
 800c384:	780c      	ldrb	r4, [r1, #0]
 800c386:	3301      	adds	r3, #1
 800c388:	2c00      	cmp	r4, #0
 800c38a:	d102      	bne.n	800c392 <__match+0x12>
 800c38c:	6003      	str	r3, [r0, #0]
 800c38e:	2001      	movs	r0, #1
 800c390:	bd30      	pop	{r4, r5, pc}
 800c392:	781a      	ldrb	r2, [r3, #0]
 800c394:	0015      	movs	r5, r2
 800c396:	3d41      	subs	r5, #65	; 0x41
 800c398:	2d19      	cmp	r5, #25
 800c39a:	d800      	bhi.n	800c39e <__match+0x1e>
 800c39c:	3220      	adds	r2, #32
 800c39e:	3101      	adds	r1, #1
 800c3a0:	42a2      	cmp	r2, r4
 800c3a2:	d0ef      	beq.n	800c384 <__match+0x4>
 800c3a4:	2000      	movs	r0, #0
 800c3a6:	e7f3      	b.n	800c390 <__match+0x10>

0800c3a8 <__hexnan>:
 800c3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3aa:	680b      	ldr	r3, [r1, #0]
 800c3ac:	b08b      	sub	sp, #44	; 0x2c
 800c3ae:	9201      	str	r2, [sp, #4]
 800c3b0:	9901      	ldr	r1, [sp, #4]
 800c3b2:	115a      	asrs	r2, r3, #5
 800c3b4:	0092      	lsls	r2, r2, #2
 800c3b6:	188a      	adds	r2, r1, r2
 800c3b8:	9202      	str	r2, [sp, #8]
 800c3ba:	0019      	movs	r1, r3
 800c3bc:	221f      	movs	r2, #31
 800c3be:	4011      	ands	r1, r2
 800c3c0:	9008      	str	r0, [sp, #32]
 800c3c2:	9106      	str	r1, [sp, #24]
 800c3c4:	4213      	tst	r3, r2
 800c3c6:	d002      	beq.n	800c3ce <__hexnan+0x26>
 800c3c8:	9b02      	ldr	r3, [sp, #8]
 800c3ca:	3304      	adds	r3, #4
 800c3cc:	9302      	str	r3, [sp, #8]
 800c3ce:	9b02      	ldr	r3, [sp, #8]
 800c3d0:	2500      	movs	r5, #0
 800c3d2:	1f1f      	subs	r7, r3, #4
 800c3d4:	003e      	movs	r6, r7
 800c3d6:	003c      	movs	r4, r7
 800c3d8:	9b08      	ldr	r3, [sp, #32]
 800c3da:	603d      	str	r5, [r7, #0]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	9507      	str	r5, [sp, #28]
 800c3e0:	9305      	str	r3, [sp, #20]
 800c3e2:	9503      	str	r5, [sp, #12]
 800c3e4:	9b05      	ldr	r3, [sp, #20]
 800c3e6:	3301      	adds	r3, #1
 800c3e8:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ea:	9b05      	ldr	r3, [sp, #20]
 800c3ec:	785b      	ldrb	r3, [r3, #1]
 800c3ee:	9304      	str	r3, [sp, #16]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d028      	beq.n	800c446 <__hexnan+0x9e>
 800c3f4:	9804      	ldr	r0, [sp, #16]
 800c3f6:	f7ff fd78 	bl	800beea <__hexdig_fun>
 800c3fa:	2800      	cmp	r0, #0
 800c3fc:	d154      	bne.n	800c4a8 <__hexnan+0x100>
 800c3fe:	9b04      	ldr	r3, [sp, #16]
 800c400:	2b20      	cmp	r3, #32
 800c402:	d819      	bhi.n	800c438 <__hexnan+0x90>
 800c404:	9b03      	ldr	r3, [sp, #12]
 800c406:	9a07      	ldr	r2, [sp, #28]
 800c408:	4293      	cmp	r3, r2
 800c40a:	dd12      	ble.n	800c432 <__hexnan+0x8a>
 800c40c:	42b4      	cmp	r4, r6
 800c40e:	d206      	bcs.n	800c41e <__hexnan+0x76>
 800c410:	2d07      	cmp	r5, #7
 800c412:	dc04      	bgt.n	800c41e <__hexnan+0x76>
 800c414:	002a      	movs	r2, r5
 800c416:	0031      	movs	r1, r6
 800c418:	0020      	movs	r0, r4
 800c41a:	f7ff ff9f 	bl	800c35c <L_shift>
 800c41e:	9b01      	ldr	r3, [sp, #4]
 800c420:	2508      	movs	r5, #8
 800c422:	429c      	cmp	r4, r3
 800c424:	d905      	bls.n	800c432 <__hexnan+0x8a>
 800c426:	1f26      	subs	r6, r4, #4
 800c428:	2500      	movs	r5, #0
 800c42a:	0034      	movs	r4, r6
 800c42c:	9b03      	ldr	r3, [sp, #12]
 800c42e:	6035      	str	r5, [r6, #0]
 800c430:	9307      	str	r3, [sp, #28]
 800c432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c434:	9305      	str	r3, [sp, #20]
 800c436:	e7d5      	b.n	800c3e4 <__hexnan+0x3c>
 800c438:	9b04      	ldr	r3, [sp, #16]
 800c43a:	2b29      	cmp	r3, #41	; 0x29
 800c43c:	d159      	bne.n	800c4f2 <__hexnan+0x14a>
 800c43e:	9b05      	ldr	r3, [sp, #20]
 800c440:	9a08      	ldr	r2, [sp, #32]
 800c442:	3302      	adds	r3, #2
 800c444:	6013      	str	r3, [r2, #0]
 800c446:	9b03      	ldr	r3, [sp, #12]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d052      	beq.n	800c4f2 <__hexnan+0x14a>
 800c44c:	42b4      	cmp	r4, r6
 800c44e:	d206      	bcs.n	800c45e <__hexnan+0xb6>
 800c450:	2d07      	cmp	r5, #7
 800c452:	dc04      	bgt.n	800c45e <__hexnan+0xb6>
 800c454:	002a      	movs	r2, r5
 800c456:	0031      	movs	r1, r6
 800c458:	0020      	movs	r0, r4
 800c45a:	f7ff ff7f 	bl	800c35c <L_shift>
 800c45e:	9b01      	ldr	r3, [sp, #4]
 800c460:	429c      	cmp	r4, r3
 800c462:	d935      	bls.n	800c4d0 <__hexnan+0x128>
 800c464:	001a      	movs	r2, r3
 800c466:	0023      	movs	r3, r4
 800c468:	cb02      	ldmia	r3!, {r1}
 800c46a:	c202      	stmia	r2!, {r1}
 800c46c:	429f      	cmp	r7, r3
 800c46e:	d2fb      	bcs.n	800c468 <__hexnan+0xc0>
 800c470:	9b02      	ldr	r3, [sp, #8]
 800c472:	1c62      	adds	r2, r4, #1
 800c474:	1ed9      	subs	r1, r3, #3
 800c476:	2304      	movs	r3, #4
 800c478:	4291      	cmp	r1, r2
 800c47a:	d305      	bcc.n	800c488 <__hexnan+0xe0>
 800c47c:	9b02      	ldr	r3, [sp, #8]
 800c47e:	3b04      	subs	r3, #4
 800c480:	1b1b      	subs	r3, r3, r4
 800c482:	089b      	lsrs	r3, r3, #2
 800c484:	3301      	adds	r3, #1
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	9a01      	ldr	r2, [sp, #4]
 800c48a:	18d3      	adds	r3, r2, r3
 800c48c:	2200      	movs	r2, #0
 800c48e:	c304      	stmia	r3!, {r2}
 800c490:	429f      	cmp	r7, r3
 800c492:	d2fc      	bcs.n	800c48e <__hexnan+0xe6>
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d104      	bne.n	800c4a4 <__hexnan+0xfc>
 800c49a:	9b01      	ldr	r3, [sp, #4]
 800c49c:	429f      	cmp	r7, r3
 800c49e:	d126      	bne.n	800c4ee <__hexnan+0x146>
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	603b      	str	r3, [r7, #0]
 800c4a4:	2005      	movs	r0, #5
 800c4a6:	e025      	b.n	800c4f4 <__hexnan+0x14c>
 800c4a8:	9b03      	ldr	r3, [sp, #12]
 800c4aa:	3501      	adds	r5, #1
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	9303      	str	r3, [sp, #12]
 800c4b0:	2d08      	cmp	r5, #8
 800c4b2:	dd06      	ble.n	800c4c2 <__hexnan+0x11a>
 800c4b4:	9b01      	ldr	r3, [sp, #4]
 800c4b6:	429c      	cmp	r4, r3
 800c4b8:	d9bb      	bls.n	800c432 <__hexnan+0x8a>
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	2501      	movs	r5, #1
 800c4be:	3c04      	subs	r4, #4
 800c4c0:	6023      	str	r3, [r4, #0]
 800c4c2:	220f      	movs	r2, #15
 800c4c4:	6823      	ldr	r3, [r4, #0]
 800c4c6:	4010      	ands	r0, r2
 800c4c8:	011b      	lsls	r3, r3, #4
 800c4ca:	4303      	orrs	r3, r0
 800c4cc:	6023      	str	r3, [r4, #0]
 800c4ce:	e7b0      	b.n	800c432 <__hexnan+0x8a>
 800c4d0:	9b06      	ldr	r3, [sp, #24]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d0de      	beq.n	800c494 <__hexnan+0xec>
 800c4d6:	2320      	movs	r3, #32
 800c4d8:	9a06      	ldr	r2, [sp, #24]
 800c4da:	9902      	ldr	r1, [sp, #8]
 800c4dc:	1a9b      	subs	r3, r3, r2
 800c4de:	2201      	movs	r2, #1
 800c4e0:	4252      	negs	r2, r2
 800c4e2:	40da      	lsrs	r2, r3
 800c4e4:	3904      	subs	r1, #4
 800c4e6:	680b      	ldr	r3, [r1, #0]
 800c4e8:	4013      	ands	r3, r2
 800c4ea:	600b      	str	r3, [r1, #0]
 800c4ec:	e7d2      	b.n	800c494 <__hexnan+0xec>
 800c4ee:	3f04      	subs	r7, #4
 800c4f0:	e7d0      	b.n	800c494 <__hexnan+0xec>
 800c4f2:	2004      	movs	r0, #4
 800c4f4:	b00b      	add	sp, #44	; 0x2c
 800c4f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c4f8 <__ascii_mbtowc>:
 800c4f8:	b082      	sub	sp, #8
 800c4fa:	2900      	cmp	r1, #0
 800c4fc:	d100      	bne.n	800c500 <__ascii_mbtowc+0x8>
 800c4fe:	a901      	add	r1, sp, #4
 800c500:	1e10      	subs	r0, r2, #0
 800c502:	d006      	beq.n	800c512 <__ascii_mbtowc+0x1a>
 800c504:	2b00      	cmp	r3, #0
 800c506:	d006      	beq.n	800c516 <__ascii_mbtowc+0x1e>
 800c508:	7813      	ldrb	r3, [r2, #0]
 800c50a:	600b      	str	r3, [r1, #0]
 800c50c:	7810      	ldrb	r0, [r2, #0]
 800c50e:	1e43      	subs	r3, r0, #1
 800c510:	4198      	sbcs	r0, r3
 800c512:	b002      	add	sp, #8
 800c514:	4770      	bx	lr
 800c516:	2002      	movs	r0, #2
 800c518:	4240      	negs	r0, r0
 800c51a:	e7fa      	b.n	800c512 <__ascii_mbtowc+0x1a>

0800c51c <_Balloc>:
 800c51c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c51e:	b570      	push	{r4, r5, r6, lr}
 800c520:	0006      	movs	r6, r0
 800c522:	000c      	movs	r4, r1
 800c524:	2b00      	cmp	r3, #0
 800c526:	d012      	beq.n	800c54e <_Balloc+0x32>
 800c528:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800c52a:	00a2      	lsls	r2, r4, #2
 800c52c:	189b      	adds	r3, r3, r2
 800c52e:	6818      	ldr	r0, [r3, #0]
 800c530:	2800      	cmp	r0, #0
 800c532:	d115      	bne.n	800c560 <_Balloc+0x44>
 800c534:	2101      	movs	r1, #1
 800c536:	000d      	movs	r5, r1
 800c538:	40a5      	lsls	r5, r4
 800c53a:	1d6a      	adds	r2, r5, #5
 800c53c:	0030      	movs	r0, r6
 800c53e:	0092      	lsls	r2, r2, #2
 800c540:	f003 face 	bl	800fae0 <_calloc_r>
 800c544:	2800      	cmp	r0, #0
 800c546:	d009      	beq.n	800c55c <_Balloc+0x40>
 800c548:	6044      	str	r4, [r0, #4]
 800c54a:	6085      	str	r5, [r0, #8]
 800c54c:	e00a      	b.n	800c564 <_Balloc+0x48>
 800c54e:	2221      	movs	r2, #33	; 0x21
 800c550:	2104      	movs	r1, #4
 800c552:	f003 fac5 	bl	800fae0 <_calloc_r>
 800c556:	6470      	str	r0, [r6, #68]	; 0x44
 800c558:	2800      	cmp	r0, #0
 800c55a:	d1e5      	bne.n	800c528 <_Balloc+0xc>
 800c55c:	2000      	movs	r0, #0
 800c55e:	bd70      	pop	{r4, r5, r6, pc}
 800c560:	6802      	ldr	r2, [r0, #0]
 800c562:	601a      	str	r2, [r3, #0]
 800c564:	2300      	movs	r3, #0
 800c566:	6103      	str	r3, [r0, #16]
 800c568:	60c3      	str	r3, [r0, #12]
 800c56a:	e7f8      	b.n	800c55e <_Balloc+0x42>

0800c56c <_Bfree>:
 800c56c:	2900      	cmp	r1, #0
 800c56e:	d006      	beq.n	800c57e <_Bfree+0x12>
 800c570:	684a      	ldr	r2, [r1, #4]
 800c572:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c574:	0092      	lsls	r2, r2, #2
 800c576:	189b      	adds	r3, r3, r2
 800c578:	681a      	ldr	r2, [r3, #0]
 800c57a:	600a      	str	r2, [r1, #0]
 800c57c:	6019      	str	r1, [r3, #0]
 800c57e:	4770      	bx	lr

0800c580 <__multadd>:
 800c580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c582:	000e      	movs	r6, r1
 800c584:	9001      	str	r0, [sp, #4]
 800c586:	000c      	movs	r4, r1
 800c588:	001d      	movs	r5, r3
 800c58a:	2000      	movs	r0, #0
 800c58c:	690f      	ldr	r7, [r1, #16]
 800c58e:	3614      	adds	r6, #20
 800c590:	6833      	ldr	r3, [r6, #0]
 800c592:	3001      	adds	r0, #1
 800c594:	b299      	uxth	r1, r3
 800c596:	4351      	muls	r1, r2
 800c598:	0c1b      	lsrs	r3, r3, #16
 800c59a:	4353      	muls	r3, r2
 800c59c:	1949      	adds	r1, r1, r5
 800c59e:	0c0d      	lsrs	r5, r1, #16
 800c5a0:	195b      	adds	r3, r3, r5
 800c5a2:	0c1d      	lsrs	r5, r3, #16
 800c5a4:	b289      	uxth	r1, r1
 800c5a6:	041b      	lsls	r3, r3, #16
 800c5a8:	185b      	adds	r3, r3, r1
 800c5aa:	c608      	stmia	r6!, {r3}
 800c5ac:	4287      	cmp	r7, r0
 800c5ae:	dcef      	bgt.n	800c590 <__multadd+0x10>
 800c5b0:	2d00      	cmp	r5, #0
 800c5b2:	d022      	beq.n	800c5fa <__multadd+0x7a>
 800c5b4:	68a3      	ldr	r3, [r4, #8]
 800c5b6:	42bb      	cmp	r3, r7
 800c5b8:	dc19      	bgt.n	800c5ee <__multadd+0x6e>
 800c5ba:	6861      	ldr	r1, [r4, #4]
 800c5bc:	9801      	ldr	r0, [sp, #4]
 800c5be:	3101      	adds	r1, #1
 800c5c0:	f7ff ffac 	bl	800c51c <_Balloc>
 800c5c4:	1e06      	subs	r6, r0, #0
 800c5c6:	d105      	bne.n	800c5d4 <__multadd+0x54>
 800c5c8:	0032      	movs	r2, r6
 800c5ca:	21ba      	movs	r1, #186	; 0xba
 800c5cc:	4b0c      	ldr	r3, [pc, #48]	; (800c600 <__multadd+0x80>)
 800c5ce:	480d      	ldr	r0, [pc, #52]	; (800c604 <__multadd+0x84>)
 800c5d0:	f003 fa68 	bl	800faa4 <__assert_func>
 800c5d4:	0021      	movs	r1, r4
 800c5d6:	6922      	ldr	r2, [r4, #16]
 800c5d8:	310c      	adds	r1, #12
 800c5da:	3202      	adds	r2, #2
 800c5dc:	0092      	lsls	r2, r2, #2
 800c5de:	300c      	adds	r0, #12
 800c5e0:	f7ff fb01 	bl	800bbe6 <memcpy>
 800c5e4:	0021      	movs	r1, r4
 800c5e6:	9801      	ldr	r0, [sp, #4]
 800c5e8:	f7ff ffc0 	bl	800c56c <_Bfree>
 800c5ec:	0034      	movs	r4, r6
 800c5ee:	1d3b      	adds	r3, r7, #4
 800c5f0:	009b      	lsls	r3, r3, #2
 800c5f2:	18e3      	adds	r3, r4, r3
 800c5f4:	605d      	str	r5, [r3, #4]
 800c5f6:	1c7b      	adds	r3, r7, #1
 800c5f8:	6123      	str	r3, [r4, #16]
 800c5fa:	0020      	movs	r0, r4
 800c5fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c5fe:	46c0      	nop			; (mov r8, r8)
 800c600:	080142d9 	.word	0x080142d9
 800c604:	0801434a 	.word	0x0801434a

0800c608 <__s2b>:
 800c608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c60a:	0006      	movs	r6, r0
 800c60c:	0018      	movs	r0, r3
 800c60e:	000c      	movs	r4, r1
 800c610:	3008      	adds	r0, #8
 800c612:	2109      	movs	r1, #9
 800c614:	9301      	str	r3, [sp, #4]
 800c616:	0015      	movs	r5, r2
 800c618:	f7f3 fe1a 	bl	8000250 <__divsi3>
 800c61c:	2301      	movs	r3, #1
 800c61e:	2100      	movs	r1, #0
 800c620:	4283      	cmp	r3, r0
 800c622:	db0a      	blt.n	800c63a <__s2b+0x32>
 800c624:	0030      	movs	r0, r6
 800c626:	f7ff ff79 	bl	800c51c <_Balloc>
 800c62a:	1e01      	subs	r1, r0, #0
 800c62c:	d108      	bne.n	800c640 <__s2b+0x38>
 800c62e:	000a      	movs	r2, r1
 800c630:	4b19      	ldr	r3, [pc, #100]	; (800c698 <__s2b+0x90>)
 800c632:	481a      	ldr	r0, [pc, #104]	; (800c69c <__s2b+0x94>)
 800c634:	31d3      	adds	r1, #211	; 0xd3
 800c636:	f003 fa35 	bl	800faa4 <__assert_func>
 800c63a:	005b      	lsls	r3, r3, #1
 800c63c:	3101      	adds	r1, #1
 800c63e:	e7ef      	b.n	800c620 <__s2b+0x18>
 800c640:	9b08      	ldr	r3, [sp, #32]
 800c642:	6143      	str	r3, [r0, #20]
 800c644:	2301      	movs	r3, #1
 800c646:	6103      	str	r3, [r0, #16]
 800c648:	2d09      	cmp	r5, #9
 800c64a:	dd18      	ble.n	800c67e <__s2b+0x76>
 800c64c:	0023      	movs	r3, r4
 800c64e:	3309      	adds	r3, #9
 800c650:	001f      	movs	r7, r3
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	1964      	adds	r4, r4, r5
 800c656:	783b      	ldrb	r3, [r7, #0]
 800c658:	220a      	movs	r2, #10
 800c65a:	0030      	movs	r0, r6
 800c65c:	3b30      	subs	r3, #48	; 0x30
 800c65e:	f7ff ff8f 	bl	800c580 <__multadd>
 800c662:	3701      	adds	r7, #1
 800c664:	0001      	movs	r1, r0
 800c666:	42a7      	cmp	r7, r4
 800c668:	d1f5      	bne.n	800c656 <__s2b+0x4e>
 800c66a:	002c      	movs	r4, r5
 800c66c:	9b00      	ldr	r3, [sp, #0]
 800c66e:	3c08      	subs	r4, #8
 800c670:	191c      	adds	r4, r3, r4
 800c672:	002f      	movs	r7, r5
 800c674:	9b01      	ldr	r3, [sp, #4]
 800c676:	429f      	cmp	r7, r3
 800c678:	db04      	blt.n	800c684 <__s2b+0x7c>
 800c67a:	0008      	movs	r0, r1
 800c67c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c67e:	2509      	movs	r5, #9
 800c680:	340a      	adds	r4, #10
 800c682:	e7f6      	b.n	800c672 <__s2b+0x6a>
 800c684:	1b63      	subs	r3, r4, r5
 800c686:	5ddb      	ldrb	r3, [r3, r7]
 800c688:	220a      	movs	r2, #10
 800c68a:	0030      	movs	r0, r6
 800c68c:	3b30      	subs	r3, #48	; 0x30
 800c68e:	f7ff ff77 	bl	800c580 <__multadd>
 800c692:	3701      	adds	r7, #1
 800c694:	0001      	movs	r1, r0
 800c696:	e7ed      	b.n	800c674 <__s2b+0x6c>
 800c698:	080142d9 	.word	0x080142d9
 800c69c:	0801434a 	.word	0x0801434a

0800c6a0 <__hi0bits>:
 800c6a0:	0003      	movs	r3, r0
 800c6a2:	0c02      	lsrs	r2, r0, #16
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	4282      	cmp	r2, r0
 800c6a8:	d101      	bne.n	800c6ae <__hi0bits+0xe>
 800c6aa:	041b      	lsls	r3, r3, #16
 800c6ac:	3010      	adds	r0, #16
 800c6ae:	0e1a      	lsrs	r2, r3, #24
 800c6b0:	d101      	bne.n	800c6b6 <__hi0bits+0x16>
 800c6b2:	3008      	adds	r0, #8
 800c6b4:	021b      	lsls	r3, r3, #8
 800c6b6:	0f1a      	lsrs	r2, r3, #28
 800c6b8:	d101      	bne.n	800c6be <__hi0bits+0x1e>
 800c6ba:	3004      	adds	r0, #4
 800c6bc:	011b      	lsls	r3, r3, #4
 800c6be:	0f9a      	lsrs	r2, r3, #30
 800c6c0:	d101      	bne.n	800c6c6 <__hi0bits+0x26>
 800c6c2:	3002      	adds	r0, #2
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	db03      	blt.n	800c6d2 <__hi0bits+0x32>
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	005b      	lsls	r3, r3, #1
 800c6ce:	d400      	bmi.n	800c6d2 <__hi0bits+0x32>
 800c6d0:	2020      	movs	r0, #32
 800c6d2:	4770      	bx	lr

0800c6d4 <__lo0bits>:
 800c6d4:	6803      	ldr	r3, [r0, #0]
 800c6d6:	0001      	movs	r1, r0
 800c6d8:	2207      	movs	r2, #7
 800c6da:	0018      	movs	r0, r3
 800c6dc:	4010      	ands	r0, r2
 800c6de:	4213      	tst	r3, r2
 800c6e0:	d00d      	beq.n	800c6fe <__lo0bits+0x2a>
 800c6e2:	3a06      	subs	r2, #6
 800c6e4:	2000      	movs	r0, #0
 800c6e6:	4213      	tst	r3, r2
 800c6e8:	d105      	bne.n	800c6f6 <__lo0bits+0x22>
 800c6ea:	3002      	adds	r0, #2
 800c6ec:	4203      	tst	r3, r0
 800c6ee:	d003      	beq.n	800c6f8 <__lo0bits+0x24>
 800c6f0:	40d3      	lsrs	r3, r2
 800c6f2:	0010      	movs	r0, r2
 800c6f4:	600b      	str	r3, [r1, #0]
 800c6f6:	4770      	bx	lr
 800c6f8:	089b      	lsrs	r3, r3, #2
 800c6fa:	600b      	str	r3, [r1, #0]
 800c6fc:	e7fb      	b.n	800c6f6 <__lo0bits+0x22>
 800c6fe:	b29a      	uxth	r2, r3
 800c700:	2a00      	cmp	r2, #0
 800c702:	d101      	bne.n	800c708 <__lo0bits+0x34>
 800c704:	2010      	movs	r0, #16
 800c706:	0c1b      	lsrs	r3, r3, #16
 800c708:	b2da      	uxtb	r2, r3
 800c70a:	2a00      	cmp	r2, #0
 800c70c:	d101      	bne.n	800c712 <__lo0bits+0x3e>
 800c70e:	3008      	adds	r0, #8
 800c710:	0a1b      	lsrs	r3, r3, #8
 800c712:	071a      	lsls	r2, r3, #28
 800c714:	d101      	bne.n	800c71a <__lo0bits+0x46>
 800c716:	3004      	adds	r0, #4
 800c718:	091b      	lsrs	r3, r3, #4
 800c71a:	079a      	lsls	r2, r3, #30
 800c71c:	d101      	bne.n	800c722 <__lo0bits+0x4e>
 800c71e:	3002      	adds	r0, #2
 800c720:	089b      	lsrs	r3, r3, #2
 800c722:	07da      	lsls	r2, r3, #31
 800c724:	d4e9      	bmi.n	800c6fa <__lo0bits+0x26>
 800c726:	3001      	adds	r0, #1
 800c728:	085b      	lsrs	r3, r3, #1
 800c72a:	d1e6      	bne.n	800c6fa <__lo0bits+0x26>
 800c72c:	2020      	movs	r0, #32
 800c72e:	e7e2      	b.n	800c6f6 <__lo0bits+0x22>

0800c730 <__i2b>:
 800c730:	b510      	push	{r4, lr}
 800c732:	000c      	movs	r4, r1
 800c734:	2101      	movs	r1, #1
 800c736:	f7ff fef1 	bl	800c51c <_Balloc>
 800c73a:	2800      	cmp	r0, #0
 800c73c:	d107      	bne.n	800c74e <__i2b+0x1e>
 800c73e:	2146      	movs	r1, #70	; 0x46
 800c740:	4c05      	ldr	r4, [pc, #20]	; (800c758 <__i2b+0x28>)
 800c742:	0002      	movs	r2, r0
 800c744:	4b05      	ldr	r3, [pc, #20]	; (800c75c <__i2b+0x2c>)
 800c746:	0020      	movs	r0, r4
 800c748:	31ff      	adds	r1, #255	; 0xff
 800c74a:	f003 f9ab 	bl	800faa4 <__assert_func>
 800c74e:	2301      	movs	r3, #1
 800c750:	6144      	str	r4, [r0, #20]
 800c752:	6103      	str	r3, [r0, #16]
 800c754:	bd10      	pop	{r4, pc}
 800c756:	46c0      	nop			; (mov r8, r8)
 800c758:	0801434a 	.word	0x0801434a
 800c75c:	080142d9 	.word	0x080142d9

0800c760 <__multiply>:
 800c760:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c762:	0015      	movs	r5, r2
 800c764:	690a      	ldr	r2, [r1, #16]
 800c766:	692b      	ldr	r3, [r5, #16]
 800c768:	000c      	movs	r4, r1
 800c76a:	b08b      	sub	sp, #44	; 0x2c
 800c76c:	429a      	cmp	r2, r3
 800c76e:	da01      	bge.n	800c774 <__multiply+0x14>
 800c770:	002c      	movs	r4, r5
 800c772:	000d      	movs	r5, r1
 800c774:	6927      	ldr	r7, [r4, #16]
 800c776:	692e      	ldr	r6, [r5, #16]
 800c778:	6861      	ldr	r1, [r4, #4]
 800c77a:	19bb      	adds	r3, r7, r6
 800c77c:	9303      	str	r3, [sp, #12]
 800c77e:	68a3      	ldr	r3, [r4, #8]
 800c780:	19ba      	adds	r2, r7, r6
 800c782:	4293      	cmp	r3, r2
 800c784:	da00      	bge.n	800c788 <__multiply+0x28>
 800c786:	3101      	adds	r1, #1
 800c788:	f7ff fec8 	bl	800c51c <_Balloc>
 800c78c:	9002      	str	r0, [sp, #8]
 800c78e:	2800      	cmp	r0, #0
 800c790:	d106      	bne.n	800c7a0 <__multiply+0x40>
 800c792:	21b1      	movs	r1, #177	; 0xb1
 800c794:	4b48      	ldr	r3, [pc, #288]	; (800c8b8 <__multiply+0x158>)
 800c796:	4849      	ldr	r0, [pc, #292]	; (800c8bc <__multiply+0x15c>)
 800c798:	9a02      	ldr	r2, [sp, #8]
 800c79a:	0049      	lsls	r1, r1, #1
 800c79c:	f003 f982 	bl	800faa4 <__assert_func>
 800c7a0:	9b02      	ldr	r3, [sp, #8]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	3314      	adds	r3, #20
 800c7a6:	469c      	mov	ip, r3
 800c7a8:	19bb      	adds	r3, r7, r6
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	4463      	add	r3, ip
 800c7ae:	9304      	str	r3, [sp, #16]
 800c7b0:	4663      	mov	r3, ip
 800c7b2:	9904      	ldr	r1, [sp, #16]
 800c7b4:	428b      	cmp	r3, r1
 800c7b6:	d32a      	bcc.n	800c80e <__multiply+0xae>
 800c7b8:	0023      	movs	r3, r4
 800c7ba:	00bf      	lsls	r7, r7, #2
 800c7bc:	3314      	adds	r3, #20
 800c7be:	3514      	adds	r5, #20
 800c7c0:	9308      	str	r3, [sp, #32]
 800c7c2:	00b6      	lsls	r6, r6, #2
 800c7c4:	19db      	adds	r3, r3, r7
 800c7c6:	9305      	str	r3, [sp, #20]
 800c7c8:	19ab      	adds	r3, r5, r6
 800c7ca:	9309      	str	r3, [sp, #36]	; 0x24
 800c7cc:	2304      	movs	r3, #4
 800c7ce:	9306      	str	r3, [sp, #24]
 800c7d0:	0023      	movs	r3, r4
 800c7d2:	9a05      	ldr	r2, [sp, #20]
 800c7d4:	3315      	adds	r3, #21
 800c7d6:	9501      	str	r5, [sp, #4]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d305      	bcc.n	800c7e8 <__multiply+0x88>
 800c7dc:	1b13      	subs	r3, r2, r4
 800c7de:	3b15      	subs	r3, #21
 800c7e0:	089b      	lsrs	r3, r3, #2
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	9306      	str	r3, [sp, #24]
 800c7e8:	9b01      	ldr	r3, [sp, #4]
 800c7ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d310      	bcc.n	800c812 <__multiply+0xb2>
 800c7f0:	9b03      	ldr	r3, [sp, #12]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	dd05      	ble.n	800c802 <__multiply+0xa2>
 800c7f6:	9b04      	ldr	r3, [sp, #16]
 800c7f8:	3b04      	subs	r3, #4
 800c7fa:	9304      	str	r3, [sp, #16]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d056      	beq.n	800c8b0 <__multiply+0x150>
 800c802:	9b02      	ldr	r3, [sp, #8]
 800c804:	9a03      	ldr	r2, [sp, #12]
 800c806:	0018      	movs	r0, r3
 800c808:	611a      	str	r2, [r3, #16]
 800c80a:	b00b      	add	sp, #44	; 0x2c
 800c80c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c80e:	c304      	stmia	r3!, {r2}
 800c810:	e7cf      	b.n	800c7b2 <__multiply+0x52>
 800c812:	9b01      	ldr	r3, [sp, #4]
 800c814:	6818      	ldr	r0, [r3, #0]
 800c816:	b280      	uxth	r0, r0
 800c818:	2800      	cmp	r0, #0
 800c81a:	d01e      	beq.n	800c85a <__multiply+0xfa>
 800c81c:	4667      	mov	r7, ip
 800c81e:	2500      	movs	r5, #0
 800c820:	9e08      	ldr	r6, [sp, #32]
 800c822:	ce02      	ldmia	r6!, {r1}
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	9307      	str	r3, [sp, #28]
 800c828:	b28b      	uxth	r3, r1
 800c82a:	4343      	muls	r3, r0
 800c82c:	001a      	movs	r2, r3
 800c82e:	466b      	mov	r3, sp
 800c830:	8b9b      	ldrh	r3, [r3, #28]
 800c832:	18d3      	adds	r3, r2, r3
 800c834:	195b      	adds	r3, r3, r5
 800c836:	0c0d      	lsrs	r5, r1, #16
 800c838:	4345      	muls	r5, r0
 800c83a:	9a07      	ldr	r2, [sp, #28]
 800c83c:	0c11      	lsrs	r1, r2, #16
 800c83e:	1869      	adds	r1, r5, r1
 800c840:	0c1a      	lsrs	r2, r3, #16
 800c842:	188a      	adds	r2, r1, r2
 800c844:	b29b      	uxth	r3, r3
 800c846:	0c15      	lsrs	r5, r2, #16
 800c848:	0412      	lsls	r2, r2, #16
 800c84a:	431a      	orrs	r2, r3
 800c84c:	9b05      	ldr	r3, [sp, #20]
 800c84e:	c704      	stmia	r7!, {r2}
 800c850:	42b3      	cmp	r3, r6
 800c852:	d8e6      	bhi.n	800c822 <__multiply+0xc2>
 800c854:	4663      	mov	r3, ip
 800c856:	9a06      	ldr	r2, [sp, #24]
 800c858:	509d      	str	r5, [r3, r2]
 800c85a:	9b01      	ldr	r3, [sp, #4]
 800c85c:	6818      	ldr	r0, [r3, #0]
 800c85e:	0c00      	lsrs	r0, r0, #16
 800c860:	d020      	beq.n	800c8a4 <__multiply+0x144>
 800c862:	4663      	mov	r3, ip
 800c864:	0025      	movs	r5, r4
 800c866:	4661      	mov	r1, ip
 800c868:	2700      	movs	r7, #0
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	3514      	adds	r5, #20
 800c86e:	682a      	ldr	r2, [r5, #0]
 800c870:	680e      	ldr	r6, [r1, #0]
 800c872:	b292      	uxth	r2, r2
 800c874:	4342      	muls	r2, r0
 800c876:	0c36      	lsrs	r6, r6, #16
 800c878:	1992      	adds	r2, r2, r6
 800c87a:	19d2      	adds	r2, r2, r7
 800c87c:	0416      	lsls	r6, r2, #16
 800c87e:	b29b      	uxth	r3, r3
 800c880:	431e      	orrs	r6, r3
 800c882:	600e      	str	r6, [r1, #0]
 800c884:	cd40      	ldmia	r5!, {r6}
 800c886:	684b      	ldr	r3, [r1, #4]
 800c888:	0c36      	lsrs	r6, r6, #16
 800c88a:	4346      	muls	r6, r0
 800c88c:	b29b      	uxth	r3, r3
 800c88e:	0c12      	lsrs	r2, r2, #16
 800c890:	18f3      	adds	r3, r6, r3
 800c892:	189b      	adds	r3, r3, r2
 800c894:	9a05      	ldr	r2, [sp, #20]
 800c896:	0c1f      	lsrs	r7, r3, #16
 800c898:	3104      	adds	r1, #4
 800c89a:	42aa      	cmp	r2, r5
 800c89c:	d8e7      	bhi.n	800c86e <__multiply+0x10e>
 800c89e:	4662      	mov	r2, ip
 800c8a0:	9906      	ldr	r1, [sp, #24]
 800c8a2:	5053      	str	r3, [r2, r1]
 800c8a4:	9b01      	ldr	r3, [sp, #4]
 800c8a6:	3304      	adds	r3, #4
 800c8a8:	9301      	str	r3, [sp, #4]
 800c8aa:	2304      	movs	r3, #4
 800c8ac:	449c      	add	ip, r3
 800c8ae:	e79b      	b.n	800c7e8 <__multiply+0x88>
 800c8b0:	9b03      	ldr	r3, [sp, #12]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	9303      	str	r3, [sp, #12]
 800c8b6:	e79b      	b.n	800c7f0 <__multiply+0x90>
 800c8b8:	080142d9 	.word	0x080142d9
 800c8bc:	0801434a 	.word	0x0801434a

0800c8c0 <__pow5mult>:
 800c8c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8c2:	2303      	movs	r3, #3
 800c8c4:	0015      	movs	r5, r2
 800c8c6:	0007      	movs	r7, r0
 800c8c8:	000e      	movs	r6, r1
 800c8ca:	401a      	ands	r2, r3
 800c8cc:	421d      	tst	r5, r3
 800c8ce:	d008      	beq.n	800c8e2 <__pow5mult+0x22>
 800c8d0:	491a      	ldr	r1, [pc, #104]	; (800c93c <__pow5mult+0x7c>)
 800c8d2:	3a01      	subs	r2, #1
 800c8d4:	0092      	lsls	r2, r2, #2
 800c8d6:	5852      	ldr	r2, [r2, r1]
 800c8d8:	2300      	movs	r3, #0
 800c8da:	0031      	movs	r1, r6
 800c8dc:	f7ff fe50 	bl	800c580 <__multadd>
 800c8e0:	0006      	movs	r6, r0
 800c8e2:	10ad      	asrs	r5, r5, #2
 800c8e4:	d027      	beq.n	800c936 <__pow5mult+0x76>
 800c8e6:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800c8e8:	2c00      	cmp	r4, #0
 800c8ea:	d107      	bne.n	800c8fc <__pow5mult+0x3c>
 800c8ec:	0038      	movs	r0, r7
 800c8ee:	4914      	ldr	r1, [pc, #80]	; (800c940 <__pow5mult+0x80>)
 800c8f0:	f7ff ff1e 	bl	800c730 <__i2b>
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	0004      	movs	r4, r0
 800c8f8:	6438      	str	r0, [r7, #64]	; 0x40
 800c8fa:	6003      	str	r3, [r0, #0]
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	421d      	tst	r5, r3
 800c900:	d00a      	beq.n	800c918 <__pow5mult+0x58>
 800c902:	0031      	movs	r1, r6
 800c904:	0022      	movs	r2, r4
 800c906:	0038      	movs	r0, r7
 800c908:	f7ff ff2a 	bl	800c760 <__multiply>
 800c90c:	0031      	movs	r1, r6
 800c90e:	9001      	str	r0, [sp, #4]
 800c910:	0038      	movs	r0, r7
 800c912:	f7ff fe2b 	bl	800c56c <_Bfree>
 800c916:	9e01      	ldr	r6, [sp, #4]
 800c918:	106d      	asrs	r5, r5, #1
 800c91a:	d00c      	beq.n	800c936 <__pow5mult+0x76>
 800c91c:	6820      	ldr	r0, [r4, #0]
 800c91e:	2800      	cmp	r0, #0
 800c920:	d107      	bne.n	800c932 <__pow5mult+0x72>
 800c922:	0022      	movs	r2, r4
 800c924:	0021      	movs	r1, r4
 800c926:	0038      	movs	r0, r7
 800c928:	f7ff ff1a 	bl	800c760 <__multiply>
 800c92c:	2300      	movs	r3, #0
 800c92e:	6020      	str	r0, [r4, #0]
 800c930:	6003      	str	r3, [r0, #0]
 800c932:	0004      	movs	r4, r0
 800c934:	e7e2      	b.n	800c8fc <__pow5mult+0x3c>
 800c936:	0030      	movs	r0, r6
 800c938:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c93a:	46c0      	nop			; (mov r8, r8)
 800c93c:	08014498 	.word	0x08014498
 800c940:	00000271 	.word	0x00000271

0800c944 <__lshift>:
 800c944:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c946:	000c      	movs	r4, r1
 800c948:	0017      	movs	r7, r2
 800c94a:	6923      	ldr	r3, [r4, #16]
 800c94c:	1155      	asrs	r5, r2, #5
 800c94e:	b087      	sub	sp, #28
 800c950:	18eb      	adds	r3, r5, r3
 800c952:	9302      	str	r3, [sp, #8]
 800c954:	3301      	adds	r3, #1
 800c956:	9301      	str	r3, [sp, #4]
 800c958:	6849      	ldr	r1, [r1, #4]
 800c95a:	68a3      	ldr	r3, [r4, #8]
 800c95c:	9004      	str	r0, [sp, #16]
 800c95e:	9a01      	ldr	r2, [sp, #4]
 800c960:	4293      	cmp	r3, r2
 800c962:	db10      	blt.n	800c986 <__lshift+0x42>
 800c964:	9804      	ldr	r0, [sp, #16]
 800c966:	f7ff fdd9 	bl	800c51c <_Balloc>
 800c96a:	2300      	movs	r3, #0
 800c96c:	0002      	movs	r2, r0
 800c96e:	0006      	movs	r6, r0
 800c970:	0019      	movs	r1, r3
 800c972:	3214      	adds	r2, #20
 800c974:	4298      	cmp	r0, r3
 800c976:	d10c      	bne.n	800c992 <__lshift+0x4e>
 800c978:	31df      	adds	r1, #223	; 0xdf
 800c97a:	0032      	movs	r2, r6
 800c97c:	4b26      	ldr	r3, [pc, #152]	; (800ca18 <__lshift+0xd4>)
 800c97e:	4827      	ldr	r0, [pc, #156]	; (800ca1c <__lshift+0xd8>)
 800c980:	31ff      	adds	r1, #255	; 0xff
 800c982:	f003 f88f 	bl	800faa4 <__assert_func>
 800c986:	3101      	adds	r1, #1
 800c988:	005b      	lsls	r3, r3, #1
 800c98a:	e7e8      	b.n	800c95e <__lshift+0x1a>
 800c98c:	0098      	lsls	r0, r3, #2
 800c98e:	5011      	str	r1, [r2, r0]
 800c990:	3301      	adds	r3, #1
 800c992:	42ab      	cmp	r3, r5
 800c994:	dbfa      	blt.n	800c98c <__lshift+0x48>
 800c996:	43eb      	mvns	r3, r5
 800c998:	17db      	asrs	r3, r3, #31
 800c99a:	401d      	ands	r5, r3
 800c99c:	211f      	movs	r1, #31
 800c99e:	0023      	movs	r3, r4
 800c9a0:	0038      	movs	r0, r7
 800c9a2:	00ad      	lsls	r5, r5, #2
 800c9a4:	1955      	adds	r5, r2, r5
 800c9a6:	6922      	ldr	r2, [r4, #16]
 800c9a8:	3314      	adds	r3, #20
 800c9aa:	0092      	lsls	r2, r2, #2
 800c9ac:	4008      	ands	r0, r1
 800c9ae:	4684      	mov	ip, r0
 800c9b0:	189a      	adds	r2, r3, r2
 800c9b2:	420f      	tst	r7, r1
 800c9b4:	d02a      	beq.n	800ca0c <__lshift+0xc8>
 800c9b6:	3101      	adds	r1, #1
 800c9b8:	1a09      	subs	r1, r1, r0
 800c9ba:	9105      	str	r1, [sp, #20]
 800c9bc:	2100      	movs	r1, #0
 800c9be:	9503      	str	r5, [sp, #12]
 800c9c0:	4667      	mov	r7, ip
 800c9c2:	6818      	ldr	r0, [r3, #0]
 800c9c4:	40b8      	lsls	r0, r7
 800c9c6:	4308      	orrs	r0, r1
 800c9c8:	9903      	ldr	r1, [sp, #12]
 800c9ca:	c101      	stmia	r1!, {r0}
 800c9cc:	9103      	str	r1, [sp, #12]
 800c9ce:	9805      	ldr	r0, [sp, #20]
 800c9d0:	cb02      	ldmia	r3!, {r1}
 800c9d2:	40c1      	lsrs	r1, r0
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d8f3      	bhi.n	800c9c0 <__lshift+0x7c>
 800c9d8:	0020      	movs	r0, r4
 800c9da:	3015      	adds	r0, #21
 800c9dc:	2304      	movs	r3, #4
 800c9de:	4282      	cmp	r2, r0
 800c9e0:	d304      	bcc.n	800c9ec <__lshift+0xa8>
 800c9e2:	1b13      	subs	r3, r2, r4
 800c9e4:	3b15      	subs	r3, #21
 800c9e6:	089b      	lsrs	r3, r3, #2
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	009b      	lsls	r3, r3, #2
 800c9ec:	50e9      	str	r1, [r5, r3]
 800c9ee:	2900      	cmp	r1, #0
 800c9f0:	d002      	beq.n	800c9f8 <__lshift+0xb4>
 800c9f2:	9b02      	ldr	r3, [sp, #8]
 800c9f4:	3302      	adds	r3, #2
 800c9f6:	9301      	str	r3, [sp, #4]
 800c9f8:	9b01      	ldr	r3, [sp, #4]
 800c9fa:	9804      	ldr	r0, [sp, #16]
 800c9fc:	3b01      	subs	r3, #1
 800c9fe:	0021      	movs	r1, r4
 800ca00:	6133      	str	r3, [r6, #16]
 800ca02:	f7ff fdb3 	bl	800c56c <_Bfree>
 800ca06:	0030      	movs	r0, r6
 800ca08:	b007      	add	sp, #28
 800ca0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca0c:	cb02      	ldmia	r3!, {r1}
 800ca0e:	c502      	stmia	r5!, {r1}
 800ca10:	429a      	cmp	r2, r3
 800ca12:	d8fb      	bhi.n	800ca0c <__lshift+0xc8>
 800ca14:	e7f0      	b.n	800c9f8 <__lshift+0xb4>
 800ca16:	46c0      	nop			; (mov r8, r8)
 800ca18:	080142d9 	.word	0x080142d9
 800ca1c:	0801434a 	.word	0x0801434a

0800ca20 <__mcmp>:
 800ca20:	b530      	push	{r4, r5, lr}
 800ca22:	690b      	ldr	r3, [r1, #16]
 800ca24:	6904      	ldr	r4, [r0, #16]
 800ca26:	0002      	movs	r2, r0
 800ca28:	1ae0      	subs	r0, r4, r3
 800ca2a:	429c      	cmp	r4, r3
 800ca2c:	d10e      	bne.n	800ca4c <__mcmp+0x2c>
 800ca2e:	3214      	adds	r2, #20
 800ca30:	009b      	lsls	r3, r3, #2
 800ca32:	3114      	adds	r1, #20
 800ca34:	0014      	movs	r4, r2
 800ca36:	18c9      	adds	r1, r1, r3
 800ca38:	18d2      	adds	r2, r2, r3
 800ca3a:	3a04      	subs	r2, #4
 800ca3c:	3904      	subs	r1, #4
 800ca3e:	6815      	ldr	r5, [r2, #0]
 800ca40:	680b      	ldr	r3, [r1, #0]
 800ca42:	429d      	cmp	r5, r3
 800ca44:	d003      	beq.n	800ca4e <__mcmp+0x2e>
 800ca46:	2001      	movs	r0, #1
 800ca48:	429d      	cmp	r5, r3
 800ca4a:	d303      	bcc.n	800ca54 <__mcmp+0x34>
 800ca4c:	bd30      	pop	{r4, r5, pc}
 800ca4e:	4294      	cmp	r4, r2
 800ca50:	d3f3      	bcc.n	800ca3a <__mcmp+0x1a>
 800ca52:	e7fb      	b.n	800ca4c <__mcmp+0x2c>
 800ca54:	4240      	negs	r0, r0
 800ca56:	e7f9      	b.n	800ca4c <__mcmp+0x2c>

0800ca58 <__mdiff>:
 800ca58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca5a:	000e      	movs	r6, r1
 800ca5c:	0007      	movs	r7, r0
 800ca5e:	0011      	movs	r1, r2
 800ca60:	0030      	movs	r0, r6
 800ca62:	b087      	sub	sp, #28
 800ca64:	0014      	movs	r4, r2
 800ca66:	f7ff ffdb 	bl	800ca20 <__mcmp>
 800ca6a:	1e05      	subs	r5, r0, #0
 800ca6c:	d110      	bne.n	800ca90 <__mdiff+0x38>
 800ca6e:	0001      	movs	r1, r0
 800ca70:	0038      	movs	r0, r7
 800ca72:	f7ff fd53 	bl	800c51c <_Balloc>
 800ca76:	1e02      	subs	r2, r0, #0
 800ca78:	d104      	bne.n	800ca84 <__mdiff+0x2c>
 800ca7a:	4b3f      	ldr	r3, [pc, #252]	; (800cb78 <__mdiff+0x120>)
 800ca7c:	483f      	ldr	r0, [pc, #252]	; (800cb7c <__mdiff+0x124>)
 800ca7e:	4940      	ldr	r1, [pc, #256]	; (800cb80 <__mdiff+0x128>)
 800ca80:	f003 f810 	bl	800faa4 <__assert_func>
 800ca84:	2301      	movs	r3, #1
 800ca86:	6145      	str	r5, [r0, #20]
 800ca88:	6103      	str	r3, [r0, #16]
 800ca8a:	0010      	movs	r0, r2
 800ca8c:	b007      	add	sp, #28
 800ca8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca90:	2301      	movs	r3, #1
 800ca92:	9301      	str	r3, [sp, #4]
 800ca94:	2800      	cmp	r0, #0
 800ca96:	db04      	blt.n	800caa2 <__mdiff+0x4a>
 800ca98:	0023      	movs	r3, r4
 800ca9a:	0034      	movs	r4, r6
 800ca9c:	001e      	movs	r6, r3
 800ca9e:	2300      	movs	r3, #0
 800caa0:	9301      	str	r3, [sp, #4]
 800caa2:	0038      	movs	r0, r7
 800caa4:	6861      	ldr	r1, [r4, #4]
 800caa6:	f7ff fd39 	bl	800c51c <_Balloc>
 800caaa:	1e02      	subs	r2, r0, #0
 800caac:	d103      	bne.n	800cab6 <__mdiff+0x5e>
 800caae:	4b32      	ldr	r3, [pc, #200]	; (800cb78 <__mdiff+0x120>)
 800cab0:	4832      	ldr	r0, [pc, #200]	; (800cb7c <__mdiff+0x124>)
 800cab2:	4934      	ldr	r1, [pc, #208]	; (800cb84 <__mdiff+0x12c>)
 800cab4:	e7e4      	b.n	800ca80 <__mdiff+0x28>
 800cab6:	9b01      	ldr	r3, [sp, #4]
 800cab8:	2700      	movs	r7, #0
 800caba:	60c3      	str	r3, [r0, #12]
 800cabc:	6920      	ldr	r0, [r4, #16]
 800cabe:	3414      	adds	r4, #20
 800cac0:	0083      	lsls	r3, r0, #2
 800cac2:	18e3      	adds	r3, r4, r3
 800cac4:	0021      	movs	r1, r4
 800cac6:	9401      	str	r4, [sp, #4]
 800cac8:	0034      	movs	r4, r6
 800caca:	9302      	str	r3, [sp, #8]
 800cacc:	6933      	ldr	r3, [r6, #16]
 800cace:	3414      	adds	r4, #20
 800cad0:	009b      	lsls	r3, r3, #2
 800cad2:	18e3      	adds	r3, r4, r3
 800cad4:	9303      	str	r3, [sp, #12]
 800cad6:	0013      	movs	r3, r2
 800cad8:	3314      	adds	r3, #20
 800cada:	469c      	mov	ip, r3
 800cadc:	9305      	str	r3, [sp, #20]
 800cade:	9104      	str	r1, [sp, #16]
 800cae0:	9b04      	ldr	r3, [sp, #16]
 800cae2:	cc02      	ldmia	r4!, {r1}
 800cae4:	cb20      	ldmia	r3!, {r5}
 800cae6:	9304      	str	r3, [sp, #16]
 800cae8:	b2ab      	uxth	r3, r5
 800caea:	19df      	adds	r7, r3, r7
 800caec:	b28b      	uxth	r3, r1
 800caee:	1afb      	subs	r3, r7, r3
 800caf0:	0c09      	lsrs	r1, r1, #16
 800caf2:	0c2d      	lsrs	r5, r5, #16
 800caf4:	1a6d      	subs	r5, r5, r1
 800caf6:	1419      	asrs	r1, r3, #16
 800caf8:	1869      	adds	r1, r5, r1
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	140f      	asrs	r7, r1, #16
 800cafe:	0409      	lsls	r1, r1, #16
 800cb00:	4319      	orrs	r1, r3
 800cb02:	4663      	mov	r3, ip
 800cb04:	c302      	stmia	r3!, {r1}
 800cb06:	469c      	mov	ip, r3
 800cb08:	9b03      	ldr	r3, [sp, #12]
 800cb0a:	42a3      	cmp	r3, r4
 800cb0c:	d8e8      	bhi.n	800cae0 <__mdiff+0x88>
 800cb0e:	0031      	movs	r1, r6
 800cb10:	9c03      	ldr	r4, [sp, #12]
 800cb12:	3115      	adds	r1, #21
 800cb14:	2304      	movs	r3, #4
 800cb16:	428c      	cmp	r4, r1
 800cb18:	d304      	bcc.n	800cb24 <__mdiff+0xcc>
 800cb1a:	1ba3      	subs	r3, r4, r6
 800cb1c:	3b15      	subs	r3, #21
 800cb1e:	089b      	lsrs	r3, r3, #2
 800cb20:	3301      	adds	r3, #1
 800cb22:	009b      	lsls	r3, r3, #2
 800cb24:	9901      	ldr	r1, [sp, #4]
 800cb26:	18cd      	adds	r5, r1, r3
 800cb28:	9905      	ldr	r1, [sp, #20]
 800cb2a:	002e      	movs	r6, r5
 800cb2c:	18cb      	adds	r3, r1, r3
 800cb2e:	469c      	mov	ip, r3
 800cb30:	9902      	ldr	r1, [sp, #8]
 800cb32:	428e      	cmp	r6, r1
 800cb34:	d310      	bcc.n	800cb58 <__mdiff+0x100>
 800cb36:	9e02      	ldr	r6, [sp, #8]
 800cb38:	1ee9      	subs	r1, r5, #3
 800cb3a:	2400      	movs	r4, #0
 800cb3c:	428e      	cmp	r6, r1
 800cb3e:	d304      	bcc.n	800cb4a <__mdiff+0xf2>
 800cb40:	0031      	movs	r1, r6
 800cb42:	3103      	adds	r1, #3
 800cb44:	1b49      	subs	r1, r1, r5
 800cb46:	0889      	lsrs	r1, r1, #2
 800cb48:	008c      	lsls	r4, r1, #2
 800cb4a:	191b      	adds	r3, r3, r4
 800cb4c:	3b04      	subs	r3, #4
 800cb4e:	6819      	ldr	r1, [r3, #0]
 800cb50:	2900      	cmp	r1, #0
 800cb52:	d00f      	beq.n	800cb74 <__mdiff+0x11c>
 800cb54:	6110      	str	r0, [r2, #16]
 800cb56:	e798      	b.n	800ca8a <__mdiff+0x32>
 800cb58:	ce02      	ldmia	r6!, {r1}
 800cb5a:	b28c      	uxth	r4, r1
 800cb5c:	19e4      	adds	r4, r4, r7
 800cb5e:	0c0f      	lsrs	r7, r1, #16
 800cb60:	1421      	asrs	r1, r4, #16
 800cb62:	1879      	adds	r1, r7, r1
 800cb64:	b2a4      	uxth	r4, r4
 800cb66:	140f      	asrs	r7, r1, #16
 800cb68:	0409      	lsls	r1, r1, #16
 800cb6a:	4321      	orrs	r1, r4
 800cb6c:	4664      	mov	r4, ip
 800cb6e:	c402      	stmia	r4!, {r1}
 800cb70:	46a4      	mov	ip, r4
 800cb72:	e7dd      	b.n	800cb30 <__mdiff+0xd8>
 800cb74:	3801      	subs	r0, #1
 800cb76:	e7e9      	b.n	800cb4c <__mdiff+0xf4>
 800cb78:	080142d9 	.word	0x080142d9
 800cb7c:	0801434a 	.word	0x0801434a
 800cb80:	00000237 	.word	0x00000237
 800cb84:	00000245 	.word	0x00000245

0800cb88 <__ulp>:
 800cb88:	2000      	movs	r0, #0
 800cb8a:	4b0b      	ldr	r3, [pc, #44]	; (800cbb8 <__ulp+0x30>)
 800cb8c:	4019      	ands	r1, r3
 800cb8e:	4b0b      	ldr	r3, [pc, #44]	; (800cbbc <__ulp+0x34>)
 800cb90:	18c9      	adds	r1, r1, r3
 800cb92:	4281      	cmp	r1, r0
 800cb94:	dc06      	bgt.n	800cba4 <__ulp+0x1c>
 800cb96:	4249      	negs	r1, r1
 800cb98:	150b      	asrs	r3, r1, #20
 800cb9a:	2b13      	cmp	r3, #19
 800cb9c:	dc03      	bgt.n	800cba6 <__ulp+0x1e>
 800cb9e:	2180      	movs	r1, #128	; 0x80
 800cba0:	0309      	lsls	r1, r1, #12
 800cba2:	4119      	asrs	r1, r3
 800cba4:	4770      	bx	lr
 800cba6:	3b14      	subs	r3, #20
 800cba8:	2001      	movs	r0, #1
 800cbaa:	2b1e      	cmp	r3, #30
 800cbac:	dc02      	bgt.n	800cbb4 <__ulp+0x2c>
 800cbae:	2080      	movs	r0, #128	; 0x80
 800cbb0:	0600      	lsls	r0, r0, #24
 800cbb2:	40d8      	lsrs	r0, r3
 800cbb4:	2100      	movs	r1, #0
 800cbb6:	e7f5      	b.n	800cba4 <__ulp+0x1c>
 800cbb8:	7ff00000 	.word	0x7ff00000
 800cbbc:	fcc00000 	.word	0xfcc00000

0800cbc0 <__b2d>:
 800cbc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbc2:	0006      	movs	r6, r0
 800cbc4:	6903      	ldr	r3, [r0, #16]
 800cbc6:	3614      	adds	r6, #20
 800cbc8:	009b      	lsls	r3, r3, #2
 800cbca:	18f3      	adds	r3, r6, r3
 800cbcc:	1f1d      	subs	r5, r3, #4
 800cbce:	682c      	ldr	r4, [r5, #0]
 800cbd0:	000f      	movs	r7, r1
 800cbd2:	0020      	movs	r0, r4
 800cbd4:	9301      	str	r3, [sp, #4]
 800cbd6:	f7ff fd63 	bl	800c6a0 <__hi0bits>
 800cbda:	2220      	movs	r2, #32
 800cbdc:	1a12      	subs	r2, r2, r0
 800cbde:	603a      	str	r2, [r7, #0]
 800cbe0:	0003      	movs	r3, r0
 800cbe2:	4a1c      	ldr	r2, [pc, #112]	; (800cc54 <__b2d+0x94>)
 800cbe4:	280a      	cmp	r0, #10
 800cbe6:	dc15      	bgt.n	800cc14 <__b2d+0x54>
 800cbe8:	210b      	movs	r1, #11
 800cbea:	0027      	movs	r7, r4
 800cbec:	1a09      	subs	r1, r1, r0
 800cbee:	40cf      	lsrs	r7, r1
 800cbf0:	433a      	orrs	r2, r7
 800cbf2:	468c      	mov	ip, r1
 800cbf4:	0011      	movs	r1, r2
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	42ae      	cmp	r6, r5
 800cbfa:	d202      	bcs.n	800cc02 <__b2d+0x42>
 800cbfc:	9a01      	ldr	r2, [sp, #4]
 800cbfe:	3a08      	subs	r2, #8
 800cc00:	6812      	ldr	r2, [r2, #0]
 800cc02:	3315      	adds	r3, #21
 800cc04:	409c      	lsls	r4, r3
 800cc06:	4663      	mov	r3, ip
 800cc08:	0027      	movs	r7, r4
 800cc0a:	40da      	lsrs	r2, r3
 800cc0c:	4317      	orrs	r7, r2
 800cc0e:	0038      	movs	r0, r7
 800cc10:	b003      	add	sp, #12
 800cc12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc14:	2700      	movs	r7, #0
 800cc16:	42ae      	cmp	r6, r5
 800cc18:	d202      	bcs.n	800cc20 <__b2d+0x60>
 800cc1a:	9d01      	ldr	r5, [sp, #4]
 800cc1c:	3d08      	subs	r5, #8
 800cc1e:	682f      	ldr	r7, [r5, #0]
 800cc20:	210b      	movs	r1, #11
 800cc22:	4249      	negs	r1, r1
 800cc24:	468c      	mov	ip, r1
 800cc26:	449c      	add	ip, r3
 800cc28:	2b0b      	cmp	r3, #11
 800cc2a:	d010      	beq.n	800cc4e <__b2d+0x8e>
 800cc2c:	4661      	mov	r1, ip
 800cc2e:	2320      	movs	r3, #32
 800cc30:	408c      	lsls	r4, r1
 800cc32:	1a5b      	subs	r3, r3, r1
 800cc34:	0039      	movs	r1, r7
 800cc36:	40d9      	lsrs	r1, r3
 800cc38:	430c      	orrs	r4, r1
 800cc3a:	4322      	orrs	r2, r4
 800cc3c:	0011      	movs	r1, r2
 800cc3e:	2200      	movs	r2, #0
 800cc40:	42b5      	cmp	r5, r6
 800cc42:	d901      	bls.n	800cc48 <__b2d+0x88>
 800cc44:	3d04      	subs	r5, #4
 800cc46:	682a      	ldr	r2, [r5, #0]
 800cc48:	4664      	mov	r4, ip
 800cc4a:	40a7      	lsls	r7, r4
 800cc4c:	e7dd      	b.n	800cc0a <__b2d+0x4a>
 800cc4e:	4322      	orrs	r2, r4
 800cc50:	0011      	movs	r1, r2
 800cc52:	e7dc      	b.n	800cc0e <__b2d+0x4e>
 800cc54:	3ff00000 	.word	0x3ff00000

0800cc58 <__d2b>:
 800cc58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc5a:	2101      	movs	r1, #1
 800cc5c:	0014      	movs	r4, r2
 800cc5e:	001d      	movs	r5, r3
 800cc60:	9f08      	ldr	r7, [sp, #32]
 800cc62:	f7ff fc5b 	bl	800c51c <_Balloc>
 800cc66:	1e06      	subs	r6, r0, #0
 800cc68:	d105      	bne.n	800cc76 <__d2b+0x1e>
 800cc6a:	0032      	movs	r2, r6
 800cc6c:	4b24      	ldr	r3, [pc, #144]	; (800cd00 <__d2b+0xa8>)
 800cc6e:	4825      	ldr	r0, [pc, #148]	; (800cd04 <__d2b+0xac>)
 800cc70:	4925      	ldr	r1, [pc, #148]	; (800cd08 <__d2b+0xb0>)
 800cc72:	f002 ff17 	bl	800faa4 <__assert_func>
 800cc76:	032b      	lsls	r3, r5, #12
 800cc78:	006d      	lsls	r5, r5, #1
 800cc7a:	0b1b      	lsrs	r3, r3, #12
 800cc7c:	0d6d      	lsrs	r5, r5, #21
 800cc7e:	d125      	bne.n	800cccc <__d2b+0x74>
 800cc80:	9301      	str	r3, [sp, #4]
 800cc82:	2c00      	cmp	r4, #0
 800cc84:	d028      	beq.n	800ccd8 <__d2b+0x80>
 800cc86:	4668      	mov	r0, sp
 800cc88:	9400      	str	r4, [sp, #0]
 800cc8a:	f7ff fd23 	bl	800c6d4 <__lo0bits>
 800cc8e:	9b01      	ldr	r3, [sp, #4]
 800cc90:	9900      	ldr	r1, [sp, #0]
 800cc92:	2800      	cmp	r0, #0
 800cc94:	d01e      	beq.n	800ccd4 <__d2b+0x7c>
 800cc96:	2220      	movs	r2, #32
 800cc98:	001c      	movs	r4, r3
 800cc9a:	1a12      	subs	r2, r2, r0
 800cc9c:	4094      	lsls	r4, r2
 800cc9e:	0022      	movs	r2, r4
 800cca0:	40c3      	lsrs	r3, r0
 800cca2:	430a      	orrs	r2, r1
 800cca4:	6172      	str	r2, [r6, #20]
 800cca6:	9301      	str	r3, [sp, #4]
 800cca8:	9c01      	ldr	r4, [sp, #4]
 800ccaa:	61b4      	str	r4, [r6, #24]
 800ccac:	1e63      	subs	r3, r4, #1
 800ccae:	419c      	sbcs	r4, r3
 800ccb0:	3401      	adds	r4, #1
 800ccb2:	6134      	str	r4, [r6, #16]
 800ccb4:	2d00      	cmp	r5, #0
 800ccb6:	d017      	beq.n	800cce8 <__d2b+0x90>
 800ccb8:	2435      	movs	r4, #53	; 0x35
 800ccba:	4b14      	ldr	r3, [pc, #80]	; (800cd0c <__d2b+0xb4>)
 800ccbc:	18ed      	adds	r5, r5, r3
 800ccbe:	182d      	adds	r5, r5, r0
 800ccc0:	603d      	str	r5, [r7, #0]
 800ccc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccc4:	1a24      	subs	r4, r4, r0
 800ccc6:	601c      	str	r4, [r3, #0]
 800ccc8:	0030      	movs	r0, r6
 800ccca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cccc:	2280      	movs	r2, #128	; 0x80
 800ccce:	0352      	lsls	r2, r2, #13
 800ccd0:	4313      	orrs	r3, r2
 800ccd2:	e7d5      	b.n	800cc80 <__d2b+0x28>
 800ccd4:	6171      	str	r1, [r6, #20]
 800ccd6:	e7e7      	b.n	800cca8 <__d2b+0x50>
 800ccd8:	a801      	add	r0, sp, #4
 800ccda:	f7ff fcfb 	bl	800c6d4 <__lo0bits>
 800ccde:	9b01      	ldr	r3, [sp, #4]
 800cce0:	2401      	movs	r4, #1
 800cce2:	6173      	str	r3, [r6, #20]
 800cce4:	3020      	adds	r0, #32
 800cce6:	e7e4      	b.n	800ccb2 <__d2b+0x5a>
 800cce8:	4b09      	ldr	r3, [pc, #36]	; (800cd10 <__d2b+0xb8>)
 800ccea:	18c0      	adds	r0, r0, r3
 800ccec:	4b09      	ldr	r3, [pc, #36]	; (800cd14 <__d2b+0xbc>)
 800ccee:	6038      	str	r0, [r7, #0]
 800ccf0:	18e3      	adds	r3, r4, r3
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	18f3      	adds	r3, r6, r3
 800ccf6:	6958      	ldr	r0, [r3, #20]
 800ccf8:	f7ff fcd2 	bl	800c6a0 <__hi0bits>
 800ccfc:	0164      	lsls	r4, r4, #5
 800ccfe:	e7e0      	b.n	800ccc2 <__d2b+0x6a>
 800cd00:	080142d9 	.word	0x080142d9
 800cd04:	0801434a 	.word	0x0801434a
 800cd08:	0000030f 	.word	0x0000030f
 800cd0c:	fffffbcd 	.word	0xfffffbcd
 800cd10:	fffffbce 	.word	0xfffffbce
 800cd14:	3fffffff 	.word	0x3fffffff

0800cd18 <__ratio>:
 800cd18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd1a:	b087      	sub	sp, #28
 800cd1c:	000f      	movs	r7, r1
 800cd1e:	a904      	add	r1, sp, #16
 800cd20:	0006      	movs	r6, r0
 800cd22:	f7ff ff4d 	bl	800cbc0 <__b2d>
 800cd26:	9000      	str	r0, [sp, #0]
 800cd28:	9101      	str	r1, [sp, #4]
 800cd2a:	9c00      	ldr	r4, [sp, #0]
 800cd2c:	9d01      	ldr	r5, [sp, #4]
 800cd2e:	0038      	movs	r0, r7
 800cd30:	a905      	add	r1, sp, #20
 800cd32:	f7ff ff45 	bl	800cbc0 <__b2d>
 800cd36:	9002      	str	r0, [sp, #8]
 800cd38:	9103      	str	r1, [sp, #12]
 800cd3a:	9a02      	ldr	r2, [sp, #8]
 800cd3c:	9b03      	ldr	r3, [sp, #12]
 800cd3e:	6930      	ldr	r0, [r6, #16]
 800cd40:	6939      	ldr	r1, [r7, #16]
 800cd42:	9e04      	ldr	r6, [sp, #16]
 800cd44:	1a40      	subs	r0, r0, r1
 800cd46:	9905      	ldr	r1, [sp, #20]
 800cd48:	0140      	lsls	r0, r0, #5
 800cd4a:	1a71      	subs	r1, r6, r1
 800cd4c:	1841      	adds	r1, r0, r1
 800cd4e:	0508      	lsls	r0, r1, #20
 800cd50:	2900      	cmp	r1, #0
 800cd52:	dd07      	ble.n	800cd64 <__ratio+0x4c>
 800cd54:	9901      	ldr	r1, [sp, #4]
 800cd56:	1845      	adds	r5, r0, r1
 800cd58:	0020      	movs	r0, r4
 800cd5a:	0029      	movs	r1, r5
 800cd5c:	f7f4 f88c 	bl	8000e78 <__aeabi_ddiv>
 800cd60:	b007      	add	sp, #28
 800cd62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd64:	9903      	ldr	r1, [sp, #12]
 800cd66:	1a0b      	subs	r3, r1, r0
 800cd68:	e7f6      	b.n	800cd58 <__ratio+0x40>

0800cd6a <__copybits>:
 800cd6a:	b570      	push	{r4, r5, r6, lr}
 800cd6c:	0014      	movs	r4, r2
 800cd6e:	0005      	movs	r5, r0
 800cd70:	3901      	subs	r1, #1
 800cd72:	6913      	ldr	r3, [r2, #16]
 800cd74:	1149      	asrs	r1, r1, #5
 800cd76:	3101      	adds	r1, #1
 800cd78:	0089      	lsls	r1, r1, #2
 800cd7a:	3414      	adds	r4, #20
 800cd7c:	009b      	lsls	r3, r3, #2
 800cd7e:	1841      	adds	r1, r0, r1
 800cd80:	18e3      	adds	r3, r4, r3
 800cd82:	42a3      	cmp	r3, r4
 800cd84:	d80d      	bhi.n	800cda2 <__copybits+0x38>
 800cd86:	0014      	movs	r4, r2
 800cd88:	3411      	adds	r4, #17
 800cd8a:	2500      	movs	r5, #0
 800cd8c:	429c      	cmp	r4, r3
 800cd8e:	d803      	bhi.n	800cd98 <__copybits+0x2e>
 800cd90:	1a9b      	subs	r3, r3, r2
 800cd92:	3b11      	subs	r3, #17
 800cd94:	089b      	lsrs	r3, r3, #2
 800cd96:	009d      	lsls	r5, r3, #2
 800cd98:	2300      	movs	r3, #0
 800cd9a:	1940      	adds	r0, r0, r5
 800cd9c:	4281      	cmp	r1, r0
 800cd9e:	d803      	bhi.n	800cda8 <__copybits+0x3e>
 800cda0:	bd70      	pop	{r4, r5, r6, pc}
 800cda2:	cc40      	ldmia	r4!, {r6}
 800cda4:	c540      	stmia	r5!, {r6}
 800cda6:	e7ec      	b.n	800cd82 <__copybits+0x18>
 800cda8:	c008      	stmia	r0!, {r3}
 800cdaa:	e7f7      	b.n	800cd9c <__copybits+0x32>

0800cdac <__any_on>:
 800cdac:	0002      	movs	r2, r0
 800cdae:	6900      	ldr	r0, [r0, #16]
 800cdb0:	b510      	push	{r4, lr}
 800cdb2:	3214      	adds	r2, #20
 800cdb4:	114b      	asrs	r3, r1, #5
 800cdb6:	4298      	cmp	r0, r3
 800cdb8:	db13      	blt.n	800cde2 <__any_on+0x36>
 800cdba:	dd0c      	ble.n	800cdd6 <__any_on+0x2a>
 800cdbc:	241f      	movs	r4, #31
 800cdbe:	0008      	movs	r0, r1
 800cdc0:	4020      	ands	r0, r4
 800cdc2:	4221      	tst	r1, r4
 800cdc4:	d007      	beq.n	800cdd6 <__any_on+0x2a>
 800cdc6:	0099      	lsls	r1, r3, #2
 800cdc8:	588c      	ldr	r4, [r1, r2]
 800cdca:	0021      	movs	r1, r4
 800cdcc:	40c1      	lsrs	r1, r0
 800cdce:	4081      	lsls	r1, r0
 800cdd0:	2001      	movs	r0, #1
 800cdd2:	428c      	cmp	r4, r1
 800cdd4:	d104      	bne.n	800cde0 <__any_on+0x34>
 800cdd6:	009b      	lsls	r3, r3, #2
 800cdd8:	18d3      	adds	r3, r2, r3
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d803      	bhi.n	800cde6 <__any_on+0x3a>
 800cdde:	2000      	movs	r0, #0
 800cde0:	bd10      	pop	{r4, pc}
 800cde2:	0003      	movs	r3, r0
 800cde4:	e7f7      	b.n	800cdd6 <__any_on+0x2a>
 800cde6:	3b04      	subs	r3, #4
 800cde8:	6819      	ldr	r1, [r3, #0]
 800cdea:	2900      	cmp	r1, #0
 800cdec:	d0f5      	beq.n	800cdda <__any_on+0x2e>
 800cdee:	2001      	movs	r0, #1
 800cdf0:	e7f6      	b.n	800cde0 <__any_on+0x34>

0800cdf2 <__ascii_wctomb>:
 800cdf2:	0003      	movs	r3, r0
 800cdf4:	1e08      	subs	r0, r1, #0
 800cdf6:	d005      	beq.n	800ce04 <__ascii_wctomb+0x12>
 800cdf8:	2aff      	cmp	r2, #255	; 0xff
 800cdfa:	d904      	bls.n	800ce06 <__ascii_wctomb+0x14>
 800cdfc:	228a      	movs	r2, #138	; 0x8a
 800cdfe:	2001      	movs	r0, #1
 800ce00:	601a      	str	r2, [r3, #0]
 800ce02:	4240      	negs	r0, r0
 800ce04:	4770      	bx	lr
 800ce06:	2001      	movs	r0, #1
 800ce08:	700a      	strb	r2, [r1, #0]
 800ce0a:	e7fb      	b.n	800ce04 <__ascii_wctomb+0x12>

0800ce0c <_svfprintf_r>:
 800ce0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce0e:	b0d9      	sub	sp, #356	; 0x164
 800ce10:	001c      	movs	r4, r3
 800ce12:	910b      	str	r1, [sp, #44]	; 0x2c
 800ce14:	9208      	str	r2, [sp, #32]
 800ce16:	900a      	str	r0, [sp, #40]	; 0x28
 800ce18:	f002 fdae 	bl	800f978 <_localeconv_r>
 800ce1c:	6803      	ldr	r3, [r0, #0]
 800ce1e:	0018      	movs	r0, r3
 800ce20:	931c      	str	r3, [sp, #112]	; 0x70
 800ce22:	f7f3 f96f 	bl	8000104 <strlen>
 800ce26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce28:	9016      	str	r0, [sp, #88]	; 0x58
 800ce2a:	899b      	ldrh	r3, [r3, #12]
 800ce2c:	061b      	lsls	r3, r3, #24
 800ce2e:	d517      	bpl.n	800ce60 <_svfprintf_r+0x54>
 800ce30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce32:	691b      	ldr	r3, [r3, #16]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d113      	bne.n	800ce60 <_svfprintf_r+0x54>
 800ce38:	2140      	movs	r1, #64	; 0x40
 800ce3a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ce3c:	f7fd fb6e 	bl	800a51c <_malloc_r>
 800ce40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce42:	6018      	str	r0, [r3, #0]
 800ce44:	6118      	str	r0, [r3, #16]
 800ce46:	2800      	cmp	r0, #0
 800ce48:	d107      	bne.n	800ce5a <_svfprintf_r+0x4e>
 800ce4a:	230c      	movs	r3, #12
 800ce4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce4e:	6013      	str	r3, [r2, #0]
 800ce50:	3b0d      	subs	r3, #13
 800ce52:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce54:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ce56:	b059      	add	sp, #356	; 0x164
 800ce58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce5a:	2340      	movs	r3, #64	; 0x40
 800ce5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ce5e:	6153      	str	r3, [r2, #20]
 800ce60:	2300      	movs	r3, #0
 800ce62:	2200      	movs	r2, #0
 800ce64:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce66:	932d      	str	r3, [sp, #180]	; 0xb4
 800ce68:	930e      	str	r3, [sp, #56]	; 0x38
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	9214      	str	r2, [sp, #80]	; 0x50
 800ce6e:	9315      	str	r3, [sp, #84]	; 0x54
 800ce70:	2300      	movs	r3, #0
 800ce72:	af2f      	add	r7, sp, #188	; 0xbc
 800ce74:	972c      	str	r7, [sp, #176]	; 0xb0
 800ce76:	931f      	str	r3, [sp, #124]	; 0x7c
 800ce78:	931e      	str	r3, [sp, #120]	; 0x78
 800ce7a:	9312      	str	r3, [sp, #72]	; 0x48
 800ce7c:	931b      	str	r3, [sp, #108]	; 0x6c
 800ce7e:	931d      	str	r3, [sp, #116]	; 0x74
 800ce80:	9317      	str	r3, [sp, #92]	; 0x5c
 800ce82:	9d08      	ldr	r5, [sp, #32]
 800ce84:	782b      	ldrb	r3, [r5, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d002      	beq.n	800ce90 <_svfprintf_r+0x84>
 800ce8a:	2b25      	cmp	r3, #37	; 0x25
 800ce8c:	d000      	beq.n	800ce90 <_svfprintf_r+0x84>
 800ce8e:	e091      	b.n	800cfb4 <_svfprintf_r+0x1a8>
 800ce90:	9b08      	ldr	r3, [sp, #32]
 800ce92:	1aee      	subs	r6, r5, r3
 800ce94:	429d      	cmp	r5, r3
 800ce96:	d016      	beq.n	800cec6 <_svfprintf_r+0xba>
 800ce98:	603b      	str	r3, [r7, #0]
 800ce9a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ce9c:	607e      	str	r6, [r7, #4]
 800ce9e:	199b      	adds	r3, r3, r6
 800cea0:	932e      	str	r3, [sp, #184]	; 0xb8
 800cea2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cea4:	3708      	adds	r7, #8
 800cea6:	3301      	adds	r3, #1
 800cea8:	932d      	str	r3, [sp, #180]	; 0xb4
 800ceaa:	2b07      	cmp	r3, #7
 800ceac:	dd08      	ble.n	800cec0 <_svfprintf_r+0xb4>
 800ceae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ceb0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ceb2:	aa2c      	add	r2, sp, #176	; 0xb0
 800ceb4:	f004 f8c0 	bl	8011038 <__ssprint_r>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d000      	beq.n	800cebe <_svfprintf_r+0xb2>
 800cebc:	e1cf      	b.n	800d25e <_svfprintf_r+0x452>
 800cebe:	af2f      	add	r7, sp, #188	; 0xbc
 800cec0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cec2:	199b      	adds	r3, r3, r6
 800cec4:	9317      	str	r3, [sp, #92]	; 0x5c
 800cec6:	782b      	ldrb	r3, [r5, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d101      	bne.n	800ced0 <_svfprintf_r+0xc4>
 800cecc:	f001 f99e 	bl	800e20c <_svfprintf_r+0x1400>
 800ced0:	221b      	movs	r2, #27
 800ced2:	2300      	movs	r3, #0
 800ced4:	a91e      	add	r1, sp, #120	; 0x78
 800ced6:	1852      	adds	r2, r2, r1
 800ced8:	7013      	strb	r3, [r2, #0]
 800ceda:	2201      	movs	r2, #1
 800cedc:	001e      	movs	r6, r3
 800cede:	4252      	negs	r2, r2
 800cee0:	3501      	adds	r5, #1
 800cee2:	9209      	str	r2, [sp, #36]	; 0x24
 800cee4:	9318      	str	r3, [sp, #96]	; 0x60
 800cee6:	1c6b      	adds	r3, r5, #1
 800cee8:	9313      	str	r3, [sp, #76]	; 0x4c
 800ceea:	782b      	ldrb	r3, [r5, #0]
 800ceec:	930f      	str	r3, [sp, #60]	; 0x3c
 800ceee:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800cef0:	3820      	subs	r0, #32
 800cef2:	285a      	cmp	r0, #90	; 0x5a
 800cef4:	d901      	bls.n	800cefa <_svfprintf_r+0xee>
 800cef6:	f000 fe20 	bl	800db3a <_svfprintf_r+0xd2e>
 800cefa:	f7f3 f915 	bl	8000128 <__gnu_thumb1_case_uhi>
 800cefe:	0078      	.short	0x0078
 800cf00:	061e061e 	.word	0x061e061e
 800cf04:	061e0082 	.word	0x061e0082
 800cf08:	061e061e 	.word	0x061e061e
 800cf0c:	061e005d 	.word	0x061e005d
 800cf10:	0084061e 	.word	0x0084061e
 800cf14:	061e008c 	.word	0x061e008c
 800cf18:	0091008a 	.word	0x0091008a
 800cf1c:	00b2061e 	.word	0x00b2061e
 800cf20:	00b400b4 	.word	0x00b400b4
 800cf24:	00b400b4 	.word	0x00b400b4
 800cf28:	00b400b4 	.word	0x00b400b4
 800cf2c:	00b400b4 	.word	0x00b400b4
 800cf30:	061e00b4 	.word	0x061e00b4
 800cf34:	061e061e 	.word	0x061e061e
 800cf38:	061e061e 	.word	0x061e061e
 800cf3c:	061e061e 	.word	0x061e061e
 800cf40:	061e013b 	.word	0x061e013b
 800cf44:	00f400e0 	.word	0x00f400e0
 800cf48:	013b013b 	.word	0x013b013b
 800cf4c:	061e013b 	.word	0x061e013b
 800cf50:	061e061e 	.word	0x061e061e
 800cf54:	00c7061e 	.word	0x00c7061e
 800cf58:	061e061e 	.word	0x061e061e
 800cf5c:	061e04c7 	.word	0x061e04c7
 800cf60:	061e061e 	.word	0x061e061e
 800cf64:	061e050a 	.word	0x061e050a
 800cf68:	061e052a 	.word	0x061e052a
 800cf6c:	055c061e 	.word	0x055c061e
 800cf70:	061e061e 	.word	0x061e061e
 800cf74:	061e061e 	.word	0x061e061e
 800cf78:	061e061e 	.word	0x061e061e
 800cf7c:	061e061e 	.word	0x061e061e
 800cf80:	061e013b 	.word	0x061e013b
 800cf84:	00f600e0 	.word	0x00f600e0
 800cf88:	013b013b 	.word	0x013b013b
 800cf8c:	00c9013b 	.word	0x00c9013b
 800cf90:	00dc00f6 	.word	0x00dc00f6
 800cf94:	00d5061e 	.word	0x00d5061e
 800cf98:	04a7061e 	.word	0x04a7061e
 800cf9c:	04fa04c9 	.word	0x04fa04c9
 800cfa0:	061e00dc 	.word	0x061e00dc
 800cfa4:	0080050a 	.word	0x0080050a
 800cfa8:	061e052c 	.word	0x061e052c
 800cfac:	057c061e 	.word	0x057c061e
 800cfb0:	0080061e 	.word	0x0080061e
 800cfb4:	3501      	adds	r5, #1
 800cfb6:	e765      	b.n	800ce84 <_svfprintf_r+0x78>
 800cfb8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfba:	f002 fcdd 	bl	800f978 <_localeconv_r>
 800cfbe:	6843      	ldr	r3, [r0, #4]
 800cfc0:	0018      	movs	r0, r3
 800cfc2:	931d      	str	r3, [sp, #116]	; 0x74
 800cfc4:	f7f3 f89e 	bl	8000104 <strlen>
 800cfc8:	901b      	str	r0, [sp, #108]	; 0x6c
 800cfca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfcc:	f002 fcd4 	bl	800f978 <_localeconv_r>
 800cfd0:	6883      	ldr	r3, [r0, #8]
 800cfd2:	9312      	str	r3, [sp, #72]	; 0x48
 800cfd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d011      	beq.n	800cffe <_svfprintf_r+0x1f2>
 800cfda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d00e      	beq.n	800cffe <_svfprintf_r+0x1f2>
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d00b      	beq.n	800cffe <_svfprintf_r+0x1f2>
 800cfe6:	2380      	movs	r3, #128	; 0x80
 800cfe8:	00db      	lsls	r3, r3, #3
 800cfea:	431e      	orrs	r6, r3
 800cfec:	e007      	b.n	800cffe <_svfprintf_r+0x1f2>
 800cfee:	231b      	movs	r3, #27
 800cff0:	aa1e      	add	r2, sp, #120	; 0x78
 800cff2:	189b      	adds	r3, r3, r2
 800cff4:	781a      	ldrb	r2, [r3, #0]
 800cff6:	2a00      	cmp	r2, #0
 800cff8:	d101      	bne.n	800cffe <_svfprintf_r+0x1f2>
 800cffa:	3220      	adds	r2, #32
 800cffc:	701a      	strb	r2, [r3, #0]
 800cffe:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d000:	e771      	b.n	800cee6 <_svfprintf_r+0xda>
 800d002:	2301      	movs	r3, #1
 800d004:	e7f1      	b.n	800cfea <_svfprintf_r+0x1de>
 800d006:	cc08      	ldmia	r4!, {r3}
 800d008:	9318      	str	r3, [sp, #96]	; 0x60
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	daf7      	bge.n	800cffe <_svfprintf_r+0x1f2>
 800d00e:	425b      	negs	r3, r3
 800d010:	9318      	str	r3, [sp, #96]	; 0x60
 800d012:	2304      	movs	r3, #4
 800d014:	e7e9      	b.n	800cfea <_svfprintf_r+0x1de>
 800d016:	231b      	movs	r3, #27
 800d018:	aa1e      	add	r2, sp, #120	; 0x78
 800d01a:	189b      	adds	r3, r3, r2
 800d01c:	222b      	movs	r2, #43	; 0x2b
 800d01e:	e7ed      	b.n	800cffc <_svfprintf_r+0x1f0>
 800d020:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d022:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d024:	7812      	ldrb	r2, [r2, #0]
 800d026:	3301      	adds	r3, #1
 800d028:	920f      	str	r2, [sp, #60]	; 0x3c
 800d02a:	2a2a      	cmp	r2, #42	; 0x2a
 800d02c:	d010      	beq.n	800d050 <_svfprintf_r+0x244>
 800d02e:	2200      	movs	r2, #0
 800d030:	9209      	str	r2, [sp, #36]	; 0x24
 800d032:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d034:	9313      	str	r3, [sp, #76]	; 0x4c
 800d036:	3a30      	subs	r2, #48	; 0x30
 800d038:	2a09      	cmp	r2, #9
 800d03a:	d900      	bls.n	800d03e <_svfprintf_r+0x232>
 800d03c:	e757      	b.n	800ceee <_svfprintf_r+0xe2>
 800d03e:	200a      	movs	r0, #10
 800d040:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d042:	4341      	muls	r1, r0
 800d044:	188a      	adds	r2, r1, r2
 800d046:	9209      	str	r2, [sp, #36]	; 0x24
 800d048:	781a      	ldrb	r2, [r3, #0]
 800d04a:	3301      	adds	r3, #1
 800d04c:	920f      	str	r2, [sp, #60]	; 0x3c
 800d04e:	e7f0      	b.n	800d032 <_svfprintf_r+0x226>
 800d050:	cc04      	ldmia	r4!, {r2}
 800d052:	9209      	str	r2, [sp, #36]	; 0x24
 800d054:	2a00      	cmp	r2, #0
 800d056:	da02      	bge.n	800d05e <_svfprintf_r+0x252>
 800d058:	2201      	movs	r2, #1
 800d05a:	4252      	negs	r2, r2
 800d05c:	9209      	str	r2, [sp, #36]	; 0x24
 800d05e:	9313      	str	r3, [sp, #76]	; 0x4c
 800d060:	e7cd      	b.n	800cffe <_svfprintf_r+0x1f2>
 800d062:	2380      	movs	r3, #128	; 0x80
 800d064:	e7c1      	b.n	800cfea <_svfprintf_r+0x1de>
 800d066:	2200      	movs	r2, #0
 800d068:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d06a:	9218      	str	r2, [sp, #96]	; 0x60
 800d06c:	210a      	movs	r1, #10
 800d06e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d070:	434a      	muls	r2, r1
 800d072:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d074:	3930      	subs	r1, #48	; 0x30
 800d076:	188a      	adds	r2, r1, r2
 800d078:	9218      	str	r2, [sp, #96]	; 0x60
 800d07a:	001a      	movs	r2, r3
 800d07c:	7812      	ldrb	r2, [r2, #0]
 800d07e:	3301      	adds	r3, #1
 800d080:	920f      	str	r2, [sp, #60]	; 0x3c
 800d082:	3a30      	subs	r2, #48	; 0x30
 800d084:	9313      	str	r3, [sp, #76]	; 0x4c
 800d086:	2a09      	cmp	r2, #9
 800d088:	d9f0      	bls.n	800d06c <_svfprintf_r+0x260>
 800d08a:	e730      	b.n	800ceee <_svfprintf_r+0xe2>
 800d08c:	2308      	movs	r3, #8
 800d08e:	e7ac      	b.n	800cfea <_svfprintf_r+0x1de>
 800d090:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	2b68      	cmp	r3, #104	; 0x68
 800d096:	d105      	bne.n	800d0a4 <_svfprintf_r+0x298>
 800d098:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d09a:	3301      	adds	r3, #1
 800d09c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d09e:	2380      	movs	r3, #128	; 0x80
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	e7a2      	b.n	800cfea <_svfprintf_r+0x1de>
 800d0a4:	2340      	movs	r3, #64	; 0x40
 800d0a6:	e7a0      	b.n	800cfea <_svfprintf_r+0x1de>
 800d0a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	2b6c      	cmp	r3, #108	; 0x6c
 800d0ae:	d104      	bne.n	800d0ba <_svfprintf_r+0x2ae>
 800d0b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0b6:	2320      	movs	r3, #32
 800d0b8:	e797      	b.n	800cfea <_svfprintf_r+0x1de>
 800d0ba:	2310      	movs	r3, #16
 800d0bc:	e795      	b.n	800cfea <_svfprintf_r+0x1de>
 800d0be:	0021      	movs	r1, r4
 800d0c0:	c904      	ldmia	r1!, {r2}
 800d0c2:	ab3f      	add	r3, sp, #252	; 0xfc
 800d0c4:	910d      	str	r1, [sp, #52]	; 0x34
 800d0c6:	211b      	movs	r1, #27
 800d0c8:	701a      	strb	r2, [r3, #0]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	a81e      	add	r0, sp, #120	; 0x78
 800d0ce:	1809      	adds	r1, r1, r0
 800d0d0:	700a      	strb	r2, [r1, #0]
 800d0d2:	920c      	str	r2, [sp, #48]	; 0x30
 800d0d4:	3201      	adds	r2, #1
 800d0d6:	9209      	str	r2, [sp, #36]	; 0x24
 800d0d8:	2200      	movs	r2, #0
 800d0da:	9308      	str	r3, [sp, #32]
 800d0dc:	0015      	movs	r5, r2
 800d0de:	9219      	str	r2, [sp, #100]	; 0x64
 800d0e0:	9210      	str	r2, [sp, #64]	; 0x40
 800d0e2:	9211      	str	r2, [sp, #68]	; 0x44
 800d0e4:	e1f1      	b.n	800d4ca <_svfprintf_r+0x6be>
 800d0e6:	2310      	movs	r3, #16
 800d0e8:	431e      	orrs	r6, r3
 800d0ea:	06b3      	lsls	r3, r6, #26
 800d0ec:	d531      	bpl.n	800d152 <_svfprintf_r+0x346>
 800d0ee:	2307      	movs	r3, #7
 800d0f0:	3407      	adds	r4, #7
 800d0f2:	439c      	bics	r4, r3
 800d0f4:	0022      	movs	r2, r4
 800d0f6:	ca18      	ldmia	r2!, {r3, r4}
 800d0f8:	9306      	str	r3, [sp, #24]
 800d0fa:	9407      	str	r4, [sp, #28]
 800d0fc:	920d      	str	r2, [sp, #52]	; 0x34
 800d0fe:	9a07      	ldr	r2, [sp, #28]
 800d100:	2301      	movs	r3, #1
 800d102:	2a00      	cmp	r2, #0
 800d104:	da0b      	bge.n	800d11e <_svfprintf_r+0x312>
 800d106:	9c06      	ldr	r4, [sp, #24]
 800d108:	9d07      	ldr	r5, [sp, #28]
 800d10a:	2200      	movs	r2, #0
 800d10c:	4261      	negs	r1, r4
 800d10e:	41aa      	sbcs	r2, r5
 800d110:	9106      	str	r1, [sp, #24]
 800d112:	9207      	str	r2, [sp, #28]
 800d114:	221b      	movs	r2, #27
 800d116:	a91e      	add	r1, sp, #120	; 0x78
 800d118:	1852      	adds	r2, r2, r1
 800d11a:	212d      	movs	r1, #45	; 0x2d
 800d11c:	7011      	strb	r1, [r2, #0]
 800d11e:	9907      	ldr	r1, [sp, #28]
 800d120:	9a06      	ldr	r2, [sp, #24]
 800d122:	430a      	orrs	r2, r1
 800d124:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d126:	3101      	adds	r1, #1
 800d128:	d101      	bne.n	800d12e <_svfprintf_r+0x322>
 800d12a:	f001 f87b 	bl	800e224 <_svfprintf_r+0x1418>
 800d12e:	2180      	movs	r1, #128	; 0x80
 800d130:	0034      	movs	r4, r6
 800d132:	438c      	bics	r4, r1
 800d134:	2a00      	cmp	r2, #0
 800d136:	d001      	beq.n	800d13c <_svfprintf_r+0x330>
 800d138:	f001 f879 	bl	800e22e <_svfprintf_r+0x1422>
 800d13c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d13e:	2a00      	cmp	r2, #0
 800d140:	d101      	bne.n	800d146 <_svfprintf_r+0x33a>
 800d142:	f000 fcef 	bl	800db24 <_svfprintf_r+0xd18>
 800d146:	2b01      	cmp	r3, #1
 800d148:	d001      	beq.n	800d14e <_svfprintf_r+0x342>
 800d14a:	f001 f874 	bl	800e236 <_svfprintf_r+0x142a>
 800d14e:	f000 fc79 	bl	800da44 <_svfprintf_r+0xc38>
 800d152:	0022      	movs	r2, r4
 800d154:	ca08      	ldmia	r2!, {r3}
 800d156:	920d      	str	r2, [sp, #52]	; 0x34
 800d158:	06f2      	lsls	r2, r6, #27
 800d15a:	d503      	bpl.n	800d164 <_svfprintf_r+0x358>
 800d15c:	9306      	str	r3, [sp, #24]
 800d15e:	17db      	asrs	r3, r3, #31
 800d160:	9307      	str	r3, [sp, #28]
 800d162:	e7cc      	b.n	800d0fe <_svfprintf_r+0x2f2>
 800d164:	0672      	lsls	r2, r6, #25
 800d166:	d501      	bpl.n	800d16c <_svfprintf_r+0x360>
 800d168:	b21b      	sxth	r3, r3
 800d16a:	e7f7      	b.n	800d15c <_svfprintf_r+0x350>
 800d16c:	05b2      	lsls	r2, r6, #22
 800d16e:	d5f5      	bpl.n	800d15c <_svfprintf_r+0x350>
 800d170:	b25b      	sxtb	r3, r3
 800d172:	e7f3      	b.n	800d15c <_svfprintf_r+0x350>
 800d174:	2307      	movs	r3, #7
 800d176:	3407      	adds	r4, #7
 800d178:	439c      	bics	r4, r3
 800d17a:	0022      	movs	r2, r4
 800d17c:	ca18      	ldmia	r2!, {r3, r4}
 800d17e:	920d      	str	r2, [sp, #52]	; 0x34
 800d180:	2201      	movs	r2, #1
 800d182:	9314      	str	r3, [sp, #80]	; 0x50
 800d184:	9415      	str	r4, [sp, #84]	; 0x54
 800d186:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d188:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d18a:	005c      	lsls	r4, r3, #1
 800d18c:	0864      	lsrs	r4, r4, #1
 800d18e:	0028      	movs	r0, r5
 800d190:	0021      	movs	r1, r4
 800d192:	4b3e      	ldr	r3, [pc, #248]	; (800d28c <_svfprintf_r+0x480>)
 800d194:	4252      	negs	r2, r2
 800d196:	f7f5 f8ad 	bl	80022f4 <__aeabi_dcmpun>
 800d19a:	2800      	cmp	r0, #0
 800d19c:	d126      	bne.n	800d1ec <_svfprintf_r+0x3e0>
 800d19e:	2201      	movs	r2, #1
 800d1a0:	0028      	movs	r0, r5
 800d1a2:	0021      	movs	r1, r4
 800d1a4:	4b39      	ldr	r3, [pc, #228]	; (800d28c <_svfprintf_r+0x480>)
 800d1a6:	4252      	negs	r2, r2
 800d1a8:	f7f3 f95e 	bl	8000468 <__aeabi_dcmple>
 800d1ac:	2800      	cmp	r0, #0
 800d1ae:	d11d      	bne.n	800d1ec <_svfprintf_r+0x3e0>
 800d1b0:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d1b2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	f7f3 f94c 	bl	8000454 <__aeabi_dcmplt>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	d004      	beq.n	800d1ca <_svfprintf_r+0x3be>
 800d1c0:	231b      	movs	r3, #27
 800d1c2:	aa1e      	add	r2, sp, #120	; 0x78
 800d1c4:	189b      	adds	r3, r3, r2
 800d1c6:	222d      	movs	r2, #45	; 0x2d
 800d1c8:	701a      	strb	r2, [r3, #0]
 800d1ca:	4b31      	ldr	r3, [pc, #196]	; (800d290 <_svfprintf_r+0x484>)
 800d1cc:	9308      	str	r3, [sp, #32]
 800d1ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1d0:	2b47      	cmp	r3, #71	; 0x47
 800d1d2:	dd01      	ble.n	800d1d8 <_svfprintf_r+0x3cc>
 800d1d4:	4b2f      	ldr	r3, [pc, #188]	; (800d294 <_svfprintf_r+0x488>)
 800d1d6:	9308      	str	r3, [sp, #32]
 800d1d8:	2380      	movs	r3, #128	; 0x80
 800d1da:	439e      	bics	r6, r3
 800d1dc:	2300      	movs	r3, #0
 800d1de:	930c      	str	r3, [sp, #48]	; 0x30
 800d1e0:	3303      	adds	r3, #3
 800d1e2:	9309      	str	r3, [sp, #36]	; 0x24
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	9319      	str	r3, [sp, #100]	; 0x64
 800d1e8:	f000 fc78 	bl	800dadc <_svfprintf_r+0xcd0>
 800d1ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d1ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d1f0:	0010      	movs	r0, r2
 800d1f2:	0019      	movs	r1, r3
 800d1f4:	f7f5 f87e 	bl	80022f4 <__aeabi_dcmpun>
 800d1f8:	2800      	cmp	r0, #0
 800d1fa:	d00e      	beq.n	800d21a <_svfprintf_r+0x40e>
 800d1fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	da04      	bge.n	800d20c <_svfprintf_r+0x400>
 800d202:	231b      	movs	r3, #27
 800d204:	aa1e      	add	r2, sp, #120	; 0x78
 800d206:	189b      	adds	r3, r3, r2
 800d208:	222d      	movs	r2, #45	; 0x2d
 800d20a:	701a      	strb	r2, [r3, #0]
 800d20c:	4b22      	ldr	r3, [pc, #136]	; (800d298 <_svfprintf_r+0x48c>)
 800d20e:	9308      	str	r3, [sp, #32]
 800d210:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d212:	2b47      	cmp	r3, #71	; 0x47
 800d214:	dde0      	ble.n	800d1d8 <_svfprintf_r+0x3cc>
 800d216:	4b21      	ldr	r3, [pc, #132]	; (800d29c <_svfprintf_r+0x490>)
 800d218:	e7dd      	b.n	800d1d6 <_svfprintf_r+0x3ca>
 800d21a:	2320      	movs	r3, #32
 800d21c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d21e:	439a      	bics	r2, r3
 800d220:	9210      	str	r2, [sp, #64]	; 0x40
 800d222:	2a41      	cmp	r2, #65	; 0x41
 800d224:	d123      	bne.n	800d26e <_svfprintf_r+0x462>
 800d226:	2230      	movs	r2, #48	; 0x30
 800d228:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d22a:	ab25      	add	r3, sp, #148	; 0x94
 800d22c:	701a      	strb	r2, [r3, #0]
 800d22e:	3248      	adds	r2, #72	; 0x48
 800d230:	2961      	cmp	r1, #97	; 0x61
 800d232:	d000      	beq.n	800d236 <_svfprintf_r+0x42a>
 800d234:	3a20      	subs	r2, #32
 800d236:	705a      	strb	r2, [r3, #1]
 800d238:	2302      	movs	r3, #2
 800d23a:	431e      	orrs	r6, r3
 800d23c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d23e:	2b63      	cmp	r3, #99	; 0x63
 800d240:	dd2e      	ble.n	800d2a0 <_svfprintf_r+0x494>
 800d242:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d244:	1c59      	adds	r1, r3, #1
 800d246:	f7fd f969 	bl	800a51c <_malloc_r>
 800d24a:	9008      	str	r0, [sp, #32]
 800d24c:	2800      	cmp	r0, #0
 800d24e:	d000      	beq.n	800d252 <_svfprintf_r+0x446>
 800d250:	e216      	b.n	800d680 <_svfprintf_r+0x874>
 800d252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d254:	899a      	ldrh	r2, [r3, #12]
 800d256:	2340      	movs	r3, #64	; 0x40
 800d258:	4313      	orrs	r3, r2
 800d25a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d25c:	8193      	strh	r3, [r2, #12]
 800d25e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d260:	899b      	ldrh	r3, [r3, #12]
 800d262:	065b      	lsls	r3, r3, #25
 800d264:	d400      	bmi.n	800d268 <_svfprintf_r+0x45c>
 800d266:	e5f5      	b.n	800ce54 <_svfprintf_r+0x48>
 800d268:	2301      	movs	r3, #1
 800d26a:	425b      	negs	r3, r3
 800d26c:	e5f1      	b.n	800ce52 <_svfprintf_r+0x46>
 800d26e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d270:	900c      	str	r0, [sp, #48]	; 0x30
 800d272:	3301      	adds	r3, #1
 800d274:	d100      	bne.n	800d278 <_svfprintf_r+0x46c>
 800d276:	e206      	b.n	800d686 <_svfprintf_r+0x87a>
 800d278:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d27a:	2b47      	cmp	r3, #71	; 0x47
 800d27c:	d114      	bne.n	800d2a8 <_svfprintf_r+0x49c>
 800d27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d280:	2b00      	cmp	r3, #0
 800d282:	d111      	bne.n	800d2a8 <_svfprintf_r+0x49c>
 800d284:	3301      	adds	r3, #1
 800d286:	9309      	str	r3, [sp, #36]	; 0x24
 800d288:	e00e      	b.n	800d2a8 <_svfprintf_r+0x49c>
 800d28a:	46c0      	nop			; (mov r8, r8)
 800d28c:	7fefffff 	.word	0x7fefffff
 800d290:	080144a4 	.word	0x080144a4
 800d294:	080144a8 	.word	0x080144a8
 800d298:	080144ac 	.word	0x080144ac
 800d29c:	080144b0 	.word	0x080144b0
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	930c      	str	r3, [sp, #48]	; 0x30
 800d2a4:	ab3f      	add	r3, sp, #252	; 0xfc
 800d2a6:	9308      	str	r3, [sp, #32]
 800d2a8:	2380      	movs	r3, #128	; 0x80
 800d2aa:	005b      	lsls	r3, r3, #1
 800d2ac:	4333      	orrs	r3, r6
 800d2ae:	931a      	str	r3, [sp, #104]	; 0x68
 800d2b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2b2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	db00      	blt.n	800d2ba <_svfprintf_r+0x4ae>
 800d2b8:	e1e7      	b.n	800d68a <_svfprintf_r+0x87e>
 800d2ba:	2280      	movs	r2, #128	; 0x80
 800d2bc:	0612      	lsls	r2, r2, #24
 800d2be:	4694      	mov	ip, r2
 800d2c0:	4463      	add	r3, ip
 800d2c2:	930e      	str	r3, [sp, #56]	; 0x38
 800d2c4:	232d      	movs	r3, #45	; 0x2d
 800d2c6:	9322      	str	r3, [sp, #136]	; 0x88
 800d2c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2ca:	2b41      	cmp	r3, #65	; 0x41
 800d2cc:	d000      	beq.n	800d2d0 <_svfprintf_r+0x4c4>
 800d2ce:	e1f5      	b.n	800d6bc <_svfprintf_r+0x8b0>
 800d2d0:	0028      	movs	r0, r5
 800d2d2:	aa26      	add	r2, sp, #152	; 0x98
 800d2d4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d2d6:	f002 fb73 	bl	800f9c0 <frexp>
 800d2da:	23ff      	movs	r3, #255	; 0xff
 800d2dc:	2200      	movs	r2, #0
 800d2de:	059b      	lsls	r3, r3, #22
 800d2e0:	f7f4 f9c4 	bl	800166c <__aeabi_dmul>
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	0004      	movs	r4, r0
 800d2ea:	000d      	movs	r5, r1
 800d2ec:	f7f3 f8ac 	bl	8000448 <__aeabi_dcmpeq>
 800d2f0:	2800      	cmp	r0, #0
 800d2f2:	d001      	beq.n	800d2f8 <_svfprintf_r+0x4ec>
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	9326      	str	r3, [sp, #152]	; 0x98
 800d2f8:	4bda      	ldr	r3, [pc, #872]	; (800d664 <_svfprintf_r+0x858>)
 800d2fa:	9319      	str	r3, [sp, #100]	; 0x64
 800d2fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2fe:	2b61      	cmp	r3, #97	; 0x61
 800d300:	d001      	beq.n	800d306 <_svfprintf_r+0x4fa>
 800d302:	4bd9      	ldr	r3, [pc, #868]	; (800d668 <_svfprintf_r+0x85c>)
 800d304:	9319      	str	r3, [sp, #100]	; 0x64
 800d306:	9b08      	ldr	r3, [sp, #32]
 800d308:	930e      	str	r3, [sp, #56]	; 0x38
 800d30a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d30c:	3b01      	subs	r3, #1
 800d30e:	9311      	str	r3, [sp, #68]	; 0x44
 800d310:	2200      	movs	r2, #0
 800d312:	4bd6      	ldr	r3, [pc, #856]	; (800d66c <_svfprintf_r+0x860>)
 800d314:	0020      	movs	r0, r4
 800d316:	0029      	movs	r1, r5
 800d318:	f7f4 f9a8 	bl	800166c <__aeabi_dmul>
 800d31c:	000d      	movs	r5, r1
 800d31e:	0004      	movs	r4, r0
 800d320:	f7f5 f806 	bl	8002330 <__aeabi_d2iz>
 800d324:	9021      	str	r0, [sp, #132]	; 0x84
 800d326:	f7f5 f839 	bl	800239c <__aeabi_i2d>
 800d32a:	0002      	movs	r2, r0
 800d32c:	000b      	movs	r3, r1
 800d32e:	0020      	movs	r0, r4
 800d330:	0029      	movs	r1, r5
 800d332:	f7f4 fc5d 	bl	8001bf0 <__aeabi_dsub>
 800d336:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d338:	000d      	movs	r5, r1
 800d33a:	001a      	movs	r2, r3
 800d33c:	3201      	adds	r2, #1
 800d33e:	9921      	ldr	r1, [sp, #132]	; 0x84
 800d340:	920e      	str	r2, [sp, #56]	; 0x38
 800d342:	9223      	str	r2, [sp, #140]	; 0x8c
 800d344:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d346:	0004      	movs	r4, r0
 800d348:	5c52      	ldrb	r2, [r2, r1]
 800d34a:	701a      	strb	r2, [r3, #0]
 800d34c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d34e:	9320      	str	r3, [sp, #128]	; 0x80
 800d350:	3301      	adds	r3, #1
 800d352:	d00a      	beq.n	800d36a <_svfprintf_r+0x55e>
 800d354:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d356:	2200      	movs	r2, #0
 800d358:	3b01      	subs	r3, #1
 800d35a:	9311      	str	r3, [sp, #68]	; 0x44
 800d35c:	0020      	movs	r0, r4
 800d35e:	2300      	movs	r3, #0
 800d360:	0029      	movs	r1, r5
 800d362:	f7f3 f871 	bl	8000448 <__aeabi_dcmpeq>
 800d366:	2800      	cmp	r0, #0
 800d368:	d0d2      	beq.n	800d310 <_svfprintf_r+0x504>
 800d36a:	2200      	movs	r2, #0
 800d36c:	0020      	movs	r0, r4
 800d36e:	0029      	movs	r1, r5
 800d370:	4bbf      	ldr	r3, [pc, #764]	; (800d670 <_svfprintf_r+0x864>)
 800d372:	f7f3 f883 	bl	800047c <__aeabi_dcmpgt>
 800d376:	2800      	cmp	r0, #0
 800d378:	d10c      	bne.n	800d394 <_svfprintf_r+0x588>
 800d37a:	2200      	movs	r2, #0
 800d37c:	0020      	movs	r0, r4
 800d37e:	0029      	movs	r1, r5
 800d380:	4bbb      	ldr	r3, [pc, #748]	; (800d670 <_svfprintf_r+0x864>)
 800d382:	f7f3 f861 	bl	8000448 <__aeabi_dcmpeq>
 800d386:	2800      	cmp	r0, #0
 800d388:	d100      	bne.n	800d38c <_svfprintf_r+0x580>
 800d38a:	e191      	b.n	800d6b0 <_svfprintf_r+0x8a4>
 800d38c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d38e:	07db      	lsls	r3, r3, #31
 800d390:	d400      	bmi.n	800d394 <_svfprintf_r+0x588>
 800d392:	e18d      	b.n	800d6b0 <_svfprintf_r+0x8a4>
 800d394:	2030      	movs	r0, #48	; 0x30
 800d396:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d398:	932a      	str	r3, [sp, #168]	; 0xa8
 800d39a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d39c:	7bdb      	ldrb	r3, [r3, #15]
 800d39e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800d3a0:	3a01      	subs	r2, #1
 800d3a2:	922a      	str	r2, [sp, #168]	; 0xa8
 800d3a4:	7811      	ldrb	r1, [r2, #0]
 800d3a6:	4299      	cmp	r1, r3
 800d3a8:	d100      	bne.n	800d3ac <_svfprintf_r+0x5a0>
 800d3aa:	e171      	b.n	800d690 <_svfprintf_r+0x884>
 800d3ac:	1c4b      	adds	r3, r1, #1
 800d3ae:	b2db      	uxtb	r3, r3
 800d3b0:	2939      	cmp	r1, #57	; 0x39
 800d3b2:	d101      	bne.n	800d3b8 <_svfprintf_r+0x5ac>
 800d3b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d3b6:	7a9b      	ldrb	r3, [r3, #10]
 800d3b8:	7013      	strb	r3, [r2, #0]
 800d3ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d3bc:	9a08      	ldr	r2, [sp, #32]
 800d3be:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800d3c0:	1a9b      	subs	r3, r3, r2
 800d3c2:	930e      	str	r3, [sp, #56]	; 0x38
 800d3c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d3c6:	2b47      	cmp	r3, #71	; 0x47
 800d3c8:	d000      	beq.n	800d3cc <_svfprintf_r+0x5c0>
 800d3ca:	e1c4      	b.n	800d756 <_svfprintf_r+0x94a>
 800d3cc:	1ceb      	adds	r3, r5, #3
 800d3ce:	db03      	blt.n	800d3d8 <_svfprintf_r+0x5cc>
 800d3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3d2:	42ab      	cmp	r3, r5
 800d3d4:	db00      	blt.n	800d3d8 <_svfprintf_r+0x5cc>
 800d3d6:	e1e6      	b.n	800d7a6 <_svfprintf_r+0x99a>
 800d3d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3da:	3b02      	subs	r3, #2
 800d3dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800d3de:	223c      	movs	r2, #60	; 0x3c
 800d3e0:	466b      	mov	r3, sp
 800d3e2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d3e4:	189b      	adds	r3, r3, r2
 800d3e6:	1e6c      	subs	r4, r5, #1
 800d3e8:	3a1c      	subs	r2, #28
 800d3ea:	2000      	movs	r0, #0
 800d3ec:	781b      	ldrb	r3, [r3, #0]
 800d3ee:	9426      	str	r4, [sp, #152]	; 0x98
 800d3f0:	4391      	bics	r1, r2
 800d3f2:	2941      	cmp	r1, #65	; 0x41
 800d3f4:	d102      	bne.n	800d3fc <_svfprintf_r+0x5f0>
 800d3f6:	330f      	adds	r3, #15
 800d3f8:	b2db      	uxtb	r3, r3
 800d3fa:	3001      	adds	r0, #1
 800d3fc:	a928      	add	r1, sp, #160	; 0xa0
 800d3fe:	700b      	strb	r3, [r1, #0]
 800d400:	232b      	movs	r3, #43	; 0x2b
 800d402:	2c00      	cmp	r4, #0
 800d404:	da02      	bge.n	800d40c <_svfprintf_r+0x600>
 800d406:	2401      	movs	r4, #1
 800d408:	3302      	adds	r3, #2
 800d40a:	1b64      	subs	r4, r4, r5
 800d40c:	704b      	strb	r3, [r1, #1]
 800d40e:	2c09      	cmp	r4, #9
 800d410:	dc00      	bgt.n	800d414 <_svfprintf_r+0x608>
 800d412:	e1ba      	b.n	800d78a <_svfprintf_r+0x97e>
 800d414:	2337      	movs	r3, #55	; 0x37
 800d416:	250a      	movs	r5, #10
 800d418:	aa1e      	add	r2, sp, #120	; 0x78
 800d41a:	189b      	adds	r3, r3, r2
 800d41c:	9310      	str	r3, [sp, #64]	; 0x40
 800d41e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d420:	0020      	movs	r0, r4
 800d422:	9309      	str	r3, [sp, #36]	; 0x24
 800d424:	0029      	movs	r1, r5
 800d426:	3b01      	subs	r3, #1
 800d428:	9310      	str	r3, [sp, #64]	; 0x40
 800d42a:	f7f2 fff7 	bl	800041c <__aeabi_idivmod>
 800d42e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d430:	3130      	adds	r1, #48	; 0x30
 800d432:	7019      	strb	r1, [r3, #0]
 800d434:	0020      	movs	r0, r4
 800d436:	0029      	movs	r1, r5
 800d438:	9411      	str	r4, [sp, #68]	; 0x44
 800d43a:	f7f2 ff09 	bl	8000250 <__divsi3>
 800d43e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d440:	0004      	movs	r4, r0
 800d442:	2b63      	cmp	r3, #99	; 0x63
 800d444:	dceb      	bgt.n	800d41e <_svfprintf_r+0x612>
 800d446:	222a      	movs	r2, #42	; 0x2a
 800d448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d44a:	a81e      	add	r0, sp, #120	; 0x78
 800d44c:	1e99      	subs	r1, r3, #2
 800d44e:	1812      	adds	r2, r2, r0
 800d450:	2037      	movs	r0, #55	; 0x37
 800d452:	000b      	movs	r3, r1
 800d454:	3430      	adds	r4, #48	; 0x30
 800d456:	700c      	strb	r4, [r1, #0]
 800d458:	ac1e      	add	r4, sp, #120	; 0x78
 800d45a:	1900      	adds	r0, r0, r4
 800d45c:	4283      	cmp	r3, r0
 800d45e:	d200      	bcs.n	800d462 <_svfprintf_r+0x656>
 800d460:	e18e      	b.n	800d780 <_svfprintf_r+0x974>
 800d462:	2300      	movs	r3, #0
 800d464:	4281      	cmp	r1, r0
 800d466:	d804      	bhi.n	800d472 <_svfprintf_r+0x666>
 800d468:	aa1e      	add	r2, sp, #120	; 0x78
 800d46a:	3339      	adds	r3, #57	; 0x39
 800d46c:	189b      	adds	r3, r3, r2
 800d46e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d470:	1a9b      	subs	r3, r3, r2
 800d472:	222a      	movs	r2, #42	; 0x2a
 800d474:	a91e      	add	r1, sp, #120	; 0x78
 800d476:	1852      	adds	r2, r2, r1
 800d478:	18d3      	adds	r3, r2, r3
 800d47a:	aa28      	add	r2, sp, #160	; 0xa0
 800d47c:	1a9b      	subs	r3, r3, r2
 800d47e:	931e      	str	r3, [sp, #120]	; 0x78
 800d480:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d484:	4694      	mov	ip, r2
 800d486:	4463      	add	r3, ip
 800d488:	9309      	str	r3, [sp, #36]	; 0x24
 800d48a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	dc01      	bgt.n	800d494 <_svfprintf_r+0x688>
 800d490:	07f3      	lsls	r3, r6, #31
 800d492:	d504      	bpl.n	800d49e <_svfprintf_r+0x692>
 800d494:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d498:	4694      	mov	ip, r2
 800d49a:	4463      	add	r3, ip
 800d49c:	9309      	str	r3, [sp, #36]	; 0x24
 800d49e:	2280      	movs	r2, #128	; 0x80
 800d4a0:	4b74      	ldr	r3, [pc, #464]	; (800d674 <_svfprintf_r+0x868>)
 800d4a2:	0052      	lsls	r2, r2, #1
 800d4a4:	4033      	ands	r3, r6
 800d4a6:	431a      	orrs	r2, r3
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	001d      	movs	r5, r3
 800d4ac:	921a      	str	r2, [sp, #104]	; 0x68
 800d4ae:	9310      	str	r3, [sp, #64]	; 0x40
 800d4b0:	9311      	str	r3, [sp, #68]	; 0x44
 800d4b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d4b4:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800d4b6:	9319      	str	r3, [sp, #100]	; 0x64
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d006      	beq.n	800d4ca <_svfprintf_r+0x6be>
 800d4bc:	231b      	movs	r3, #27
 800d4be:	aa1e      	add	r2, sp, #120	; 0x78
 800d4c0:	189b      	adds	r3, r3, r2
 800d4c2:	222d      	movs	r2, #45	; 0x2d
 800d4c4:	701a      	strb	r2, [r3, #0]
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	9319      	str	r3, [sp, #100]	; 0x64
 800d4ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d4cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4ce:	931a      	str	r3, [sp, #104]	; 0x68
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	da00      	bge.n	800d4d6 <_svfprintf_r+0x6ca>
 800d4d4:	921a      	str	r2, [sp, #104]	; 0x68
 800d4d6:	231b      	movs	r3, #27
 800d4d8:	aa1e      	add	r2, sp, #120	; 0x78
 800d4da:	189b      	adds	r3, r3, r2
 800d4dc:	781b      	ldrb	r3, [r3, #0]
 800d4de:	1e5a      	subs	r2, r3, #1
 800d4e0:	4193      	sbcs	r3, r2
 800d4e2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d4e4:	18d3      	adds	r3, r2, r3
 800d4e6:	931a      	str	r3, [sp, #104]	; 0x68
 800d4e8:	0032      	movs	r2, r6
 800d4ea:	2302      	movs	r3, #2
 800d4ec:	401a      	ands	r2, r3
 800d4ee:	9220      	str	r2, [sp, #128]	; 0x80
 800d4f0:	421e      	tst	r6, r3
 800d4f2:	d002      	beq.n	800d4fa <_svfprintf_r+0x6ee>
 800d4f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d4f6:	3302      	adds	r3, #2
 800d4f8:	931a      	str	r3, [sp, #104]	; 0x68
 800d4fa:	2384      	movs	r3, #132	; 0x84
 800d4fc:	0032      	movs	r2, r6
 800d4fe:	401a      	ands	r2, r3
 800d500:	9221      	str	r2, [sp, #132]	; 0x84
 800d502:	421e      	tst	r6, r3
 800d504:	d11f      	bne.n	800d546 <_svfprintf_r+0x73a>
 800d506:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d508:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d50a:	1a9c      	subs	r4, r3, r2
 800d50c:	2c00      	cmp	r4, #0
 800d50e:	dd1a      	ble.n	800d546 <_svfprintf_r+0x73a>
 800d510:	0039      	movs	r1, r7
 800d512:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d514:	4858      	ldr	r0, [pc, #352]	; (800d678 <_svfprintf_r+0x86c>)
 800d516:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d518:	3301      	adds	r3, #1
 800d51a:	3108      	adds	r1, #8
 800d51c:	6038      	str	r0, [r7, #0]
 800d51e:	2c10      	cmp	r4, #16
 800d520:	dd00      	ble.n	800d524 <_svfprintf_r+0x718>
 800d522:	e31c      	b.n	800db5e <_svfprintf_r+0xd52>
 800d524:	607c      	str	r4, [r7, #4]
 800d526:	18a4      	adds	r4, r4, r2
 800d528:	000f      	movs	r7, r1
 800d52a:	942e      	str	r4, [sp, #184]	; 0xb8
 800d52c:	932d      	str	r3, [sp, #180]	; 0xb4
 800d52e:	2b07      	cmp	r3, #7
 800d530:	dd09      	ble.n	800d546 <_svfprintf_r+0x73a>
 800d532:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d534:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d536:	aa2c      	add	r2, sp, #176	; 0xb0
 800d538:	f003 fd7e 	bl	8011038 <__ssprint_r>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d001      	beq.n	800d544 <_svfprintf_r+0x738>
 800d540:	f000 fe43 	bl	800e1ca <_svfprintf_r+0x13be>
 800d544:	af2f      	add	r7, sp, #188	; 0xbc
 800d546:	221b      	movs	r2, #27
 800d548:	a91e      	add	r1, sp, #120	; 0x78
 800d54a:	1852      	adds	r2, r2, r1
 800d54c:	7811      	ldrb	r1, [r2, #0]
 800d54e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d550:	2900      	cmp	r1, #0
 800d552:	d014      	beq.n	800d57e <_svfprintf_r+0x772>
 800d554:	603a      	str	r2, [r7, #0]
 800d556:	2201      	movs	r2, #1
 800d558:	189b      	adds	r3, r3, r2
 800d55a:	932e      	str	r3, [sp, #184]	; 0xb8
 800d55c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d55e:	607a      	str	r2, [r7, #4]
 800d560:	189b      	adds	r3, r3, r2
 800d562:	932d      	str	r3, [sp, #180]	; 0xb4
 800d564:	3708      	adds	r7, #8
 800d566:	2b07      	cmp	r3, #7
 800d568:	dd09      	ble.n	800d57e <_svfprintf_r+0x772>
 800d56a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d56c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d56e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d570:	f003 fd62 	bl	8011038 <__ssprint_r>
 800d574:	2800      	cmp	r0, #0
 800d576:	d001      	beq.n	800d57c <_svfprintf_r+0x770>
 800d578:	f000 fe27 	bl	800e1ca <_svfprintf_r+0x13be>
 800d57c:	af2f      	add	r7, sp, #188	; 0xbc
 800d57e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d580:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d582:	2a00      	cmp	r2, #0
 800d584:	d015      	beq.n	800d5b2 <_svfprintf_r+0x7a6>
 800d586:	aa25      	add	r2, sp, #148	; 0x94
 800d588:	603a      	str	r2, [r7, #0]
 800d58a:	2202      	movs	r2, #2
 800d58c:	189b      	adds	r3, r3, r2
 800d58e:	932e      	str	r3, [sp, #184]	; 0xb8
 800d590:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d592:	607a      	str	r2, [r7, #4]
 800d594:	3301      	adds	r3, #1
 800d596:	932d      	str	r3, [sp, #180]	; 0xb4
 800d598:	3708      	adds	r7, #8
 800d59a:	2b07      	cmp	r3, #7
 800d59c:	dd09      	ble.n	800d5b2 <_svfprintf_r+0x7a6>
 800d59e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d5a0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d5a2:	aa2c      	add	r2, sp, #176	; 0xb0
 800d5a4:	f003 fd48 	bl	8011038 <__ssprint_r>
 800d5a8:	2800      	cmp	r0, #0
 800d5aa:	d001      	beq.n	800d5b0 <_svfprintf_r+0x7a4>
 800d5ac:	f000 fe0d 	bl	800e1ca <_svfprintf_r+0x13be>
 800d5b0:	af2f      	add	r7, sp, #188	; 0xbc
 800d5b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5b4:	2b80      	cmp	r3, #128	; 0x80
 800d5b6:	d11f      	bne.n	800d5f8 <_svfprintf_r+0x7ec>
 800d5b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d5ba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d5bc:	1a9c      	subs	r4, r3, r2
 800d5be:	2c00      	cmp	r4, #0
 800d5c0:	dd1a      	ble.n	800d5f8 <_svfprintf_r+0x7ec>
 800d5c2:	0039      	movs	r1, r7
 800d5c4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d5c6:	482d      	ldr	r0, [pc, #180]	; (800d67c <_svfprintf_r+0x870>)
 800d5c8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	3108      	adds	r1, #8
 800d5ce:	6038      	str	r0, [r7, #0]
 800d5d0:	2c10      	cmp	r4, #16
 800d5d2:	dd00      	ble.n	800d5d6 <_svfprintf_r+0x7ca>
 800d5d4:	e2d6      	b.n	800db84 <_svfprintf_r+0xd78>
 800d5d6:	607c      	str	r4, [r7, #4]
 800d5d8:	18a4      	adds	r4, r4, r2
 800d5da:	000f      	movs	r7, r1
 800d5dc:	942e      	str	r4, [sp, #184]	; 0xb8
 800d5de:	932d      	str	r3, [sp, #180]	; 0xb4
 800d5e0:	2b07      	cmp	r3, #7
 800d5e2:	dd09      	ble.n	800d5f8 <_svfprintf_r+0x7ec>
 800d5e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d5e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d5e8:	aa2c      	add	r2, sp, #176	; 0xb0
 800d5ea:	f003 fd25 	bl	8011038 <__ssprint_r>
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	d001      	beq.n	800d5f6 <_svfprintf_r+0x7ea>
 800d5f2:	f000 fdea 	bl	800e1ca <_svfprintf_r+0x13be>
 800d5f6:	af2f      	add	r7, sp, #188	; 0xbc
 800d5f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d5fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5fc:	1a9c      	subs	r4, r3, r2
 800d5fe:	2c00      	cmp	r4, #0
 800d600:	dd1a      	ble.n	800d638 <_svfprintf_r+0x82c>
 800d602:	0039      	movs	r1, r7
 800d604:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d606:	481d      	ldr	r0, [pc, #116]	; (800d67c <_svfprintf_r+0x870>)
 800d608:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d60a:	3301      	adds	r3, #1
 800d60c:	3108      	adds	r1, #8
 800d60e:	6038      	str	r0, [r7, #0]
 800d610:	2c10      	cmp	r4, #16
 800d612:	dd00      	ble.n	800d616 <_svfprintf_r+0x80a>
 800d614:	e2c9      	b.n	800dbaa <_svfprintf_r+0xd9e>
 800d616:	18a2      	adds	r2, r4, r2
 800d618:	607c      	str	r4, [r7, #4]
 800d61a:	922e      	str	r2, [sp, #184]	; 0xb8
 800d61c:	000f      	movs	r7, r1
 800d61e:	932d      	str	r3, [sp, #180]	; 0xb4
 800d620:	2b07      	cmp	r3, #7
 800d622:	dd09      	ble.n	800d638 <_svfprintf_r+0x82c>
 800d624:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d626:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d628:	aa2c      	add	r2, sp, #176	; 0xb0
 800d62a:	f003 fd05 	bl	8011038 <__ssprint_r>
 800d62e:	2800      	cmp	r0, #0
 800d630:	d001      	beq.n	800d636 <_svfprintf_r+0x82a>
 800d632:	f000 fdca 	bl	800e1ca <_svfprintf_r+0x13be>
 800d636:	af2f      	add	r7, sp, #188	; 0xbc
 800d638:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d63a:	9319      	str	r3, [sp, #100]	; 0x64
 800d63c:	05f3      	lsls	r3, r6, #23
 800d63e:	d500      	bpl.n	800d642 <_svfprintf_r+0x836>
 800d640:	e2ce      	b.n	800dbe0 <_svfprintf_r+0xdd4>
 800d642:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d644:	9b08      	ldr	r3, [sp, #32]
 800d646:	4694      	mov	ip, r2
 800d648:	603b      	str	r3, [r7, #0]
 800d64a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d64c:	607b      	str	r3, [r7, #4]
 800d64e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d650:	4463      	add	r3, ip
 800d652:	932e      	str	r3, [sp, #184]	; 0xb8
 800d654:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d656:	3301      	adds	r3, #1
 800d658:	932d      	str	r3, [sp, #180]	; 0xb4
 800d65a:	2b07      	cmp	r3, #7
 800d65c:	dd00      	ble.n	800d660 <_svfprintf_r+0x854>
 800d65e:	e3a3      	b.n	800dda8 <_svfprintf_r+0xf9c>
 800d660:	3708      	adds	r7, #8
 800d662:	e301      	b.n	800dc68 <_svfprintf_r+0xe5c>
 800d664:	080144b4 	.word	0x080144b4
 800d668:	080144c5 	.word	0x080144c5
 800d66c:	40300000 	.word	0x40300000
 800d670:	3fe00000 	.word	0x3fe00000
 800d674:	fffffbff 	.word	0xfffffbff
 800d678:	080144d8 	.word	0x080144d8
 800d67c:	080144e8 	.word	0x080144e8
 800d680:	9b08      	ldr	r3, [sp, #32]
 800d682:	930c      	str	r3, [sp, #48]	; 0x30
 800d684:	e610      	b.n	800d2a8 <_svfprintf_r+0x49c>
 800d686:	2306      	movs	r3, #6
 800d688:	e5fd      	b.n	800d286 <_svfprintf_r+0x47a>
 800d68a:	930e      	str	r3, [sp, #56]	; 0x38
 800d68c:	2300      	movs	r3, #0
 800d68e:	e61a      	b.n	800d2c6 <_svfprintf_r+0x4ba>
 800d690:	7010      	strb	r0, [r2, #0]
 800d692:	e684      	b.n	800d39e <_svfprintf_r+0x592>
 800d694:	7018      	strb	r0, [r3, #0]
 800d696:	3301      	adds	r3, #1
 800d698:	1aca      	subs	r2, r1, r3
 800d69a:	d5fb      	bpl.n	800d694 <_svfprintf_r+0x888>
 800d69c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d69e:	2300      	movs	r3, #0
 800d6a0:	3201      	adds	r2, #1
 800d6a2:	db01      	blt.n	800d6a8 <_svfprintf_r+0x89c>
 800d6a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d6a6:	3301      	adds	r3, #1
 800d6a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6aa:	18d3      	adds	r3, r2, r3
 800d6ac:	9323      	str	r3, [sp, #140]	; 0x8c
 800d6ae:	e684      	b.n	800d3ba <_svfprintf_r+0x5ae>
 800d6b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6b2:	9920      	ldr	r1, [sp, #128]	; 0x80
 800d6b4:	2030      	movs	r0, #48	; 0x30
 800d6b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6b8:	1851      	adds	r1, r2, r1
 800d6ba:	e7ed      	b.n	800d698 <_svfprintf_r+0x88c>
 800d6bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d6be:	2303      	movs	r3, #3
 800d6c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d6c2:	2a46      	cmp	r2, #70	; 0x46
 800d6c4:	d006      	beq.n	800d6d4 <_svfprintf_r+0x8c8>
 800d6c6:	0014      	movs	r4, r2
 800d6c8:	3c45      	subs	r4, #69	; 0x45
 800d6ca:	4262      	negs	r2, r4
 800d6cc:	4154      	adcs	r4, r2
 800d6ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6d0:	3b01      	subs	r3, #1
 800d6d2:	1914      	adds	r4, r2, r4
 800d6d4:	aa2a      	add	r2, sp, #168	; 0xa8
 800d6d6:	9204      	str	r2, [sp, #16]
 800d6d8:	aa27      	add	r2, sp, #156	; 0x9c
 800d6da:	9203      	str	r2, [sp, #12]
 800d6dc:	aa26      	add	r2, sp, #152	; 0x98
 800d6de:	9202      	str	r2, [sp, #8]
 800d6e0:	9300      	str	r3, [sp, #0]
 800d6e2:	002a      	movs	r2, r5
 800d6e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6e8:	9401      	str	r4, [sp, #4]
 800d6ea:	f002 fad7 	bl	800fc9c <_dtoa_r>
 800d6ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6f0:	9008      	str	r0, [sp, #32]
 800d6f2:	2b47      	cmp	r3, #71	; 0x47
 800d6f4:	d103      	bne.n	800d6fe <_svfprintf_r+0x8f2>
 800d6f6:	07f3      	lsls	r3, r6, #31
 800d6f8:	d401      	bmi.n	800d6fe <_svfprintf_r+0x8f2>
 800d6fa:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d6fc:	e65e      	b.n	800d3bc <_svfprintf_r+0x5b0>
 800d6fe:	9b08      	ldr	r3, [sp, #32]
 800d700:	191b      	adds	r3, r3, r4
 800d702:	9311      	str	r3, [sp, #68]	; 0x44
 800d704:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d706:	2b46      	cmp	r3, #70	; 0x46
 800d708:	d112      	bne.n	800d730 <_svfprintf_r+0x924>
 800d70a:	9b08      	ldr	r3, [sp, #32]
 800d70c:	781b      	ldrb	r3, [r3, #0]
 800d70e:	2b30      	cmp	r3, #48	; 0x30
 800d710:	d10a      	bne.n	800d728 <_svfprintf_r+0x91c>
 800d712:	2200      	movs	r2, #0
 800d714:	2300      	movs	r3, #0
 800d716:	0028      	movs	r0, r5
 800d718:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d71a:	f7f2 fe95 	bl	8000448 <__aeabi_dcmpeq>
 800d71e:	2800      	cmp	r0, #0
 800d720:	d102      	bne.n	800d728 <_svfprintf_r+0x91c>
 800d722:	2301      	movs	r3, #1
 800d724:	1b1b      	subs	r3, r3, r4
 800d726:	9326      	str	r3, [sp, #152]	; 0x98
 800d728:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d72a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d72c:	18d3      	adds	r3, r2, r3
 800d72e:	9311      	str	r3, [sp, #68]	; 0x44
 800d730:	2200      	movs	r2, #0
 800d732:	2300      	movs	r3, #0
 800d734:	0028      	movs	r0, r5
 800d736:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d738:	f7f2 fe86 	bl	8000448 <__aeabi_dcmpeq>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	d001      	beq.n	800d744 <_svfprintf_r+0x938>
 800d740:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d742:	932a      	str	r3, [sp, #168]	; 0xa8
 800d744:	2230      	movs	r2, #48	; 0x30
 800d746:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d748:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d74a:	4299      	cmp	r1, r3
 800d74c:	d9d5      	bls.n	800d6fa <_svfprintf_r+0x8ee>
 800d74e:	1c59      	adds	r1, r3, #1
 800d750:	912a      	str	r1, [sp, #168]	; 0xa8
 800d752:	701a      	strb	r2, [r3, #0]
 800d754:	e7f7      	b.n	800d746 <_svfprintf_r+0x93a>
 800d756:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d758:	2b46      	cmp	r3, #70	; 0x46
 800d75a:	d000      	beq.n	800d75e <_svfprintf_r+0x952>
 800d75c:	e63f      	b.n	800d3de <_svfprintf_r+0x5d2>
 800d75e:	2201      	movs	r2, #1
 800d760:	0033      	movs	r3, r6
 800d762:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d764:	4013      	ands	r3, r2
 800d766:	430b      	orrs	r3, r1
 800d768:	2d00      	cmp	r5, #0
 800d76a:	dd2c      	ble.n	800d7c6 <_svfprintf_r+0x9ba>
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d046      	beq.n	800d7fe <_svfprintf_r+0x9f2>
 800d770:	000a      	movs	r2, r1
 800d772:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d774:	18eb      	adds	r3, r5, r3
 800d776:	18d3      	adds	r3, r2, r3
 800d778:	9309      	str	r3, [sp, #36]	; 0x24
 800d77a:	2366      	movs	r3, #102	; 0x66
 800d77c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d77e:	e030      	b.n	800d7e2 <_svfprintf_r+0x9d6>
 800d780:	781c      	ldrb	r4, [r3, #0]
 800d782:	3301      	adds	r3, #1
 800d784:	7014      	strb	r4, [r2, #0]
 800d786:	3201      	adds	r2, #1
 800d788:	e668      	b.n	800d45c <_svfprintf_r+0x650>
 800d78a:	222a      	movs	r2, #42	; 0x2a
 800d78c:	ab1e      	add	r3, sp, #120	; 0x78
 800d78e:	18d2      	adds	r2, r2, r3
 800d790:	2800      	cmp	r0, #0
 800d792:	d104      	bne.n	800d79e <_svfprintf_r+0x992>
 800d794:	2330      	movs	r3, #48	; 0x30
 800d796:	222b      	movs	r2, #43	; 0x2b
 800d798:	708b      	strb	r3, [r1, #2]
 800d79a:	ab1e      	add	r3, sp, #120	; 0x78
 800d79c:	18d2      	adds	r2, r2, r3
 800d79e:	3430      	adds	r4, #48	; 0x30
 800d7a0:	1c53      	adds	r3, r2, #1
 800d7a2:	7014      	strb	r4, [r2, #0]
 800d7a4:	e669      	b.n	800d47a <_svfprintf_r+0x66e>
 800d7a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d7a8:	42ab      	cmp	r3, r5
 800d7aa:	dd12      	ble.n	800d7d2 <_svfprintf_r+0x9c6>
 800d7ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d7ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d7b0:	4694      	mov	ip, r2
 800d7b2:	4463      	add	r3, ip
 800d7b4:	9309      	str	r3, [sp, #36]	; 0x24
 800d7b6:	2367      	movs	r3, #103	; 0x67
 800d7b8:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7ba:	2d00      	cmp	r5, #0
 800d7bc:	dc11      	bgt.n	800d7e2 <_svfprintf_r+0x9d6>
 800d7be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7c0:	1b5b      	subs	r3, r3, r5
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	e00c      	b.n	800d7e0 <_svfprintf_r+0x9d4>
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d01b      	beq.n	800d802 <_svfprintf_r+0x9f6>
 800d7ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d7cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7ce:	3301      	adds	r3, #1
 800d7d0:	e7d1      	b.n	800d776 <_svfprintf_r+0x96a>
 800d7d2:	2367      	movs	r3, #103	; 0x67
 800d7d4:	9509      	str	r5, [sp, #36]	; 0x24
 800d7d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7d8:	07f3      	lsls	r3, r6, #31
 800d7da:	d502      	bpl.n	800d7e2 <_svfprintf_r+0x9d6>
 800d7dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d7de:	18eb      	adds	r3, r5, r3
 800d7e0:	9309      	str	r3, [sp, #36]	; 0x24
 800d7e2:	2380      	movs	r3, #128	; 0x80
 800d7e4:	0032      	movs	r2, r6
 800d7e6:	00db      	lsls	r3, r3, #3
 800d7e8:	401a      	ands	r2, r3
 800d7ea:	9211      	str	r2, [sp, #68]	; 0x44
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	9210      	str	r2, [sp, #64]	; 0x40
 800d7f0:	421e      	tst	r6, r3
 800d7f2:	d100      	bne.n	800d7f6 <_svfprintf_r+0x9ea>
 800d7f4:	e65d      	b.n	800d4b2 <_svfprintf_r+0x6a6>
 800d7f6:	4295      	cmp	r5, r2
 800d7f8:	dc25      	bgt.n	800d846 <_svfprintf_r+0xa3a>
 800d7fa:	9211      	str	r2, [sp, #68]	; 0x44
 800d7fc:	e659      	b.n	800d4b2 <_svfprintf_r+0x6a6>
 800d7fe:	9509      	str	r5, [sp, #36]	; 0x24
 800d800:	e7bb      	b.n	800d77a <_svfprintf_r+0x96e>
 800d802:	2366      	movs	r3, #102	; 0x66
 800d804:	9209      	str	r2, [sp, #36]	; 0x24
 800d806:	930f      	str	r3, [sp, #60]	; 0x3c
 800d808:	e7eb      	b.n	800d7e2 <_svfprintf_r+0x9d6>
 800d80a:	42ab      	cmp	r3, r5
 800d80c:	da0e      	bge.n	800d82c <_svfprintf_r+0xa20>
 800d80e:	1aed      	subs	r5, r5, r3
 800d810:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d812:	785b      	ldrb	r3, [r3, #1]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d012      	beq.n	800d83e <_svfprintf_r+0xa32>
 800d818:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d81a:	3301      	adds	r3, #1
 800d81c:	9311      	str	r3, [sp, #68]	; 0x44
 800d81e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d820:	3301      	adds	r3, #1
 800d822:	9312      	str	r3, [sp, #72]	; 0x48
 800d824:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d826:	781b      	ldrb	r3, [r3, #0]
 800d828:	2bff      	cmp	r3, #255	; 0xff
 800d82a:	d1ee      	bne.n	800d80a <_svfprintf_r+0x9fe>
 800d82c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d82e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d830:	189b      	adds	r3, r3, r2
 800d832:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d834:	4353      	muls	r3, r2
 800d836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d838:	189b      	adds	r3, r3, r2
 800d83a:	9309      	str	r3, [sp, #36]	; 0x24
 800d83c:	e639      	b.n	800d4b2 <_svfprintf_r+0x6a6>
 800d83e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d840:	3301      	adds	r3, #1
 800d842:	9310      	str	r3, [sp, #64]	; 0x40
 800d844:	e7ee      	b.n	800d824 <_svfprintf_r+0xa18>
 800d846:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d848:	9311      	str	r3, [sp, #68]	; 0x44
 800d84a:	e7eb      	b.n	800d824 <_svfprintf_r+0xa18>
 800d84c:	1d23      	adds	r3, r4, #4
 800d84e:	930d      	str	r3, [sp, #52]	; 0x34
 800d850:	06b3      	lsls	r3, r6, #26
 800d852:	d509      	bpl.n	800d868 <_svfprintf_r+0xa5c>
 800d854:	6823      	ldr	r3, [r4, #0]
 800d856:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d858:	601a      	str	r2, [r3, #0]
 800d85a:	17d2      	asrs	r2, r2, #31
 800d85c:	605a      	str	r2, [r3, #4]
 800d85e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d860:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d862:	9308      	str	r3, [sp, #32]
 800d864:	f7ff fb0d 	bl	800ce82 <_svfprintf_r+0x76>
 800d868:	06f3      	lsls	r3, r6, #27
 800d86a:	d503      	bpl.n	800d874 <_svfprintf_r+0xa68>
 800d86c:	6823      	ldr	r3, [r4, #0]
 800d86e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d870:	601a      	str	r2, [r3, #0]
 800d872:	e7f4      	b.n	800d85e <_svfprintf_r+0xa52>
 800d874:	0673      	lsls	r3, r6, #25
 800d876:	d503      	bpl.n	800d880 <_svfprintf_r+0xa74>
 800d878:	6823      	ldr	r3, [r4, #0]
 800d87a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d87c:	801a      	strh	r2, [r3, #0]
 800d87e:	e7ee      	b.n	800d85e <_svfprintf_r+0xa52>
 800d880:	05b6      	lsls	r6, r6, #22
 800d882:	d5f3      	bpl.n	800d86c <_svfprintf_r+0xa60>
 800d884:	6823      	ldr	r3, [r4, #0]
 800d886:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d888:	701a      	strb	r2, [r3, #0]
 800d88a:	e7e8      	b.n	800d85e <_svfprintf_r+0xa52>
 800d88c:	2310      	movs	r3, #16
 800d88e:	431e      	orrs	r6, r3
 800d890:	2320      	movs	r3, #32
 800d892:	0030      	movs	r0, r6
 800d894:	4018      	ands	r0, r3
 800d896:	421e      	tst	r6, r3
 800d898:	d00f      	beq.n	800d8ba <_svfprintf_r+0xaae>
 800d89a:	3b19      	subs	r3, #25
 800d89c:	3407      	adds	r4, #7
 800d89e:	439c      	bics	r4, r3
 800d8a0:	0022      	movs	r2, r4
 800d8a2:	ca18      	ldmia	r2!, {r3, r4}
 800d8a4:	9306      	str	r3, [sp, #24]
 800d8a6:	9407      	str	r4, [sp, #28]
 800d8a8:	920d      	str	r2, [sp, #52]	; 0x34
 800d8aa:	4bc9      	ldr	r3, [pc, #804]	; (800dbd0 <_svfprintf_r+0xdc4>)
 800d8ac:	401e      	ands	r6, r3
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	221b      	movs	r2, #27
 800d8b2:	a91e      	add	r1, sp, #120	; 0x78
 800d8b4:	1852      	adds	r2, r2, r1
 800d8b6:	2100      	movs	r1, #0
 800d8b8:	e430      	b.n	800d11c <_svfprintf_r+0x310>
 800d8ba:	0022      	movs	r2, r4
 800d8bc:	ca08      	ldmia	r2!, {r3}
 800d8be:	0031      	movs	r1, r6
 800d8c0:	920d      	str	r2, [sp, #52]	; 0x34
 800d8c2:	2210      	movs	r2, #16
 800d8c4:	4011      	ands	r1, r2
 800d8c6:	4216      	tst	r6, r2
 800d8c8:	d002      	beq.n	800d8d0 <_svfprintf_r+0xac4>
 800d8ca:	9306      	str	r3, [sp, #24]
 800d8cc:	9007      	str	r0, [sp, #28]
 800d8ce:	e7ec      	b.n	800d8aa <_svfprintf_r+0xa9e>
 800d8d0:	2240      	movs	r2, #64	; 0x40
 800d8d2:	0030      	movs	r0, r6
 800d8d4:	4010      	ands	r0, r2
 800d8d6:	4216      	tst	r6, r2
 800d8d8:	d003      	beq.n	800d8e2 <_svfprintf_r+0xad6>
 800d8da:	b29b      	uxth	r3, r3
 800d8dc:	9306      	str	r3, [sp, #24]
 800d8de:	9107      	str	r1, [sp, #28]
 800d8e0:	e7e3      	b.n	800d8aa <_svfprintf_r+0xa9e>
 800d8e2:	2280      	movs	r2, #128	; 0x80
 800d8e4:	0031      	movs	r1, r6
 800d8e6:	0092      	lsls	r2, r2, #2
 800d8e8:	4011      	ands	r1, r2
 800d8ea:	4216      	tst	r6, r2
 800d8ec:	d0f6      	beq.n	800d8dc <_svfprintf_r+0xad0>
 800d8ee:	b2db      	uxtb	r3, r3
 800d8f0:	e7eb      	b.n	800d8ca <_svfprintf_r+0xabe>
 800d8f2:	0023      	movs	r3, r4
 800d8f4:	cb04      	ldmia	r3!, {r2}
 800d8f6:	49b7      	ldr	r1, [pc, #732]	; (800dbd4 <_svfprintf_r+0xdc8>)
 800d8f8:	9206      	str	r2, [sp, #24]
 800d8fa:	aa25      	add	r2, sp, #148	; 0x94
 800d8fc:	8011      	strh	r1, [r2, #0]
 800d8fe:	4ab6      	ldr	r2, [pc, #728]	; (800dbd8 <_svfprintf_r+0xdcc>)
 800d900:	930d      	str	r3, [sp, #52]	; 0x34
 800d902:	2300      	movs	r3, #0
 800d904:	921f      	str	r2, [sp, #124]	; 0x7c
 800d906:	2278      	movs	r2, #120	; 0x78
 800d908:	9307      	str	r3, [sp, #28]
 800d90a:	3302      	adds	r3, #2
 800d90c:	431e      	orrs	r6, r3
 800d90e:	920f      	str	r2, [sp, #60]	; 0x3c
 800d910:	e7ce      	b.n	800d8b0 <_svfprintf_r+0xaa4>
 800d912:	0023      	movs	r3, r4
 800d914:	cb04      	ldmia	r3!, {r2}
 800d916:	2400      	movs	r4, #0
 800d918:	930d      	str	r3, [sp, #52]	; 0x34
 800d91a:	231b      	movs	r3, #27
 800d91c:	9208      	str	r2, [sp, #32]
 800d91e:	aa1e      	add	r2, sp, #120	; 0x78
 800d920:	189b      	adds	r3, r3, r2
 800d922:	701c      	strb	r4, [r3, #0]
 800d924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d926:	3301      	adds	r3, #1
 800d928:	d00e      	beq.n	800d948 <_svfprintf_r+0xb3c>
 800d92a:	0021      	movs	r1, r4
 800d92c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d92e:	9808      	ldr	r0, [sp, #32]
 800d930:	f002 f83a 	bl	800f9a8 <memchr>
 800d934:	900c      	str	r0, [sp, #48]	; 0x30
 800d936:	42a0      	cmp	r0, r4
 800d938:	d100      	bne.n	800d93c <_svfprintf_r+0xb30>
 800d93a:	e10d      	b.n	800db58 <_svfprintf_r+0xd4c>
 800d93c:	9a08      	ldr	r2, [sp, #32]
 800d93e:	1a83      	subs	r3, r0, r2
 800d940:	9309      	str	r3, [sp, #36]	; 0x24
 800d942:	0023      	movs	r3, r4
 800d944:	940c      	str	r4, [sp, #48]	; 0x30
 800d946:	e44e      	b.n	800d1e6 <_svfprintf_r+0x3da>
 800d948:	9808      	ldr	r0, [sp, #32]
 800d94a:	f7f2 fbdb 	bl	8000104 <strlen>
 800d94e:	9009      	str	r0, [sp, #36]	; 0x24
 800d950:	e7f7      	b.n	800d942 <_svfprintf_r+0xb36>
 800d952:	2310      	movs	r3, #16
 800d954:	431e      	orrs	r6, r3
 800d956:	2320      	movs	r3, #32
 800d958:	0030      	movs	r0, r6
 800d95a:	4018      	ands	r0, r3
 800d95c:	421e      	tst	r6, r3
 800d95e:	d009      	beq.n	800d974 <_svfprintf_r+0xb68>
 800d960:	3b19      	subs	r3, #25
 800d962:	3407      	adds	r4, #7
 800d964:	439c      	bics	r4, r3
 800d966:	0022      	movs	r2, r4
 800d968:	ca18      	ldmia	r2!, {r3, r4}
 800d96a:	9306      	str	r3, [sp, #24]
 800d96c:	9407      	str	r4, [sp, #28]
 800d96e:	920d      	str	r2, [sp, #52]	; 0x34
 800d970:	2301      	movs	r3, #1
 800d972:	e79d      	b.n	800d8b0 <_svfprintf_r+0xaa4>
 800d974:	0023      	movs	r3, r4
 800d976:	cb04      	ldmia	r3!, {r2}
 800d978:	0031      	movs	r1, r6
 800d97a:	930d      	str	r3, [sp, #52]	; 0x34
 800d97c:	2310      	movs	r3, #16
 800d97e:	4019      	ands	r1, r3
 800d980:	421e      	tst	r6, r3
 800d982:	d003      	beq.n	800d98c <_svfprintf_r+0xb80>
 800d984:	9206      	str	r2, [sp, #24]
 800d986:	9007      	str	r0, [sp, #28]
 800d988:	3b0f      	subs	r3, #15
 800d98a:	e791      	b.n	800d8b0 <_svfprintf_r+0xaa4>
 800d98c:	2340      	movs	r3, #64	; 0x40
 800d98e:	0030      	movs	r0, r6
 800d990:	4018      	ands	r0, r3
 800d992:	421e      	tst	r6, r3
 800d994:	d003      	beq.n	800d99e <_svfprintf_r+0xb92>
 800d996:	b293      	uxth	r3, r2
 800d998:	9306      	str	r3, [sp, #24]
 800d99a:	9107      	str	r1, [sp, #28]
 800d99c:	e7e8      	b.n	800d970 <_svfprintf_r+0xb64>
 800d99e:	2380      	movs	r3, #128	; 0x80
 800d9a0:	0031      	movs	r1, r6
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	4019      	ands	r1, r3
 800d9a6:	421e      	tst	r6, r3
 800d9a8:	d003      	beq.n	800d9b2 <_svfprintf_r+0xba6>
 800d9aa:	b2d3      	uxtb	r3, r2
 800d9ac:	9306      	str	r3, [sp, #24]
 800d9ae:	9007      	str	r0, [sp, #28]
 800d9b0:	e7de      	b.n	800d970 <_svfprintf_r+0xb64>
 800d9b2:	9206      	str	r2, [sp, #24]
 800d9b4:	e7f1      	b.n	800d99a <_svfprintf_r+0xb8e>
 800d9b6:	4b89      	ldr	r3, [pc, #548]	; (800dbdc <_svfprintf_r+0xdd0>)
 800d9b8:	0030      	movs	r0, r6
 800d9ba:	931f      	str	r3, [sp, #124]	; 0x7c
 800d9bc:	2320      	movs	r3, #32
 800d9be:	4018      	ands	r0, r3
 800d9c0:	421e      	tst	r6, r3
 800d9c2:	d01a      	beq.n	800d9fa <_svfprintf_r+0xbee>
 800d9c4:	3b19      	subs	r3, #25
 800d9c6:	3407      	adds	r4, #7
 800d9c8:	439c      	bics	r4, r3
 800d9ca:	0022      	movs	r2, r4
 800d9cc:	ca18      	ldmia	r2!, {r3, r4}
 800d9ce:	9306      	str	r3, [sp, #24]
 800d9d0:	9407      	str	r4, [sp, #28]
 800d9d2:	920d      	str	r2, [sp, #52]	; 0x34
 800d9d4:	07f3      	lsls	r3, r6, #31
 800d9d6:	d50a      	bpl.n	800d9ee <_svfprintf_r+0xbe2>
 800d9d8:	9b06      	ldr	r3, [sp, #24]
 800d9da:	9a07      	ldr	r2, [sp, #28]
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	d006      	beq.n	800d9ee <_svfprintf_r+0xbe2>
 800d9e0:	2230      	movs	r2, #48	; 0x30
 800d9e2:	ab25      	add	r3, sp, #148	; 0x94
 800d9e4:	701a      	strb	r2, [r3, #0]
 800d9e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d9e8:	705a      	strb	r2, [r3, #1]
 800d9ea:	2302      	movs	r3, #2
 800d9ec:	431e      	orrs	r6, r3
 800d9ee:	4b78      	ldr	r3, [pc, #480]	; (800dbd0 <_svfprintf_r+0xdc4>)
 800d9f0:	401e      	ands	r6, r3
 800d9f2:	2302      	movs	r3, #2
 800d9f4:	e75c      	b.n	800d8b0 <_svfprintf_r+0xaa4>
 800d9f6:	4b78      	ldr	r3, [pc, #480]	; (800dbd8 <_svfprintf_r+0xdcc>)
 800d9f8:	e7de      	b.n	800d9b8 <_svfprintf_r+0xbac>
 800d9fa:	0023      	movs	r3, r4
 800d9fc:	cb04      	ldmia	r3!, {r2}
 800d9fe:	0031      	movs	r1, r6
 800da00:	930d      	str	r3, [sp, #52]	; 0x34
 800da02:	2310      	movs	r3, #16
 800da04:	4019      	ands	r1, r3
 800da06:	421e      	tst	r6, r3
 800da08:	d002      	beq.n	800da10 <_svfprintf_r+0xc04>
 800da0a:	9206      	str	r2, [sp, #24]
 800da0c:	9007      	str	r0, [sp, #28]
 800da0e:	e7e1      	b.n	800d9d4 <_svfprintf_r+0xbc8>
 800da10:	2340      	movs	r3, #64	; 0x40
 800da12:	0030      	movs	r0, r6
 800da14:	4018      	ands	r0, r3
 800da16:	421e      	tst	r6, r3
 800da18:	d003      	beq.n	800da22 <_svfprintf_r+0xc16>
 800da1a:	b293      	uxth	r3, r2
 800da1c:	9306      	str	r3, [sp, #24]
 800da1e:	9107      	str	r1, [sp, #28]
 800da20:	e7d8      	b.n	800d9d4 <_svfprintf_r+0xbc8>
 800da22:	2380      	movs	r3, #128	; 0x80
 800da24:	0031      	movs	r1, r6
 800da26:	009b      	lsls	r3, r3, #2
 800da28:	4019      	ands	r1, r3
 800da2a:	421e      	tst	r6, r3
 800da2c:	d002      	beq.n	800da34 <_svfprintf_r+0xc28>
 800da2e:	b2d3      	uxtb	r3, r2
 800da30:	9306      	str	r3, [sp, #24]
 800da32:	e7eb      	b.n	800da0c <_svfprintf_r+0xc00>
 800da34:	9206      	str	r2, [sp, #24]
 800da36:	e7f2      	b.n	800da1e <_svfprintf_r+0xc12>
 800da38:	9b07      	ldr	r3, [sp, #28]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d10a      	bne.n	800da54 <_svfprintf_r+0xc48>
 800da3e:	9b06      	ldr	r3, [sp, #24]
 800da40:	2b09      	cmp	r3, #9
 800da42:	d807      	bhi.n	800da54 <_svfprintf_r+0xc48>
 800da44:	23e7      	movs	r3, #231	; 0xe7
 800da46:	aa1e      	add	r2, sp, #120	; 0x78
 800da48:	189b      	adds	r3, r3, r2
 800da4a:	9a06      	ldr	r2, [sp, #24]
 800da4c:	3230      	adds	r2, #48	; 0x30
 800da4e:	701a      	strb	r2, [r3, #0]
 800da50:	f000 fc18 	bl	800e284 <_svfprintf_r+0x1478>
 800da54:	2680      	movs	r6, #128	; 0x80
 800da56:	2300      	movs	r3, #0
 800da58:	00f6      	lsls	r6, r6, #3
 800da5a:	930e      	str	r3, [sp, #56]	; 0x38
 800da5c:	ad58      	add	r5, sp, #352	; 0x160
 800da5e:	4026      	ands	r6, r4
 800da60:	220a      	movs	r2, #10
 800da62:	9806      	ldr	r0, [sp, #24]
 800da64:	9907      	ldr	r1, [sp, #28]
 800da66:	2300      	movs	r3, #0
 800da68:	f7f2 fd1c 	bl	80004a4 <__aeabi_uldivmod>
 800da6c:	1e6b      	subs	r3, r5, #1
 800da6e:	3230      	adds	r2, #48	; 0x30
 800da70:	9308      	str	r3, [sp, #32]
 800da72:	701a      	strb	r2, [r3, #0]
 800da74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da76:	900c      	str	r0, [sp, #48]	; 0x30
 800da78:	3301      	adds	r3, #1
 800da7a:	9110      	str	r1, [sp, #64]	; 0x40
 800da7c:	930e      	str	r3, [sp, #56]	; 0x38
 800da7e:	2e00      	cmp	r6, #0
 800da80:	d01d      	beq.n	800dabe <_svfprintf_r+0xcb2>
 800da82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800da86:	781b      	ldrb	r3, [r3, #0]
 800da88:	429a      	cmp	r2, r3
 800da8a:	d118      	bne.n	800dabe <_svfprintf_r+0xcb2>
 800da8c:	2aff      	cmp	r2, #255	; 0xff
 800da8e:	d016      	beq.n	800dabe <_svfprintf_r+0xcb2>
 800da90:	9b07      	ldr	r3, [sp, #28]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d102      	bne.n	800da9c <_svfprintf_r+0xc90>
 800da96:	9b06      	ldr	r3, [sp, #24]
 800da98:	2b09      	cmp	r3, #9
 800da9a:	d910      	bls.n	800dabe <_svfprintf_r+0xcb2>
 800da9c:	9b08      	ldr	r3, [sp, #32]
 800da9e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800daa0:	991d      	ldr	r1, [sp, #116]	; 0x74
 800daa2:	1a9b      	subs	r3, r3, r2
 800daa4:	0018      	movs	r0, r3
 800daa6:	9308      	str	r3, [sp, #32]
 800daa8:	f7fd ffd1 	bl	800ba4e <strncpy>
 800daac:	2200      	movs	r2, #0
 800daae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dab0:	920e      	str	r2, [sp, #56]	; 0x38
 800dab2:	785b      	ldrb	r3, [r3, #1]
 800dab4:	1e5a      	subs	r2, r3, #1
 800dab6:	4193      	sbcs	r3, r2
 800dab8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800daba:	18d3      	adds	r3, r2, r3
 800dabc:	9312      	str	r3, [sp, #72]	; 0x48
 800dabe:	9b07      	ldr	r3, [sp, #28]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d10f      	bne.n	800dae4 <_svfprintf_r+0xcd8>
 800dac4:	9b06      	ldr	r3, [sp, #24]
 800dac6:	2b09      	cmp	r3, #9
 800dac8:	d80c      	bhi.n	800dae4 <_svfprintf_r+0xcd8>
 800daca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dacc:	9a08      	ldr	r2, [sp, #32]
 800dace:	9319      	str	r3, [sp, #100]	; 0x64
 800dad0:	ab58      	add	r3, sp, #352	; 0x160
 800dad2:	1a9b      	subs	r3, r3, r2
 800dad4:	9309      	str	r3, [sp, #36]	; 0x24
 800dad6:	2300      	movs	r3, #0
 800dad8:	0026      	movs	r6, r4
 800dada:	930c      	str	r3, [sp, #48]	; 0x30
 800dadc:	001d      	movs	r5, r3
 800dade:	9310      	str	r3, [sp, #64]	; 0x40
 800dae0:	9311      	str	r3, [sp, #68]	; 0x44
 800dae2:	e4f2      	b.n	800d4ca <_svfprintf_r+0x6be>
 800dae4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dae6:	9d08      	ldr	r5, [sp, #32]
 800dae8:	9306      	str	r3, [sp, #24]
 800daea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daec:	9307      	str	r3, [sp, #28]
 800daee:	e7b7      	b.n	800da60 <_svfprintf_r+0xc54>
 800daf0:	200f      	movs	r0, #15
 800daf2:	ab58      	add	r3, sp, #352	; 0x160
 800daf4:	9308      	str	r3, [sp, #32]
 800daf6:	9b08      	ldr	r3, [sp, #32]
 800daf8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800dafa:	3b01      	subs	r3, #1
 800dafc:	9308      	str	r3, [sp, #32]
 800dafe:	9b06      	ldr	r3, [sp, #24]
 800db00:	4003      	ands	r3, r0
 800db02:	5cd3      	ldrb	r3, [r2, r3]
 800db04:	9a08      	ldr	r2, [sp, #32]
 800db06:	7013      	strb	r3, [r2, #0]
 800db08:	9b07      	ldr	r3, [sp, #28]
 800db0a:	0719      	lsls	r1, r3, #28
 800db0c:	9b06      	ldr	r3, [sp, #24]
 800db0e:	091a      	lsrs	r2, r3, #4
 800db10:	9b07      	ldr	r3, [sp, #28]
 800db12:	4311      	orrs	r1, r2
 800db14:	091b      	lsrs	r3, r3, #4
 800db16:	9307      	str	r3, [sp, #28]
 800db18:	000b      	movs	r3, r1
 800db1a:	9a07      	ldr	r2, [sp, #28]
 800db1c:	9106      	str	r1, [sp, #24]
 800db1e:	4313      	orrs	r3, r2
 800db20:	d1e9      	bne.n	800daf6 <_svfprintf_r+0xcea>
 800db22:	e7d2      	b.n	800daca <_svfprintf_r+0xcbe>
 800db24:	aa58      	add	r2, sp, #352	; 0x160
 800db26:	9208      	str	r2, [sp, #32]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d1ce      	bne.n	800daca <_svfprintf_r+0xcbe>
 800db2c:	07f6      	lsls	r6, r6, #31
 800db2e:	d5cc      	bpl.n	800daca <_svfprintf_r+0xcbe>
 800db30:	aa1e      	add	r2, sp, #120	; 0x78
 800db32:	33e7      	adds	r3, #231	; 0xe7
 800db34:	189b      	adds	r3, r3, r2
 800db36:	2230      	movs	r2, #48	; 0x30
 800db38:	e789      	b.n	800da4e <_svfprintf_r+0xc42>
 800db3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d100      	bne.n	800db42 <_svfprintf_r+0xd36>
 800db40:	e364      	b.n	800e20c <_svfprintf_r+0x1400>
 800db42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800db44:	211b      	movs	r1, #27
 800db46:	ab3f      	add	r3, sp, #252	; 0xfc
 800db48:	701a      	strb	r2, [r3, #0]
 800db4a:	2200      	movs	r2, #0
 800db4c:	a81e      	add	r0, sp, #120	; 0x78
 800db4e:	1809      	adds	r1, r1, r0
 800db50:	700a      	strb	r2, [r1, #0]
 800db52:	940d      	str	r4, [sp, #52]	; 0x34
 800db54:	f7ff fabd 	bl	800d0d2 <_svfprintf_r+0x2c6>
 800db58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db5a:	f7ff fb44 	bl	800d1e6 <_svfprintf_r+0x3da>
 800db5e:	2010      	movs	r0, #16
 800db60:	1812      	adds	r2, r2, r0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	922e      	str	r2, [sp, #184]	; 0xb8
 800db66:	932d      	str	r3, [sp, #180]	; 0xb4
 800db68:	2b07      	cmp	r3, #7
 800db6a:	dd08      	ble.n	800db7e <_svfprintf_r+0xd72>
 800db6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db6e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db70:	aa2c      	add	r2, sp, #176	; 0xb0
 800db72:	f003 fa61 	bl	8011038 <__ssprint_r>
 800db76:	2800      	cmp	r0, #0
 800db78:	d000      	beq.n	800db7c <_svfprintf_r+0xd70>
 800db7a:	e326      	b.n	800e1ca <_svfprintf_r+0x13be>
 800db7c:	a92f      	add	r1, sp, #188	; 0xbc
 800db7e:	000f      	movs	r7, r1
 800db80:	3c10      	subs	r4, #16
 800db82:	e4c5      	b.n	800d510 <_svfprintf_r+0x704>
 800db84:	2010      	movs	r0, #16
 800db86:	1812      	adds	r2, r2, r0
 800db88:	6078      	str	r0, [r7, #4]
 800db8a:	922e      	str	r2, [sp, #184]	; 0xb8
 800db8c:	932d      	str	r3, [sp, #180]	; 0xb4
 800db8e:	2b07      	cmp	r3, #7
 800db90:	dd08      	ble.n	800dba4 <_svfprintf_r+0xd98>
 800db92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db94:	980a      	ldr	r0, [sp, #40]	; 0x28
 800db96:	aa2c      	add	r2, sp, #176	; 0xb0
 800db98:	f003 fa4e 	bl	8011038 <__ssprint_r>
 800db9c:	2800      	cmp	r0, #0
 800db9e:	d000      	beq.n	800dba2 <_svfprintf_r+0xd96>
 800dba0:	e313      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dba2:	a92f      	add	r1, sp, #188	; 0xbc
 800dba4:	000f      	movs	r7, r1
 800dba6:	3c10      	subs	r4, #16
 800dba8:	e50b      	b.n	800d5c2 <_svfprintf_r+0x7b6>
 800dbaa:	2010      	movs	r0, #16
 800dbac:	1812      	adds	r2, r2, r0
 800dbae:	6078      	str	r0, [r7, #4]
 800dbb0:	922e      	str	r2, [sp, #184]	; 0xb8
 800dbb2:	932d      	str	r3, [sp, #180]	; 0xb4
 800dbb4:	2b07      	cmp	r3, #7
 800dbb6:	dd08      	ble.n	800dbca <_svfprintf_r+0xdbe>
 800dbb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dbba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dbbc:	aa2c      	add	r2, sp, #176	; 0xb0
 800dbbe:	f003 fa3b 	bl	8011038 <__ssprint_r>
 800dbc2:	2800      	cmp	r0, #0
 800dbc4:	d000      	beq.n	800dbc8 <_svfprintf_r+0xdbc>
 800dbc6:	e300      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dbc8:	a92f      	add	r1, sp, #188	; 0xbc
 800dbca:	000f      	movs	r7, r1
 800dbcc:	3c10      	subs	r4, #16
 800dbce:	e518      	b.n	800d602 <_svfprintf_r+0x7f6>
 800dbd0:	fffffbff 	.word	0xfffffbff
 800dbd4:	00007830 	.word	0x00007830
 800dbd8:	080144b4 	.word	0x080144b4
 800dbdc:	080144c5 	.word	0x080144c5
 800dbe0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbe2:	2b65      	cmp	r3, #101	; 0x65
 800dbe4:	dc00      	bgt.n	800dbe8 <_svfprintf_r+0xddc>
 800dbe6:	e241      	b.n	800e06c <_svfprintf_r+0x1260>
 800dbe8:	9814      	ldr	r0, [sp, #80]	; 0x50
 800dbea:	9915      	ldr	r1, [sp, #84]	; 0x54
 800dbec:	2200      	movs	r2, #0
 800dbee:	2300      	movs	r3, #0
 800dbf0:	f7f2 fc2a 	bl	8000448 <__aeabi_dcmpeq>
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	d077      	beq.n	800dce8 <_svfprintf_r+0xedc>
 800dbf8:	4bca      	ldr	r3, [pc, #808]	; (800df24 <_svfprintf_r+0x1118>)
 800dbfa:	603b      	str	r3, [r7, #0]
 800dbfc:	2301      	movs	r3, #1
 800dbfe:	607b      	str	r3, [r7, #4]
 800dc00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc02:	3708      	adds	r7, #8
 800dc04:	3301      	adds	r3, #1
 800dc06:	932e      	str	r3, [sp, #184]	; 0xb8
 800dc08:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc0e:	2b07      	cmp	r3, #7
 800dc10:	dd08      	ble.n	800dc24 <_svfprintf_r+0xe18>
 800dc12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc14:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc16:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc18:	f003 fa0e 	bl	8011038 <__ssprint_r>
 800dc1c:	2800      	cmp	r0, #0
 800dc1e:	d000      	beq.n	800dc22 <_svfprintf_r+0xe16>
 800dc20:	e2d3      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dc22:	af2f      	add	r7, sp, #188	; 0xbc
 800dc24:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dc26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	db01      	blt.n	800dc30 <_svfprintf_r+0xe24>
 800dc2c:	07f3      	lsls	r3, r6, #31
 800dc2e:	d51b      	bpl.n	800dc68 <_svfprintf_r+0xe5c>
 800dc30:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dc32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dc34:	603b      	str	r3, [r7, #0]
 800dc36:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dc38:	607b      	str	r3, [r7, #4]
 800dc3a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dc3c:	3708      	adds	r7, #8
 800dc3e:	189b      	adds	r3, r3, r2
 800dc40:	932e      	str	r3, [sp, #184]	; 0xb8
 800dc42:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dc44:	3301      	adds	r3, #1
 800dc46:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc48:	2b07      	cmp	r3, #7
 800dc4a:	dd08      	ble.n	800dc5e <_svfprintf_r+0xe52>
 800dc4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc4e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc50:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc52:	f003 f9f1 	bl	8011038 <__ssprint_r>
 800dc56:	2800      	cmp	r0, #0
 800dc58:	d000      	beq.n	800dc5c <_svfprintf_r+0xe50>
 800dc5a:	e2b6      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dc5c:	af2f      	add	r7, sp, #188	; 0xbc
 800dc5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc60:	2510      	movs	r5, #16
 800dc62:	1e5c      	subs	r4, r3, #1
 800dc64:	2c00      	cmp	r4, #0
 800dc66:	dc2e      	bgt.n	800dcc6 <_svfprintf_r+0xeba>
 800dc68:	0776      	lsls	r6, r6, #29
 800dc6a:	d500      	bpl.n	800dc6e <_svfprintf_r+0xe62>
 800dc6c:	e290      	b.n	800e190 <_svfprintf_r+0x1384>
 800dc6e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dc70:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dc72:	4293      	cmp	r3, r2
 800dc74:	da00      	bge.n	800dc78 <_svfprintf_r+0xe6c>
 800dc76:	0013      	movs	r3, r2
 800dc78:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dc7a:	18d3      	adds	r3, r2, r3
 800dc7c:	9317      	str	r3, [sp, #92]	; 0x5c
 800dc7e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d007      	beq.n	800dc94 <_svfprintf_r+0xe88>
 800dc84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc86:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dc88:	aa2c      	add	r2, sp, #176	; 0xb0
 800dc8a:	f003 f9d5 	bl	8011038 <__ssprint_r>
 800dc8e:	2800      	cmp	r0, #0
 800dc90:	d000      	beq.n	800dc94 <_svfprintf_r+0xe88>
 800dc92:	e29a      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dc94:	2300      	movs	r3, #0
 800dc96:	932d      	str	r3, [sp, #180]	; 0xb4
 800dc98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d000      	beq.n	800dca0 <_svfprintf_r+0xe94>
 800dc9e:	e2b0      	b.n	800e202 <_svfprintf_r+0x13f6>
 800dca0:	af2f      	add	r7, sp, #188	; 0xbc
 800dca2:	e5dc      	b.n	800d85e <_svfprintf_r+0xa52>
 800dca4:	3210      	adds	r2, #16
 800dca6:	607d      	str	r5, [r7, #4]
 800dca8:	922e      	str	r2, [sp, #184]	; 0xb8
 800dcaa:	932d      	str	r3, [sp, #180]	; 0xb4
 800dcac:	2b07      	cmp	r3, #7
 800dcae:	dd08      	ble.n	800dcc2 <_svfprintf_r+0xeb6>
 800dcb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dcb2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dcb4:	aa2c      	add	r2, sp, #176	; 0xb0
 800dcb6:	f003 f9bf 	bl	8011038 <__ssprint_r>
 800dcba:	2800      	cmp	r0, #0
 800dcbc:	d000      	beq.n	800dcc0 <_svfprintf_r+0xeb4>
 800dcbe:	e284      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dcc0:	a92f      	add	r1, sp, #188	; 0xbc
 800dcc2:	000f      	movs	r7, r1
 800dcc4:	3c10      	subs	r4, #16
 800dcc6:	0039      	movs	r1, r7
 800dcc8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dcca:	4897      	ldr	r0, [pc, #604]	; (800df28 <_svfprintf_r+0x111c>)
 800dccc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dcce:	3301      	adds	r3, #1
 800dcd0:	3108      	adds	r1, #8
 800dcd2:	6038      	str	r0, [r7, #0]
 800dcd4:	2c10      	cmp	r4, #16
 800dcd6:	dce5      	bgt.n	800dca4 <_svfprintf_r+0xe98>
 800dcd8:	607c      	str	r4, [r7, #4]
 800dcda:	18a4      	adds	r4, r4, r2
 800dcdc:	942e      	str	r4, [sp, #184]	; 0xb8
 800dcde:	000f      	movs	r7, r1
 800dce0:	932d      	str	r3, [sp, #180]	; 0xb4
 800dce2:	2b07      	cmp	r3, #7
 800dce4:	ddc0      	ble.n	800dc68 <_svfprintf_r+0xe5c>
 800dce6:	e05f      	b.n	800dda8 <_svfprintf_r+0xf9c>
 800dce8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	dc78      	bgt.n	800dde0 <_svfprintf_r+0xfd4>
 800dcee:	4b8d      	ldr	r3, [pc, #564]	; (800df24 <_svfprintf_r+0x1118>)
 800dcf0:	603b      	str	r3, [r7, #0]
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	607b      	str	r3, [r7, #4]
 800dcf6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dcf8:	3708      	adds	r7, #8
 800dcfa:	3301      	adds	r3, #1
 800dcfc:	932e      	str	r3, [sp, #184]	; 0xb8
 800dcfe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd00:	3301      	adds	r3, #1
 800dd02:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd04:	2b07      	cmp	r3, #7
 800dd06:	dd08      	ble.n	800dd1a <_svfprintf_r+0xf0e>
 800dd08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd0a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd0c:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd0e:	f003 f993 	bl	8011038 <__ssprint_r>
 800dd12:	2800      	cmp	r0, #0
 800dd14:	d000      	beq.n	800dd18 <_svfprintf_r+0xf0c>
 800dd16:	e258      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dd18:	af2f      	add	r7, sp, #188	; 0xbc
 800dd1a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dd1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dd1e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd20:	430b      	orrs	r3, r1
 800dd22:	2101      	movs	r1, #1
 800dd24:	4031      	ands	r1, r6
 800dd26:	430b      	orrs	r3, r1
 800dd28:	d09e      	beq.n	800dc68 <_svfprintf_r+0xe5c>
 800dd2a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dd2c:	603b      	str	r3, [r7, #0]
 800dd2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dd30:	607b      	str	r3, [r7, #4]
 800dd32:	189a      	adds	r2, r3, r2
 800dd34:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd36:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd38:	3301      	adds	r3, #1
 800dd3a:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd3c:	3708      	adds	r7, #8
 800dd3e:	2b07      	cmp	r3, #7
 800dd40:	dd08      	ble.n	800dd54 <_svfprintf_r+0xf48>
 800dd42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd44:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd46:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd48:	f003 f976 	bl	8011038 <__ssprint_r>
 800dd4c:	2800      	cmp	r0, #0
 800dd4e:	d000      	beq.n	800dd52 <_svfprintf_r+0xf46>
 800dd50:	e23b      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dd52:	af2f      	add	r7, sp, #188	; 0xbc
 800dd54:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800dd56:	2c00      	cmp	r4, #0
 800dd58:	da19      	bge.n	800dd8e <_svfprintf_r+0xf82>
 800dd5a:	0038      	movs	r0, r7
 800dd5c:	2510      	movs	r5, #16
 800dd5e:	4264      	negs	r4, r4
 800dd60:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800dd62:	4a71      	ldr	r2, [pc, #452]	; (800df28 <_svfprintf_r+0x111c>)
 800dd64:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dd66:	3101      	adds	r1, #1
 800dd68:	3708      	adds	r7, #8
 800dd6a:	6002      	str	r2, [r0, #0]
 800dd6c:	2c10      	cmp	r4, #16
 800dd6e:	dc25      	bgt.n	800ddbc <_svfprintf_r+0xfb0>
 800dd70:	6044      	str	r4, [r0, #4]
 800dd72:	18e4      	adds	r4, r4, r3
 800dd74:	942e      	str	r4, [sp, #184]	; 0xb8
 800dd76:	912d      	str	r1, [sp, #180]	; 0xb4
 800dd78:	2907      	cmp	r1, #7
 800dd7a:	dd08      	ble.n	800dd8e <_svfprintf_r+0xf82>
 800dd7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd7e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd80:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd82:	f003 f959 	bl	8011038 <__ssprint_r>
 800dd86:	2800      	cmp	r0, #0
 800dd88:	d000      	beq.n	800dd8c <_svfprintf_r+0xf80>
 800dd8a:	e21e      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dd8c:	af2f      	add	r7, sp, #188	; 0xbc
 800dd8e:	9b08      	ldr	r3, [sp, #32]
 800dd90:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd92:	603b      	str	r3, [r7, #0]
 800dd94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd96:	18d2      	adds	r2, r2, r3
 800dd98:	922e      	str	r2, [sp, #184]	; 0xb8
 800dd9a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800dd9c:	607b      	str	r3, [r7, #4]
 800dd9e:	3201      	adds	r2, #1
 800dda0:	922d      	str	r2, [sp, #180]	; 0xb4
 800dda2:	2a07      	cmp	r2, #7
 800dda4:	dc00      	bgt.n	800dda8 <_svfprintf_r+0xf9c>
 800dda6:	e45b      	b.n	800d660 <_svfprintf_r+0x854>
 800dda8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddaa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddac:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddae:	f003 f943 	bl	8011038 <__ssprint_r>
 800ddb2:	2800      	cmp	r0, #0
 800ddb4:	d000      	beq.n	800ddb8 <_svfprintf_r+0xfac>
 800ddb6:	e208      	b.n	800e1ca <_svfprintf_r+0x13be>
 800ddb8:	af2f      	add	r7, sp, #188	; 0xbc
 800ddba:	e755      	b.n	800dc68 <_svfprintf_r+0xe5c>
 800ddbc:	3310      	adds	r3, #16
 800ddbe:	6045      	str	r5, [r0, #4]
 800ddc0:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddc2:	912d      	str	r1, [sp, #180]	; 0xb4
 800ddc4:	2907      	cmp	r1, #7
 800ddc6:	dd08      	ble.n	800ddda <_svfprintf_r+0xfce>
 800ddc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddcc:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddce:	f003 f933 	bl	8011038 <__ssprint_r>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	d000      	beq.n	800ddd8 <_svfprintf_r+0xfcc>
 800ddd6:	e1f8      	b.n	800e1ca <_svfprintf_r+0x13be>
 800ddd8:	af2f      	add	r7, sp, #188	; 0xbc
 800ddda:	0038      	movs	r0, r7
 800dddc:	3c10      	subs	r4, #16
 800ddde:	e7bf      	b.n	800dd60 <_svfprintf_r+0xf54>
 800dde0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dde2:	002c      	movs	r4, r5
 800dde4:	429d      	cmp	r5, r3
 800dde6:	dd00      	ble.n	800ddea <_svfprintf_r+0xfde>
 800dde8:	001c      	movs	r4, r3
 800ddea:	2c00      	cmp	r4, #0
 800ddec:	dd14      	ble.n	800de18 <_svfprintf_r+0x100c>
 800ddee:	9b08      	ldr	r3, [sp, #32]
 800ddf0:	607c      	str	r4, [r7, #4]
 800ddf2:	603b      	str	r3, [r7, #0]
 800ddf4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ddf6:	3708      	adds	r7, #8
 800ddf8:	18e3      	adds	r3, r4, r3
 800ddfa:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddfc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ddfe:	3301      	adds	r3, #1
 800de00:	932d      	str	r3, [sp, #180]	; 0xb4
 800de02:	2b07      	cmp	r3, #7
 800de04:	dd08      	ble.n	800de18 <_svfprintf_r+0x100c>
 800de06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de0a:	aa2c      	add	r2, sp, #176	; 0xb0
 800de0c:	f003 f914 	bl	8011038 <__ssprint_r>
 800de10:	2800      	cmp	r0, #0
 800de12:	d000      	beq.n	800de16 <_svfprintf_r+0x100a>
 800de14:	e1d9      	b.n	800e1ca <_svfprintf_r+0x13be>
 800de16:	af2f      	add	r7, sp, #188	; 0xbc
 800de18:	43e3      	mvns	r3, r4
 800de1a:	17db      	asrs	r3, r3, #31
 800de1c:	401c      	ands	r4, r3
 800de1e:	1b2c      	subs	r4, r5, r4
 800de20:	2c00      	cmp	r4, #0
 800de22:	dd18      	ble.n	800de56 <_svfprintf_r+0x104a>
 800de24:	0039      	movs	r1, r7
 800de26:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de28:	483f      	ldr	r0, [pc, #252]	; (800df28 <_svfprintf_r+0x111c>)
 800de2a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de2c:	3301      	adds	r3, #1
 800de2e:	3108      	adds	r1, #8
 800de30:	6038      	str	r0, [r7, #0]
 800de32:	2c10      	cmp	r4, #16
 800de34:	dc7a      	bgt.n	800df2c <_svfprintf_r+0x1120>
 800de36:	607c      	str	r4, [r7, #4]
 800de38:	18a4      	adds	r4, r4, r2
 800de3a:	000f      	movs	r7, r1
 800de3c:	942e      	str	r4, [sp, #184]	; 0xb8
 800de3e:	932d      	str	r3, [sp, #180]	; 0xb4
 800de40:	2b07      	cmp	r3, #7
 800de42:	dd08      	ble.n	800de56 <_svfprintf_r+0x104a>
 800de44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de46:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de48:	aa2c      	add	r2, sp, #176	; 0xb0
 800de4a:	f003 f8f5 	bl	8011038 <__ssprint_r>
 800de4e:	2800      	cmp	r0, #0
 800de50:	d000      	beq.n	800de54 <_svfprintf_r+0x1048>
 800de52:	e1ba      	b.n	800e1ca <_svfprintf_r+0x13be>
 800de54:	af2f      	add	r7, sp, #188	; 0xbc
 800de56:	9b08      	ldr	r3, [sp, #32]
 800de58:	195d      	adds	r5, r3, r5
 800de5a:	0573      	lsls	r3, r6, #21
 800de5c:	d50b      	bpl.n	800de76 <_svfprintf_r+0x106a>
 800de5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800de60:	2b00      	cmp	r3, #0
 800de62:	d176      	bne.n	800df52 <_svfprintf_r+0x1146>
 800de64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de66:	2b00      	cmp	r3, #0
 800de68:	d176      	bne.n	800df58 <_svfprintf_r+0x114c>
 800de6a:	9b08      	ldr	r3, [sp, #32]
 800de6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de6e:	189b      	adds	r3, r3, r2
 800de70:	429d      	cmp	r5, r3
 800de72:	d900      	bls.n	800de76 <_svfprintf_r+0x106a>
 800de74:	001d      	movs	r5, r3
 800de76:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800de78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de7a:	4293      	cmp	r3, r2
 800de7c:	db01      	blt.n	800de82 <_svfprintf_r+0x1076>
 800de7e:	07f3      	lsls	r3, r6, #31
 800de80:	d516      	bpl.n	800deb0 <_svfprintf_r+0x10a4>
 800de82:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800de84:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800de86:	603b      	str	r3, [r7, #0]
 800de88:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800de8a:	607b      	str	r3, [r7, #4]
 800de8c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de8e:	3708      	adds	r7, #8
 800de90:	189b      	adds	r3, r3, r2
 800de92:	932e      	str	r3, [sp, #184]	; 0xb8
 800de94:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de96:	3301      	adds	r3, #1
 800de98:	932d      	str	r3, [sp, #180]	; 0xb4
 800de9a:	2b07      	cmp	r3, #7
 800de9c:	dd08      	ble.n	800deb0 <_svfprintf_r+0x10a4>
 800de9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dea0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dea2:	aa2c      	add	r2, sp, #176	; 0xb0
 800dea4:	f003 f8c8 	bl	8011038 <__ssprint_r>
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d000      	beq.n	800deae <_svfprintf_r+0x10a2>
 800deac:	e18d      	b.n	800e1ca <_svfprintf_r+0x13be>
 800deae:	af2f      	add	r7, sp, #188	; 0xbc
 800deb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800deb2:	9b08      	ldr	r3, [sp, #32]
 800deb4:	4694      	mov	ip, r2
 800deb6:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800deb8:	4463      	add	r3, ip
 800deba:	1b5b      	subs	r3, r3, r5
 800debc:	1b14      	subs	r4, r2, r4
 800debe:	429c      	cmp	r4, r3
 800dec0:	dd00      	ble.n	800dec4 <_svfprintf_r+0x10b8>
 800dec2:	001c      	movs	r4, r3
 800dec4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dec6:	2c00      	cmp	r4, #0
 800dec8:	dd12      	ble.n	800def0 <_svfprintf_r+0x10e4>
 800deca:	18e3      	adds	r3, r4, r3
 800decc:	932e      	str	r3, [sp, #184]	; 0xb8
 800dece:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ded0:	603d      	str	r5, [r7, #0]
 800ded2:	3301      	adds	r3, #1
 800ded4:	607c      	str	r4, [r7, #4]
 800ded6:	932d      	str	r3, [sp, #180]	; 0xb4
 800ded8:	3708      	adds	r7, #8
 800deda:	2b07      	cmp	r3, #7
 800dedc:	dd08      	ble.n	800def0 <_svfprintf_r+0x10e4>
 800dede:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dee0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dee2:	aa2c      	add	r2, sp, #176	; 0xb0
 800dee4:	f003 f8a8 	bl	8011038 <__ssprint_r>
 800dee8:	2800      	cmp	r0, #0
 800deea:	d000      	beq.n	800deee <_svfprintf_r+0x10e2>
 800deec:	e16d      	b.n	800e1ca <_svfprintf_r+0x13be>
 800deee:	af2f      	add	r7, sp, #188	; 0xbc
 800def0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800def2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800def4:	2510      	movs	r5, #16
 800def6:	1ad3      	subs	r3, r2, r3
 800def8:	43e2      	mvns	r2, r4
 800defa:	17d2      	asrs	r2, r2, #31
 800defc:	4014      	ands	r4, r2
 800defe:	1b1c      	subs	r4, r3, r4
 800df00:	2c00      	cmp	r4, #0
 800df02:	dc00      	bgt.n	800df06 <_svfprintf_r+0x10fa>
 800df04:	e6b0      	b.n	800dc68 <_svfprintf_r+0xe5c>
 800df06:	0039      	movs	r1, r7
 800df08:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df0a:	4807      	ldr	r0, [pc, #28]	; (800df28 <_svfprintf_r+0x111c>)
 800df0c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800df0e:	3301      	adds	r3, #1
 800df10:	3108      	adds	r1, #8
 800df12:	6038      	str	r0, [r7, #0]
 800df14:	2c10      	cmp	r4, #16
 800df16:	dd00      	ble.n	800df1a <_svfprintf_r+0x110e>
 800df18:	e096      	b.n	800e048 <_svfprintf_r+0x123c>
 800df1a:	1912      	adds	r2, r2, r4
 800df1c:	607c      	str	r4, [r7, #4]
 800df1e:	922e      	str	r2, [sp, #184]	; 0xb8
 800df20:	e6dd      	b.n	800dcde <_svfprintf_r+0xed2>
 800df22:	46c0      	nop			; (mov r8, r8)
 800df24:	080144d6 	.word	0x080144d6
 800df28:	080144e8 	.word	0x080144e8
 800df2c:	2010      	movs	r0, #16
 800df2e:	1812      	adds	r2, r2, r0
 800df30:	6078      	str	r0, [r7, #4]
 800df32:	922e      	str	r2, [sp, #184]	; 0xb8
 800df34:	932d      	str	r3, [sp, #180]	; 0xb4
 800df36:	2b07      	cmp	r3, #7
 800df38:	dd08      	ble.n	800df4c <_svfprintf_r+0x1140>
 800df3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df3c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df3e:	aa2c      	add	r2, sp, #176	; 0xb0
 800df40:	f003 f87a 	bl	8011038 <__ssprint_r>
 800df44:	2800      	cmp	r0, #0
 800df46:	d000      	beq.n	800df4a <_svfprintf_r+0x113e>
 800df48:	e13f      	b.n	800e1ca <_svfprintf_r+0x13be>
 800df4a:	a92f      	add	r1, sp, #188	; 0xbc
 800df4c:	000f      	movs	r7, r1
 800df4e:	3c10      	subs	r4, #16
 800df50:	e768      	b.n	800de24 <_svfprintf_r+0x1018>
 800df52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df54:	2b00      	cmp	r3, #0
 800df56:	d05d      	beq.n	800e014 <_svfprintf_r+0x1208>
 800df58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df5a:	3b01      	subs	r3, #1
 800df5c:	9310      	str	r3, [sp, #64]	; 0x40
 800df5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800df60:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800df62:	603b      	str	r3, [r7, #0]
 800df64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800df66:	607b      	str	r3, [r7, #4]
 800df68:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800df6a:	3708      	adds	r7, #8
 800df6c:	189b      	adds	r3, r3, r2
 800df6e:	932e      	str	r3, [sp, #184]	; 0xb8
 800df70:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df72:	3301      	adds	r3, #1
 800df74:	932d      	str	r3, [sp, #180]	; 0xb4
 800df76:	2b07      	cmp	r3, #7
 800df78:	dd08      	ble.n	800df8c <_svfprintf_r+0x1180>
 800df7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df7c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df7e:	aa2c      	add	r2, sp, #176	; 0xb0
 800df80:	f003 f85a 	bl	8011038 <__ssprint_r>
 800df84:	2800      	cmp	r0, #0
 800df86:	d000      	beq.n	800df8a <_svfprintf_r+0x117e>
 800df88:	e11f      	b.n	800e1ca <_svfprintf_r+0x13be>
 800df8a:	af2f      	add	r7, sp, #188	; 0xbc
 800df8c:	9b08      	ldr	r3, [sp, #32]
 800df8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df90:	189c      	adds	r4, r3, r2
 800df92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df94:	1b64      	subs	r4, r4, r5
 800df96:	781b      	ldrb	r3, [r3, #0]
 800df98:	429c      	cmp	r4, r3
 800df9a:	dd00      	ble.n	800df9e <_svfprintf_r+0x1192>
 800df9c:	001c      	movs	r4, r3
 800df9e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dfa0:	2c00      	cmp	r4, #0
 800dfa2:	dd12      	ble.n	800dfca <_svfprintf_r+0x11be>
 800dfa4:	18e3      	adds	r3, r4, r3
 800dfa6:	932e      	str	r3, [sp, #184]	; 0xb8
 800dfa8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfaa:	603d      	str	r5, [r7, #0]
 800dfac:	3301      	adds	r3, #1
 800dfae:	607c      	str	r4, [r7, #4]
 800dfb0:	932d      	str	r3, [sp, #180]	; 0xb4
 800dfb2:	3708      	adds	r7, #8
 800dfb4:	2b07      	cmp	r3, #7
 800dfb6:	dd08      	ble.n	800dfca <_svfprintf_r+0x11be>
 800dfb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfbc:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfbe:	f003 f83b 	bl	8011038 <__ssprint_r>
 800dfc2:	2800      	cmp	r0, #0
 800dfc4:	d000      	beq.n	800dfc8 <_svfprintf_r+0x11bc>
 800dfc6:	e100      	b.n	800e1ca <_svfprintf_r+0x13be>
 800dfc8:	af2f      	add	r7, sp, #188	; 0xbc
 800dfca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dfcc:	781a      	ldrb	r2, [r3, #0]
 800dfce:	43e3      	mvns	r3, r4
 800dfd0:	17db      	asrs	r3, r3, #31
 800dfd2:	401c      	ands	r4, r3
 800dfd4:	1b14      	subs	r4, r2, r4
 800dfd6:	2c00      	cmp	r4, #0
 800dfd8:	dd18      	ble.n	800e00c <_svfprintf_r+0x1200>
 800dfda:	0039      	movs	r1, r7
 800dfdc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfde:	48aa      	ldr	r0, [pc, #680]	; (800e288 <_svfprintf_r+0x147c>)
 800dfe0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dfe2:	3301      	adds	r3, #1
 800dfe4:	3108      	adds	r1, #8
 800dfe6:	6038      	str	r0, [r7, #0]
 800dfe8:	2c10      	cmp	r4, #16
 800dfea:	dc1a      	bgt.n	800e022 <_svfprintf_r+0x1216>
 800dfec:	1912      	adds	r2, r2, r4
 800dfee:	607c      	str	r4, [r7, #4]
 800dff0:	922e      	str	r2, [sp, #184]	; 0xb8
 800dff2:	000f      	movs	r7, r1
 800dff4:	932d      	str	r3, [sp, #180]	; 0xb4
 800dff6:	2b07      	cmp	r3, #7
 800dff8:	dd08      	ble.n	800e00c <_svfprintf_r+0x1200>
 800dffa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dffc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dffe:	aa2c      	add	r2, sp, #176	; 0xb0
 800e000:	f003 f81a 	bl	8011038 <__ssprint_r>
 800e004:	2800      	cmp	r0, #0
 800e006:	d000      	beq.n	800e00a <_svfprintf_r+0x11fe>
 800e008:	e0df      	b.n	800e1ca <_svfprintf_r+0x13be>
 800e00a:	af2f      	add	r7, sp, #188	; 0xbc
 800e00c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e00e:	781b      	ldrb	r3, [r3, #0]
 800e010:	18ed      	adds	r5, r5, r3
 800e012:	e724      	b.n	800de5e <_svfprintf_r+0x1052>
 800e014:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e016:	3b01      	subs	r3, #1
 800e018:	9312      	str	r3, [sp, #72]	; 0x48
 800e01a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e01c:	3b01      	subs	r3, #1
 800e01e:	9311      	str	r3, [sp, #68]	; 0x44
 800e020:	e79d      	b.n	800df5e <_svfprintf_r+0x1152>
 800e022:	2010      	movs	r0, #16
 800e024:	1812      	adds	r2, r2, r0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	922e      	str	r2, [sp, #184]	; 0xb8
 800e02a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e02c:	2b07      	cmp	r3, #7
 800e02e:	dd08      	ble.n	800e042 <_svfprintf_r+0x1236>
 800e030:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e032:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e034:	aa2c      	add	r2, sp, #176	; 0xb0
 800e036:	f002 ffff 	bl	8011038 <__ssprint_r>
 800e03a:	2800      	cmp	r0, #0
 800e03c:	d000      	beq.n	800e040 <_svfprintf_r+0x1234>
 800e03e:	e0c4      	b.n	800e1ca <_svfprintf_r+0x13be>
 800e040:	a92f      	add	r1, sp, #188	; 0xbc
 800e042:	000f      	movs	r7, r1
 800e044:	3c10      	subs	r4, #16
 800e046:	e7c8      	b.n	800dfda <_svfprintf_r+0x11ce>
 800e048:	3210      	adds	r2, #16
 800e04a:	607d      	str	r5, [r7, #4]
 800e04c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e04e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e050:	2b07      	cmp	r3, #7
 800e052:	dd08      	ble.n	800e066 <_svfprintf_r+0x125a>
 800e054:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e056:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e058:	aa2c      	add	r2, sp, #176	; 0xb0
 800e05a:	f002 ffed 	bl	8011038 <__ssprint_r>
 800e05e:	2800      	cmp	r0, #0
 800e060:	d000      	beq.n	800e064 <_svfprintf_r+0x1258>
 800e062:	e0b2      	b.n	800e1ca <_svfprintf_r+0x13be>
 800e064:	a92f      	add	r1, sp, #188	; 0xbc
 800e066:	000f      	movs	r7, r1
 800e068:	3c10      	subs	r4, #16
 800e06a:	e74c      	b.n	800df06 <_svfprintf_r+0x10fa>
 800e06c:	003c      	movs	r4, r7
 800e06e:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e070:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e072:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e074:	3101      	adds	r1, #1
 800e076:	3301      	adds	r3, #1
 800e078:	3408      	adds	r4, #8
 800e07a:	2a01      	cmp	r2, #1
 800e07c:	dc03      	bgt.n	800e086 <_svfprintf_r+0x127a>
 800e07e:	2201      	movs	r2, #1
 800e080:	4216      	tst	r6, r2
 800e082:	d100      	bne.n	800e086 <_svfprintf_r+0x127a>
 800e084:	e07f      	b.n	800e186 <_svfprintf_r+0x137a>
 800e086:	9a08      	ldr	r2, [sp, #32]
 800e088:	912e      	str	r1, [sp, #184]	; 0xb8
 800e08a:	603a      	str	r2, [r7, #0]
 800e08c:	2201      	movs	r2, #1
 800e08e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e090:	607a      	str	r2, [r7, #4]
 800e092:	2b07      	cmp	r3, #7
 800e094:	dd08      	ble.n	800e0a8 <_svfprintf_r+0x129c>
 800e096:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e098:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e09a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e09c:	f002 ffcc 	bl	8011038 <__ssprint_r>
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	d000      	beq.n	800e0a6 <_svfprintf_r+0x129a>
 800e0a4:	e091      	b.n	800e1ca <_svfprintf_r+0x13be>
 800e0a6:	ac2f      	add	r4, sp, #188	; 0xbc
 800e0a8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e0aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e0ac:	6023      	str	r3, [r4, #0]
 800e0ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e0b0:	6063      	str	r3, [r4, #4]
 800e0b2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e0b4:	3408      	adds	r4, #8
 800e0b6:	189b      	adds	r3, r3, r2
 800e0b8:	932e      	str	r3, [sp, #184]	; 0xb8
 800e0ba:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e0bc:	3301      	adds	r3, #1
 800e0be:	932d      	str	r3, [sp, #180]	; 0xb4
 800e0c0:	2b07      	cmp	r3, #7
 800e0c2:	dd07      	ble.n	800e0d4 <_svfprintf_r+0x12c8>
 800e0c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0c6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e0c8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e0ca:	f002 ffb5 	bl	8011038 <__ssprint_r>
 800e0ce:	2800      	cmp	r0, #0
 800e0d0:	d17b      	bne.n	800e1ca <_svfprintf_r+0x13be>
 800e0d2:	ac2f      	add	r4, sp, #188	; 0xbc
 800e0d4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e0da:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e0dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e0de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0e0:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800e0e2:	1e5d      	subs	r5, r3, #1
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	f7f2 f9af 	bl	8000448 <__aeabi_dcmpeq>
 800e0ea:	2800      	cmp	r0, #0
 800e0ec:	d126      	bne.n	800e13c <_svfprintf_r+0x1330>
 800e0ee:	9b08      	ldr	r3, [sp, #32]
 800e0f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0f2:	3301      	adds	r3, #1
 800e0f4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e0f6:	6023      	str	r3, [r4, #0]
 800e0f8:	1e7b      	subs	r3, r7, #1
 800e0fa:	3201      	adds	r2, #1
 800e0fc:	185b      	adds	r3, r3, r1
 800e0fe:	6065      	str	r5, [r4, #4]
 800e100:	932e      	str	r3, [sp, #184]	; 0xb8
 800e102:	922d      	str	r2, [sp, #180]	; 0xb4
 800e104:	3408      	adds	r4, #8
 800e106:	2a07      	cmp	r2, #7
 800e108:	dd07      	ble.n	800e11a <_svfprintf_r+0x130e>
 800e10a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e10c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e10e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e110:	f002 ff92 	bl	8011038 <__ssprint_r>
 800e114:	2800      	cmp	r0, #0
 800e116:	d158      	bne.n	800e1ca <_svfprintf_r+0x13be>
 800e118:	ac2f      	add	r4, sp, #188	; 0xbc
 800e11a:	ab28      	add	r3, sp, #160	; 0xa0
 800e11c:	6023      	str	r3, [r4, #0]
 800e11e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e120:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e122:	6063      	str	r3, [r4, #4]
 800e124:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e126:	189b      	adds	r3, r3, r2
 800e128:	932e      	str	r3, [sp, #184]	; 0xb8
 800e12a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e12c:	3301      	adds	r3, #1
 800e12e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e130:	2b07      	cmp	r3, #7
 800e132:	dd00      	ble.n	800e136 <_svfprintf_r+0x132a>
 800e134:	e638      	b.n	800dda8 <_svfprintf_r+0xf9c>
 800e136:	3408      	adds	r4, #8
 800e138:	0027      	movs	r7, r4
 800e13a:	e595      	b.n	800dc68 <_svfprintf_r+0xe5c>
 800e13c:	2710      	movs	r7, #16
 800e13e:	2d00      	cmp	r5, #0
 800e140:	ddeb      	ble.n	800e11a <_svfprintf_r+0x130e>
 800e142:	0021      	movs	r1, r4
 800e144:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e146:	4850      	ldr	r0, [pc, #320]	; (800e288 <_svfprintf_r+0x147c>)
 800e148:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e14a:	3301      	adds	r3, #1
 800e14c:	3108      	adds	r1, #8
 800e14e:	6020      	str	r0, [r4, #0]
 800e150:	2d10      	cmp	r5, #16
 800e152:	dc07      	bgt.n	800e164 <_svfprintf_r+0x1358>
 800e154:	6065      	str	r5, [r4, #4]
 800e156:	000c      	movs	r4, r1
 800e158:	18ad      	adds	r5, r5, r2
 800e15a:	952e      	str	r5, [sp, #184]	; 0xb8
 800e15c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e15e:	2b07      	cmp	r3, #7
 800e160:	dddb      	ble.n	800e11a <_svfprintf_r+0x130e>
 800e162:	e7d2      	b.n	800e10a <_svfprintf_r+0x12fe>
 800e164:	3210      	adds	r2, #16
 800e166:	6067      	str	r7, [r4, #4]
 800e168:	922e      	str	r2, [sp, #184]	; 0xb8
 800e16a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e16c:	2b07      	cmp	r3, #7
 800e16e:	dd07      	ble.n	800e180 <_svfprintf_r+0x1374>
 800e170:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e172:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e174:	aa2c      	add	r2, sp, #176	; 0xb0
 800e176:	f002 ff5f 	bl	8011038 <__ssprint_r>
 800e17a:	2800      	cmp	r0, #0
 800e17c:	d125      	bne.n	800e1ca <_svfprintf_r+0x13be>
 800e17e:	a92f      	add	r1, sp, #188	; 0xbc
 800e180:	000c      	movs	r4, r1
 800e182:	3d10      	subs	r5, #16
 800e184:	e7dd      	b.n	800e142 <_svfprintf_r+0x1336>
 800e186:	9808      	ldr	r0, [sp, #32]
 800e188:	912e      	str	r1, [sp, #184]	; 0xb8
 800e18a:	c705      	stmia	r7!, {r0, r2}
 800e18c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e18e:	e7e6      	b.n	800e15e <_svfprintf_r+0x1352>
 800e190:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e192:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e194:	2510      	movs	r5, #16
 800e196:	1a9c      	subs	r4, r3, r2
 800e198:	2c00      	cmp	r4, #0
 800e19a:	dc00      	bgt.n	800e19e <_svfprintf_r+0x1392>
 800e19c:	e567      	b.n	800dc6e <_svfprintf_r+0xe62>
 800e19e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e1a0:	493a      	ldr	r1, [pc, #232]	; (800e28c <_svfprintf_r+0x1480>)
 800e1a2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e1a4:	3301      	adds	r3, #1
 800e1a6:	6039      	str	r1, [r7, #0]
 800e1a8:	2c10      	cmp	r4, #16
 800e1aa:	dc19      	bgt.n	800e1e0 <_svfprintf_r+0x13d4>
 800e1ac:	607c      	str	r4, [r7, #4]
 800e1ae:	18a4      	adds	r4, r4, r2
 800e1b0:	942e      	str	r4, [sp, #184]	; 0xb8
 800e1b2:	932d      	str	r3, [sp, #180]	; 0xb4
 800e1b4:	2b07      	cmp	r3, #7
 800e1b6:	dc00      	bgt.n	800e1ba <_svfprintf_r+0x13ae>
 800e1b8:	e559      	b.n	800dc6e <_svfprintf_r+0xe62>
 800e1ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e1bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1be:	aa2c      	add	r2, sp, #176	; 0xb0
 800e1c0:	f002 ff3a 	bl	8011038 <__ssprint_r>
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	d100      	bne.n	800e1ca <_svfprintf_r+0x13be>
 800e1c8:	e551      	b.n	800dc6e <_svfprintf_r+0xe62>
 800e1ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d101      	bne.n	800e1d4 <_svfprintf_r+0x13c8>
 800e1d0:	f7ff f845 	bl	800d25e <_svfprintf_r+0x452>
 800e1d4:	0019      	movs	r1, r3
 800e1d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1d8:	f7fd fd80 	bl	800bcdc <_free_r>
 800e1dc:	f7ff f83f 	bl	800d25e <_svfprintf_r+0x452>
 800e1e0:	3210      	adds	r2, #16
 800e1e2:	607d      	str	r5, [r7, #4]
 800e1e4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e1e6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e1e8:	3708      	adds	r7, #8
 800e1ea:	2b07      	cmp	r3, #7
 800e1ec:	dd07      	ble.n	800e1fe <_svfprintf_r+0x13f2>
 800e1ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e1f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e1f2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e1f4:	f002 ff20 	bl	8011038 <__ssprint_r>
 800e1f8:	2800      	cmp	r0, #0
 800e1fa:	d1e6      	bne.n	800e1ca <_svfprintf_r+0x13be>
 800e1fc:	af2f      	add	r7, sp, #188	; 0xbc
 800e1fe:	3c10      	subs	r4, #16
 800e200:	e7cd      	b.n	800e19e <_svfprintf_r+0x1392>
 800e202:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e204:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e206:	f7fd fd69 	bl	800bcdc <_free_r>
 800e20a:	e549      	b.n	800dca0 <_svfprintf_r+0xe94>
 800e20c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d101      	bne.n	800e216 <_svfprintf_r+0x140a>
 800e212:	f7ff f824 	bl	800d25e <_svfprintf_r+0x452>
 800e216:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e218:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e21a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e21c:	f002 ff0c 	bl	8011038 <__ssprint_r>
 800e220:	f7ff f81d 	bl	800d25e <_svfprintf_r+0x452>
 800e224:	0034      	movs	r4, r6
 800e226:	2a00      	cmp	r2, #0
 800e228:	d101      	bne.n	800e22e <_svfprintf_r+0x1422>
 800e22a:	f7fe ff8c 	bl	800d146 <_svfprintf_r+0x33a>
 800e22e:	2b01      	cmp	r3, #1
 800e230:	d101      	bne.n	800e236 <_svfprintf_r+0x142a>
 800e232:	f7ff fc01 	bl	800da38 <_svfprintf_r+0xc2c>
 800e236:	2b02      	cmp	r3, #2
 800e238:	d100      	bne.n	800e23c <_svfprintf_r+0x1430>
 800e23a:	e459      	b.n	800daf0 <_svfprintf_r+0xce4>
 800e23c:	2507      	movs	r5, #7
 800e23e:	ab58      	add	r3, sp, #352	; 0x160
 800e240:	9308      	str	r3, [sp, #32]
 800e242:	9a08      	ldr	r2, [sp, #32]
 800e244:	0013      	movs	r3, r2
 800e246:	3b01      	subs	r3, #1
 800e248:	9308      	str	r3, [sp, #32]
 800e24a:	9b06      	ldr	r3, [sp, #24]
 800e24c:	9908      	ldr	r1, [sp, #32]
 800e24e:	402b      	ands	r3, r5
 800e250:	3330      	adds	r3, #48	; 0x30
 800e252:	700b      	strb	r3, [r1, #0]
 800e254:	9907      	ldr	r1, [sp, #28]
 800e256:	074e      	lsls	r6, r1, #29
 800e258:	9906      	ldr	r1, [sp, #24]
 800e25a:	08c8      	lsrs	r0, r1, #3
 800e25c:	9907      	ldr	r1, [sp, #28]
 800e25e:	4306      	orrs	r6, r0
 800e260:	08c9      	lsrs	r1, r1, #3
 800e262:	9107      	str	r1, [sp, #28]
 800e264:	0031      	movs	r1, r6
 800e266:	9807      	ldr	r0, [sp, #28]
 800e268:	9606      	str	r6, [sp, #24]
 800e26a:	4301      	orrs	r1, r0
 800e26c:	d1e9      	bne.n	800e242 <_svfprintf_r+0x1436>
 800e26e:	07e1      	lsls	r1, r4, #31
 800e270:	d400      	bmi.n	800e274 <_svfprintf_r+0x1468>
 800e272:	e42a      	b.n	800daca <_svfprintf_r+0xcbe>
 800e274:	2b30      	cmp	r3, #48	; 0x30
 800e276:	d100      	bne.n	800e27a <_svfprintf_r+0x146e>
 800e278:	e427      	b.n	800daca <_svfprintf_r+0xcbe>
 800e27a:	2130      	movs	r1, #48	; 0x30
 800e27c:	9b08      	ldr	r3, [sp, #32]
 800e27e:	3b01      	subs	r3, #1
 800e280:	7019      	strb	r1, [r3, #0]
 800e282:	1e93      	subs	r3, r2, #2
 800e284:	9308      	str	r3, [sp, #32]
 800e286:	e420      	b.n	800daca <_svfprintf_r+0xcbe>
 800e288:	080144e8 	.word	0x080144e8
 800e28c:	080144d8 	.word	0x080144d8

0800e290 <__ssvfscanf_r>:
 800e290:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e292:	4ca7      	ldr	r4, [pc, #668]	; (800e530 <__ssvfscanf_r+0x2a0>)
 800e294:	44a5      	add	sp, r4
 800e296:	af02      	add	r7, sp, #8
 800e298:	633b      	str	r3, [r7, #48]	; 0x30
 800e29a:	000b      	movs	r3, r1
 800e29c:	6378      	str	r0, [r7, #52]	; 0x34
 800e29e:	6479      	str	r1, [r7, #68]	; 0x44
 800e2a0:	61ba      	str	r2, [r7, #24]
 800e2a2:	220c      	movs	r2, #12
 800e2a4:	5e9a      	ldrsh	r2, [r3, r2]
 800e2a6:	2380      	movs	r3, #128	; 0x80
 800e2a8:	019b      	lsls	r3, r3, #6
 800e2aa:	421a      	tst	r2, r3
 800e2ac:	d105      	bne.n	800e2ba <__ssvfscanf_r+0x2a>
 800e2ae:	4313      	orrs	r3, r2
 800e2b0:	818b      	strh	r3, [r1, #12]
 800e2b2:	4aa0      	ldr	r2, [pc, #640]	; (800e534 <__ssvfscanf_r+0x2a4>)
 800e2b4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e2b6:	4013      	ands	r3, r2
 800e2b8:	664b      	str	r3, [r1, #100]	; 0x64
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	617b      	str	r3, [r7, #20]
 800e2be:	643b      	str	r3, [r7, #64]	; 0x40
 800e2c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800e2c2:	627b      	str	r3, [r7, #36]	; 0x24
 800e2c4:	63bb      	str	r3, [r7, #56]	; 0x38
 800e2c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e2c8:	69bb      	ldr	r3, [r7, #24]
 800e2ca:	69ba      	ldr	r2, [r7, #24]
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	3201      	adds	r2, #1
 800e2d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e2d2:	61ba      	str	r2, [r7, #24]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d100      	bne.n	800e2da <__ssvfscanf_r+0x4a>
 800e2d8:	e0d7      	b.n	800e48a <__ssvfscanf_r+0x1fa>
 800e2da:	2608      	movs	r6, #8
 800e2dc:	2108      	movs	r1, #8
 800e2de:	4a96      	ldr	r2, [pc, #600]	; (800e538 <__ssvfscanf_r+0x2a8>)
 800e2e0:	5cd2      	ldrb	r2, [r2, r3]
 800e2e2:	4016      	ands	r6, r2
 800e2e4:	420a      	tst	r2, r1
 800e2e6:	d01d      	beq.n	800e324 <__ssvfscanf_r+0x94>
 800e2e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	dd12      	ble.n	800e316 <__ssvfscanf_r+0x86>
 800e2f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2f2:	4991      	ldr	r1, [pc, #580]	; (800e538 <__ssvfscanf_r+0x2a8>)
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	781a      	ldrb	r2, [r3, #0]
 800e2f8:	5c8a      	ldrb	r2, [r1, r2]
 800e2fa:	2108      	movs	r1, #8
 800e2fc:	420a      	tst	r2, r1
 800e2fe:	d0e3      	beq.n	800e2c8 <__ssvfscanf_r+0x38>
 800e300:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e302:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e304:	3201      	adds	r2, #1
 800e306:	63ba      	str	r2, [r7, #56]	; 0x38
 800e308:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e30a:	3301      	adds	r3, #1
 800e30c:	6852      	ldr	r2, [r2, #4]
 800e30e:	600b      	str	r3, [r1, #0]
 800e310:	3a01      	subs	r2, #1
 800e312:	604a      	str	r2, [r1, #4]
 800e314:	e7e8      	b.n	800e2e8 <__ssvfscanf_r+0x58>
 800e316:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e318:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e31a:	f002 ff4d 	bl	80111b8 <__ssrefill_r>
 800e31e:	2800      	cmp	r0, #0
 800e320:	d0e6      	beq.n	800e2f0 <__ssvfscanf_r+0x60>
 800e322:	e7d1      	b.n	800e2c8 <__ssvfscanf_r+0x38>
 800e324:	2b25      	cmp	r3, #37	; 0x25
 800e326:	d165      	bne.n	800e3f4 <__ssvfscanf_r+0x164>
 800e328:	250a      	movs	r5, #10
 800e32a:	2480      	movs	r4, #128	; 0x80
 800e32c:	69ba      	ldr	r2, [r7, #24]
 800e32e:	63fe      	str	r6, [r7, #60]	; 0x3c
 800e330:	3b16      	subs	r3, #22
 800e332:	69b9      	ldr	r1, [r7, #24]
 800e334:	3101      	adds	r1, #1
 800e336:	61b9      	str	r1, [r7, #24]
 800e338:	7811      	ldrb	r1, [r2, #0]
 800e33a:	0008      	movs	r0, r1
 800e33c:	3825      	subs	r0, #37	; 0x25
 800e33e:	2855      	cmp	r0, #85	; 0x55
 800e340:	d900      	bls.n	800e344 <__ssvfscanf_r+0xb4>
 800e342:	e170      	b.n	800e626 <__ssvfscanf_r+0x396>
 800e344:	f7f1 fef0 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e348:	016f0056 	.word	0x016f0056
 800e34c:	016f016f 	.word	0x016f016f
 800e350:	0081016f 	.word	0x0081016f
 800e354:	016f016f 	.word	0x016f016f
 800e358:	016f016f 	.word	0x016f016f
 800e35c:	00b8016f 	.word	0x00b8016f
 800e360:	00b800b8 	.word	0x00b800b8
 800e364:	00b800b8 	.word	0x00b800b8
 800e368:	00b800b8 	.word	0x00b800b8
 800e36c:	00b800b8 	.word	0x00b800b8
 800e370:	016f00b8 	.word	0x016f00b8
 800e374:	016f016f 	.word	0x016f016f
 800e378:	016f016f 	.word	0x016f016f
 800e37c:	016f016f 	.word	0x016f016f
 800e380:	016f00d8 	.word	0x016f00d8
 800e384:	00c1010a 	.word	0x00c1010a
 800e388:	00d800d8 	.word	0x00d800d8
 800e38c:	016f00d8 	.word	0x016f00d8
 800e390:	016f016f 	.word	0x016f016f
 800e394:	009f016f 	.word	0x009f016f
 800e398:	016f016f 	.word	0x016f016f
 800e39c:	016f00c9 	.word	0x016f00c9
 800e3a0:	016f016f 	.word	0x016f016f
 800e3a4:	016f00f0 	.word	0x016f00f0
 800e3a8:	016f016f 	.word	0x016f016f
 800e3ac:	00d1016f 	.word	0x00d1016f
 800e3b0:	016f016f 	.word	0x016f016f
 800e3b4:	016f00fe 	.word	0x016f00fe
 800e3b8:	016f016f 	.word	0x016f016f
 800e3bc:	016f016f 	.word	0x016f016f
 800e3c0:	016f00d8 	.word	0x016f00d8
 800e3c4:	00c3010c 	.word	0x00c3010c
 800e3c8:	00d800d8 	.word	0x00d800d8
 800e3cc:	009400d8 	.word	0x009400d8
 800e3d0:	009f012f 	.word	0x009f012f
 800e3d4:	0088016f 	.word	0x0088016f
 800e3d8:	011200a9 	.word	0x011200a9
 800e3dc:	011000cb 	.word	0x011000cb
 800e3e0:	016f016f 	.word	0x016f016f
 800e3e4:	00a600f2 	.word	0x00a600f2
 800e3e8:	016f00cf 	.word	0x016f00cf
 800e3ec:	00d1016f 	.word	0x00d1016f
 800e3f0:	00a6016f 	.word	0x00a6016f
 800e3f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e3f6:	685b      	ldr	r3, [r3, #4]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	dd12      	ble.n	800e422 <__ssvfscanf_r+0x192>
 800e3fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e3fe:	69ba      	ldr	r2, [r7, #24]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	3a01      	subs	r2, #1
 800e404:	7819      	ldrb	r1, [r3, #0]
 800e406:	7812      	ldrb	r2, [r2, #0]
 800e408:	4291      	cmp	r1, r2
 800e40a:	d13e      	bne.n	800e48a <__ssvfscanf_r+0x1fa>
 800e40c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e40e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e410:	6852      	ldr	r2, [r2, #4]
 800e412:	3301      	adds	r3, #1
 800e414:	600b      	str	r3, [r1, #0]
 800e416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e418:	3a01      	subs	r2, #1
 800e41a:	604a      	str	r2, [r1, #4]
 800e41c:	3301      	adds	r3, #1
 800e41e:	63bb      	str	r3, [r7, #56]	; 0x38
 800e420:	e752      	b.n	800e2c8 <__ssvfscanf_r+0x38>
 800e422:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e424:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e426:	f002 fec7 	bl	80111b8 <__ssrefill_r>
 800e42a:	2800      	cmp	r0, #0
 800e42c:	d0e6      	beq.n	800e3fc <__ssvfscanf_r+0x16c>
 800e42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e430:	2b00      	cmp	r3, #0
 800e432:	d003      	beq.n	800e43c <__ssvfscanf_r+0x1ac>
 800e434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e436:	899b      	ldrh	r3, [r3, #12]
 800e438:	065b      	lsls	r3, r3, #25
 800e43a:	d526      	bpl.n	800e48a <__ssvfscanf_r+0x1fa>
 800e43c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d000      	beq.n	800e444 <__ssvfscanf_r+0x1b4>
 800e442:	e0f6      	b.n	800e632 <__ssvfscanf_r+0x3a2>
 800e444:	3b01      	subs	r3, #1
 800e446:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e448:	e104      	b.n	800e654 <__ssvfscanf_r+0x3c4>
 800e44a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e44c:	4332      	orrs	r2, r6
 800e44e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e450:	d11b      	bne.n	800e48a <__ssvfscanf_r+0x1fa>
 800e452:	2610      	movs	r6, #16
 800e454:	69ba      	ldr	r2, [r7, #24]
 800e456:	e76c      	b.n	800e332 <__ssvfscanf_r+0xa2>
 800e458:	421e      	tst	r6, r3
 800e45a:	d116      	bne.n	800e48a <__ssvfscanf_r+0x1fa>
 800e45c:	7851      	ldrb	r1, [r2, #1]
 800e45e:	296c      	cmp	r1, #108	; 0x6c
 800e460:	d103      	bne.n	800e46a <__ssvfscanf_r+0x1da>
 800e462:	3202      	adds	r2, #2
 800e464:	61ba      	str	r2, [r7, #24]
 800e466:	2202      	movs	r2, #2
 800e468:	e000      	b.n	800e46c <__ssvfscanf_r+0x1dc>
 800e46a:	2201      	movs	r2, #1
 800e46c:	4316      	orrs	r6, r2
 800e46e:	e7f1      	b.n	800e454 <__ssvfscanf_r+0x1c4>
 800e470:	421e      	tst	r6, r3
 800e472:	d10a      	bne.n	800e48a <__ssvfscanf_r+0x1fa>
 800e474:	7851      	ldrb	r1, [r2, #1]
 800e476:	2968      	cmp	r1, #104	; 0x68
 800e478:	d103      	bne.n	800e482 <__ssvfscanf_r+0x1f2>
 800e47a:	3202      	adds	r2, #2
 800e47c:	61ba      	str	r2, [r7, #24]
 800e47e:	2208      	movs	r2, #8
 800e480:	e7f4      	b.n	800e46c <__ssvfscanf_r+0x1dc>
 800e482:	2204      	movs	r2, #4
 800e484:	e7f2      	b.n	800e46c <__ssvfscanf_r+0x1dc>
 800e486:	421e      	tst	r6, r3
 800e488:	d0ed      	beq.n	800e466 <__ssvfscanf_r+0x1d6>
 800e48a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d000      	beq.n	800e492 <__ssvfscanf_r+0x202>
 800e490:	e0da      	b.n	800e648 <__ssvfscanf_r+0x3b8>
 800e492:	e0df      	b.n	800e654 <__ssvfscanf_r+0x3c4>
 800e494:	421e      	tst	r6, r3
 800e496:	d0dd      	beq.n	800e454 <__ssvfscanf_r+0x1c4>
 800e498:	e7f7      	b.n	800e48a <__ssvfscanf_r+0x1fa>
 800e49a:	228f      	movs	r2, #143	; 0x8f
 800e49c:	218f      	movs	r1, #143	; 0x8f
 800e49e:	4032      	ands	r2, r6
 800e4a0:	420e      	tst	r6, r1
 800e4a2:	d1f2      	bne.n	800e48a <__ssvfscanf_r+0x1fa>
 800e4a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e4a6:	2900      	cmp	r1, #0
 800e4a8:	d104      	bne.n	800e4b4 <__ssvfscanf_r+0x224>
 800e4aa:	b082      	sub	sp, #8
 800e4ac:	a902      	add	r1, sp, #8
 800e4ae:	6439      	str	r1, [r7, #64]	; 0x40
 800e4b0:	600a      	str	r2, [r1, #0]
 800e4b2:	604a      	str	r2, [r1, #4]
 800e4b4:	4326      	orrs	r6, r4
 800e4b6:	e7cd      	b.n	800e454 <__ssvfscanf_r+0x1c4>
 800e4b8:	228f      	movs	r2, #143	; 0x8f
 800e4ba:	4216      	tst	r6, r2
 800e4bc:	d1e5      	bne.n	800e48a <__ssvfscanf_r+0x1fa>
 800e4be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e4c0:	436a      	muls	r2, r5
 800e4c2:	3a30      	subs	r2, #48	; 0x30
 800e4c4:	188a      	adds	r2, r1, r2
 800e4c6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e4c8:	e7c4      	b.n	800e454 <__ssvfscanf_r+0x1c4>
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	431e      	orrs	r6, r3
 800e4ce:	4b1b      	ldr	r3, [pc, #108]	; (800e53c <__ssvfscanf_r+0x2ac>)
 800e4d0:	617b      	str	r3, [r7, #20]
 800e4d2:	230a      	movs	r3, #10
 800e4d4:	2403      	movs	r4, #3
 800e4d6:	627b      	str	r3, [r7, #36]	; 0x24
 800e4d8:	e00f      	b.n	800e4fa <__ssvfscanf_r+0x26a>
 800e4da:	2301      	movs	r3, #1
 800e4dc:	431e      	orrs	r6, r3
 800e4de:	4b18      	ldr	r3, [pc, #96]	; (800e540 <__ssvfscanf_r+0x2b0>)
 800e4e0:	617b      	str	r3, [r7, #20]
 800e4e2:	2308      	movs	r3, #8
 800e4e4:	e7f6      	b.n	800e4d4 <__ssvfscanf_r+0x244>
 800e4e6:	4b16      	ldr	r3, [pc, #88]	; (800e540 <__ssvfscanf_r+0x2b0>)
 800e4e8:	e7f2      	b.n	800e4d0 <__ssvfscanf_r+0x240>
 800e4ea:	2380      	movs	r3, #128	; 0x80
 800e4ec:	009b      	lsls	r3, r3, #2
 800e4ee:	431e      	orrs	r6, r3
 800e4f0:	4b13      	ldr	r3, [pc, #76]	; (800e540 <__ssvfscanf_r+0x2b0>)
 800e4f2:	617b      	str	r3, [r7, #20]
 800e4f4:	2310      	movs	r3, #16
 800e4f6:	e7ed      	b.n	800e4d4 <__ssvfscanf_r+0x244>
 800e4f8:	2404      	movs	r4, #4
 800e4fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e4fc:	685b      	ldr	r3, [r3, #4]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	dd55      	ble.n	800e5ae <__ssvfscanf_r+0x31e>
 800e502:	0673      	lsls	r3, r6, #25
 800e504:	d407      	bmi.n	800e516 <__ssvfscanf_r+0x286>
 800e506:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e508:	490b      	ldr	r1, [pc, #44]	; (800e538 <__ssvfscanf_r+0x2a8>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	781a      	ldrb	r2, [r3, #0]
 800e50e:	5c8a      	ldrb	r2, [r1, r2]
 800e510:	2108      	movs	r1, #8
 800e512:	420a      	tst	r2, r1
 800e514:	d152      	bne.n	800e5bc <__ssvfscanf_r+0x32c>
 800e516:	1e60      	subs	r0, r4, #1
 800e518:	2803      	cmp	r0, #3
 800e51a:	d863      	bhi.n	800e5e4 <__ssvfscanf_r+0x354>
 800e51c:	f7f1 fe04 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e520:	03bd01da 	.word	0x03bd01da
 800e524:	068a0579 	.word	0x068a0579
 800e528:	2301      	movs	r3, #1
 800e52a:	431e      	orrs	r6, r3
 800e52c:	2402      	movs	r4, #2
 800e52e:	e7e4      	b.n	800e4fa <__ssvfscanf_r+0x26a>
 800e530:	fffffd34 	.word	0xfffffd34
 800e534:	ffffdfff 	.word	0xffffdfff
 800e538:	080141d1 	.word	0x080141d1
 800e53c:	0800b6e1 	.word	0x0800b6e1
 800e540:	08010ce9 	.word	0x08010ce9
 800e544:	2248      	movs	r2, #72	; 0x48
 800e546:	2318      	movs	r3, #24
 800e548:	189b      	adds	r3, r3, r2
 800e54a:	19d8      	adds	r0, r3, r7
 800e54c:	69b9      	ldr	r1, [r7, #24]
 800e54e:	f001 f9d7 	bl	800f900 <__sccl>
 800e552:	2340      	movs	r3, #64	; 0x40
 800e554:	2401      	movs	r4, #1
 800e556:	61b8      	str	r0, [r7, #24]
 800e558:	431e      	orrs	r6, r3
 800e55a:	e7ce      	b.n	800e4fa <__ssvfscanf_r+0x26a>
 800e55c:	2301      	movs	r3, #1
 800e55e:	431e      	orrs	r6, r3
 800e560:	2340      	movs	r3, #64	; 0x40
 800e562:	2400      	movs	r4, #0
 800e564:	431e      	orrs	r6, r3
 800e566:	e7c8      	b.n	800e4fa <__ssvfscanf_r+0x26a>
 800e568:	2388      	movs	r3, #136	; 0x88
 800e56a:	e7bf      	b.n	800e4ec <__ssvfscanf_r+0x25c>
 800e56c:	06f3      	lsls	r3, r6, #27
 800e56e:	d500      	bpl.n	800e572 <__ssvfscanf_r+0x2e2>
 800e570:	e6aa      	b.n	800e2c8 <__ssvfscanf_r+0x38>
 800e572:	2108      	movs	r1, #8
 800e574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e576:	cb04      	ldmia	r3!, {r2}
 800e578:	420e      	tst	r6, r1
 800e57a:	d003      	beq.n	800e584 <__ssvfscanf_r+0x2f4>
 800e57c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e57e:	7011      	strb	r1, [r2, #0]
 800e580:	633b      	str	r3, [r7, #48]	; 0x30
 800e582:	e6a1      	b.n	800e2c8 <__ssvfscanf_r+0x38>
 800e584:	0771      	lsls	r1, r6, #29
 800e586:	d502      	bpl.n	800e58e <__ssvfscanf_r+0x2fe>
 800e588:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e58a:	8011      	strh	r1, [r2, #0]
 800e58c:	e7f8      	b.n	800e580 <__ssvfscanf_r+0x2f0>
 800e58e:	07f1      	lsls	r1, r6, #31
 800e590:	d502      	bpl.n	800e598 <__ssvfscanf_r+0x308>
 800e592:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e594:	6011      	str	r1, [r2, #0]
 800e596:	e7f3      	b.n	800e580 <__ssvfscanf_r+0x2f0>
 800e598:	07b6      	lsls	r6, r6, #30
 800e59a:	d5fa      	bpl.n	800e592 <__ssvfscanf_r+0x302>
 800e59c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e59e:	6011      	str	r1, [r2, #0]
 800e5a0:	17c9      	asrs	r1, r1, #31
 800e5a2:	6051      	str	r1, [r2, #4]
 800e5a4:	e7ec      	b.n	800e580 <__ssvfscanf_r+0x2f0>
 800e5a6:	4ba2      	ldr	r3, [pc, #648]	; (800e830 <__ssvfscanf_r+0x5a0>)
 800e5a8:	617b      	str	r3, [r7, #20]
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	e792      	b.n	800e4d4 <__ssvfscanf_r+0x244>
 800e5ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5b2:	f002 fe01 	bl	80111b8 <__ssrefill_r>
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	d0a3      	beq.n	800e502 <__ssvfscanf_r+0x272>
 800e5ba:	e738      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e5bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e5be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5c0:	3201      	adds	r2, #1
 800e5c2:	63ba      	str	r2, [r7, #56]	; 0x38
 800e5c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5c6:	6852      	ldr	r2, [r2, #4]
 800e5c8:	3a01      	subs	r2, #1
 800e5ca:	604a      	str	r2, [r1, #4]
 800e5cc:	2a00      	cmp	r2, #0
 800e5ce:	dd02      	ble.n	800e5d6 <__ssvfscanf_r+0x346>
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	600b      	str	r3, [r1, #0]
 800e5d4:	e797      	b.n	800e506 <__ssvfscanf_r+0x276>
 800e5d6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5da:	f002 fded 	bl	80111b8 <__ssrefill_r>
 800e5de:	2800      	cmp	r0, #0
 800e5e0:	d091      	beq.n	800e506 <__ssvfscanf_r+0x276>
 800e5e2:	e724      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e5e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	2a00      	cmp	r2, #0
 800e5ea:	d100      	bne.n	800e5ee <__ssvfscanf_r+0x35e>
 800e5ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e5ee:	2210      	movs	r2, #16
 800e5f0:	0034      	movs	r4, r6
 800e5f2:	4032      	ands	r2, r6
 800e5f4:	623a      	str	r2, [r7, #32]
 800e5f6:	401c      	ands	r4, r3
 800e5f8:	421e      	tst	r6, r3
 800e5fa:	d100      	bne.n	800e5fe <__ssvfscanf_r+0x36e>
 800e5fc:	e0f3      	b.n	800e7e6 <__ssvfscanf_r+0x556>
 800e5fe:	2a00      	cmp	r2, #0
 800e600:	d000      	beq.n	800e604 <__ssvfscanf_r+0x374>
 800e602:	e0b6      	b.n	800e772 <__ssvfscanf_r+0x4e2>
 800e604:	2080      	movs	r0, #128	; 0x80
 800e606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e608:	cb10      	ldmia	r3!, {r4}
 800e60a:	613b      	str	r3, [r7, #16]
 800e60c:	4206      	tst	r6, r0
 800e60e:	d100      	bne.n	800e612 <__ssvfscanf_r+0x382>
 800e610:	e0b7      	b.n	800e782 <__ssvfscanf_r+0x4f2>
 800e612:	2c00      	cmp	r4, #0
 800e614:	d007      	beq.n	800e626 <__ssvfscanf_r+0x396>
 800e616:	f7fb ff6d 	bl	800a4f4 <malloc>
 800e61a:	6338      	str	r0, [r7, #48]	; 0x30
 800e61c:	2800      	cmp	r0, #0
 800e61e:	d11f      	bne.n	800e660 <__ssvfscanf_r+0x3d0>
 800e620:	2301      	movs	r3, #1
 800e622:	425b      	negs	r3, r3
 800e624:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d013      	beq.n	800e654 <__ssvfscanf_r+0x3c4>
 800e62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e62e:	3301      	adds	r3, #1
 800e630:	d10a      	bne.n	800e648 <__ssvfscanf_r+0x3b8>
 800e632:	2400      	movs	r4, #0
 800e634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e636:	681d      	ldr	r5, [r3, #0]
 800e638:	88db      	ldrh	r3, [r3, #6]
 800e63a:	42a3      	cmp	r3, r4
 800e63c:	dd01      	ble.n	800e642 <__ssvfscanf_r+0x3b2>
 800e63e:	f001 f82a 	bl	800f696 <__ssvfscanf_r+0x1406>
 800e642:	2301      	movs	r3, #1
 800e644:	425b      	negs	r3, r3
 800e646:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e648:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e64a:	6818      	ldr	r0, [r3, #0]
 800e64c:	2800      	cmp	r0, #0
 800e64e:	d001      	beq.n	800e654 <__ssvfscanf_r+0x3c4>
 800e650:	f7fb ff5a 	bl	800a508 <free>
 800e654:	46bd      	mov	sp, r7
 800e656:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e658:	23b1      	movs	r3, #177	; 0xb1
 800e65a:	009b      	lsls	r3, r3, #2
 800e65c:	449d      	add	sp, r3
 800e65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e662:	6023      	str	r3, [r4, #0]
 800e664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e666:	88de      	ldrh	r6, [r3, #6]
 800e668:	889d      	ldrh	r5, [r3, #4]
 800e66a:	42ae      	cmp	r6, r5
 800e66c:	d30e      	bcc.n	800e68c <__ssvfscanf_r+0x3fc>
 800e66e:	4b71      	ldr	r3, [pc, #452]	; (800e834 <__ssvfscanf_r+0x5a4>)
 800e670:	429d      	cmp	r5, r3
 800e672:	d8d5      	bhi.n	800e620 <__ssvfscanf_r+0x390>
 800e674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e676:	3508      	adds	r5, #8
 800e678:	b2ad      	uxth	r5, r5
 800e67a:	6818      	ldr	r0, [r3, #0]
 800e67c:	00a9      	lsls	r1, r5, #2
 800e67e:	f002 f901 	bl	8010884 <realloc>
 800e682:	2800      	cmp	r0, #0
 800e684:	d0cc      	beq.n	800e620 <__ssvfscanf_r+0x390>
 800e686:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e688:	6018      	str	r0, [r3, #0]
 800e68a:	809d      	strh	r5, [r3, #4]
 800e68c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e68e:	1c72      	adds	r2, r6, #1
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	00b6      	lsls	r6, r6, #2
 800e694:	50f4      	str	r4, [r6, r3]
 800e696:	2320      	movs	r3, #32
 800e698:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e69a:	0026      	movs	r6, r4
 800e69c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e69e:	80ca      	strh	r2, [r1, #6]
 800e6a0:	61fb      	str	r3, [r7, #28]
 800e6a2:	2500      	movs	r5, #0
 800e6a4:	f7fd f9fe 	bl	800baa4 <__locale_mb_cur_max>
 800e6a8:	42a8      	cmp	r0, r5
 800e6aa:	d100      	bne.n	800e6ae <__ssvfscanf_r+0x41e>
 800e6ac:	e6bf      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e6ae:	1c6a      	adds	r2, r5, #1
 800e6b0:	60fa      	str	r2, [r7, #12]
 800e6b2:	228c      	movs	r2, #140	; 0x8c
 800e6b4:	2048      	movs	r0, #72	; 0x48
 800e6b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e6b8:	0052      	lsls	r2, r2, #1
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	1812      	adds	r2, r2, r0
 800e6be:	7819      	ldrb	r1, [r3, #0]
 800e6c0:	19d2      	adds	r2, r2, r7
 800e6c2:	5551      	strb	r1, [r2, r5]
 800e6c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e6c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e6c8:	6852      	ldr	r2, [r2, #4]
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	600b      	str	r3, [r1, #0]
 800e6ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6d0:	3a01      	subs	r2, #1
 800e6d2:	604a      	str	r2, [r1, #4]
 800e6d4:	2b03      	cmp	r3, #3
 800e6d6:	d102      	bne.n	800e6de <__ssvfscanf_r+0x44e>
 800e6d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e6da:	2b04      	cmp	r3, #4
 800e6dc:	d007      	beq.n	800e6ee <__ssvfscanf_r+0x45e>
 800e6de:	2048      	movs	r0, #72	; 0x48
 800e6e0:	2310      	movs	r3, #16
 800e6e2:	181b      	adds	r3, r3, r0
 800e6e4:	2208      	movs	r2, #8
 800e6e6:	2100      	movs	r1, #0
 800e6e8:	19d8      	adds	r0, r3, r7
 800e6ea:	f7fd f997 	bl	800ba1c <memset>
 800e6ee:	2148      	movs	r1, #72	; 0x48
 800e6f0:	2310      	movs	r3, #16
 800e6f2:	228c      	movs	r2, #140	; 0x8c
 800e6f4:	185b      	adds	r3, r3, r1
 800e6f6:	0052      	lsls	r2, r2, #1
 800e6f8:	19db      	adds	r3, r3, r7
 800e6fa:	1852      	adds	r2, r2, r1
 800e6fc:	9300      	str	r3, [sp, #0]
 800e6fe:	0021      	movs	r1, r4
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e704:	19d2      	adds	r2, r2, r7
 800e706:	f002 fc57 	bl	8010fb8 <_mbrtowc_r>
 800e70a:	0003      	movs	r3, r0
 800e70c:	62b8      	str	r0, [r7, #40]	; 0x28
 800e70e:	3301      	adds	r3, #1
 800e710:	d100      	bne.n	800e714 <__ssvfscanf_r+0x484>
 800e712:	e68c      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e714:	2800      	cmp	r0, #0
 800e716:	d139      	bne.n	800e78c <__ssvfscanf_r+0x4fc>
 800e718:	6a3b      	ldr	r3, [r7, #32]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d100      	bne.n	800e720 <__ssvfscanf_r+0x490>
 800e71e:	6023      	str	r3, [r4, #0]
 800e720:	68fa      	ldr	r2, [r7, #12]
 800e722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e724:	4694      	mov	ip, r2
 800e726:	4463      	add	r3, ip
 800e728:	63bb      	str	r3, [r7, #56]	; 0x38
 800e72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e72c:	2b03      	cmp	r3, #3
 800e72e:	d102      	bne.n	800e736 <__ssvfscanf_r+0x4a6>
 800e730:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e732:	2b04      	cmp	r3, #4
 800e734:	d002      	beq.n	800e73c <__ssvfscanf_r+0x4ac>
 800e736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e738:	3b01      	subs	r3, #1
 800e73a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e73c:	6a3b      	ldr	r3, [r7, #32]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d115      	bne.n	800e76e <__ssvfscanf_r+0x4de>
 800e742:	2e00      	cmp	r6, #0
 800e744:	d012      	beq.n	800e76c <__ssvfscanf_r+0x4dc>
 800e746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e748:	69fa      	ldr	r2, [r7, #28]
 800e74a:	1ae5      	subs	r5, r4, r3
 800e74c:	10ab      	asrs	r3, r5, #2
 800e74e:	4293      	cmp	r3, r2
 800e750:	d30c      	bcc.n	800e76c <__ssvfscanf_r+0x4dc>
 800e752:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e754:	00d1      	lsls	r1, r2, #3
 800e756:	f002 f895 	bl	8010884 <realloc>
 800e75a:	6338      	str	r0, [r7, #48]	; 0x30
 800e75c:	2800      	cmp	r0, #0
 800e75e:	d100      	bne.n	800e762 <__ssvfscanf_r+0x4d2>
 800e760:	e75e      	b.n	800e620 <__ssvfscanf_r+0x390>
 800e762:	69fb      	ldr	r3, [r7, #28]
 800e764:	1944      	adds	r4, r0, r5
 800e766:	005b      	lsls	r3, r3, #1
 800e768:	6030      	str	r0, [r6, #0]
 800e76a:	61fb      	str	r3, [r7, #28]
 800e76c:	3404      	adds	r4, #4
 800e76e:	2500      	movs	r5, #0
 800e770:	e010      	b.n	800e794 <__ssvfscanf_r+0x504>
 800e772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e774:	613b      	str	r3, [r7, #16]
 800e776:	2300      	movs	r3, #0
 800e778:	001e      	movs	r6, r3
 800e77a:	001c      	movs	r4, r3
 800e77c:	61fb      	str	r3, [r7, #28]
 800e77e:	633b      	str	r3, [r7, #48]	; 0x30
 800e780:	e78f      	b.n	800e6a2 <__ssvfscanf_r+0x412>
 800e782:	6a3b      	ldr	r3, [r7, #32]
 800e784:	001e      	movs	r6, r3
 800e786:	61fb      	str	r3, [r7, #28]
 800e788:	633b      	str	r3, [r7, #48]	; 0x30
 800e78a:	e78a      	b.n	800e6a2 <__ssvfscanf_r+0x412>
 800e78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e78e:	68fd      	ldr	r5, [r7, #12]
 800e790:	3302      	adds	r3, #2
 800e792:	d1c5      	bne.n	800e720 <__ssvfscanf_r+0x490>
 800e794:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	dc12      	bgt.n	800e7c2 <__ssvfscanf_r+0x532>
 800e79c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e79e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e7a0:	f002 fd0a 	bl	80111b8 <__ssrefill_r>
 800e7a4:	2800      	cmp	r0, #0
 800e7a6:	d00c      	beq.n	800e7c2 <__ssvfscanf_r+0x532>
 800e7a8:	2d00      	cmp	r5, #0
 800e7aa:	d000      	beq.n	800e7ae <__ssvfscanf_r+0x51e>
 800e7ac:	e63f      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e7ae:	2e00      	cmp	r6, #0
 800e7b0:	d10c      	bne.n	800e7cc <__ssvfscanf_r+0x53c>
 800e7b2:	6a3b      	ldr	r3, [r7, #32]
 800e7b4:	425a      	negs	r2, r3
 800e7b6:	4153      	adcs	r3, r2
 800e7b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e7ba:	18d3      	adds	r3, r2, r3
 800e7bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	e6de      	b.n	800e580 <__ssvfscanf_r+0x2f0>
 800e7c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d000      	beq.n	800e7ca <__ssvfscanf_r+0x53a>
 800e7c8:	e76c      	b.n	800e6a4 <__ssvfscanf_r+0x414>
 800e7ca:	e7f0      	b.n	800e7ae <__ssvfscanf_r+0x51e>
 800e7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7ce:	69fa      	ldr	r2, [r7, #28]
 800e7d0:	1ae1      	subs	r1, r4, r3
 800e7d2:	108b      	asrs	r3, r1, #2
 800e7d4:	429a      	cmp	r2, r3
 800e7d6:	d9ec      	bls.n	800e7b2 <__ssvfscanf_r+0x522>
 800e7d8:	6830      	ldr	r0, [r6, #0]
 800e7da:	f002 f853 	bl	8010884 <realloc>
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	d0e7      	beq.n	800e7b2 <__ssvfscanf_r+0x522>
 800e7e2:	6030      	str	r0, [r6, #0]
 800e7e4:	e7e5      	b.n	800e7b2 <__ssvfscanf_r+0x522>
 800e7e6:	6a3b      	ldr	r3, [r7, #32]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d025      	beq.n	800e838 <__ssvfscanf_r+0x5a8>
 800e7ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e7ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e7f0:	685b      	ldr	r3, [r3, #4]
 800e7f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e7f4:	6812      	ldr	r2, [r2, #0]
 800e7f6:	4299      	cmp	r1, r3
 800e7f8:	dd11      	ble.n	800e81e <__ssvfscanf_r+0x58e>
 800e7fa:	1ac9      	subs	r1, r1, r3
 800e7fc:	18d2      	adds	r2, r2, r3
 800e7fe:	18e4      	adds	r4, r4, r3
 800e800:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e802:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e804:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e806:	0019      	movs	r1, r3
 800e808:	601a      	str	r2, [r3, #0]
 800e80a:	f002 fcd5 	bl	80111b8 <__ssrefill_r>
 800e80e:	2800      	cmp	r0, #0
 800e810:	d0ec      	beq.n	800e7ec <__ssvfscanf_r+0x55c>
 800e812:	2c00      	cmp	r4, #0
 800e814:	d100      	bne.n	800e818 <__ssvfscanf_r+0x588>
 800e816:	e60a      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e81a:	191b      	adds	r3, r3, r4
 800e81c:	e5ff      	b.n	800e41e <__ssvfscanf_r+0x18e>
 800e81e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e820:	1a5b      	subs	r3, r3, r1
 800e822:	1864      	adds	r4, r4, r1
 800e824:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e826:	604b      	str	r3, [r1, #4]
 800e828:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e82a:	18d2      	adds	r2, r2, r3
 800e82c:	600a      	str	r2, [r1, #0]
 800e82e:	e7f3      	b.n	800e818 <__ssvfscanf_r+0x588>
 800e830:	0800b6e1 	.word	0x0800b6e1
 800e834:	0000fff6 	.word	0x0000fff6
 800e838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e83a:	0034      	movs	r4, r6
 800e83c:	cb20      	ldmia	r3!, {r5}
 800e83e:	633b      	str	r3, [r7, #48]	; 0x30
 800e840:	2380      	movs	r3, #128	; 0x80
 800e842:	401c      	ands	r4, r3
 800e844:	421e      	tst	r6, r3
 800e846:	d028      	beq.n	800e89a <__ssvfscanf_r+0x60a>
 800e848:	2d00      	cmp	r5, #0
 800e84a:	d100      	bne.n	800e84e <__ssvfscanf_r+0x5be>
 800e84c:	e61d      	b.n	800e48a <__ssvfscanf_r+0x1fa>
 800e84e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e850:	f7fb fe50 	bl	800a4f4 <malloc>
 800e854:	6238      	str	r0, [r7, #32]
 800e856:	2800      	cmp	r0, #0
 800e858:	d100      	bne.n	800e85c <__ssvfscanf_r+0x5cc>
 800e85a:	e5ef      	b.n	800e43c <__ssvfscanf_r+0x1ac>
 800e85c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e85e:	6028      	str	r0, [r5, #0]
 800e860:	88de      	ldrh	r6, [r3, #6]
 800e862:	889c      	ldrh	r4, [r3, #4]
 800e864:	6818      	ldr	r0, [r3, #0]
 800e866:	42a6      	cmp	r6, r4
 800e868:	d30e      	bcc.n	800e888 <__ssvfscanf_r+0x5f8>
 800e86a:	4bbf      	ldr	r3, [pc, #764]	; (800eb68 <__ssvfscanf_r+0x8d8>)
 800e86c:	429c      	cmp	r4, r3
 800e86e:	d900      	bls.n	800e872 <__ssvfscanf_r+0x5e2>
 800e870:	e6df      	b.n	800e632 <__ssvfscanf_r+0x3a2>
 800e872:	3408      	adds	r4, #8
 800e874:	b2a4      	uxth	r4, r4
 800e876:	00a1      	lsls	r1, r4, #2
 800e878:	f002 f804 	bl	8010884 <realloc>
 800e87c:	2800      	cmp	r0, #0
 800e87e:	d100      	bne.n	800e882 <__ssvfscanf_r+0x5f2>
 800e880:	e6d7      	b.n	800e632 <__ssvfscanf_r+0x3a2>
 800e882:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e884:	6018      	str	r0, [r3, #0]
 800e886:	809c      	strh	r4, [r3, #4]
 800e888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e88a:	1c72      	adds	r2, r6, #1
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e890:	00b6      	lsls	r6, r6, #2
 800e892:	002c      	movs	r4, r5
 800e894:	50f5      	str	r5, [r6, r3]
 800e896:	6a3d      	ldr	r5, [r7, #32]
 800e898:	80ca      	strh	r2, [r1, #6]
 800e89a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e89c:	0029      	movs	r1, r5
 800e89e:	9300      	str	r3, [sp, #0]
 800e8a0:	2201      	movs	r2, #1
 800e8a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e8a6:	f002 fca6 	bl	80111f6 <_sfread_r>
 800e8aa:	1e05      	subs	r5, r0, #0
 800e8ac:	d100      	bne.n	800e8b0 <__ssvfscanf_r+0x620>
 800e8ae:	e5be      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e8b0:	2c00      	cmp	r4, #0
 800e8b2:	d009      	beq.n	800e8c8 <__ssvfscanf_r+0x638>
 800e8b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8b6:	4283      	cmp	r3, r0
 800e8b8:	d906      	bls.n	800e8c8 <__ssvfscanf_r+0x638>
 800e8ba:	0001      	movs	r1, r0
 800e8bc:	6820      	ldr	r0, [r4, #0]
 800e8be:	f001 ffe1 	bl	8010884 <realloc>
 800e8c2:	2800      	cmp	r0, #0
 800e8c4:	d000      	beq.n	800e8c8 <__ssvfscanf_r+0x638>
 800e8c6:	6020      	str	r0, [r4, #0]
 800e8c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ca:	195b      	adds	r3, r3, r5
 800e8cc:	63bb      	str	r3, [r7, #56]	; 0x38
 800e8ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8d0:	3301      	adds	r3, #1
 800e8d2:	e4f8      	b.n	800e2c6 <__ssvfscanf_r+0x36>
 800e8d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d101      	bne.n	800e8de <__ssvfscanf_r+0x64e>
 800e8da:	3b01      	subs	r3, #1
 800e8dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e8de:	2210      	movs	r2, #16
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	0034      	movs	r4, r6
 800e8e4:	4032      	ands	r2, r6
 800e8e6:	401c      	ands	r4, r3
 800e8e8:	623a      	str	r2, [r7, #32]
 800e8ea:	421e      	tst	r6, r3
 800e8ec:	d100      	bne.n	800e8f0 <__ssvfscanf_r+0x660>
 800e8ee:	e116      	b.n	800eb1e <__ssvfscanf_r+0x88e>
 800e8f0:	2a00      	cmp	r2, #0
 800e8f2:	d000      	beq.n	800e8f6 <__ssvfscanf_r+0x666>
 800e8f4:	e0b0      	b.n	800ea58 <__ssvfscanf_r+0x7c8>
 800e8f6:	2080      	movs	r0, #128	; 0x80
 800e8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8fa:	cb10      	ldmia	r3!, {r4}
 800e8fc:	60fb      	str	r3, [r7, #12]
 800e8fe:	4206      	tst	r6, r0
 800e900:	d100      	bne.n	800e904 <__ssvfscanf_r+0x674>
 800e902:	e0b2      	b.n	800ea6a <__ssvfscanf_r+0x7da>
 800e904:	2c00      	cmp	r4, #0
 800e906:	d100      	bne.n	800e90a <__ssvfscanf_r+0x67a>
 800e908:	e68d      	b.n	800e626 <__ssvfscanf_r+0x396>
 800e90a:	f7fb fdf3 	bl	800a4f4 <malloc>
 800e90e:	6338      	str	r0, [r7, #48]	; 0x30
 800e910:	2800      	cmp	r0, #0
 800e912:	d100      	bne.n	800e916 <__ssvfscanf_r+0x686>
 800e914:	e684      	b.n	800e620 <__ssvfscanf_r+0x390>
 800e916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e918:	6023      	str	r3, [r4, #0]
 800e91a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e91c:	88de      	ldrh	r6, [r3, #6]
 800e91e:	889d      	ldrh	r5, [r3, #4]
 800e920:	42ae      	cmp	r6, r5
 800e922:	d310      	bcc.n	800e946 <__ssvfscanf_r+0x6b6>
 800e924:	4b90      	ldr	r3, [pc, #576]	; (800eb68 <__ssvfscanf_r+0x8d8>)
 800e926:	429d      	cmp	r5, r3
 800e928:	d900      	bls.n	800e92c <__ssvfscanf_r+0x69c>
 800e92a:	e679      	b.n	800e620 <__ssvfscanf_r+0x390>
 800e92c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e92e:	3508      	adds	r5, #8
 800e930:	b2ad      	uxth	r5, r5
 800e932:	6818      	ldr	r0, [r3, #0]
 800e934:	00a9      	lsls	r1, r5, #2
 800e936:	f001 ffa5 	bl	8010884 <realloc>
 800e93a:	2800      	cmp	r0, #0
 800e93c:	d100      	bne.n	800e940 <__ssvfscanf_r+0x6b0>
 800e93e:	e66f      	b.n	800e620 <__ssvfscanf_r+0x390>
 800e940:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e942:	6018      	str	r0, [r3, #0]
 800e944:	809d      	strh	r5, [r3, #4]
 800e946:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e948:	1c72      	adds	r2, r6, #1
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	00b6      	lsls	r6, r6, #2
 800e94e:	50f4      	str	r4, [r6, r3]
 800e950:	2320      	movs	r3, #32
 800e952:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e954:	0026      	movs	r6, r4
 800e956:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800e958:	80ca      	strh	r2, [r1, #6]
 800e95a:	613b      	str	r3, [r7, #16]
 800e95c:	2500      	movs	r5, #0
 800e95e:	f7fd f8a1 	bl	800baa4 <__locale_mb_cur_max>
 800e962:	42a8      	cmp	r0, r5
 800e964:	d100      	bne.n	800e968 <__ssvfscanf_r+0x6d8>
 800e966:	e562      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e968:	1c6a      	adds	r2, r5, #1
 800e96a:	61fa      	str	r2, [r7, #28]
 800e96c:	228c      	movs	r2, #140	; 0x8c
 800e96e:	2048      	movs	r0, #72	; 0x48
 800e970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e972:	0052      	lsls	r2, r2, #1
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	1812      	adds	r2, r2, r0
 800e978:	7819      	ldrb	r1, [r3, #0]
 800e97a:	19d2      	adds	r2, r2, r7
 800e97c:	5551      	strb	r1, [r2, r5]
 800e97e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e980:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e982:	6852      	ldr	r2, [r2, #4]
 800e984:	3301      	adds	r3, #1
 800e986:	600b      	str	r3, [r1, #0]
 800e988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e98a:	3a01      	subs	r2, #1
 800e98c:	604a      	str	r2, [r1, #4]
 800e98e:	2b03      	cmp	r3, #3
 800e990:	d102      	bne.n	800e998 <__ssvfscanf_r+0x708>
 800e992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e994:	2b04      	cmp	r3, #4
 800e996:	d006      	beq.n	800e9a6 <__ssvfscanf_r+0x716>
 800e998:	2048      	movs	r0, #72	; 0x48
 800e99a:	2208      	movs	r2, #8
 800e99c:	1813      	adds	r3, r2, r0
 800e99e:	2100      	movs	r1, #0
 800e9a0:	19d8      	adds	r0, r3, r7
 800e9a2:	f7fd f83b 	bl	800ba1c <memset>
 800e9a6:	2148      	movs	r1, #72	; 0x48
 800e9a8:	2308      	movs	r3, #8
 800e9aa:	228c      	movs	r2, #140	; 0x8c
 800e9ac:	185b      	adds	r3, r3, r1
 800e9ae:	0052      	lsls	r2, r2, #1
 800e9b0:	19db      	adds	r3, r3, r7
 800e9b2:	1852      	adds	r2, r2, r1
 800e9b4:	9300      	str	r3, [sp, #0]
 800e9b6:	0021      	movs	r1, r4
 800e9b8:	69fb      	ldr	r3, [r7, #28]
 800e9ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e9bc:	19d2      	adds	r2, r2, r7
 800e9be:	f002 fafb 	bl	8010fb8 <_mbrtowc_r>
 800e9c2:	0003      	movs	r3, r0
 800e9c4:	62b8      	str	r0, [r7, #40]	; 0x28
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	d100      	bne.n	800e9cc <__ssvfscanf_r+0x73c>
 800e9ca:	e530      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800e9cc:	2800      	cmp	r0, #0
 800e9ce:	d151      	bne.n	800ea74 <__ssvfscanf_r+0x7e4>
 800e9d0:	6020      	str	r0, [r4, #0]
 800e9d2:	2301      	movs	r3, #1
 800e9d4:	6825      	ldr	r5, [r4, #0]
 800e9d6:	425b      	negs	r3, r3
 800e9d8:	1c6a      	adds	r2, r5, #1
 800e9da:	d01a      	beq.n	800ea12 <__ssvfscanf_r+0x782>
 800e9dc:	2048      	movs	r0, #72	; 0x48
 800e9de:	3311      	adds	r3, #17
 800e9e0:	181b      	adds	r3, r3, r0
 800e9e2:	2208      	movs	r2, #8
 800e9e4:	2100      	movs	r1, #0
 800e9e6:	19d8      	adds	r0, r3, r7
 800e9e8:	f7fd f818 	bl	800ba1c <memset>
 800e9ec:	4b5f      	ldr	r3, [pc, #380]	; (800eb6c <__ssvfscanf_r+0x8dc>)
 800e9ee:	2148      	movs	r1, #72	; 0x48
 800e9f0:	33e0      	adds	r3, #224	; 0xe0
 800e9f2:	681a      	ldr	r2, [r3, #0]
 800e9f4:	2310      	movs	r3, #16
 800e9f6:	4694      	mov	ip, r2
 800e9f8:	185b      	adds	r3, r3, r1
 800e9fa:	002a      	movs	r2, r5
 800e9fc:	19db      	adds	r3, r3, r7
 800e9fe:	4665      	mov	r5, ip
 800ea00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea02:	1879      	adds	r1, r7, r1
 800ea04:	47a8      	blx	r5
 800ea06:	2300      	movs	r3, #0
 800ea08:	2801      	cmp	r0, #1
 800ea0a:	d102      	bne.n	800ea12 <__ssvfscanf_r+0x782>
 800ea0c:	3348      	adds	r3, #72	; 0x48
 800ea0e:	18fb      	adds	r3, r7, r3
 800ea10:	781b      	ldrb	r3, [r3, #0]
 800ea12:	2218      	movs	r2, #24
 800ea14:	2148      	movs	r1, #72	; 0x48
 800ea16:	1852      	adds	r2, r2, r1
 800ea18:	19d2      	adds	r2, r2, r7
 800ea1a:	5cd3      	ldrb	r3, [r2, r3]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d149      	bne.n	800eab4 <__ssvfscanf_r+0x824>
 800ea20:	69fb      	ldr	r3, [r7, #28]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d137      	bne.n	800ea96 <__ssvfscanf_r+0x806>
 800ea26:	6a3b      	ldr	r3, [r7, #32]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d113      	bne.n	800ea54 <__ssvfscanf_r+0x7c4>
 800ea2c:	6023      	str	r3, [r4, #0]
 800ea2e:	2e00      	cmp	r6, #0
 800ea30:	d00d      	beq.n	800ea4e <__ssvfscanf_r+0x7be>
 800ea32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea34:	693a      	ldr	r2, [r7, #16]
 800ea36:	1ae4      	subs	r4, r4, r3
 800ea38:	10a3      	asrs	r3, r4, #2
 800ea3a:	3301      	adds	r3, #1
 800ea3c:	429a      	cmp	r2, r3
 800ea3e:	d906      	bls.n	800ea4e <__ssvfscanf_r+0x7be>
 800ea40:	6830      	ldr	r0, [r6, #0]
 800ea42:	1d21      	adds	r1, r4, #4
 800ea44:	f001 ff1e 	bl	8010884 <realloc>
 800ea48:	2800      	cmp	r0, #0
 800ea4a:	d000      	beq.n	800ea4e <__ssvfscanf_r+0x7be>
 800ea4c:	6030      	str	r0, [r6, #0]
 800ea4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea50:	3301      	adds	r3, #1
 800ea52:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	e593      	b.n	800e580 <__ssvfscanf_r+0x2f0>
 800ea58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea5a:	60fb      	str	r3, [r7, #12]
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	001e      	movs	r6, r3
 800ea60:	613b      	str	r3, [r7, #16]
 800ea62:	633b      	str	r3, [r7, #48]	; 0x30
 800ea64:	334c      	adds	r3, #76	; 0x4c
 800ea66:	18fc      	adds	r4, r7, r3
 800ea68:	e778      	b.n	800e95c <__ssvfscanf_r+0x6cc>
 800ea6a:	6a3b      	ldr	r3, [r7, #32]
 800ea6c:	001e      	movs	r6, r3
 800ea6e:	613b      	str	r3, [r7, #16]
 800ea70:	633b      	str	r3, [r7, #48]	; 0x30
 800ea72:	e773      	b.n	800e95c <__ssvfscanf_r+0x6cc>
 800ea74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea76:	69fd      	ldr	r5, [r7, #28]
 800ea78:	3302      	adds	r3, #2
 800ea7a:	d1aa      	bne.n	800e9d2 <__ssvfscanf_r+0x742>
 800ea7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ea7e:	685b      	ldr	r3, [r3, #4]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	dc47      	bgt.n	800eb14 <__ssvfscanf_r+0x884>
 800ea84:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ea86:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea88:	f002 fb96 	bl	80111b8 <__ssrefill_r>
 800ea8c:	2800      	cmp	r0, #0
 800ea8e:	d041      	beq.n	800eb14 <__ssvfscanf_r+0x884>
 800ea90:	2d00      	cmp	r5, #0
 800ea92:	d0c8      	beq.n	800ea26 <__ssvfscanf_r+0x796>
 800ea94:	e4cb      	b.n	800e42e <__ssvfscanf_r+0x19e>
 800ea96:	69fb      	ldr	r3, [r7, #28]
 800ea98:	2248      	movs	r2, #72	; 0x48
 800ea9a:	3b01      	subs	r3, #1
 800ea9c:	61fb      	str	r3, [r7, #28]
 800ea9e:	238c      	movs	r3, #140	; 0x8c
 800eaa0:	005b      	lsls	r3, r3, #1
 800eaa2:	189b      	adds	r3, r3, r2
 800eaa4:	69fa      	ldr	r2, [r7, #28]
 800eaa6:	19db      	adds	r3, r3, r7
 800eaa8:	5cd1      	ldrb	r1, [r2, r3]
 800eaaa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eaac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eaae:	f002 fb47 	bl	8011140 <_sungetc_r>
 800eab2:	e7b5      	b.n	800ea20 <__ssvfscanf_r+0x790>
 800eab4:	69fa      	ldr	r2, [r7, #28]
 800eab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab8:	4694      	mov	ip, r2
 800eaba:	4463      	add	r3, ip
 800eabc:	63bb      	str	r3, [r7, #56]	; 0x38
 800eabe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eac0:	2b03      	cmp	r3, #3
 800eac2:	d102      	bne.n	800eaca <__ssvfscanf_r+0x83a>
 800eac4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eac6:	2b04      	cmp	r3, #4
 800eac8:	d002      	beq.n	800ead0 <__ssvfscanf_r+0x840>
 800eaca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eacc:	3b01      	subs	r3, #1
 800eace:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ead0:	6a3b      	ldr	r3, [r7, #32]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d11a      	bne.n	800eb0c <__ssvfscanf_r+0x87c>
 800ead6:	3404      	adds	r4, #4
 800ead8:	2e00      	cmp	r6, #0
 800eada:	d019      	beq.n	800eb10 <__ssvfscanf_r+0x880>
 800eadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eade:	693a      	ldr	r2, [r7, #16]
 800eae0:	1ae3      	subs	r3, r4, r3
 800eae2:	61fb      	str	r3, [r7, #28]
 800eae4:	6a3d      	ldr	r5, [r7, #32]
 800eae6:	109b      	asrs	r3, r3, #2
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d3c7      	bcc.n	800ea7c <__ssvfscanf_r+0x7ec>
 800eaec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eaee:	00d1      	lsls	r1, r2, #3
 800eaf0:	f001 fec8 	bl	8010884 <realloc>
 800eaf4:	6338      	str	r0, [r7, #48]	; 0x30
 800eaf6:	2800      	cmp	r0, #0
 800eaf8:	d100      	bne.n	800eafc <__ssvfscanf_r+0x86c>
 800eafa:	e591      	b.n	800e620 <__ssvfscanf_r+0x390>
 800eafc:	4684      	mov	ip, r0
 800eafe:	693b      	ldr	r3, [r7, #16]
 800eb00:	69fc      	ldr	r4, [r7, #28]
 800eb02:	005b      	lsls	r3, r3, #1
 800eb04:	4464      	add	r4, ip
 800eb06:	6030      	str	r0, [r6, #0]
 800eb08:	613b      	str	r3, [r7, #16]
 800eb0a:	e7b7      	b.n	800ea7c <__ssvfscanf_r+0x7ec>
 800eb0c:	2500      	movs	r5, #0
 800eb0e:	e7b5      	b.n	800ea7c <__ssvfscanf_r+0x7ec>
 800eb10:	0035      	movs	r5, r6
 800eb12:	e7b3      	b.n	800ea7c <__ssvfscanf_r+0x7ec>
 800eb14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d000      	beq.n	800eb1c <__ssvfscanf_r+0x88c>
 800eb1a:	e720      	b.n	800e95e <__ssvfscanf_r+0x6ce>
 800eb1c:	e783      	b.n	800ea26 <__ssvfscanf_r+0x796>
 800eb1e:	6a3b      	ldr	r3, [r7, #32]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d025      	beq.n	800eb70 <__ssvfscanf_r+0x8e0>
 800eb24:	2118      	movs	r1, #24
 800eb26:	2048      	movs	r0, #72	; 0x48
 800eb28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb2a:	1809      	adds	r1, r1, r0
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	19c9      	adds	r1, r1, r7
 800eb30:	781a      	ldrb	r2, [r3, #0]
 800eb32:	5c8a      	ldrb	r2, [r1, r2]
 800eb34:	2a00      	cmp	r2, #0
 800eb36:	d103      	bne.n	800eb40 <__ssvfscanf_r+0x8b0>
 800eb38:	2c00      	cmp	r4, #0
 800eb3a:	d000      	beq.n	800eb3e <__ssvfscanf_r+0x8ae>
 800eb3c:	e66c      	b.n	800e818 <__ssvfscanf_r+0x588>
 800eb3e:	e4a4      	b.n	800e48a <__ssvfscanf_r+0x1fa>
 800eb40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb42:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb44:	6852      	ldr	r2, [r2, #4]
 800eb46:	3301      	adds	r3, #1
 800eb48:	600b      	str	r3, [r1, #0]
 800eb4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb4c:	3a01      	subs	r2, #1
 800eb4e:	3401      	adds	r4, #1
 800eb50:	604a      	str	r2, [r1, #4]
 800eb52:	429c      	cmp	r4, r3
 800eb54:	d100      	bne.n	800eb58 <__ssvfscanf_r+0x8c8>
 800eb56:	e65f      	b.n	800e818 <__ssvfscanf_r+0x588>
 800eb58:	2a00      	cmp	r2, #0
 800eb5a:	dce3      	bgt.n	800eb24 <__ssvfscanf_r+0x894>
 800eb5c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb5e:	f002 fb2b 	bl	80111b8 <__ssrefill_r>
 800eb62:	2800      	cmp	r0, #0
 800eb64:	d0de      	beq.n	800eb24 <__ssvfscanf_r+0x894>
 800eb66:	e657      	b.n	800e818 <__ssvfscanf_r+0x588>
 800eb68:	0000fff6 	.word	0x0000fff6
 800eb6c:	20000444 	.word	0x20000444
 800eb70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb72:	0032      	movs	r2, r6
 800eb74:	cb20      	ldmia	r3!, {r5}
 800eb76:	61fb      	str	r3, [r7, #28]
 800eb78:	2380      	movs	r3, #128	; 0x80
 800eb7a:	401a      	ands	r2, r3
 800eb7c:	421e      	tst	r6, r3
 800eb7e:	d100      	bne.n	800eb82 <__ssvfscanf_r+0x8f2>
 800eb80:	e086      	b.n	800ec90 <__ssvfscanf_r+0xa00>
 800eb82:	2d00      	cmp	r5, #0
 800eb84:	d100      	bne.n	800eb88 <__ssvfscanf_r+0x8f8>
 800eb86:	e480      	b.n	800e48a <__ssvfscanf_r+0x1fa>
 800eb88:	2020      	movs	r0, #32
 800eb8a:	f7fb fcb3 	bl	800a4f4 <malloc>
 800eb8e:	6338      	str	r0, [r7, #48]	; 0x30
 800eb90:	2800      	cmp	r0, #0
 800eb92:	d100      	bne.n	800eb96 <__ssvfscanf_r+0x906>
 800eb94:	e452      	b.n	800e43c <__ssvfscanf_r+0x1ac>
 800eb96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb98:	6028      	str	r0, [r5, #0]
 800eb9a:	88de      	ldrh	r6, [r3, #6]
 800eb9c:	889c      	ldrh	r4, [r3, #4]
 800eb9e:	6818      	ldr	r0, [r3, #0]
 800eba0:	42a6      	cmp	r6, r4
 800eba2:	d30e      	bcc.n	800ebc2 <__ssvfscanf_r+0x932>
 800eba4:	4bc3      	ldr	r3, [pc, #780]	; (800eeb4 <__ssvfscanf_r+0xc24>)
 800eba6:	429c      	cmp	r4, r3
 800eba8:	d900      	bls.n	800ebac <__ssvfscanf_r+0x91c>
 800ebaa:	e542      	b.n	800e632 <__ssvfscanf_r+0x3a2>
 800ebac:	3408      	adds	r4, #8
 800ebae:	b2a4      	uxth	r4, r4
 800ebb0:	00a1      	lsls	r1, r4, #2
 800ebb2:	f001 fe67 	bl	8010884 <realloc>
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	d100      	bne.n	800ebbc <__ssvfscanf_r+0x92c>
 800ebba:	e53a      	b.n	800e632 <__ssvfscanf_r+0x3a2>
 800ebbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebbe:	6018      	str	r0, [r3, #0]
 800ebc0:	809c      	strh	r4, [r3, #4]
 800ebc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebc4:	1c72      	adds	r2, r6, #1
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	00b6      	lsls	r6, r6, #2
 800ebca:	50f5      	str	r5, [r6, r3]
 800ebcc:	2320      	movs	r3, #32
 800ebce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ebd0:	002e      	movs	r6, r5
 800ebd2:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ebd4:	80ca      	strh	r2, [r1, #6]
 800ebd6:	623b      	str	r3, [r7, #32]
 800ebd8:	002c      	movs	r4, r5
 800ebda:	2118      	movs	r1, #24
 800ebdc:	2048      	movs	r0, #72	; 0x48
 800ebde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ebe0:	1809      	adds	r1, r1, r0
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	19c9      	adds	r1, r1, r7
 800ebe6:	781a      	ldrb	r2, [r3, #0]
 800ebe8:	5c8a      	ldrb	r2, [r1, r2]
 800ebea:	2a00      	cmp	r2, #0
 800ebec:	d101      	bne.n	800ebf2 <__ssvfscanf_r+0x962>
 800ebee:	633d      	str	r5, [r7, #48]	; 0x30
 800ebf0:	e031      	b.n	800ec56 <__ssvfscanf_r+0x9c6>
 800ebf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ebf4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ebf6:	6852      	ldr	r2, [r2, #4]
 800ebf8:	3a01      	subs	r2, #1
 800ebfa:	604a      	str	r2, [r1, #4]
 800ebfc:	1c5a      	adds	r2, r3, #1
 800ebfe:	600a      	str	r2, [r1, #0]
 800ec00:	781b      	ldrb	r3, [r3, #0]
 800ec02:	1c6a      	adds	r2, r5, #1
 800ec04:	633a      	str	r2, [r7, #48]	; 0x30
 800ec06:	702b      	strb	r3, [r5, #0]
 800ec08:	2e00      	cmp	r6, #0
 800ec0a:	d010      	beq.n	800ec2e <__ssvfscanf_r+0x99e>
 800ec0c:	6a3b      	ldr	r3, [r7, #32]
 800ec0e:	1b15      	subs	r5, r2, r4
 800ec10:	429d      	cmp	r5, r3
 800ec12:	d30c      	bcc.n	800ec2e <__ssvfscanf_r+0x99e>
 800ec14:	005b      	lsls	r3, r3, #1
 800ec16:	0020      	movs	r0, r4
 800ec18:	0019      	movs	r1, r3
 800ec1a:	623b      	str	r3, [r7, #32]
 800ec1c:	f001 fe32 	bl	8010884 <realloc>
 800ec20:	1e04      	subs	r4, r0, #0
 800ec22:	d101      	bne.n	800ec28 <__ssvfscanf_r+0x998>
 800ec24:	f7ff fc0a 	bl	800e43c <__ssvfscanf_r+0x1ac>
 800ec28:	1943      	adds	r3, r0, r5
 800ec2a:	633b      	str	r3, [r7, #48]	; 0x30
 800ec2c:	6030      	str	r0, [r6, #0]
 800ec2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec30:	3b01      	subs	r3, #1
 800ec32:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d00e      	beq.n	800ec56 <__ssvfscanf_r+0x9c6>
 800ec38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec3a:	685b      	ldr	r3, [r3, #4]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	dc2a      	bgt.n	800ec96 <__ssvfscanf_r+0xa06>
 800ec40:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec42:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ec44:	f002 fab8 	bl	80111b8 <__ssrefill_r>
 800ec48:	2800      	cmp	r0, #0
 800ec4a:	d024      	beq.n	800ec96 <__ssvfscanf_r+0xa06>
 800ec4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec4e:	42a3      	cmp	r3, r4
 800ec50:	d101      	bne.n	800ec56 <__ssvfscanf_r+0x9c6>
 800ec52:	f7ff fbec 	bl	800e42e <__ssvfscanf_r+0x19e>
 800ec56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec58:	1b1d      	subs	r5, r3, r4
 800ec5a:	42a3      	cmp	r3, r4
 800ec5c:	d101      	bne.n	800ec62 <__ssvfscanf_r+0x9d2>
 800ec5e:	f7ff fc14 	bl	800e48a <__ssvfscanf_r+0x1fa>
 800ec62:	2300      	movs	r3, #0
 800ec64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec66:	7013      	strb	r3, [r2, #0]
 800ec68:	429e      	cmp	r6, r3
 800ec6a:	d009      	beq.n	800ec80 <__ssvfscanf_r+0x9f0>
 800ec6c:	6a3b      	ldr	r3, [r7, #32]
 800ec6e:	1c69      	adds	r1, r5, #1
 800ec70:	428b      	cmp	r3, r1
 800ec72:	d905      	bls.n	800ec80 <__ssvfscanf_r+0x9f0>
 800ec74:	6830      	ldr	r0, [r6, #0]
 800ec76:	f001 fe05 	bl	8010884 <realloc>
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	d000      	beq.n	800ec80 <__ssvfscanf_r+0x9f0>
 800ec7e:	6030      	str	r0, [r6, #0]
 800ec80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec82:	3301      	adds	r3, #1
 800ec84:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec88:	195b      	adds	r3, r3, r5
 800ec8a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec8c:	69fb      	ldr	r3, [r7, #28]
 800ec8e:	e477      	b.n	800e580 <__ssvfscanf_r+0x2f0>
 800ec90:	0016      	movs	r6, r2
 800ec92:	623a      	str	r2, [r7, #32]
 800ec94:	e7a0      	b.n	800ebd8 <__ssvfscanf_r+0x948>
 800ec96:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ec98:	e79f      	b.n	800ebda <__ssvfscanf_r+0x94a>
 800ec9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d101      	bne.n	800eca4 <__ssvfscanf_r+0xa14>
 800eca0:	3b01      	subs	r3, #1
 800eca2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eca4:	2210      	movs	r2, #16
 800eca6:	2301      	movs	r3, #1
 800eca8:	0034      	movs	r4, r6
 800ecaa:	4032      	ands	r2, r6
 800ecac:	401c      	ands	r4, r3
 800ecae:	61fa      	str	r2, [r7, #28]
 800ecb0:	421e      	tst	r6, r3
 800ecb2:	d100      	bne.n	800ecb6 <__ssvfscanf_r+0xa26>
 800ecb4:	e102      	b.n	800eebc <__ssvfscanf_r+0xc2c>
 800ecb6:	2a00      	cmp	r2, #0
 800ecb8:	d000      	beq.n	800ecbc <__ssvfscanf_r+0xa2c>
 800ecba:	e09f      	b.n	800edfc <__ssvfscanf_r+0xb6c>
 800ecbc:	2080      	movs	r0, #128	; 0x80
 800ecbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecc0:	cb10      	ldmia	r3!, {r4}
 800ecc2:	60fb      	str	r3, [r7, #12]
 800ecc4:	4206      	tst	r6, r0
 800ecc6:	d100      	bne.n	800ecca <__ssvfscanf_r+0xa3a>
 800ecc8:	e0a1      	b.n	800ee0e <__ssvfscanf_r+0xb7e>
 800ecca:	2c00      	cmp	r4, #0
 800eccc:	d100      	bne.n	800ecd0 <__ssvfscanf_r+0xa40>
 800ecce:	e4aa      	b.n	800e626 <__ssvfscanf_r+0x396>
 800ecd0:	f7fb fc10 	bl	800a4f4 <malloc>
 800ecd4:	6338      	str	r0, [r7, #48]	; 0x30
 800ecd6:	2800      	cmp	r0, #0
 800ecd8:	d100      	bne.n	800ecdc <__ssvfscanf_r+0xa4c>
 800ecda:	e4a1      	b.n	800e620 <__ssvfscanf_r+0x390>
 800ecdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecde:	6023      	str	r3, [r4, #0]
 800ece0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ece2:	88de      	ldrh	r6, [r3, #6]
 800ece4:	889d      	ldrh	r5, [r3, #4]
 800ece6:	42ae      	cmp	r6, r5
 800ece8:	d310      	bcc.n	800ed0c <__ssvfscanf_r+0xa7c>
 800ecea:	4b72      	ldr	r3, [pc, #456]	; (800eeb4 <__ssvfscanf_r+0xc24>)
 800ecec:	429d      	cmp	r5, r3
 800ecee:	d900      	bls.n	800ecf2 <__ssvfscanf_r+0xa62>
 800ecf0:	e496      	b.n	800e620 <__ssvfscanf_r+0x390>
 800ecf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ecf4:	3508      	adds	r5, #8
 800ecf6:	b2ad      	uxth	r5, r5
 800ecf8:	6818      	ldr	r0, [r3, #0]
 800ecfa:	00a9      	lsls	r1, r5, #2
 800ecfc:	f001 fdc2 	bl	8010884 <realloc>
 800ed00:	2800      	cmp	r0, #0
 800ed02:	d100      	bne.n	800ed06 <__ssvfscanf_r+0xa76>
 800ed04:	e48c      	b.n	800e620 <__ssvfscanf_r+0x390>
 800ed06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed08:	6018      	str	r0, [r3, #0]
 800ed0a:	809d      	strh	r5, [r3, #4]
 800ed0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ed0e:	1c72      	adds	r2, r6, #1
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	00b6      	lsls	r6, r6, #2
 800ed14:	50f4      	str	r4, [r6, r3]
 800ed16:	2320      	movs	r3, #32
 800ed18:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed1a:	0025      	movs	r5, r4
 800ed1c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ed1e:	80ca      	strh	r2, [r1, #6]
 800ed20:	613b      	str	r3, [r7, #16]
 800ed22:	2300      	movs	r3, #0
 800ed24:	623b      	str	r3, [r7, #32]
 800ed26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed28:	4a63      	ldr	r2, [pc, #396]	; (800eeb8 <__ssvfscanf_r+0xc28>)
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	5cd3      	ldrb	r3, [r2, r3]
 800ed30:	2208      	movs	r2, #8
 800ed32:	4213      	tst	r3, r2
 800ed34:	d149      	bne.n	800edca <__ssvfscanf_r+0xb3a>
 800ed36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d046      	beq.n	800edca <__ssvfscanf_r+0xb3a>
 800ed3c:	f7fc feb2 	bl	800baa4 <__locale_mb_cur_max>
 800ed40:	6a3b      	ldr	r3, [r7, #32]
 800ed42:	4298      	cmp	r0, r3
 800ed44:	d101      	bne.n	800ed4a <__ssvfscanf_r+0xaba>
 800ed46:	f7ff fb72 	bl	800e42e <__ssvfscanf_r+0x19e>
 800ed4a:	6a3a      	ldr	r2, [r7, #32]
 800ed4c:	2048      	movs	r0, #72	; 0x48
 800ed4e:	1c56      	adds	r6, r2, #1
 800ed50:	228c      	movs	r2, #140	; 0x8c
 800ed52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed54:	0052      	lsls	r2, r2, #1
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	1812      	adds	r2, r2, r0
 800ed5a:	7819      	ldrb	r1, [r3, #0]
 800ed5c:	6a38      	ldr	r0, [r7, #32]
 800ed5e:	19d2      	adds	r2, r2, r7
 800ed60:	5411      	strb	r1, [r2, r0]
 800ed62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed66:	6852      	ldr	r2, [r2, #4]
 800ed68:	3301      	adds	r3, #1
 800ed6a:	600b      	str	r3, [r1, #0]
 800ed6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed6e:	3a01      	subs	r2, #1
 800ed70:	604a      	str	r2, [r1, #4]
 800ed72:	2b03      	cmp	r3, #3
 800ed74:	d102      	bne.n	800ed7c <__ssvfscanf_r+0xaec>
 800ed76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ed78:	2b04      	cmp	r3, #4
 800ed7a:	d007      	beq.n	800ed8c <__ssvfscanf_r+0xafc>
 800ed7c:	2048      	movs	r0, #72	; 0x48
 800ed7e:	2310      	movs	r3, #16
 800ed80:	181b      	adds	r3, r3, r0
 800ed82:	2208      	movs	r2, #8
 800ed84:	2100      	movs	r1, #0
 800ed86:	19d8      	adds	r0, r3, r7
 800ed88:	f7fc fe48 	bl	800ba1c <memset>
 800ed8c:	2148      	movs	r1, #72	; 0x48
 800ed8e:	2310      	movs	r3, #16
 800ed90:	228c      	movs	r2, #140	; 0x8c
 800ed92:	185b      	adds	r3, r3, r1
 800ed94:	0052      	lsls	r2, r2, #1
 800ed96:	19db      	adds	r3, r3, r7
 800ed98:	1852      	adds	r2, r2, r1
 800ed9a:	9300      	str	r3, [sp, #0]
 800ed9c:	0021      	movs	r1, r4
 800ed9e:	0033      	movs	r3, r6
 800eda0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eda2:	19d2      	adds	r2, r2, r7
 800eda4:	f002 f908 	bl	8010fb8 <_mbrtowc_r>
 800eda8:	0003      	movs	r3, r0
 800edaa:	62b8      	str	r0, [r7, #40]	; 0x28
 800edac:	3301      	adds	r3, #1
 800edae:	d101      	bne.n	800edb4 <__ssvfscanf_r+0xb24>
 800edb0:	f7ff fb3d 	bl	800e42e <__ssvfscanf_r+0x19e>
 800edb4:	2800      	cmp	r0, #0
 800edb6:	d12f      	bne.n	800ee18 <__ssvfscanf_r+0xb88>
 800edb8:	6020      	str	r0, [r4, #0]
 800edba:	6820      	ldr	r0, [r4, #0]
 800edbc:	f002 f91a 	bl	8010ff4 <iswspace>
 800edc0:	6238      	str	r0, [r7, #32]
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d04a      	beq.n	800ee5c <__ssvfscanf_r+0xbcc>
 800edc6:	2e00      	cmp	r6, #0
 800edc8:	d13c      	bne.n	800ee44 <__ssvfscanf_r+0xbb4>
 800edca:	69fb      	ldr	r3, [r7, #28]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d000      	beq.n	800edd2 <__ssvfscanf_r+0xb42>
 800edd0:	e640      	b.n	800ea54 <__ssvfscanf_r+0x7c4>
 800edd2:	6023      	str	r3, [r4, #0]
 800edd4:	2d00      	cmp	r5, #0
 800edd6:	d100      	bne.n	800edda <__ssvfscanf_r+0xb4a>
 800edd8:	e639      	b.n	800ea4e <__ssvfscanf_r+0x7be>
 800edda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eddc:	693a      	ldr	r2, [r7, #16]
 800edde:	1ae4      	subs	r4, r4, r3
 800ede0:	10a3      	asrs	r3, r4, #2
 800ede2:	3301      	adds	r3, #1
 800ede4:	429a      	cmp	r2, r3
 800ede6:	d800      	bhi.n	800edea <__ssvfscanf_r+0xb5a>
 800ede8:	e631      	b.n	800ea4e <__ssvfscanf_r+0x7be>
 800edea:	6828      	ldr	r0, [r5, #0]
 800edec:	1d21      	adds	r1, r4, #4
 800edee:	f001 fd49 	bl	8010884 <realloc>
 800edf2:	2800      	cmp	r0, #0
 800edf4:	d100      	bne.n	800edf8 <__ssvfscanf_r+0xb68>
 800edf6:	e62a      	b.n	800ea4e <__ssvfscanf_r+0x7be>
 800edf8:	6028      	str	r0, [r5, #0]
 800edfa:	e628      	b.n	800ea4e <__ssvfscanf_r+0x7be>
 800edfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edfe:	60fb      	str	r3, [r7, #12]
 800ee00:	2300      	movs	r3, #0
 800ee02:	001d      	movs	r5, r3
 800ee04:	613b      	str	r3, [r7, #16]
 800ee06:	633b      	str	r3, [r7, #48]	; 0x30
 800ee08:	334c      	adds	r3, #76	; 0x4c
 800ee0a:	18fc      	adds	r4, r7, r3
 800ee0c:	e789      	b.n	800ed22 <__ssvfscanf_r+0xa92>
 800ee0e:	69fb      	ldr	r3, [r7, #28]
 800ee10:	001d      	movs	r5, r3
 800ee12:	613b      	str	r3, [r7, #16]
 800ee14:	633b      	str	r3, [r7, #48]	; 0x30
 800ee16:	e784      	b.n	800ed22 <__ssvfscanf_r+0xa92>
 800ee18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee1a:	623e      	str	r6, [r7, #32]
 800ee1c:	3302      	adds	r3, #2
 800ee1e:	d1cc      	bne.n	800edba <__ssvfscanf_r+0xb2a>
 800ee20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	dd00      	ble.n	800ee2a <__ssvfscanf_r+0xb9a>
 800ee28:	e77d      	b.n	800ed26 <__ssvfscanf_r+0xa96>
 800ee2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee2c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee2e:	f002 f9c3 	bl	80111b8 <__ssrefill_r>
 800ee32:	2800      	cmp	r0, #0
 800ee34:	d100      	bne.n	800ee38 <__ssvfscanf_r+0xba8>
 800ee36:	e776      	b.n	800ed26 <__ssvfscanf_r+0xa96>
 800ee38:	6a3b      	ldr	r3, [r7, #32]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d001      	beq.n	800ee42 <__ssvfscanf_r+0xbb2>
 800ee3e:	f7ff faf6 	bl	800e42e <__ssvfscanf_r+0x19e>
 800ee42:	e7c2      	b.n	800edca <__ssvfscanf_r+0xb3a>
 800ee44:	238c      	movs	r3, #140	; 0x8c
 800ee46:	2248      	movs	r2, #72	; 0x48
 800ee48:	005b      	lsls	r3, r3, #1
 800ee4a:	189b      	adds	r3, r3, r2
 800ee4c:	3e01      	subs	r6, #1
 800ee4e:	19db      	adds	r3, r3, r7
 800ee50:	5cf1      	ldrb	r1, [r6, r3]
 800ee52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ee54:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee56:	f002 f973 	bl	8011140 <_sungetc_r>
 800ee5a:	e7b4      	b.n	800edc6 <__ssvfscanf_r+0xb36>
 800ee5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee5e:	199b      	adds	r3, r3, r6
 800ee60:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee64:	2b03      	cmp	r3, #3
 800ee66:	d102      	bne.n	800ee6e <__ssvfscanf_r+0xbde>
 800ee68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ee6a:	2b04      	cmp	r3, #4
 800ee6c:	d002      	beq.n	800ee74 <__ssvfscanf_r+0xbe4>
 800ee6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee70:	3b01      	subs	r3, #1
 800ee72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee74:	69fb      	ldr	r3, [r7, #28]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d1d2      	bne.n	800ee20 <__ssvfscanf_r+0xb90>
 800ee7a:	3404      	adds	r4, #4
 800ee7c:	2d00      	cmp	r5, #0
 800ee7e:	d016      	beq.n	800eeae <__ssvfscanf_r+0xc1e>
 800ee80:	69fa      	ldr	r2, [r7, #28]
 800ee82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee84:	623a      	str	r2, [r7, #32]
 800ee86:	693a      	ldr	r2, [r7, #16]
 800ee88:	1ae6      	subs	r6, r4, r3
 800ee8a:	10b3      	asrs	r3, r6, #2
 800ee8c:	4293      	cmp	r3, r2
 800ee8e:	d3c7      	bcc.n	800ee20 <__ssvfscanf_r+0xb90>
 800ee90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ee92:	00d1      	lsls	r1, r2, #3
 800ee94:	f001 fcf6 	bl	8010884 <realloc>
 800ee98:	6338      	str	r0, [r7, #48]	; 0x30
 800ee9a:	2800      	cmp	r0, #0
 800ee9c:	d101      	bne.n	800eea2 <__ssvfscanf_r+0xc12>
 800ee9e:	f7ff fbbf 	bl	800e620 <__ssvfscanf_r+0x390>
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	1984      	adds	r4, r0, r6
 800eea6:	005b      	lsls	r3, r3, #1
 800eea8:	6028      	str	r0, [r5, #0]
 800eeaa:	613b      	str	r3, [r7, #16]
 800eeac:	e7b8      	b.n	800ee20 <__ssvfscanf_r+0xb90>
 800eeae:	623d      	str	r5, [r7, #32]
 800eeb0:	e7b6      	b.n	800ee20 <__ssvfscanf_r+0xb90>
 800eeb2:	46c0      	nop			; (mov r8, r8)
 800eeb4:	0000fff6 	.word	0x0000fff6
 800eeb8:	080141d1 	.word	0x080141d1
 800eebc:	69fb      	ldr	r3, [r7, #28]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d01c      	beq.n	800eefc <__ssvfscanf_r+0xc6c>
 800eec2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eec4:	49bf      	ldr	r1, [pc, #764]	; (800f1c4 <__ssvfscanf_r+0xf34>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	781a      	ldrb	r2, [r3, #0]
 800eeca:	5c8a      	ldrb	r2, [r1, r2]
 800eecc:	2108      	movs	r1, #8
 800eece:	420a      	tst	r2, r1
 800eed0:	d000      	beq.n	800eed4 <__ssvfscanf_r+0xc44>
 800eed2:	e4a1      	b.n	800e818 <__ssvfscanf_r+0x588>
 800eed4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eed6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eed8:	6852      	ldr	r2, [r2, #4]
 800eeda:	3301      	adds	r3, #1
 800eedc:	600b      	str	r3, [r1, #0]
 800eede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eee0:	3a01      	subs	r2, #1
 800eee2:	3401      	adds	r4, #1
 800eee4:	604a      	str	r2, [r1, #4]
 800eee6:	429c      	cmp	r4, r3
 800eee8:	d100      	bne.n	800eeec <__ssvfscanf_r+0xc5c>
 800eeea:	e495      	b.n	800e818 <__ssvfscanf_r+0x588>
 800eeec:	2a00      	cmp	r2, #0
 800eeee:	dce8      	bgt.n	800eec2 <__ssvfscanf_r+0xc32>
 800eef0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eef2:	f002 f961 	bl	80111b8 <__ssrefill_r>
 800eef6:	2800      	cmp	r0, #0
 800eef8:	d0e3      	beq.n	800eec2 <__ssvfscanf_r+0xc32>
 800eefa:	e48d      	b.n	800e818 <__ssvfscanf_r+0x588>
 800eefc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eefe:	0032      	movs	r2, r6
 800ef00:	cb10      	ldmia	r3!, {r4}
 800ef02:	61fb      	str	r3, [r7, #28]
 800ef04:	2380      	movs	r3, #128	; 0x80
 800ef06:	401a      	ands	r2, r3
 800ef08:	421e      	tst	r6, r3
 800ef0a:	d039      	beq.n	800ef80 <__ssvfscanf_r+0xcf0>
 800ef0c:	2c00      	cmp	r4, #0
 800ef0e:	d101      	bne.n	800ef14 <__ssvfscanf_r+0xc84>
 800ef10:	f7ff fabb 	bl	800e48a <__ssvfscanf_r+0x1fa>
 800ef14:	2020      	movs	r0, #32
 800ef16:	f7fb faed 	bl	800a4f4 <malloc>
 800ef1a:	6338      	str	r0, [r7, #48]	; 0x30
 800ef1c:	2800      	cmp	r0, #0
 800ef1e:	d101      	bne.n	800ef24 <__ssvfscanf_r+0xc94>
 800ef20:	f7ff fa8c 	bl	800e43c <__ssvfscanf_r+0x1ac>
 800ef24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef26:	6020      	str	r0, [r4, #0]
 800ef28:	88de      	ldrh	r6, [r3, #6]
 800ef2a:	889d      	ldrh	r5, [r3, #4]
 800ef2c:	6818      	ldr	r0, [r3, #0]
 800ef2e:	42ae      	cmp	r6, r5
 800ef30:	d310      	bcc.n	800ef54 <__ssvfscanf_r+0xcc4>
 800ef32:	4ba5      	ldr	r3, [pc, #660]	; (800f1c8 <__ssvfscanf_r+0xf38>)
 800ef34:	429d      	cmp	r5, r3
 800ef36:	d901      	bls.n	800ef3c <__ssvfscanf_r+0xcac>
 800ef38:	f7ff fb7b 	bl	800e632 <__ssvfscanf_r+0x3a2>
 800ef3c:	3508      	adds	r5, #8
 800ef3e:	b2ad      	uxth	r5, r5
 800ef40:	00a9      	lsls	r1, r5, #2
 800ef42:	f001 fc9f 	bl	8010884 <realloc>
 800ef46:	2800      	cmp	r0, #0
 800ef48:	d101      	bne.n	800ef4e <__ssvfscanf_r+0xcbe>
 800ef4a:	f7ff fb72 	bl	800e632 <__ssvfscanf_r+0x3a2>
 800ef4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef50:	6018      	str	r0, [r3, #0]
 800ef52:	809d      	strh	r5, [r3, #4]
 800ef54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef56:	1c72      	adds	r2, r6, #1
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	00b6      	lsls	r6, r6, #2
 800ef5c:	50f4      	str	r4, [r6, r3]
 800ef5e:	2320      	movs	r3, #32
 800ef60:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef62:	0026      	movs	r6, r4
 800ef64:	80ca      	strh	r2, [r1, #6]
 800ef66:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ef68:	633b      	str	r3, [r7, #48]	; 0x30
 800ef6a:	0025      	movs	r5, r4
 800ef6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef6e:	4995      	ldr	r1, [pc, #596]	; (800f1c4 <__ssvfscanf_r+0xf34>)
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	781a      	ldrb	r2, [r3, #0]
 800ef74:	5c8a      	ldrb	r2, [r1, r2]
 800ef76:	2108      	movs	r1, #8
 800ef78:	420a      	tst	r2, r1
 800ef7a:	d004      	beq.n	800ef86 <__ssvfscanf_r+0xcf6>
 800ef7c:	623c      	str	r4, [r7, #32]
 800ef7e:	e031      	b.n	800efe4 <__ssvfscanf_r+0xd54>
 800ef80:	0016      	movs	r6, r2
 800ef82:	633a      	str	r2, [r7, #48]	; 0x30
 800ef84:	e7f1      	b.n	800ef6a <__ssvfscanf_r+0xcda>
 800ef86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef88:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef8a:	6852      	ldr	r2, [r2, #4]
 800ef8c:	3a01      	subs	r2, #1
 800ef8e:	604a      	str	r2, [r1, #4]
 800ef90:	1c5a      	adds	r2, r3, #1
 800ef92:	600a      	str	r2, [r1, #0]
 800ef94:	781b      	ldrb	r3, [r3, #0]
 800ef96:	1c62      	adds	r2, r4, #1
 800ef98:	623a      	str	r2, [r7, #32]
 800ef9a:	7023      	strb	r3, [r4, #0]
 800ef9c:	2e00      	cmp	r6, #0
 800ef9e:	d010      	beq.n	800efc2 <__ssvfscanf_r+0xd32>
 800efa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efa2:	1b54      	subs	r4, r2, r5
 800efa4:	429c      	cmp	r4, r3
 800efa6:	d30c      	bcc.n	800efc2 <__ssvfscanf_r+0xd32>
 800efa8:	005b      	lsls	r3, r3, #1
 800efaa:	0028      	movs	r0, r5
 800efac:	0019      	movs	r1, r3
 800efae:	633b      	str	r3, [r7, #48]	; 0x30
 800efb0:	f001 fc68 	bl	8010884 <realloc>
 800efb4:	1e05      	subs	r5, r0, #0
 800efb6:	d101      	bne.n	800efbc <__ssvfscanf_r+0xd2c>
 800efb8:	f7ff fa40 	bl	800e43c <__ssvfscanf_r+0x1ac>
 800efbc:	1903      	adds	r3, r0, r4
 800efbe:	623b      	str	r3, [r7, #32]
 800efc0:	6030      	str	r0, [r6, #0]
 800efc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800efc4:	3b01      	subs	r3, #1
 800efc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d00b      	beq.n	800efe4 <__ssvfscanf_r+0xd54>
 800efcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efce:	685b      	ldr	r3, [r3, #4]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	dd01      	ble.n	800efd8 <__ssvfscanf_r+0xd48>
 800efd4:	6a3c      	ldr	r4, [r7, #32]
 800efd6:	e7c9      	b.n	800ef6c <__ssvfscanf_r+0xcdc>
 800efd8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efda:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efdc:	f002 f8ec 	bl	80111b8 <__ssrefill_r>
 800efe0:	2800      	cmp	r0, #0
 800efe2:	d0f7      	beq.n	800efd4 <__ssvfscanf_r+0xd44>
 800efe4:	2300      	movs	r3, #0
 800efe6:	6a3a      	ldr	r2, [r7, #32]
 800efe8:	7013      	strb	r3, [r2, #0]
 800efea:	1b55      	subs	r5, r2, r5
 800efec:	2e00      	cmp	r6, #0
 800efee:	d009      	beq.n	800f004 <__ssvfscanf_r+0xd74>
 800eff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eff2:	1c69      	adds	r1, r5, #1
 800eff4:	428b      	cmp	r3, r1
 800eff6:	d905      	bls.n	800f004 <__ssvfscanf_r+0xd74>
 800eff8:	6830      	ldr	r0, [r6, #0]
 800effa:	f001 fc43 	bl	8010884 <realloc>
 800effe:	2800      	cmp	r0, #0
 800f000:	d000      	beq.n	800f004 <__ssvfscanf_r+0xd74>
 800f002:	6030      	str	r0, [r6, #0]
 800f004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f006:	195b      	adds	r3, r3, r5
 800f008:	63bb      	str	r3, [r7, #56]	; 0x38
 800f00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f00c:	3301      	adds	r3, #1
 800f00e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f010:	e63c      	b.n	800ec8c <__ssvfscanf_r+0x9fc>
 800f012:	22ae      	movs	r2, #174	; 0xae
 800f014:	2100      	movs	r1, #0
 800f016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f018:	0052      	lsls	r2, r2, #1
 800f01a:	3b01      	subs	r3, #1
 800f01c:	6239      	str	r1, [r7, #32]
 800f01e:	4293      	cmp	r3, r2
 800f020:	d906      	bls.n	800f030 <__ssvfscanf_r+0xda0>
 800f022:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f024:	3b5e      	subs	r3, #94	; 0x5e
 800f026:	3bff      	subs	r3, #255	; 0xff
 800f028:	623b      	str	r3, [r7, #32]
 800f02a:	235e      	movs	r3, #94	; 0x5e
 800f02c:	33ff      	adds	r3, #255	; 0xff
 800f02e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f030:	24d8      	movs	r4, #216	; 0xd8
 800f032:	2300      	movs	r3, #0
 800f034:	2248      	movs	r2, #72	; 0x48
 800f036:	0124      	lsls	r4, r4, #4
 800f038:	4334      	orrs	r4, r6
 800f03a:	2680      	movs	r6, #128	; 0x80
 800f03c:	61fb      	str	r3, [r7, #28]
 800f03e:	3319      	adds	r3, #25
 800f040:	33ff      	adds	r3, #255	; 0xff
 800f042:	189b      	adds	r3, r3, r2
 800f044:	19dd      	adds	r5, r3, r7
 800f046:	00b6      	lsls	r6, r6, #2
 800f048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f04a:	681a      	ldr	r2, [r3, #0]
 800f04c:	7813      	ldrb	r3, [r2, #0]
 800f04e:	2b39      	cmp	r3, #57	; 0x39
 800f050:	d80f      	bhi.n	800f072 <__ssvfscanf_r+0xde2>
 800f052:	2b2a      	cmp	r3, #42	; 0x2a
 800f054:	d91b      	bls.n	800f08e <__ssvfscanf_r+0xdfe>
 800f056:	0018      	movs	r0, r3
 800f058:	382b      	subs	r0, #43	; 0x2b
 800f05a:	280e      	cmp	r0, #14
 800f05c:	d817      	bhi.n	800f08e <__ssvfscanf_r+0xdfe>
 800f05e:	f7f1 f859 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f062:	168f      	.short	0x168f
 800f064:	5416168f 	.word	0x5416168f
 800f068:	80808080 	.word	0x80808080
 800f06c:	87808080 	.word	0x87808080
 800f070:	87          	.byte	0x87
 800f071:	00          	.byte	0x00
 800f072:	2b66      	cmp	r3, #102	; 0x66
 800f074:	d83a      	bhi.n	800f0ec <__ssvfscanf_r+0xe5c>
 800f076:	2b60      	cmp	r3, #96	; 0x60
 800f078:	d803      	bhi.n	800f082 <__ssvfscanf_r+0xdf2>
 800f07a:	2b46      	cmp	r3, #70	; 0x46
 800f07c:	d805      	bhi.n	800f08a <__ssvfscanf_r+0xdfa>
 800f07e:	2b40      	cmp	r3, #64	; 0x40
 800f080:	d905      	bls.n	800f08e <__ssvfscanf_r+0xdfe>
 800f082:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f084:	290a      	cmp	r1, #10
 800f086:	dc71      	bgt.n	800f16c <__ssvfscanf_r+0xedc>
 800f088:	e001      	b.n	800f08e <__ssvfscanf_r+0xdfe>
 800f08a:	2b58      	cmp	r3, #88	; 0x58
 800f08c:	d030      	beq.n	800f0f0 <__ssvfscanf_r+0xe60>
 800f08e:	05e3      	lsls	r3, r4, #23
 800f090:	d515      	bpl.n	800f0be <__ssvfscanf_r+0xe2e>
 800f092:	238c      	movs	r3, #140	; 0x8c
 800f094:	2248      	movs	r2, #72	; 0x48
 800f096:	005b      	lsls	r3, r3, #1
 800f098:	189b      	adds	r3, r3, r2
 800f09a:	19db      	adds	r3, r3, r7
 800f09c:	429d      	cmp	r5, r3
 800f09e:	d905      	bls.n	800f0ac <__ssvfscanf_r+0xe1c>
 800f0a0:	3d01      	subs	r5, #1
 800f0a2:	7829      	ldrb	r1, [r5, #0]
 800f0a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0a6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0a8:	f002 f84a 	bl	8011140 <_sungetc_r>
 800f0ac:	238c      	movs	r3, #140	; 0x8c
 800f0ae:	2248      	movs	r2, #72	; 0x48
 800f0b0:	005b      	lsls	r3, r3, #1
 800f0b2:	189b      	adds	r3, r3, r2
 800f0b4:	19db      	adds	r3, r3, r7
 800f0b6:	429d      	cmp	r5, r3
 800f0b8:	d101      	bne.n	800f0be <__ssvfscanf_r+0xe2e>
 800f0ba:	f7ff f9e6 	bl	800e48a <__ssvfscanf_r+0x1fa>
 800f0be:	2310      	movs	r3, #16
 800f0c0:	0022      	movs	r2, r4
 800f0c2:	401a      	ands	r2, r3
 800f0c4:	421c      	tst	r4, r3
 800f0c6:	d171      	bne.n	800f1ac <__ssvfscanf_r+0xf1c>
 800f0c8:	218c      	movs	r1, #140	; 0x8c
 800f0ca:	2048      	movs	r0, #72	; 0x48
 800f0cc:	0049      	lsls	r1, r1, #1
 800f0ce:	1809      	adds	r1, r1, r0
 800f0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0d2:	697e      	ldr	r6, [r7, #20]
 800f0d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0d6:	19c9      	adds	r1, r1, r7
 800f0d8:	702a      	strb	r2, [r5, #0]
 800f0da:	47b0      	blx	r6
 800f0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0de:	1d1e      	adds	r6, r3, #4
 800f0e0:	06a3      	lsls	r3, r4, #26
 800f0e2:	d559      	bpl.n	800f198 <__ssvfscanf_r+0xf08>
 800f0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	6018      	str	r0, [r3, #0]
 800f0ea:	e05b      	b.n	800f1a4 <__ssvfscanf_r+0xf14>
 800f0ec:	2b78      	cmp	r3, #120	; 0x78
 800f0ee:	d1ce      	bne.n	800f08e <__ssvfscanf_r+0xdfe>
 800f0f0:	21c0      	movs	r1, #192	; 0xc0
 800f0f2:	00c9      	lsls	r1, r1, #3
 800f0f4:	4021      	ands	r1, r4
 800f0f6:	42b1      	cmp	r1, r6
 800f0f8:	d1c9      	bne.n	800f08e <__ssvfscanf_r+0xdfe>
 800f0fa:	4934      	ldr	r1, [pc, #208]	; (800f1cc <__ssvfscanf_r+0xf3c>)
 800f0fc:	4021      	ands	r1, r4
 800f0fe:	24a0      	movs	r4, #160	; 0xa0
 800f100:	00e4      	lsls	r4, r4, #3
 800f102:	430c      	orrs	r4, r1
 800f104:	2110      	movs	r1, #16
 800f106:	6279      	str	r1, [r7, #36]	; 0x24
 800f108:	e00b      	b.n	800f122 <__ssvfscanf_r+0xe92>
 800f10a:	0521      	lsls	r1, r4, #20
 800f10c:	d509      	bpl.n	800f122 <__ssvfscanf_r+0xe92>
 800f10e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f110:	2900      	cmp	r1, #0
 800f112:	d102      	bne.n	800f11a <__ssvfscanf_r+0xe8a>
 800f114:	3108      	adds	r1, #8
 800f116:	4334      	orrs	r4, r6
 800f118:	6279      	str	r1, [r7, #36]	; 0x24
 800f11a:	0561      	lsls	r1, r4, #21
 800f11c:	d504      	bpl.n	800f128 <__ssvfscanf_r+0xe98>
 800f11e:	492c      	ldr	r1, [pc, #176]	; (800f1d0 <__ssvfscanf_r+0xf40>)
 800f120:	400c      	ands	r4, r1
 800f122:	702b      	strb	r3, [r5, #0]
 800f124:	3501      	adds	r5, #1
 800f126:	e00c      	b.n	800f142 <__ssvfscanf_r+0xeb2>
 800f128:	4b2a      	ldr	r3, [pc, #168]	; (800f1d4 <__ssvfscanf_r+0xf44>)
 800f12a:	401c      	ands	r4, r3
 800f12c:	6a3b      	ldr	r3, [r7, #32]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d004      	beq.n	800f13c <__ssvfscanf_r+0xeac>
 800f132:	3b01      	subs	r3, #1
 800f134:	623b      	str	r3, [r7, #32]
 800f136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f138:	3301      	adds	r3, #1
 800f13a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f13c:	69fb      	ldr	r3, [r7, #28]
 800f13e:	3301      	adds	r3, #1
 800f140:	61fb      	str	r3, [r7, #28]
 800f142:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f144:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f146:	685b      	ldr	r3, [r3, #4]
 800f148:	3b01      	subs	r3, #1
 800f14a:	604b      	str	r3, [r1, #4]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	dd1c      	ble.n	800f18a <__ssvfscanf_r+0xefa>
 800f150:	3201      	adds	r2, #1
 800f152:	600a      	str	r2, [r1, #0]
 800f154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f156:	3b01      	subs	r3, #1
 800f158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d000      	beq.n	800f160 <__ssvfscanf_r+0xed0>
 800f15e:	e773      	b.n	800f048 <__ssvfscanf_r+0xdb8>
 800f160:	e795      	b.n	800f08e <__ssvfscanf_r+0xdfe>
 800f162:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f164:	491c      	ldr	r1, [pc, #112]	; (800f1d8 <__ssvfscanf_r+0xf48>)
 800f166:	0040      	lsls	r0, r0, #1
 800f168:	5e41      	ldrsh	r1, [r0, r1]
 800f16a:	6279      	str	r1, [r7, #36]	; 0x24
 800f16c:	491b      	ldr	r1, [pc, #108]	; (800f1dc <__ssvfscanf_r+0xf4c>)
 800f16e:	e7d7      	b.n	800f120 <__ssvfscanf_r+0xe90>
 800f170:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f172:	4919      	ldr	r1, [pc, #100]	; (800f1d8 <__ssvfscanf_r+0xf48>)
 800f174:	0040      	lsls	r0, r0, #1
 800f176:	5e41      	ldrsh	r1, [r0, r1]
 800f178:	6279      	str	r1, [r7, #36]	; 0x24
 800f17a:	2908      	cmp	r1, #8
 800f17c:	dcf6      	bgt.n	800f16c <__ssvfscanf_r+0xedc>
 800f17e:	e786      	b.n	800f08e <__ssvfscanf_r+0xdfe>
 800f180:	2180      	movs	r1, #128	; 0x80
 800f182:	420c      	tst	r4, r1
 800f184:	d083      	beq.n	800f08e <__ssvfscanf_r+0xdfe>
 800f186:	438c      	bics	r4, r1
 800f188:	e7cb      	b.n	800f122 <__ssvfscanf_r+0xe92>
 800f18a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f18c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f18e:	f002 f813 	bl	80111b8 <__ssrefill_r>
 800f192:	2800      	cmp	r0, #0
 800f194:	d0de      	beq.n	800f154 <__ssvfscanf_r+0xec4>
 800f196:	e77a      	b.n	800f08e <__ssvfscanf_r+0xdfe>
 800f198:	2308      	movs	r3, #8
 800f19a:	421c      	tst	r4, r3
 800f19c:	d020      	beq.n	800f1e0 <__ssvfscanf_r+0xf50>
 800f19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	7018      	strb	r0, [r3, #0]
 800f1a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1a6:	633e      	str	r6, [r7, #48]	; 0x30
 800f1a8:	3301      	adds	r3, #1
 800f1aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1ac:	238c      	movs	r3, #140	; 0x8c
 800f1ae:	2248      	movs	r2, #72	; 0x48
 800f1b0:	005b      	lsls	r3, r3, #1
 800f1b2:	189b      	adds	r3, r3, r2
 800f1b4:	19db      	adds	r3, r3, r7
 800f1b6:	1aed      	subs	r5, r5, r3
 800f1b8:	69fb      	ldr	r3, [r7, #28]
 800f1ba:	18ed      	adds	r5, r5, r3
 800f1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1be:	195b      	adds	r3, r3, r5
 800f1c0:	f7ff f92d 	bl	800e41e <__ssvfscanf_r+0x18e>
 800f1c4:	080141d1 	.word	0x080141d1
 800f1c8:	0000fff6 	.word	0x0000fff6
 800f1cc:	fffffdff 	.word	0xfffffdff
 800f1d0:	fffffa7f 	.word	0xfffffa7f
 800f1d4:	fffffc7f 	.word	0xfffffc7f
 800f1d8:	080144fe 	.word	0x080144fe
 800f1dc:	fffff47f 	.word	0xfffff47f
 800f1e0:	0763      	lsls	r3, r4, #29
 800f1e2:	d503      	bpl.n	800f1ec <__ssvfscanf_r+0xf5c>
 800f1e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	8018      	strh	r0, [r3, #0]
 800f1ea:	e7db      	b.n	800f1a4 <__ssvfscanf_r+0xf14>
 800f1ec:	2301      	movs	r3, #1
 800f1ee:	0022      	movs	r2, r4
 800f1f0:	401a      	ands	r2, r3
 800f1f2:	421c      	tst	r4, r3
 800f1f4:	d000      	beq.n	800f1f8 <__ssvfscanf_r+0xf68>
 800f1f6:	e775      	b.n	800f0e4 <__ssvfscanf_r+0xe54>
 800f1f8:	07a4      	lsls	r4, r4, #30
 800f1fa:	d400      	bmi.n	800f1fe <__ssvfscanf_r+0xf6e>
 800f1fc:	e772      	b.n	800f0e4 <__ssvfscanf_r+0xe54>
 800f1fe:	4ba8      	ldr	r3, [pc, #672]	; (800f4a0 <__ssvfscanf_r+0x1210>)
 800f200:	6979      	ldr	r1, [r7, #20]
 800f202:	4299      	cmp	r1, r3
 800f204:	d10c      	bne.n	800f220 <__ssvfscanf_r+0xf90>
 800f206:	218c      	movs	r1, #140	; 0x8c
 800f208:	2048      	movs	r0, #72	; 0x48
 800f20a:	0049      	lsls	r1, r1, #1
 800f20c:	1809      	adds	r1, r1, r0
 800f20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f210:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f212:	19c9      	adds	r1, r1, r7
 800f214:	f001 fecc 	bl	8010fb0 <_strtoull_r>
 800f218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	c303      	stmia	r3!, {r0, r1}
 800f21e:	e7c1      	b.n	800f1a4 <__ssvfscanf_r+0xf14>
 800f220:	218c      	movs	r1, #140	; 0x8c
 800f222:	2048      	movs	r0, #72	; 0x48
 800f224:	0049      	lsls	r1, r1, #1
 800f226:	1809      	adds	r1, r1, r0
 800f228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f22a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f22c:	19c9      	adds	r1, r1, r7
 800f22e:	f001 fe0d 	bl	8010e4c <_strtoll_r>
 800f232:	e7f1      	b.n	800f218 <__ssvfscanf_r+0xf88>
 800f234:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f236:	f000 fb9f 	bl	800f978 <_localeconv_r>
 800f23a:	22ae      	movs	r2, #174	; 0xae
 800f23c:	2100      	movs	r1, #0
 800f23e:	6803      	ldr	r3, [r0, #0]
 800f240:	0052      	lsls	r2, r2, #1
 800f242:	603b      	str	r3, [r7, #0]
 800f244:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f246:	60f9      	str	r1, [r7, #12]
 800f248:	3b01      	subs	r3, #1
 800f24a:	4293      	cmp	r3, r2
 800f24c:	d906      	bls.n	800f25c <__ssvfscanf_r+0xfcc>
 800f24e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f250:	3b5e      	subs	r3, #94	; 0x5e
 800f252:	3bff      	subs	r3, #255	; 0xff
 800f254:	60fb      	str	r3, [r7, #12]
 800f256:	235e      	movs	r3, #94	; 0x5e
 800f258:	33ff      	adds	r3, #255	; 0xff
 800f25a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f25c:	23f0      	movs	r3, #240	; 0xf0
 800f25e:	00db      	lsls	r3, r3, #3
 800f260:	431e      	orrs	r6, r3
 800f262:	238c      	movs	r3, #140	; 0x8c
 800f264:	2248      	movs	r2, #72	; 0x48
 800f266:	2400      	movs	r4, #0
 800f268:	005b      	lsls	r3, r3, #1
 800f26a:	189b      	adds	r3, r3, r2
 800f26c:	623c      	str	r4, [r7, #32]
 800f26e:	607c      	str	r4, [r7, #4]
 800f270:	60bc      	str	r4, [r7, #8]
 800f272:	61fc      	str	r4, [r7, #28]
 800f274:	613c      	str	r4, [r7, #16]
 800f276:	19dd      	adds	r5, r3, r7
 800f278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	781a      	ldrb	r2, [r3, #0]
 800f27e:	0010      	movs	r0, r2
 800f280:	382b      	subs	r0, #43	; 0x2b
 800f282:	284e      	cmp	r0, #78	; 0x4e
 800f284:	d900      	bls.n	800f288 <__ssvfscanf_r+0xff8>
 800f286:	e133      	b.n	800f4f0 <__ssvfscanf_r+0x1260>
 800f288:	f7f0 ff4e 	bl	8000128 <__gnu_thumb1_case_uhi>
 800f28c:	0132009b 	.word	0x0132009b
 800f290:	0132009b 	.word	0x0132009b
 800f294:	004f0132 	.word	0x004f0132
 800f298:	00720072 	.word	0x00720072
 800f29c:	00720072 	.word	0x00720072
 800f2a0:	00720072 	.word	0x00720072
 800f2a4:	00720072 	.word	0x00720072
 800f2a8:	01320072 	.word	0x01320072
 800f2ac:	01320132 	.word	0x01320132
 800f2b0:	01320132 	.word	0x01320132
 800f2b4:	01320132 	.word	0x01320132
 800f2b8:	007b00bc 	.word	0x007b00bc
 800f2bc:	007b007b 	.word	0x007b007b
 800f2c0:	00f7012f 	.word	0x00f7012f
 800f2c4:	01320132 	.word	0x01320132
 800f2c8:	013200e3 	.word	0x013200e3
 800f2cc:	01320132 	.word	0x01320132
 800f2d0:	00a00132 	.word	0x00a00132
 800f2d4:	01120132 	.word	0x01120132
 800f2d8:	01320132 	.word	0x01320132
 800f2dc:	01010132 	.word	0x01010132
 800f2e0:	01320132 	.word	0x01320132
 800f2e4:	00820132 	.word	0x00820132
 800f2e8:	01320105 	.word	0x01320105
 800f2ec:	01320132 	.word	0x01320132
 800f2f0:	01320132 	.word	0x01320132
 800f2f4:	01320132 	.word	0x01320132
 800f2f8:	007b00bc 	.word	0x007b00bc
 800f2fc:	007b007b 	.word	0x007b007b
 800f300:	00f7012f 	.word	0x00f7012f
 800f304:	01320132 	.word	0x01320132
 800f308:	013200e3 	.word	0x013200e3
 800f30c:	01320132 	.word	0x01320132
 800f310:	00a00132 	.word	0x00a00132
 800f314:	01120132 	.word	0x01120132
 800f318:	01320132 	.word	0x01320132
 800f31c:	01010132 	.word	0x01010132
 800f320:	01320132 	.word	0x01320132
 800f324:	00820132 	.word	0x00820132
 800f328:	0105      	.short	0x0105
 800f32a:	05f1      	lsls	r1, r6, #23
 800f32c:	d520      	bpl.n	800f370 <__ssvfscanf_r+0x10e0>
 800f32e:	2280      	movs	r2, #128	; 0x80
 800f330:	4396      	bics	r6, r2
 800f332:	69fa      	ldr	r2, [r7, #28]
 800f334:	3201      	adds	r2, #1
 800f336:	61fa      	str	r2, [r7, #28]
 800f338:	68fa      	ldr	r2, [r7, #12]
 800f33a:	2a00      	cmp	r2, #0
 800f33c:	d004      	beq.n	800f348 <__ssvfscanf_r+0x10b8>
 800f33e:	3a01      	subs	r2, #1
 800f340:	60fa      	str	r2, [r7, #12]
 800f342:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f344:	3201      	adds	r2, #1
 800f346:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f348:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f34a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f34c:	3a01      	subs	r2, #1
 800f34e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800f350:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f352:	3201      	adds	r2, #1
 800f354:	63ba      	str	r2, [r7, #56]	; 0x38
 800f356:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f358:	6852      	ldr	r2, [r2, #4]
 800f35a:	3a01      	subs	r2, #1
 800f35c:	604a      	str	r2, [r1, #4]
 800f35e:	2a00      	cmp	r2, #0
 800f360:	dc00      	bgt.n	800f364 <__ssvfscanf_r+0x10d4>
 800f362:	e0d6      	b.n	800f512 <__ssvfscanf_r+0x1282>
 800f364:	3301      	adds	r3, #1
 800f366:	600b      	str	r3, [r1, #0]
 800f368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d184      	bne.n	800f278 <__ssvfscanf_r+0xfe8>
 800f36e:	e057      	b.n	800f420 <__ssvfscanf_r+0x1190>
 800f370:	6a39      	ldr	r1, [r7, #32]
 800f372:	1909      	adds	r1, r1, r4
 800f374:	2900      	cmp	r1, #0
 800f376:	d153      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f378:	494a      	ldr	r1, [pc, #296]	; (800f4a4 <__ssvfscanf_r+0x1214>)
 800f37a:	400e      	ands	r6, r1
 800f37c:	702a      	strb	r2, [r5, #0]
 800f37e:	3501      	adds	r5, #1
 800f380:	e7e2      	b.n	800f348 <__ssvfscanf_r+0x10b8>
 800f382:	0531      	lsls	r1, r6, #20
 800f384:	d54c      	bpl.n	800f420 <__ssvfscanf_r+0x1190>
 800f386:	6a39      	ldr	r1, [r7, #32]
 800f388:	1909      	adds	r1, r1, r4
 800f38a:	2900      	cmp	r1, #0
 800f38c:	d040      	beq.n	800f410 <__ssvfscanf_r+0x1180>
 800f38e:	e047      	b.n	800f420 <__ssvfscanf_r+0x1190>
 800f390:	2198      	movs	r1, #152	; 0x98
 800f392:	2080      	movs	r0, #128	; 0x80
 800f394:	0109      	lsls	r1, r1, #4
 800f396:	4031      	ands	r1, r6
 800f398:	0040      	lsls	r0, r0, #1
 800f39a:	4281      	cmp	r1, r0
 800f39c:	d140      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f39e:	69f9      	ldr	r1, [r7, #28]
 800f3a0:	2901      	cmp	r1, #1
 800f3a2:	d13d      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f3a4:	2080      	movs	r0, #128	; 0x80
 800f3a6:	4940      	ldr	r1, [pc, #256]	; (800f4a8 <__ssvfscanf_r+0x1218>)
 800f3a8:	0100      	lsls	r0, r0, #4
 800f3aa:	400e      	ands	r6, r1
 800f3ac:	3132      	adds	r1, #50	; 0x32
 800f3ae:	31ff      	adds	r1, #255	; 0xff
 800f3b0:	7029      	strb	r1, [r5, #0]
 800f3b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f3b4:	4306      	orrs	r6, r0
 800f3b6:	3901      	subs	r1, #1
 800f3b8:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f3ba:	3501      	adds	r5, #1
 800f3bc:	2100      	movs	r1, #0
 800f3be:	61f9      	str	r1, [r7, #28]
 800f3c0:	e7dc      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f3c2:	2180      	movs	r1, #128	; 0x80
 800f3c4:	420e      	tst	r6, r1
 800f3c6:	d02b      	beq.n	800f420 <__ssvfscanf_r+0x1190>
 800f3c8:	438e      	bics	r6, r1
 800f3ca:	e7d7      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f3cc:	6a39      	ldr	r1, [r7, #32]
 800f3ce:	2900      	cmp	r1, #0
 800f3d0:	d10d      	bne.n	800f3ee <__ssvfscanf_r+0x115e>
 800f3d2:	69f9      	ldr	r1, [r7, #28]
 800f3d4:	2900      	cmp	r1, #0
 800f3d6:	d10e      	bne.n	800f3f6 <__ssvfscanf_r+0x1166>
 800f3d8:	21e0      	movs	r1, #224	; 0xe0
 800f3da:	0030      	movs	r0, r6
 800f3dc:	00c9      	lsls	r1, r1, #3
 800f3de:	4008      	ands	r0, r1
 800f3e0:	4288      	cmp	r0, r1
 800f3e2:	d108      	bne.n	800f3f6 <__ssvfscanf_r+0x1166>
 800f3e4:	4931      	ldr	r1, [pc, #196]	; (800f4ac <__ssvfscanf_r+0x121c>)
 800f3e6:	400e      	ands	r6, r1
 800f3e8:	2101      	movs	r1, #1
 800f3ea:	6239      	str	r1, [r7, #32]
 800f3ec:	e7c6      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f3ee:	6a39      	ldr	r1, [r7, #32]
 800f3f0:	2902      	cmp	r1, #2
 800f3f2:	d100      	bne.n	800f3f6 <__ssvfscanf_r+0x1166>
 800f3f4:	e089      	b.n	800f50a <__ssvfscanf_r+0x127a>
 800f3f6:	2c01      	cmp	r4, #1
 800f3f8:	d001      	beq.n	800f3fe <__ssvfscanf_r+0x116e>
 800f3fa:	2c04      	cmp	r4, #4
 800f3fc:	d110      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f3fe:	3401      	adds	r4, #1
 800f400:	b2e4      	uxtb	r4, r4
 800f402:	e7bb      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f404:	0531      	lsls	r1, r6, #20
 800f406:	d508      	bpl.n	800f41a <__ssvfscanf_r+0x118a>
 800f408:	6a39      	ldr	r1, [r7, #32]
 800f40a:	1909      	adds	r1, r1, r4
 800f40c:	2900      	cmp	r1, #0
 800f40e:	d104      	bne.n	800f41a <__ssvfscanf_r+0x118a>
 800f410:	4824      	ldr	r0, [pc, #144]	; (800f4a4 <__ssvfscanf_r+0x1214>)
 800f412:	000c      	movs	r4, r1
 800f414:	4006      	ands	r6, r0
 800f416:	6239      	str	r1, [r7, #32]
 800f418:	e7b0      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f41a:	6a39      	ldr	r1, [r7, #32]
 800f41c:	2901      	cmp	r1, #1
 800f41e:	d076      	beq.n	800f50e <__ssvfscanf_r+0x127e>
 800f420:	69fb      	ldr	r3, [r7, #28]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d001      	beq.n	800f42a <__ssvfscanf_r+0x119a>
 800f426:	4b20      	ldr	r3, [pc, #128]	; (800f4a8 <__ssvfscanf_r+0x1218>)
 800f428:	401e      	ands	r6, r3
 800f42a:	6a3b      	ldr	r3, [r7, #32]
 800f42c:	3b01      	subs	r3, #1
 800f42e:	2b01      	cmp	r3, #1
 800f430:	d877      	bhi.n	800f522 <__ssvfscanf_r+0x1292>
 800f432:	238c      	movs	r3, #140	; 0x8c
 800f434:	2248      	movs	r2, #72	; 0x48
 800f436:	005b      	lsls	r3, r3, #1
 800f438:	189b      	adds	r3, r3, r2
 800f43a:	19db      	adds	r3, r3, r7
 800f43c:	429d      	cmp	r5, r3
 800f43e:	d801      	bhi.n	800f444 <__ssvfscanf_r+0x11b4>
 800f440:	f7ff f823 	bl	800e48a <__ssvfscanf_r+0x1fa>
 800f444:	3d01      	subs	r5, #1
 800f446:	7829      	ldrb	r1, [r5, #0]
 800f448:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f44a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f44c:	f001 fe78 	bl	8011140 <_sungetc_r>
 800f450:	e7ef      	b.n	800f432 <__ssvfscanf_r+0x11a2>
 800f452:	2c00      	cmp	r4, #0
 800f454:	d10c      	bne.n	800f470 <__ssvfscanf_r+0x11e0>
 800f456:	69f9      	ldr	r1, [r7, #28]
 800f458:	2900      	cmp	r1, #0
 800f45a:	d1e4      	bne.n	800f426 <__ssvfscanf_r+0x1196>
 800f45c:	21e0      	movs	r1, #224	; 0xe0
 800f45e:	0030      	movs	r0, r6
 800f460:	00c9      	lsls	r1, r1, #3
 800f462:	4008      	ands	r0, r1
 800f464:	4288      	cmp	r0, r1
 800f466:	d1e0      	bne.n	800f42a <__ssvfscanf_r+0x119a>
 800f468:	4910      	ldr	r1, [pc, #64]	; (800f4ac <__ssvfscanf_r+0x121c>)
 800f46a:	3401      	adds	r4, #1
 800f46c:	400e      	ands	r6, r1
 800f46e:	e785      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f470:	20fd      	movs	r0, #253	; 0xfd
 800f472:	1ee1      	subs	r1, r4, #3
 800f474:	4201      	tst	r1, r0
 800f476:	d1d3      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f478:	e7c1      	b.n	800f3fe <__ssvfscanf_r+0x116e>
 800f47a:	0531      	lsls	r1, r6, #20
 800f47c:	d503      	bpl.n	800f486 <__ssvfscanf_r+0x11f6>
 800f47e:	6a39      	ldr	r1, [r7, #32]
 800f480:	1909      	adds	r1, r1, r4
 800f482:	2900      	cmp	r1, #0
 800f484:	d0c4      	beq.n	800f410 <__ssvfscanf_r+0x1180>
 800f486:	2c02      	cmp	r4, #2
 800f488:	d1ca      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f48a:	2403      	movs	r4, #3
 800f48c:	e776      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f48e:	2c06      	cmp	r4, #6
 800f490:	d1c6      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f492:	2407      	movs	r4, #7
 800f494:	e772      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f496:	2c07      	cmp	r4, #7
 800f498:	d1c2      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f49a:	2408      	movs	r4, #8
 800f49c:	e76e      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f49e:	46c0      	nop			; (mov r8, r8)
 800f4a0:	08010ce9 	.word	0x08010ce9
 800f4a4:	fffffe7f 	.word	0xfffffe7f
 800f4a8:	fffffeff 	.word	0xfffffeff
 800f4ac:	fffff87f 	.word	0xfffff87f
 800f4b0:	0531      	lsls	r1, r6, #20
 800f4b2:	d5b5      	bpl.n	800f420 <__ssvfscanf_r+0x1190>
 800f4b4:	21a0      	movs	r1, #160	; 0xa0
 800f4b6:	2080      	movs	r0, #128	; 0x80
 800f4b8:	00c9      	lsls	r1, r1, #3
 800f4ba:	00c0      	lsls	r0, r0, #3
 800f4bc:	4031      	ands	r1, r6
 800f4be:	4281      	cmp	r1, r0
 800f4c0:	d004      	beq.n	800f4cc <__ssvfscanf_r+0x123c>
 800f4c2:	4206      	tst	r6, r0
 800f4c4:	d0ac      	beq.n	800f420 <__ssvfscanf_r+0x1190>
 800f4c6:	69f9      	ldr	r1, [r7, #28]
 800f4c8:	2900      	cmp	r1, #0
 800f4ca:	d0ae      	beq.n	800f42a <__ssvfscanf_r+0x119a>
 800f4cc:	2180      	movs	r1, #128	; 0x80
 800f4ce:	0089      	lsls	r1, r1, #2
 800f4d0:	420e      	tst	r6, r1
 800f4d2:	d104      	bne.n	800f4de <__ssvfscanf_r+0x124e>
 800f4d4:	69f9      	ldr	r1, [r7, #28]
 800f4d6:	6938      	ldr	r0, [r7, #16]
 800f4d8:	607d      	str	r5, [r7, #4]
 800f4da:	1a09      	subs	r1, r1, r0
 800f4dc:	60b9      	str	r1, [r7, #8]
 800f4de:	20c0      	movs	r0, #192	; 0xc0
 800f4e0:	4973      	ldr	r1, [pc, #460]	; (800f6b0 <__ssvfscanf_r+0x1420>)
 800f4e2:	0040      	lsls	r0, r0, #1
 800f4e4:	400e      	ands	r6, r1
 800f4e6:	4306      	orrs	r6, r0
 800f4e8:	e768      	b.n	800f3bc <__ssvfscanf_r+0x112c>
 800f4ea:	0531      	lsls	r1, r6, #20
 800f4ec:	d5e2      	bpl.n	800f4b4 <__ssvfscanf_r+0x1224>
 800f4ee:	e74a      	b.n	800f386 <__ssvfscanf_r+0x10f6>
 800f4f0:	6839      	ldr	r1, [r7, #0]
 800f4f2:	7809      	ldrb	r1, [r1, #0]
 800f4f4:	4291      	cmp	r1, r2
 800f4f6:	d193      	bne.n	800f420 <__ssvfscanf_r+0x1190>
 800f4f8:	2180      	movs	r1, #128	; 0x80
 800f4fa:	0089      	lsls	r1, r1, #2
 800f4fc:	420e      	tst	r6, r1
 800f4fe:	d08f      	beq.n	800f420 <__ssvfscanf_r+0x1190>
 800f500:	496c      	ldr	r1, [pc, #432]	; (800f6b4 <__ssvfscanf_r+0x1424>)
 800f502:	400e      	ands	r6, r1
 800f504:	69f9      	ldr	r1, [r7, #28]
 800f506:	6139      	str	r1, [r7, #16]
 800f508:	e738      	b.n	800f37c <__ssvfscanf_r+0x10ec>
 800f50a:	2103      	movs	r1, #3
 800f50c:	e76d      	b.n	800f3ea <__ssvfscanf_r+0x115a>
 800f50e:	2102      	movs	r1, #2
 800f510:	e76b      	b.n	800f3ea <__ssvfscanf_r+0x115a>
 800f512:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f514:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f516:	f001 fe4f 	bl	80111b8 <__ssrefill_r>
 800f51a:	2800      	cmp	r0, #0
 800f51c:	d100      	bne.n	800f520 <__ssvfscanf_r+0x1290>
 800f51e:	e723      	b.n	800f368 <__ssvfscanf_r+0x10d8>
 800f520:	e77e      	b.n	800f420 <__ssvfscanf_r+0x1190>
 800f522:	1e63      	subs	r3, r4, #1
 800f524:	2b06      	cmp	r3, #6
 800f526:	d825      	bhi.n	800f574 <__ssvfscanf_r+0x12e4>
 800f528:	2c02      	cmp	r4, #2
 800f52a:	d837      	bhi.n	800f59c <__ssvfscanf_r+0x130c>
 800f52c:	238c      	movs	r3, #140	; 0x8c
 800f52e:	2248      	movs	r2, #72	; 0x48
 800f530:	005b      	lsls	r3, r3, #1
 800f532:	189b      	adds	r3, r3, r2
 800f534:	19db      	adds	r3, r3, r7
 800f536:	429d      	cmp	r5, r3
 800f538:	d801      	bhi.n	800f53e <__ssvfscanf_r+0x12ae>
 800f53a:	f7fe ffa6 	bl	800e48a <__ssvfscanf_r+0x1fa>
 800f53e:	3d01      	subs	r5, #1
 800f540:	7829      	ldrb	r1, [r5, #0]
 800f542:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f544:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f546:	f001 fdfb 	bl	8011140 <_sungetc_r>
 800f54a:	e7ef      	b.n	800f52c <__ssvfscanf_r+0x129c>
 800f54c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f54e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f550:	3b01      	subs	r3, #1
 800f552:	7819      	ldrb	r1, [r3, #0]
 800f554:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f556:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f558:	f001 fdf2 	bl	8011140 <_sungetc_r>
 800f55c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f55e:	6a3a      	ldr	r2, [r7, #32]
 800f560:	189b      	adds	r3, r3, r2
 800f562:	b2db      	uxtb	r3, r3
 800f564:	2b03      	cmp	r3, #3
 800f566:	d8f1      	bhi.n	800f54c <__ssvfscanf_r+0x12bc>
 800f568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f56a:	3c03      	subs	r4, #3
 800f56c:	b2e4      	uxtb	r4, r4
 800f56e:	1b1b      	subs	r3, r3, r4
 800f570:	1b2d      	subs	r5, r5, r4
 800f572:	63bb      	str	r3, [r7, #56]	; 0x38
 800f574:	05f3      	lsls	r3, r6, #23
 800f576:	d52f      	bpl.n	800f5d8 <__ssvfscanf_r+0x1348>
 800f578:	0573      	lsls	r3, r6, #21
 800f57a:	d514      	bpl.n	800f5a6 <__ssvfscanf_r+0x1316>
 800f57c:	238c      	movs	r3, #140	; 0x8c
 800f57e:	2248      	movs	r2, #72	; 0x48
 800f580:	005b      	lsls	r3, r3, #1
 800f582:	189b      	adds	r3, r3, r2
 800f584:	19db      	adds	r3, r3, r7
 800f586:	429d      	cmp	r5, r3
 800f588:	d801      	bhi.n	800f58e <__ssvfscanf_r+0x12fe>
 800f58a:	f7fe ff7e 	bl	800e48a <__ssvfscanf_r+0x1fa>
 800f58e:	3d01      	subs	r5, #1
 800f590:	7829      	ldrb	r1, [r5, #0]
 800f592:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f594:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f596:	f001 fdd3 	bl	8011140 <_sungetc_r>
 800f59a:	e7ef      	b.n	800f57c <__ssvfscanf_r+0x12ec>
 800f59c:	1b63      	subs	r3, r4, r5
 800f59e:	b2db      	uxtb	r3, r3
 800f5a0:	63fd      	str	r5, [r7, #60]	; 0x3c
 800f5a2:	623b      	str	r3, [r7, #32]
 800f5a4:	e7da      	b.n	800f55c <__ssvfscanf_r+0x12cc>
 800f5a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5a8:	1e6c      	subs	r4, r5, #1
 800f5aa:	7821      	ldrb	r1, [r4, #0]
 800f5ac:	3b01      	subs	r3, #1
 800f5ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5b0:	2965      	cmp	r1, #101	; 0x65
 800f5b2:	d00a      	beq.n	800f5ca <__ssvfscanf_r+0x133a>
 800f5b4:	2945      	cmp	r1, #69	; 0x45
 800f5b6:	d008      	beq.n	800f5ca <__ssvfscanf_r+0x133a>
 800f5b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5bc:	f001 fdc0 	bl	8011140 <_sungetc_r>
 800f5c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5c2:	1eac      	subs	r4, r5, #2
 800f5c4:	3b02      	subs	r3, #2
 800f5c6:	7821      	ldrb	r1, [r4, #0]
 800f5c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5ca:	0025      	movs	r5, r4
 800f5cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f5ce:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5d0:	f001 fdb6 	bl	8011140 <_sungetc_r>
 800f5d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5d6:	63bb      	str	r3, [r7, #56]	; 0x38
 800f5d8:	2310      	movs	r3, #16
 800f5da:	0032      	movs	r2, r6
 800f5dc:	401a      	ands	r2, r3
 800f5de:	421e      	tst	r6, r3
 800f5e0:	d001      	beq.n	800f5e6 <__ssvfscanf_r+0x1356>
 800f5e2:	f7fe fe71 	bl	800e2c8 <__ssvfscanf_r+0x38>
 800f5e6:	23c0      	movs	r3, #192	; 0xc0
 800f5e8:	2180      	movs	r1, #128	; 0x80
 800f5ea:	00db      	lsls	r3, r3, #3
 800f5ec:	702a      	strb	r2, [r5, #0]
 800f5ee:	4033      	ands	r3, r6
 800f5f0:	00c9      	lsls	r1, r1, #3
 800f5f2:	428b      	cmp	r3, r1
 800f5f4:	d11f      	bne.n	800f636 <__ssvfscanf_r+0x13a6>
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	69fa      	ldr	r2, [r7, #28]
 800f5fa:	69f9      	ldr	r1, [r7, #28]
 800f5fc:	1a9a      	subs	r2, r3, r2
 800f5fe:	428b      	cmp	r3, r1
 800f600:	d125      	bne.n	800f64e <__ssvfscanf_r+0x13be>
 800f602:	238c      	movs	r3, #140	; 0x8c
 800f604:	2148      	movs	r1, #72	; 0x48
 800f606:	005b      	lsls	r3, r3, #1
 800f608:	185b      	adds	r3, r3, r1
 800f60a:	19d9      	adds	r1, r3, r7
 800f60c:	2200      	movs	r2, #0
 800f60e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f610:	f7fb ffca 	bl	800b5a8 <_strtod_r>
 800f614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f616:	0004      	movs	r4, r0
 800f618:	3304      	adds	r3, #4
 800f61a:	000d      	movs	r5, r1
 800f61c:	623b      	str	r3, [r7, #32]
 800f61e:	07f3      	lsls	r3, r6, #31
 800f620:	d523      	bpl.n	800f66a <__ssvfscanf_r+0x13da>
 800f622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	601c      	str	r4, [r3, #0]
 800f628:	605d      	str	r5, [r3, #4]
 800f62a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f62c:	3301      	adds	r3, #1
 800f62e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f630:	6a3b      	ldr	r3, [r7, #32]
 800f632:	f7fe ffa5 	bl	800e580 <__ssvfscanf_r+0x2f0>
 800f636:	68bb      	ldr	r3, [r7, #8]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d0e2      	beq.n	800f602 <__ssvfscanf_r+0x1372>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f640:	1c59      	adds	r1, r3, #1
 800f642:	230a      	movs	r3, #10
 800f644:	f7fc f84c 	bl	800b6e0 <_strtol_r>
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	687d      	ldr	r5, [r7, #4]
 800f64c:	1ac2      	subs	r2, r0, r3
 800f64e:	2148      	movs	r1, #72	; 0x48
 800f650:	4b19      	ldr	r3, [pc, #100]	; (800f6b8 <__ssvfscanf_r+0x1428>)
 800f652:	185b      	adds	r3, r3, r1
 800f654:	19db      	adds	r3, r3, r7
 800f656:	429d      	cmp	r5, r3
 800f658:	d302      	bcc.n	800f660 <__ssvfscanf_r+0x13d0>
 800f65a:	4b18      	ldr	r3, [pc, #96]	; (800f6bc <__ssvfscanf_r+0x142c>)
 800f65c:	185b      	adds	r3, r3, r1
 800f65e:	19dd      	adds	r5, r3, r7
 800f660:	0028      	movs	r0, r5
 800f662:	4917      	ldr	r1, [pc, #92]	; (800f6c0 <__ssvfscanf_r+0x1430>)
 800f664:	f7fc f944 	bl	800b8f0 <sprintf>
 800f668:	e7cb      	b.n	800f602 <__ssvfscanf_r+0x1372>
 800f66a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f670:	07b6      	lsls	r6, r6, #30
 800f672:	d4d8      	bmi.n	800f626 <__ssvfscanf_r+0x1396>
 800f674:	0002      	movs	r2, r0
 800f676:	000b      	movs	r3, r1
 800f678:	f7f2 fe3c 	bl	80022f4 <__aeabi_dcmpun>
 800f67c:	2800      	cmp	r0, #0
 800f67e:	d005      	beq.n	800f68c <__ssvfscanf_r+0x13fc>
 800f680:	4810      	ldr	r0, [pc, #64]	; (800f6c4 <__ssvfscanf_r+0x1434>)
 800f682:	f7fc fabf 	bl	800bc04 <nanf>
 800f686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f688:	6018      	str	r0, [r3, #0]
 800f68a:	e7ce      	b.n	800f62a <__ssvfscanf_r+0x139a>
 800f68c:	0020      	movs	r0, r4
 800f68e:	0029      	movs	r1, r5
 800f690:	f7f2 feda 	bl	8002448 <__aeabi_d2f>
 800f694:	e7f7      	b.n	800f686 <__ssvfscanf_r+0x13f6>
 800f696:	00a3      	lsls	r3, r4, #2
 800f698:	18ed      	adds	r5, r5, r3
 800f69a:	682b      	ldr	r3, [r5, #0]
 800f69c:	3401      	adds	r4, #1
 800f69e:	6818      	ldr	r0, [r3, #0]
 800f6a0:	f7fa ff32 	bl	800a508 <free>
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	682b      	ldr	r3, [r5, #0]
 800f6a8:	601a      	str	r2, [r3, #0]
 800f6aa:	f7fe ffc3 	bl	800e634 <__ssvfscanf_r+0x3a4>
 800f6ae:	46c0      	nop			; (mov r8, r8)
 800f6b0:	fffff07f 	.word	0xfffff07f
 800f6b4:	fffffd7f 	.word	0xfffffd7f
 800f6b8:	0000026b 	.word	0x0000026b
 800f6bc:	0000026a 	.word	0x0000026a
 800f6c0:	080144f8 	.word	0x080144f8
 800f6c4:	0801455b 	.word	0x0801455b

0800f6c8 <_fclose_r>:
 800f6c8:	b570      	push	{r4, r5, r6, lr}
 800f6ca:	0005      	movs	r5, r0
 800f6cc:	1e0c      	subs	r4, r1, #0
 800f6ce:	d102      	bne.n	800f6d6 <_fclose_r+0xe>
 800f6d0:	2600      	movs	r6, #0
 800f6d2:	0030      	movs	r0, r6
 800f6d4:	bd70      	pop	{r4, r5, r6, pc}
 800f6d6:	2800      	cmp	r0, #0
 800f6d8:	d004      	beq.n	800f6e4 <_fclose_r+0x1c>
 800f6da:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d101      	bne.n	800f6e4 <_fclose_r+0x1c>
 800f6e0:	f7fc f89e 	bl	800b820 <__sinit>
 800f6e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f6e6:	07db      	lsls	r3, r3, #31
 800f6e8:	d405      	bmi.n	800f6f6 <_fclose_r+0x2e>
 800f6ea:	89a3      	ldrh	r3, [r4, #12]
 800f6ec:	059b      	lsls	r3, r3, #22
 800f6ee:	d402      	bmi.n	800f6f6 <_fclose_r+0x2e>
 800f6f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f6f2:	f7fc fa6b 	bl	800bbcc <__retarget_lock_acquire_recursive>
 800f6f6:	220c      	movs	r2, #12
 800f6f8:	5ea3      	ldrsh	r3, [r4, r2]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d109      	bne.n	800f712 <_fclose_r+0x4a>
 800f6fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f700:	3301      	adds	r3, #1
 800f702:	0016      	movs	r6, r2
 800f704:	401e      	ands	r6, r3
 800f706:	421a      	tst	r2, r3
 800f708:	d1e2      	bne.n	800f6d0 <_fclose_r+0x8>
 800f70a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f70c:	f7fc fa5f 	bl	800bbce <__retarget_lock_release_recursive>
 800f710:	e7df      	b.n	800f6d2 <_fclose_r+0xa>
 800f712:	0021      	movs	r1, r4
 800f714:	0028      	movs	r0, r5
 800f716:	f000 f837 	bl	800f788 <__sflush_r>
 800f71a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f71c:	0006      	movs	r6, r0
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d006      	beq.n	800f730 <_fclose_r+0x68>
 800f722:	0028      	movs	r0, r5
 800f724:	69e1      	ldr	r1, [r4, #28]
 800f726:	4798      	blx	r3
 800f728:	2800      	cmp	r0, #0
 800f72a:	da01      	bge.n	800f730 <_fclose_r+0x68>
 800f72c:	2601      	movs	r6, #1
 800f72e:	4276      	negs	r6, r6
 800f730:	89a3      	ldrh	r3, [r4, #12]
 800f732:	061b      	lsls	r3, r3, #24
 800f734:	d503      	bpl.n	800f73e <_fclose_r+0x76>
 800f736:	0028      	movs	r0, r5
 800f738:	6921      	ldr	r1, [r4, #16]
 800f73a:	f7fc facf 	bl	800bcdc <_free_r>
 800f73e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f740:	2900      	cmp	r1, #0
 800f742:	d008      	beq.n	800f756 <_fclose_r+0x8e>
 800f744:	0023      	movs	r3, r4
 800f746:	3340      	adds	r3, #64	; 0x40
 800f748:	4299      	cmp	r1, r3
 800f74a:	d002      	beq.n	800f752 <_fclose_r+0x8a>
 800f74c:	0028      	movs	r0, r5
 800f74e:	f7fc fac5 	bl	800bcdc <_free_r>
 800f752:	2300      	movs	r3, #0
 800f754:	6323      	str	r3, [r4, #48]	; 0x30
 800f756:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f758:	2900      	cmp	r1, #0
 800f75a:	d004      	beq.n	800f766 <_fclose_r+0x9e>
 800f75c:	0028      	movs	r0, r5
 800f75e:	f7fc fabd 	bl	800bcdc <_free_r>
 800f762:	2300      	movs	r3, #0
 800f764:	6463      	str	r3, [r4, #68]	; 0x44
 800f766:	f7fc f84b 	bl	800b800 <__sfp_lock_acquire>
 800f76a:	2300      	movs	r3, #0
 800f76c:	81a3      	strh	r3, [r4, #12]
 800f76e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f770:	07db      	lsls	r3, r3, #31
 800f772:	d402      	bmi.n	800f77a <_fclose_r+0xb2>
 800f774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f776:	f7fc fa2a 	bl	800bbce <__retarget_lock_release_recursive>
 800f77a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f77c:	f7fc fa25 	bl	800bbca <__retarget_lock_close_recursive>
 800f780:	f7fc f846 	bl	800b810 <__sfp_lock_release>
 800f784:	e7a5      	b.n	800f6d2 <_fclose_r+0xa>
	...

0800f788 <__sflush_r>:
 800f788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f78a:	230c      	movs	r3, #12
 800f78c:	5eca      	ldrsh	r2, [r1, r3]
 800f78e:	000c      	movs	r4, r1
 800f790:	0005      	movs	r5, r0
 800f792:	b291      	uxth	r1, r2
 800f794:	0713      	lsls	r3, r2, #28
 800f796:	d464      	bmi.n	800f862 <__sflush_r+0xda>
 800f798:	2380      	movs	r3, #128	; 0x80
 800f79a:	011b      	lsls	r3, r3, #4
 800f79c:	4313      	orrs	r3, r2
 800f79e:	6862      	ldr	r2, [r4, #4]
 800f7a0:	81a3      	strh	r3, [r4, #12]
 800f7a2:	2a00      	cmp	r2, #0
 800f7a4:	dc04      	bgt.n	800f7b0 <__sflush_r+0x28>
 800f7a6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f7a8:	2a00      	cmp	r2, #0
 800f7aa:	dc01      	bgt.n	800f7b0 <__sflush_r+0x28>
 800f7ac:	2000      	movs	r0, #0
 800f7ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f7b0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f7b2:	2f00      	cmp	r7, #0
 800f7b4:	d0fa      	beq.n	800f7ac <__sflush_r+0x24>
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	2080      	movs	r0, #128	; 0x80
 800f7ba:	682e      	ldr	r6, [r5, #0]
 800f7bc:	602a      	str	r2, [r5, #0]
 800f7be:	001a      	movs	r2, r3
 800f7c0:	0140      	lsls	r0, r0, #5
 800f7c2:	69e1      	ldr	r1, [r4, #28]
 800f7c4:	4002      	ands	r2, r0
 800f7c6:	4203      	tst	r3, r0
 800f7c8:	d038      	beq.n	800f83c <__sflush_r+0xb4>
 800f7ca:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f7cc:	89a3      	ldrh	r3, [r4, #12]
 800f7ce:	075b      	lsls	r3, r3, #29
 800f7d0:	d506      	bpl.n	800f7e0 <__sflush_r+0x58>
 800f7d2:	6863      	ldr	r3, [r4, #4]
 800f7d4:	1ac0      	subs	r0, r0, r3
 800f7d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d001      	beq.n	800f7e0 <__sflush_r+0x58>
 800f7dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f7de:	1ac0      	subs	r0, r0, r3
 800f7e0:	0002      	movs	r2, r0
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	0028      	movs	r0, r5
 800f7e6:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800f7e8:	69e1      	ldr	r1, [r4, #28]
 800f7ea:	47b8      	blx	r7
 800f7ec:	89a2      	ldrh	r2, [r4, #12]
 800f7ee:	1c43      	adds	r3, r0, #1
 800f7f0:	d106      	bne.n	800f800 <__sflush_r+0x78>
 800f7f2:	6829      	ldr	r1, [r5, #0]
 800f7f4:	291d      	cmp	r1, #29
 800f7f6:	d830      	bhi.n	800f85a <__sflush_r+0xd2>
 800f7f8:	4b2c      	ldr	r3, [pc, #176]	; (800f8ac <__sflush_r+0x124>)
 800f7fa:	410b      	asrs	r3, r1
 800f7fc:	07db      	lsls	r3, r3, #31
 800f7fe:	d42c      	bmi.n	800f85a <__sflush_r+0xd2>
 800f800:	4b2b      	ldr	r3, [pc, #172]	; (800f8b0 <__sflush_r+0x128>)
 800f802:	4013      	ands	r3, r2
 800f804:	2200      	movs	r2, #0
 800f806:	6062      	str	r2, [r4, #4]
 800f808:	6922      	ldr	r2, [r4, #16]
 800f80a:	b21b      	sxth	r3, r3
 800f80c:	81a3      	strh	r3, [r4, #12]
 800f80e:	6022      	str	r2, [r4, #0]
 800f810:	04db      	lsls	r3, r3, #19
 800f812:	d505      	bpl.n	800f820 <__sflush_r+0x98>
 800f814:	1c43      	adds	r3, r0, #1
 800f816:	d102      	bne.n	800f81e <__sflush_r+0x96>
 800f818:	682b      	ldr	r3, [r5, #0]
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d100      	bne.n	800f820 <__sflush_r+0x98>
 800f81e:	6520      	str	r0, [r4, #80]	; 0x50
 800f820:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f822:	602e      	str	r6, [r5, #0]
 800f824:	2900      	cmp	r1, #0
 800f826:	d0c1      	beq.n	800f7ac <__sflush_r+0x24>
 800f828:	0023      	movs	r3, r4
 800f82a:	3340      	adds	r3, #64	; 0x40
 800f82c:	4299      	cmp	r1, r3
 800f82e:	d002      	beq.n	800f836 <__sflush_r+0xae>
 800f830:	0028      	movs	r0, r5
 800f832:	f7fc fa53 	bl	800bcdc <_free_r>
 800f836:	2000      	movs	r0, #0
 800f838:	6320      	str	r0, [r4, #48]	; 0x30
 800f83a:	e7b8      	b.n	800f7ae <__sflush_r+0x26>
 800f83c:	2301      	movs	r3, #1
 800f83e:	0028      	movs	r0, r5
 800f840:	47b8      	blx	r7
 800f842:	1c43      	adds	r3, r0, #1
 800f844:	d1c2      	bne.n	800f7cc <__sflush_r+0x44>
 800f846:	682b      	ldr	r3, [r5, #0]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d0bf      	beq.n	800f7cc <__sflush_r+0x44>
 800f84c:	2b1d      	cmp	r3, #29
 800f84e:	d001      	beq.n	800f854 <__sflush_r+0xcc>
 800f850:	2b16      	cmp	r3, #22
 800f852:	d101      	bne.n	800f858 <__sflush_r+0xd0>
 800f854:	602e      	str	r6, [r5, #0]
 800f856:	e7a9      	b.n	800f7ac <__sflush_r+0x24>
 800f858:	89a2      	ldrh	r2, [r4, #12]
 800f85a:	2340      	movs	r3, #64	; 0x40
 800f85c:	4313      	orrs	r3, r2
 800f85e:	81a3      	strh	r3, [r4, #12]
 800f860:	e7a5      	b.n	800f7ae <__sflush_r+0x26>
 800f862:	6926      	ldr	r6, [r4, #16]
 800f864:	2e00      	cmp	r6, #0
 800f866:	d0a1      	beq.n	800f7ac <__sflush_r+0x24>
 800f868:	6827      	ldr	r7, [r4, #0]
 800f86a:	6026      	str	r6, [r4, #0]
 800f86c:	1bbb      	subs	r3, r7, r6
 800f86e:	9301      	str	r3, [sp, #4]
 800f870:	2300      	movs	r3, #0
 800f872:	0789      	lsls	r1, r1, #30
 800f874:	d100      	bne.n	800f878 <__sflush_r+0xf0>
 800f876:	6963      	ldr	r3, [r4, #20]
 800f878:	60a3      	str	r3, [r4, #8]
 800f87a:	9b01      	ldr	r3, [sp, #4]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	dc00      	bgt.n	800f882 <__sflush_r+0xfa>
 800f880:	e794      	b.n	800f7ac <__sflush_r+0x24>
 800f882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f884:	0032      	movs	r2, r6
 800f886:	001f      	movs	r7, r3
 800f888:	0028      	movs	r0, r5
 800f88a:	9b01      	ldr	r3, [sp, #4]
 800f88c:	69e1      	ldr	r1, [r4, #28]
 800f88e:	47b8      	blx	r7
 800f890:	2800      	cmp	r0, #0
 800f892:	dc06      	bgt.n	800f8a2 <__sflush_r+0x11a>
 800f894:	2340      	movs	r3, #64	; 0x40
 800f896:	2001      	movs	r0, #1
 800f898:	89a2      	ldrh	r2, [r4, #12]
 800f89a:	4240      	negs	r0, r0
 800f89c:	4313      	orrs	r3, r2
 800f89e:	81a3      	strh	r3, [r4, #12]
 800f8a0:	e785      	b.n	800f7ae <__sflush_r+0x26>
 800f8a2:	9b01      	ldr	r3, [sp, #4]
 800f8a4:	1836      	adds	r6, r6, r0
 800f8a6:	1a1b      	subs	r3, r3, r0
 800f8a8:	9301      	str	r3, [sp, #4]
 800f8aa:	e7e6      	b.n	800f87a <__sflush_r+0xf2>
 800f8ac:	dfbffffe 	.word	0xdfbffffe
 800f8b0:	fffff7ff 	.word	0xfffff7ff

0800f8b4 <_fflush_r>:
 800f8b4:	b570      	push	{r4, r5, r6, lr}
 800f8b6:	0005      	movs	r5, r0
 800f8b8:	000c      	movs	r4, r1
 800f8ba:	2800      	cmp	r0, #0
 800f8bc:	d004      	beq.n	800f8c8 <_fflush_r+0x14>
 800f8be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d101      	bne.n	800f8c8 <_fflush_r+0x14>
 800f8c4:	f7fb ffac 	bl	800b820 <__sinit>
 800f8c8:	220c      	movs	r2, #12
 800f8ca:	5ea3      	ldrsh	r3, [r4, r2]
 800f8cc:	1e1e      	subs	r6, r3, #0
 800f8ce:	d015      	beq.n	800f8fc <_fflush_r+0x48>
 800f8d0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f8d2:	07d2      	lsls	r2, r2, #31
 800f8d4:	d404      	bmi.n	800f8e0 <_fflush_r+0x2c>
 800f8d6:	059b      	lsls	r3, r3, #22
 800f8d8:	d402      	bmi.n	800f8e0 <_fflush_r+0x2c>
 800f8da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f8dc:	f7fc f976 	bl	800bbcc <__retarget_lock_acquire_recursive>
 800f8e0:	0021      	movs	r1, r4
 800f8e2:	0028      	movs	r0, r5
 800f8e4:	f7ff ff50 	bl	800f788 <__sflush_r>
 800f8e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f8ea:	0006      	movs	r6, r0
 800f8ec:	07db      	lsls	r3, r3, #31
 800f8ee:	d405      	bmi.n	800f8fc <_fflush_r+0x48>
 800f8f0:	89a3      	ldrh	r3, [r4, #12]
 800f8f2:	059b      	lsls	r3, r3, #22
 800f8f4:	d402      	bmi.n	800f8fc <_fflush_r+0x48>
 800f8f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f8f8:	f7fc f969 	bl	800bbce <__retarget_lock_release_recursive>
 800f8fc:	0030      	movs	r0, r6
 800f8fe:	bd70      	pop	{r4, r5, r6, pc}

0800f900 <__sccl>:
 800f900:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f902:	780b      	ldrb	r3, [r1, #0]
 800f904:	0004      	movs	r4, r0
 800f906:	2b5e      	cmp	r3, #94	; 0x5e
 800f908:	d019      	beq.n	800f93e <__sccl+0x3e>
 800f90a:	2200      	movs	r2, #0
 800f90c:	1c4d      	adds	r5, r1, #1
 800f90e:	0021      	movs	r1, r4
 800f910:	1c60      	adds	r0, r4, #1
 800f912:	30ff      	adds	r0, #255	; 0xff
 800f914:	700a      	strb	r2, [r1, #0]
 800f916:	3101      	adds	r1, #1
 800f918:	4281      	cmp	r1, r0
 800f91a:	d1fb      	bne.n	800f914 <__sccl+0x14>
 800f91c:	1e68      	subs	r0, r5, #1
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d00c      	beq.n	800f93c <__sccl+0x3c>
 800f922:	2101      	movs	r1, #1
 800f924:	262d      	movs	r6, #45	; 0x2d
 800f926:	404a      	eors	r2, r1
 800f928:	0028      	movs	r0, r5
 800f92a:	54e2      	strb	r2, [r4, r3]
 800f92c:	7801      	ldrb	r1, [r0, #0]
 800f92e:	1c45      	adds	r5, r0, #1
 800f930:	292d      	cmp	r1, #45	; 0x2d
 800f932:	d00c      	beq.n	800f94e <__sccl+0x4e>
 800f934:	295d      	cmp	r1, #93	; 0x5d
 800f936:	d01d      	beq.n	800f974 <__sccl+0x74>
 800f938:	2900      	cmp	r1, #0
 800f93a:	d104      	bne.n	800f946 <__sccl+0x46>
 800f93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f93e:	2201      	movs	r2, #1
 800f940:	784b      	ldrb	r3, [r1, #1]
 800f942:	1c8d      	adds	r5, r1, #2
 800f944:	e7e3      	b.n	800f90e <__sccl+0xe>
 800f946:	000b      	movs	r3, r1
 800f948:	e7ee      	b.n	800f928 <__sccl+0x28>
 800f94a:	0033      	movs	r3, r6
 800f94c:	e7ec      	b.n	800f928 <__sccl+0x28>
 800f94e:	7841      	ldrb	r1, [r0, #1]
 800f950:	295d      	cmp	r1, #93	; 0x5d
 800f952:	d0fa      	beq.n	800f94a <__sccl+0x4a>
 800f954:	428b      	cmp	r3, r1
 800f956:	dcf8      	bgt.n	800f94a <__sccl+0x4a>
 800f958:	001d      	movs	r5, r3
 800f95a:	3002      	adds	r0, #2
 800f95c:	3501      	adds	r5, #1
 800f95e:	5562      	strb	r2, [r4, r5]
 800f960:	42a9      	cmp	r1, r5
 800f962:	dcfb      	bgt.n	800f95c <__sccl+0x5c>
 800f964:	2500      	movs	r5, #0
 800f966:	1c5f      	adds	r7, r3, #1
 800f968:	428b      	cmp	r3, r1
 800f96a:	da01      	bge.n	800f970 <__sccl+0x70>
 800f96c:	1acd      	subs	r5, r1, r3
 800f96e:	3d01      	subs	r5, #1
 800f970:	197b      	adds	r3, r7, r5
 800f972:	e7db      	b.n	800f92c <__sccl+0x2c>
 800f974:	0028      	movs	r0, r5
 800f976:	e7e1      	b.n	800f93c <__sccl+0x3c>

0800f978 <_localeconv_r>:
 800f978:	4800      	ldr	r0, [pc, #0]	; (800f97c <_localeconv_r+0x4>)
 800f97a:	4770      	bx	lr
 800f97c:	20000534 	.word	0x20000534

0800f980 <__libc_fini_array>:
 800f980:	b570      	push	{r4, r5, r6, lr}
 800f982:	4c07      	ldr	r4, [pc, #28]	; (800f9a0 <__libc_fini_array+0x20>)
 800f984:	4d07      	ldr	r5, [pc, #28]	; (800f9a4 <__libc_fini_array+0x24>)
 800f986:	1b64      	subs	r4, r4, r5
 800f988:	10a4      	asrs	r4, r4, #2
 800f98a:	2c00      	cmp	r4, #0
 800f98c:	d102      	bne.n	800f994 <__libc_fini_array+0x14>
 800f98e:	f002 fdcd 	bl	801252c <_fini>
 800f992:	bd70      	pop	{r4, r5, r6, pc}
 800f994:	3c01      	subs	r4, #1
 800f996:	00a3      	lsls	r3, r4, #2
 800f998:	58eb      	ldr	r3, [r5, r3]
 800f99a:	4798      	blx	r3
 800f99c:	e7f5      	b.n	800f98a <__libc_fini_array+0xa>
 800f99e:	46c0      	nop			; (mov r8, r8)
 800f9a0:	080145f8 	.word	0x080145f8
 800f9a4:	080145f4 	.word	0x080145f4

0800f9a8 <memchr>:
 800f9a8:	b2c9      	uxtb	r1, r1
 800f9aa:	1882      	adds	r2, r0, r2
 800f9ac:	4290      	cmp	r0, r2
 800f9ae:	d101      	bne.n	800f9b4 <memchr+0xc>
 800f9b0:	2000      	movs	r0, #0
 800f9b2:	4770      	bx	lr
 800f9b4:	7803      	ldrb	r3, [r0, #0]
 800f9b6:	428b      	cmp	r3, r1
 800f9b8:	d0fb      	beq.n	800f9b2 <memchr+0xa>
 800f9ba:	3001      	adds	r0, #1
 800f9bc:	e7f6      	b.n	800f9ac <memchr+0x4>
	...

0800f9c0 <frexp>:
 800f9c0:	b570      	push	{r4, r5, r6, lr}
 800f9c2:	0014      	movs	r4, r2
 800f9c4:	2500      	movs	r5, #0
 800f9c6:	6025      	str	r5, [r4, #0]
 800f9c8:	4d10      	ldr	r5, [pc, #64]	; (800fa0c <frexp+0x4c>)
 800f9ca:	004b      	lsls	r3, r1, #1
 800f9cc:	000a      	movs	r2, r1
 800f9ce:	085b      	lsrs	r3, r3, #1
 800f9d0:	42ab      	cmp	r3, r5
 800f9d2:	dc1a      	bgt.n	800fa0a <frexp+0x4a>
 800f9d4:	001d      	movs	r5, r3
 800f9d6:	4305      	orrs	r5, r0
 800f9d8:	d017      	beq.n	800fa0a <frexp+0x4a>
 800f9da:	4d0d      	ldr	r5, [pc, #52]	; (800fa10 <frexp+0x50>)
 800f9dc:	4229      	tst	r1, r5
 800f9de:	d109      	bne.n	800f9f4 <frexp+0x34>
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	4b0c      	ldr	r3, [pc, #48]	; (800fa14 <frexp+0x54>)
 800f9e4:	f7f1 fe42 	bl	800166c <__aeabi_dmul>
 800f9e8:	2536      	movs	r5, #54	; 0x36
 800f9ea:	000a      	movs	r2, r1
 800f9ec:	004b      	lsls	r3, r1, #1
 800f9ee:	426d      	negs	r5, r5
 800f9f0:	085b      	lsrs	r3, r3, #1
 800f9f2:	6025      	str	r5, [r4, #0]
 800f9f4:	4d08      	ldr	r5, [pc, #32]	; (800fa18 <frexp+0x58>)
 800f9f6:	151b      	asrs	r3, r3, #20
 800f9f8:	195b      	adds	r3, r3, r5
 800f9fa:	6825      	ldr	r5, [r4, #0]
 800f9fc:	18eb      	adds	r3, r5, r3
 800f9fe:	6023      	str	r3, [r4, #0]
 800fa00:	4b06      	ldr	r3, [pc, #24]	; (800fa1c <frexp+0x5c>)
 800fa02:	401a      	ands	r2, r3
 800fa04:	4b06      	ldr	r3, [pc, #24]	; (800fa20 <frexp+0x60>)
 800fa06:	4313      	orrs	r3, r2
 800fa08:	0019      	movs	r1, r3
 800fa0a:	bd70      	pop	{r4, r5, r6, pc}
 800fa0c:	7fefffff 	.word	0x7fefffff
 800fa10:	7ff00000 	.word	0x7ff00000
 800fa14:	43500000 	.word	0x43500000
 800fa18:	fffffc02 	.word	0xfffffc02
 800fa1c:	800fffff 	.word	0x800fffff
 800fa20:	3fe00000 	.word	0x3fe00000

0800fa24 <__register_exitproc>:
 800fa24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa26:	4f1c      	ldr	r7, [pc, #112]	; (800fa98 <__register_exitproc+0x74>)
 800fa28:	0004      	movs	r4, r0
 800fa2a:	6838      	ldr	r0, [r7, #0]
 800fa2c:	0016      	movs	r6, r2
 800fa2e:	9301      	str	r3, [sp, #4]
 800fa30:	9100      	str	r1, [sp, #0]
 800fa32:	f7fc f8cb 	bl	800bbcc <__retarget_lock_acquire_recursive>
 800fa36:	4a19      	ldr	r2, [pc, #100]	; (800fa9c <__register_exitproc+0x78>)
 800fa38:	6813      	ldr	r3, [r2, #0]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d101      	bne.n	800fa42 <__register_exitproc+0x1e>
 800fa3e:	4b18      	ldr	r3, [pc, #96]	; (800faa0 <__register_exitproc+0x7c>)
 800fa40:	6013      	str	r3, [r2, #0]
 800fa42:	685a      	ldr	r2, [r3, #4]
 800fa44:	6838      	ldr	r0, [r7, #0]
 800fa46:	2a1f      	cmp	r2, #31
 800fa48:	dd04      	ble.n	800fa54 <__register_exitproc+0x30>
 800fa4a:	f7fc f8c0 	bl	800bbce <__retarget_lock_release_recursive>
 800fa4e:	2001      	movs	r0, #1
 800fa50:	4240      	negs	r0, r0
 800fa52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fa54:	2c00      	cmp	r4, #0
 800fa56:	d014      	beq.n	800fa82 <__register_exitproc+0x5e>
 800fa58:	0091      	lsls	r1, r2, #2
 800fa5a:	1859      	adds	r1, r3, r1
 800fa5c:	000f      	movs	r7, r1
 800fa5e:	3788      	adds	r7, #136	; 0x88
 800fa60:	603e      	str	r6, [r7, #0]
 800fa62:	2701      	movs	r7, #1
 800fa64:	001e      	movs	r6, r3
 800fa66:	4097      	lsls	r7, r2
 800fa68:	3685      	adds	r6, #133	; 0x85
 800fa6a:	36ff      	adds	r6, #255	; 0xff
 800fa6c:	6875      	ldr	r5, [r6, #4]
 800fa6e:	31fc      	adds	r1, #252	; 0xfc
 800fa70:	433d      	orrs	r5, r7
 800fa72:	6075      	str	r5, [r6, #4]
 800fa74:	9d01      	ldr	r5, [sp, #4]
 800fa76:	60cd      	str	r5, [r1, #12]
 800fa78:	2c02      	cmp	r4, #2
 800fa7a:	d102      	bne.n	800fa82 <__register_exitproc+0x5e>
 800fa7c:	68b1      	ldr	r1, [r6, #8]
 800fa7e:	4339      	orrs	r1, r7
 800fa80:	60b1      	str	r1, [r6, #8]
 800fa82:	1c51      	adds	r1, r2, #1
 800fa84:	6059      	str	r1, [r3, #4]
 800fa86:	3202      	adds	r2, #2
 800fa88:	9900      	ldr	r1, [sp, #0]
 800fa8a:	0092      	lsls	r2, r2, #2
 800fa8c:	50d1      	str	r1, [r2, r3]
 800fa8e:	f7fc f89e 	bl	800bbce <__retarget_lock_release_recursive>
 800fa92:	2000      	movs	r0, #0
 800fa94:	e7dd      	b.n	800fa52 <__register_exitproc+0x2e>
 800fa96:	46c0      	nop			; (mov r8, r8)
 800fa98:	200006d4 	.word	0x200006d4
 800fa9c:	20000d7c 	.word	0x20000d7c
 800faa0:	20000d80 	.word	0x20000d80

0800faa4 <__assert_func>:
 800faa4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800faa6:	0014      	movs	r4, r2
 800faa8:	001a      	movs	r2, r3
 800faaa:	4b09      	ldr	r3, [pc, #36]	; (800fad0 <__assert_func+0x2c>)
 800faac:	0005      	movs	r5, r0
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	000e      	movs	r6, r1
 800fab2:	68d8      	ldr	r0, [r3, #12]
 800fab4:	4b07      	ldr	r3, [pc, #28]	; (800fad4 <__assert_func+0x30>)
 800fab6:	2c00      	cmp	r4, #0
 800fab8:	d101      	bne.n	800fabe <__assert_func+0x1a>
 800faba:	4b07      	ldr	r3, [pc, #28]	; (800fad8 <__assert_func+0x34>)
 800fabc:	001c      	movs	r4, r3
 800fabe:	4907      	ldr	r1, [pc, #28]	; (800fadc <__assert_func+0x38>)
 800fac0:	9301      	str	r3, [sp, #4]
 800fac2:	9402      	str	r4, [sp, #8]
 800fac4:	002b      	movs	r3, r5
 800fac6:	9600      	str	r6, [sp, #0]
 800fac8:	f001 faa6 	bl	8011018 <fiprintf>
 800facc:	f002 fb8e 	bl	80121ec <abort>
 800fad0:	200006d0 	.word	0x200006d0
 800fad4:	08014520 	.word	0x08014520
 800fad8:	0801455b 	.word	0x0801455b
 800fadc:	0801452d 	.word	0x0801452d

0800fae0 <_calloc_r>:
 800fae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fae2:	2400      	movs	r4, #0
 800fae4:	0c0b      	lsrs	r3, r1, #16
 800fae6:	0c16      	lsrs	r6, r2, #16
 800fae8:	42a3      	cmp	r3, r4
 800faea:	d133      	bne.n	800fb54 <_calloc_r+0x74>
 800faec:	42a6      	cmp	r6, r4
 800faee:	d121      	bne.n	800fb34 <_calloc_r+0x54>
 800faf0:	b28b      	uxth	r3, r1
 800faf2:	b291      	uxth	r1, r2
 800faf4:	4359      	muls	r1, r3
 800faf6:	f7fa fd11 	bl	800a51c <_malloc_r>
 800fafa:	1e05      	subs	r5, r0, #0
 800fafc:	d033      	beq.n	800fb66 <_calloc_r+0x86>
 800fafe:	0003      	movs	r3, r0
 800fb00:	3b08      	subs	r3, #8
 800fb02:	685a      	ldr	r2, [r3, #4]
 800fb04:	2303      	movs	r3, #3
 800fb06:	439a      	bics	r2, r3
 800fb08:	3a04      	subs	r2, #4
 800fb0a:	2a24      	cmp	r2, #36	; 0x24
 800fb0c:	d832      	bhi.n	800fb74 <_calloc_r+0x94>
 800fb0e:	0003      	movs	r3, r0
 800fb10:	2a13      	cmp	r2, #19
 800fb12:	d90a      	bls.n	800fb2a <_calloc_r+0x4a>
 800fb14:	6004      	str	r4, [r0, #0]
 800fb16:	6044      	str	r4, [r0, #4]
 800fb18:	3308      	adds	r3, #8
 800fb1a:	2a1b      	cmp	r2, #27
 800fb1c:	d905      	bls.n	800fb2a <_calloc_r+0x4a>
 800fb1e:	6084      	str	r4, [r0, #8]
 800fb20:	60c4      	str	r4, [r0, #12]
 800fb22:	2a24      	cmp	r2, #36	; 0x24
 800fb24:	d021      	beq.n	800fb6a <_calloc_r+0x8a>
 800fb26:	0003      	movs	r3, r0
 800fb28:	3310      	adds	r3, #16
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	601a      	str	r2, [r3, #0]
 800fb2e:	605a      	str	r2, [r3, #4]
 800fb30:	609a      	str	r2, [r3, #8]
 800fb32:	e018      	b.n	800fb66 <_calloc_r+0x86>
 800fb34:	1c33      	adds	r3, r6, #0
 800fb36:	1c0d      	adds	r5, r1, #0
 800fb38:	b289      	uxth	r1, r1
 800fb3a:	b292      	uxth	r2, r2
 800fb3c:	434a      	muls	r2, r1
 800fb3e:	b2ad      	uxth	r5, r5
 800fb40:	b299      	uxth	r1, r3
 800fb42:	4369      	muls	r1, r5
 800fb44:	0c13      	lsrs	r3, r2, #16
 800fb46:	18c9      	adds	r1, r1, r3
 800fb48:	0c0b      	lsrs	r3, r1, #16
 800fb4a:	d107      	bne.n	800fb5c <_calloc_r+0x7c>
 800fb4c:	0409      	lsls	r1, r1, #16
 800fb4e:	b292      	uxth	r2, r2
 800fb50:	4311      	orrs	r1, r2
 800fb52:	e7d0      	b.n	800faf6 <_calloc_r+0x16>
 800fb54:	2e00      	cmp	r6, #0
 800fb56:	d101      	bne.n	800fb5c <_calloc_r+0x7c>
 800fb58:	1c15      	adds	r5, r2, #0
 800fb5a:	e7ed      	b.n	800fb38 <_calloc_r+0x58>
 800fb5c:	f7fc f80a 	bl	800bb74 <__errno>
 800fb60:	230c      	movs	r3, #12
 800fb62:	2500      	movs	r5, #0
 800fb64:	6003      	str	r3, [r0, #0]
 800fb66:	0028      	movs	r0, r5
 800fb68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb6a:	0003      	movs	r3, r0
 800fb6c:	6104      	str	r4, [r0, #16]
 800fb6e:	3318      	adds	r3, #24
 800fb70:	6144      	str	r4, [r0, #20]
 800fb72:	e7da      	b.n	800fb2a <_calloc_r+0x4a>
 800fb74:	2100      	movs	r1, #0
 800fb76:	f7fb ff51 	bl	800ba1c <memset>
 800fb7a:	e7f4      	b.n	800fb66 <_calloc_r+0x86>

0800fb7c <quorem>:
 800fb7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb7e:	6902      	ldr	r2, [r0, #16]
 800fb80:	690b      	ldr	r3, [r1, #16]
 800fb82:	b089      	sub	sp, #36	; 0x24
 800fb84:	0007      	movs	r7, r0
 800fb86:	9104      	str	r1, [sp, #16]
 800fb88:	2000      	movs	r0, #0
 800fb8a:	429a      	cmp	r2, r3
 800fb8c:	db69      	blt.n	800fc62 <quorem+0xe6>
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	009c      	lsls	r4, r3, #2
 800fb92:	9301      	str	r3, [sp, #4]
 800fb94:	000b      	movs	r3, r1
 800fb96:	3314      	adds	r3, #20
 800fb98:	9306      	str	r3, [sp, #24]
 800fb9a:	191b      	adds	r3, r3, r4
 800fb9c:	9305      	str	r3, [sp, #20]
 800fb9e:	003b      	movs	r3, r7
 800fba0:	3314      	adds	r3, #20
 800fba2:	9303      	str	r3, [sp, #12]
 800fba4:	191c      	adds	r4, r3, r4
 800fba6:	9b05      	ldr	r3, [sp, #20]
 800fba8:	6826      	ldr	r6, [r4, #0]
 800fbaa:	681d      	ldr	r5, [r3, #0]
 800fbac:	0030      	movs	r0, r6
 800fbae:	3501      	adds	r5, #1
 800fbb0:	0029      	movs	r1, r5
 800fbb2:	f7f0 fac3 	bl	800013c <__udivsi3>
 800fbb6:	9002      	str	r0, [sp, #8]
 800fbb8:	42ae      	cmp	r6, r5
 800fbba:	d329      	bcc.n	800fc10 <quorem+0x94>
 800fbbc:	9b06      	ldr	r3, [sp, #24]
 800fbbe:	2600      	movs	r6, #0
 800fbc0:	469c      	mov	ip, r3
 800fbc2:	9d03      	ldr	r5, [sp, #12]
 800fbc4:	9606      	str	r6, [sp, #24]
 800fbc6:	4662      	mov	r2, ip
 800fbc8:	ca08      	ldmia	r2!, {r3}
 800fbca:	6828      	ldr	r0, [r5, #0]
 800fbcc:	4694      	mov	ip, r2
 800fbce:	9a02      	ldr	r2, [sp, #8]
 800fbd0:	b299      	uxth	r1, r3
 800fbd2:	4351      	muls	r1, r2
 800fbd4:	0c1b      	lsrs	r3, r3, #16
 800fbd6:	4353      	muls	r3, r2
 800fbd8:	1989      	adds	r1, r1, r6
 800fbda:	0c0a      	lsrs	r2, r1, #16
 800fbdc:	189b      	adds	r3, r3, r2
 800fbde:	9307      	str	r3, [sp, #28]
 800fbe0:	0c1e      	lsrs	r6, r3, #16
 800fbe2:	9b06      	ldr	r3, [sp, #24]
 800fbe4:	b282      	uxth	r2, r0
 800fbe6:	18d2      	adds	r2, r2, r3
 800fbe8:	466b      	mov	r3, sp
 800fbea:	b289      	uxth	r1, r1
 800fbec:	8b9b      	ldrh	r3, [r3, #28]
 800fbee:	1a52      	subs	r2, r2, r1
 800fbf0:	0c01      	lsrs	r1, r0, #16
 800fbf2:	1ac9      	subs	r1, r1, r3
 800fbf4:	1413      	asrs	r3, r2, #16
 800fbf6:	18cb      	adds	r3, r1, r3
 800fbf8:	1419      	asrs	r1, r3, #16
 800fbfa:	b292      	uxth	r2, r2
 800fbfc:	041b      	lsls	r3, r3, #16
 800fbfe:	4313      	orrs	r3, r2
 800fc00:	c508      	stmia	r5!, {r3}
 800fc02:	9b05      	ldr	r3, [sp, #20]
 800fc04:	9106      	str	r1, [sp, #24]
 800fc06:	4563      	cmp	r3, ip
 800fc08:	d2dd      	bcs.n	800fbc6 <quorem+0x4a>
 800fc0a:	6823      	ldr	r3, [r4, #0]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d030      	beq.n	800fc72 <quorem+0xf6>
 800fc10:	0038      	movs	r0, r7
 800fc12:	9904      	ldr	r1, [sp, #16]
 800fc14:	f7fc ff04 	bl	800ca20 <__mcmp>
 800fc18:	2800      	cmp	r0, #0
 800fc1a:	db21      	blt.n	800fc60 <quorem+0xe4>
 800fc1c:	0038      	movs	r0, r7
 800fc1e:	2600      	movs	r6, #0
 800fc20:	9b02      	ldr	r3, [sp, #8]
 800fc22:	9c04      	ldr	r4, [sp, #16]
 800fc24:	3301      	adds	r3, #1
 800fc26:	9302      	str	r3, [sp, #8]
 800fc28:	3014      	adds	r0, #20
 800fc2a:	3414      	adds	r4, #20
 800fc2c:	6803      	ldr	r3, [r0, #0]
 800fc2e:	cc02      	ldmia	r4!, {r1}
 800fc30:	b29d      	uxth	r5, r3
 800fc32:	19ad      	adds	r5, r5, r6
 800fc34:	b28a      	uxth	r2, r1
 800fc36:	1aaa      	subs	r2, r5, r2
 800fc38:	0c09      	lsrs	r1, r1, #16
 800fc3a:	0c1b      	lsrs	r3, r3, #16
 800fc3c:	1a5b      	subs	r3, r3, r1
 800fc3e:	1411      	asrs	r1, r2, #16
 800fc40:	185b      	adds	r3, r3, r1
 800fc42:	141e      	asrs	r6, r3, #16
 800fc44:	b292      	uxth	r2, r2
 800fc46:	041b      	lsls	r3, r3, #16
 800fc48:	4313      	orrs	r3, r2
 800fc4a:	c008      	stmia	r0!, {r3}
 800fc4c:	9b05      	ldr	r3, [sp, #20]
 800fc4e:	42a3      	cmp	r3, r4
 800fc50:	d2ec      	bcs.n	800fc2c <quorem+0xb0>
 800fc52:	9b01      	ldr	r3, [sp, #4]
 800fc54:	9a03      	ldr	r2, [sp, #12]
 800fc56:	009b      	lsls	r3, r3, #2
 800fc58:	18d3      	adds	r3, r2, r3
 800fc5a:	681a      	ldr	r2, [r3, #0]
 800fc5c:	2a00      	cmp	r2, #0
 800fc5e:	d015      	beq.n	800fc8c <quorem+0x110>
 800fc60:	9802      	ldr	r0, [sp, #8]
 800fc62:	b009      	add	sp, #36	; 0x24
 800fc64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc66:	6823      	ldr	r3, [r4, #0]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d106      	bne.n	800fc7a <quorem+0xfe>
 800fc6c:	9b01      	ldr	r3, [sp, #4]
 800fc6e:	3b01      	subs	r3, #1
 800fc70:	9301      	str	r3, [sp, #4]
 800fc72:	9b03      	ldr	r3, [sp, #12]
 800fc74:	3c04      	subs	r4, #4
 800fc76:	42a3      	cmp	r3, r4
 800fc78:	d3f5      	bcc.n	800fc66 <quorem+0xea>
 800fc7a:	9b01      	ldr	r3, [sp, #4]
 800fc7c:	613b      	str	r3, [r7, #16]
 800fc7e:	e7c7      	b.n	800fc10 <quorem+0x94>
 800fc80:	681a      	ldr	r2, [r3, #0]
 800fc82:	2a00      	cmp	r2, #0
 800fc84:	d106      	bne.n	800fc94 <quorem+0x118>
 800fc86:	9a01      	ldr	r2, [sp, #4]
 800fc88:	3a01      	subs	r2, #1
 800fc8a:	9201      	str	r2, [sp, #4]
 800fc8c:	9a03      	ldr	r2, [sp, #12]
 800fc8e:	3b04      	subs	r3, #4
 800fc90:	429a      	cmp	r2, r3
 800fc92:	d3f5      	bcc.n	800fc80 <quorem+0x104>
 800fc94:	9b01      	ldr	r3, [sp, #4]
 800fc96:	613b      	str	r3, [r7, #16]
 800fc98:	e7e2      	b.n	800fc60 <quorem+0xe4>
	...

0800fc9c <_dtoa_r>:
 800fc9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc9e:	0014      	movs	r4, r2
 800fca0:	001d      	movs	r5, r3
 800fca2:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800fca4:	b09d      	sub	sp, #116	; 0x74
 800fca6:	9408      	str	r4, [sp, #32]
 800fca8:	9509      	str	r5, [sp, #36]	; 0x24
 800fcaa:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800fcac:	9004      	str	r0, [sp, #16]
 800fcae:	2900      	cmp	r1, #0
 800fcb0:	d009      	beq.n	800fcc6 <_dtoa_r+0x2a>
 800fcb2:	2301      	movs	r3, #1
 800fcb4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800fcb6:	4093      	lsls	r3, r2
 800fcb8:	604a      	str	r2, [r1, #4]
 800fcba:	608b      	str	r3, [r1, #8]
 800fcbc:	f7fc fc56 	bl	800c56c <_Bfree>
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	9a04      	ldr	r2, [sp, #16]
 800fcc4:	6393      	str	r3, [r2, #56]	; 0x38
 800fcc6:	2d00      	cmp	r5, #0
 800fcc8:	da1e      	bge.n	800fd08 <_dtoa_r+0x6c>
 800fcca:	2301      	movs	r3, #1
 800fccc:	6033      	str	r3, [r6, #0]
 800fcce:	006b      	lsls	r3, r5, #1
 800fcd0:	085b      	lsrs	r3, r3, #1
 800fcd2:	9309      	str	r3, [sp, #36]	; 0x24
 800fcd4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fcd6:	4bb5      	ldr	r3, [pc, #724]	; (800ffac <_dtoa_r+0x310>)
 800fcd8:	4ab4      	ldr	r2, [pc, #720]	; (800ffac <_dtoa_r+0x310>)
 800fcda:	403b      	ands	r3, r7
 800fcdc:	4293      	cmp	r3, r2
 800fcde:	d116      	bne.n	800fd0e <_dtoa_r+0x72>
 800fce0:	4bb3      	ldr	r3, [pc, #716]	; (800ffb0 <_dtoa_r+0x314>)
 800fce2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fce4:	6013      	str	r3, [r2, #0]
 800fce6:	033b      	lsls	r3, r7, #12
 800fce8:	0b1b      	lsrs	r3, r3, #12
 800fcea:	4323      	orrs	r3, r4
 800fcec:	d101      	bne.n	800fcf2 <_dtoa_r+0x56>
 800fcee:	f000 fdb2 	bl	8010856 <_dtoa_r+0xbba>
 800fcf2:	4bb0      	ldr	r3, [pc, #704]	; (800ffb4 <_dtoa_r+0x318>)
 800fcf4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fcf6:	9306      	str	r3, [sp, #24]
 800fcf8:	2a00      	cmp	r2, #0
 800fcfa:	d002      	beq.n	800fd02 <_dtoa_r+0x66>
 800fcfc:	4bae      	ldr	r3, [pc, #696]	; (800ffb8 <_dtoa_r+0x31c>)
 800fcfe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fd00:	6013      	str	r3, [r2, #0]
 800fd02:	9806      	ldr	r0, [sp, #24]
 800fd04:	b01d      	add	sp, #116	; 0x74
 800fd06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd08:	2300      	movs	r3, #0
 800fd0a:	6033      	str	r3, [r6, #0]
 800fd0c:	e7e2      	b.n	800fcd4 <_dtoa_r+0x38>
 800fd0e:	9a08      	ldr	r2, [sp, #32]
 800fd10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd12:	9210      	str	r2, [sp, #64]	; 0x40
 800fd14:	9311      	str	r3, [sp, #68]	; 0x44
 800fd16:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fd18:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	f7f0 fb93 	bl	8000448 <__aeabi_dcmpeq>
 800fd22:	1e06      	subs	r6, r0, #0
 800fd24:	d009      	beq.n	800fd3a <_dtoa_r+0x9e>
 800fd26:	2301      	movs	r3, #1
 800fd28:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fd2a:	6013      	str	r3, [r2, #0]
 800fd2c:	4ba3      	ldr	r3, [pc, #652]	; (800ffbc <_dtoa_r+0x320>)
 800fd2e:	9306      	str	r3, [sp, #24]
 800fd30:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d0e5      	beq.n	800fd02 <_dtoa_r+0x66>
 800fd36:	4ba2      	ldr	r3, [pc, #648]	; (800ffc0 <_dtoa_r+0x324>)
 800fd38:	e7e1      	b.n	800fcfe <_dtoa_r+0x62>
 800fd3a:	ab1a      	add	r3, sp, #104	; 0x68
 800fd3c:	9301      	str	r3, [sp, #4]
 800fd3e:	ab1b      	add	r3, sp, #108	; 0x6c
 800fd40:	9300      	str	r3, [sp, #0]
 800fd42:	9804      	ldr	r0, [sp, #16]
 800fd44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fd46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd48:	f7fc ff86 	bl	800cc58 <__d2b>
 800fd4c:	007a      	lsls	r2, r7, #1
 800fd4e:	9005      	str	r0, [sp, #20]
 800fd50:	0d52      	lsrs	r2, r2, #21
 800fd52:	d100      	bne.n	800fd56 <_dtoa_r+0xba>
 800fd54:	e07b      	b.n	800fe4e <_dtoa_r+0x1b2>
 800fd56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd58:	9617      	str	r6, [sp, #92]	; 0x5c
 800fd5a:	0319      	lsls	r1, r3, #12
 800fd5c:	4b99      	ldr	r3, [pc, #612]	; (800ffc4 <_dtoa_r+0x328>)
 800fd5e:	0b09      	lsrs	r1, r1, #12
 800fd60:	430b      	orrs	r3, r1
 800fd62:	4999      	ldr	r1, [pc, #612]	; (800ffc8 <_dtoa_r+0x32c>)
 800fd64:	1857      	adds	r7, r2, r1
 800fd66:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fd68:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fd6a:	0019      	movs	r1, r3
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	4b97      	ldr	r3, [pc, #604]	; (800ffcc <_dtoa_r+0x330>)
 800fd70:	f7f1 ff3e 	bl	8001bf0 <__aeabi_dsub>
 800fd74:	4a96      	ldr	r2, [pc, #600]	; (800ffd0 <_dtoa_r+0x334>)
 800fd76:	4b97      	ldr	r3, [pc, #604]	; (800ffd4 <_dtoa_r+0x338>)
 800fd78:	f7f1 fc78 	bl	800166c <__aeabi_dmul>
 800fd7c:	4a96      	ldr	r2, [pc, #600]	; (800ffd8 <_dtoa_r+0x33c>)
 800fd7e:	4b97      	ldr	r3, [pc, #604]	; (800ffdc <_dtoa_r+0x340>)
 800fd80:	f7f0 fd1a 	bl	80007b8 <__aeabi_dadd>
 800fd84:	0004      	movs	r4, r0
 800fd86:	0038      	movs	r0, r7
 800fd88:	000d      	movs	r5, r1
 800fd8a:	f7f2 fb07 	bl	800239c <__aeabi_i2d>
 800fd8e:	4a94      	ldr	r2, [pc, #592]	; (800ffe0 <_dtoa_r+0x344>)
 800fd90:	4b94      	ldr	r3, [pc, #592]	; (800ffe4 <_dtoa_r+0x348>)
 800fd92:	f7f1 fc6b 	bl	800166c <__aeabi_dmul>
 800fd96:	0002      	movs	r2, r0
 800fd98:	000b      	movs	r3, r1
 800fd9a:	0020      	movs	r0, r4
 800fd9c:	0029      	movs	r1, r5
 800fd9e:	f7f0 fd0b 	bl	80007b8 <__aeabi_dadd>
 800fda2:	0004      	movs	r4, r0
 800fda4:	000d      	movs	r5, r1
 800fda6:	f7f2 fac3 	bl	8002330 <__aeabi_d2iz>
 800fdaa:	2200      	movs	r2, #0
 800fdac:	9003      	str	r0, [sp, #12]
 800fdae:	2300      	movs	r3, #0
 800fdb0:	0020      	movs	r0, r4
 800fdb2:	0029      	movs	r1, r5
 800fdb4:	f7f0 fb4e 	bl	8000454 <__aeabi_dcmplt>
 800fdb8:	2800      	cmp	r0, #0
 800fdba:	d00b      	beq.n	800fdd4 <_dtoa_r+0x138>
 800fdbc:	9803      	ldr	r0, [sp, #12]
 800fdbe:	f7f2 faed 	bl	800239c <__aeabi_i2d>
 800fdc2:	002b      	movs	r3, r5
 800fdc4:	0022      	movs	r2, r4
 800fdc6:	f7f0 fb3f 	bl	8000448 <__aeabi_dcmpeq>
 800fdca:	4243      	negs	r3, r0
 800fdcc:	4158      	adcs	r0, r3
 800fdce:	9b03      	ldr	r3, [sp, #12]
 800fdd0:	1a1b      	subs	r3, r3, r0
 800fdd2:	9303      	str	r3, [sp, #12]
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	9316      	str	r3, [sp, #88]	; 0x58
 800fdd8:	9b03      	ldr	r3, [sp, #12]
 800fdda:	2b16      	cmp	r3, #22
 800fddc:	d810      	bhi.n	800fe00 <_dtoa_r+0x164>
 800fdde:	9810      	ldr	r0, [sp, #64]	; 0x40
 800fde0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fde2:	9a03      	ldr	r2, [sp, #12]
 800fde4:	4b80      	ldr	r3, [pc, #512]	; (800ffe8 <_dtoa_r+0x34c>)
 800fde6:	00d2      	lsls	r2, r2, #3
 800fde8:	189b      	adds	r3, r3, r2
 800fdea:	681a      	ldr	r2, [r3, #0]
 800fdec:	685b      	ldr	r3, [r3, #4]
 800fdee:	f7f0 fb31 	bl	8000454 <__aeabi_dcmplt>
 800fdf2:	2800      	cmp	r0, #0
 800fdf4:	d047      	beq.n	800fe86 <_dtoa_r+0x1ea>
 800fdf6:	9b03      	ldr	r3, [sp, #12]
 800fdf8:	3b01      	subs	r3, #1
 800fdfa:	9303      	str	r3, [sp, #12]
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	9316      	str	r3, [sp, #88]	; 0x58
 800fe00:	2200      	movs	r2, #0
 800fe02:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fe04:	920a      	str	r2, [sp, #40]	; 0x28
 800fe06:	1bdb      	subs	r3, r3, r7
 800fe08:	1e5a      	subs	r2, r3, #1
 800fe0a:	d53e      	bpl.n	800fe8a <_dtoa_r+0x1ee>
 800fe0c:	2201      	movs	r2, #1
 800fe0e:	1ad3      	subs	r3, r2, r3
 800fe10:	930a      	str	r3, [sp, #40]	; 0x28
 800fe12:	2300      	movs	r3, #0
 800fe14:	930c      	str	r3, [sp, #48]	; 0x30
 800fe16:	9b03      	ldr	r3, [sp, #12]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	db38      	blt.n	800fe8e <_dtoa_r+0x1f2>
 800fe1c:	9a03      	ldr	r2, [sp, #12]
 800fe1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe20:	4694      	mov	ip, r2
 800fe22:	4463      	add	r3, ip
 800fe24:	930c      	str	r3, [sp, #48]	; 0x30
 800fe26:	2300      	movs	r3, #0
 800fe28:	9213      	str	r2, [sp, #76]	; 0x4c
 800fe2a:	930d      	str	r3, [sp, #52]	; 0x34
 800fe2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe2e:	2401      	movs	r4, #1
 800fe30:	2b09      	cmp	r3, #9
 800fe32:	d867      	bhi.n	800ff04 <_dtoa_r+0x268>
 800fe34:	2b05      	cmp	r3, #5
 800fe36:	dd02      	ble.n	800fe3e <_dtoa_r+0x1a2>
 800fe38:	2400      	movs	r4, #0
 800fe3a:	3b04      	subs	r3, #4
 800fe3c:	9322      	str	r3, [sp, #136]	; 0x88
 800fe3e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe40:	1e98      	subs	r0, r3, #2
 800fe42:	2803      	cmp	r0, #3
 800fe44:	d867      	bhi.n	800ff16 <_dtoa_r+0x27a>
 800fe46:	f7f0 f965 	bl	8000114 <__gnu_thumb1_case_uqi>
 800fe4a:	3a2b      	.short	0x3a2b
 800fe4c:	5b38      	.short	0x5b38
 800fe4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fe50:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800fe52:	18f6      	adds	r6, r6, r3
 800fe54:	4b65      	ldr	r3, [pc, #404]	; (800ffec <_dtoa_r+0x350>)
 800fe56:	18f2      	adds	r2, r6, r3
 800fe58:	2a20      	cmp	r2, #32
 800fe5a:	dd0f      	ble.n	800fe7c <_dtoa_r+0x1e0>
 800fe5c:	2340      	movs	r3, #64	; 0x40
 800fe5e:	1a9b      	subs	r3, r3, r2
 800fe60:	409f      	lsls	r7, r3
 800fe62:	4b63      	ldr	r3, [pc, #396]	; (800fff0 <_dtoa_r+0x354>)
 800fe64:	0038      	movs	r0, r7
 800fe66:	18f3      	adds	r3, r6, r3
 800fe68:	40dc      	lsrs	r4, r3
 800fe6a:	4320      	orrs	r0, r4
 800fe6c:	f7f2 fac6 	bl	80023fc <__aeabi_ui2d>
 800fe70:	2201      	movs	r2, #1
 800fe72:	4b60      	ldr	r3, [pc, #384]	; (800fff4 <_dtoa_r+0x358>)
 800fe74:	1e77      	subs	r7, r6, #1
 800fe76:	18cb      	adds	r3, r1, r3
 800fe78:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe7a:	e776      	b.n	800fd6a <_dtoa_r+0xce>
 800fe7c:	2320      	movs	r3, #32
 800fe7e:	0020      	movs	r0, r4
 800fe80:	1a9b      	subs	r3, r3, r2
 800fe82:	4098      	lsls	r0, r3
 800fe84:	e7f2      	b.n	800fe6c <_dtoa_r+0x1d0>
 800fe86:	9016      	str	r0, [sp, #88]	; 0x58
 800fe88:	e7ba      	b.n	800fe00 <_dtoa_r+0x164>
 800fe8a:	920c      	str	r2, [sp, #48]	; 0x30
 800fe8c:	e7c3      	b.n	800fe16 <_dtoa_r+0x17a>
 800fe8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe90:	9a03      	ldr	r2, [sp, #12]
 800fe92:	1a9b      	subs	r3, r3, r2
 800fe94:	930a      	str	r3, [sp, #40]	; 0x28
 800fe96:	4253      	negs	r3, r2
 800fe98:	930d      	str	r3, [sp, #52]	; 0x34
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fe9e:	e7c5      	b.n	800fe2c <_dtoa_r+0x190>
 800fea0:	2300      	movs	r3, #0
 800fea2:	930f      	str	r3, [sp, #60]	; 0x3c
 800fea4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fea6:	930b      	str	r3, [sp, #44]	; 0x2c
 800fea8:	9307      	str	r3, [sp, #28]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	dc13      	bgt.n	800fed6 <_dtoa_r+0x23a>
 800feae:	2301      	movs	r3, #1
 800feb0:	001a      	movs	r2, r3
 800feb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800feb4:	9307      	str	r3, [sp, #28]
 800feb6:	9223      	str	r2, [sp, #140]	; 0x8c
 800feb8:	e00d      	b.n	800fed6 <_dtoa_r+0x23a>
 800feba:	2301      	movs	r3, #1
 800febc:	e7f1      	b.n	800fea2 <_dtoa_r+0x206>
 800febe:	2300      	movs	r3, #0
 800fec0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fec2:	930f      	str	r3, [sp, #60]	; 0x3c
 800fec4:	4694      	mov	ip, r2
 800fec6:	9b03      	ldr	r3, [sp, #12]
 800fec8:	4463      	add	r3, ip
 800feca:	930b      	str	r3, [sp, #44]	; 0x2c
 800fecc:	3301      	adds	r3, #1
 800fece:	9307      	str	r3, [sp, #28]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	dc00      	bgt.n	800fed6 <_dtoa_r+0x23a>
 800fed4:	2301      	movs	r3, #1
 800fed6:	2100      	movs	r1, #0
 800fed8:	2204      	movs	r2, #4
 800feda:	0010      	movs	r0, r2
 800fedc:	3014      	adds	r0, #20
 800fede:	4298      	cmp	r0, r3
 800fee0:	d91d      	bls.n	800ff1e <_dtoa_r+0x282>
 800fee2:	9b04      	ldr	r3, [sp, #16]
 800fee4:	0018      	movs	r0, r3
 800fee6:	63d9      	str	r1, [r3, #60]	; 0x3c
 800fee8:	f7fc fb18 	bl	800c51c <_Balloc>
 800feec:	9006      	str	r0, [sp, #24]
 800feee:	2800      	cmp	r0, #0
 800fef0:	d118      	bne.n	800ff24 <_dtoa_r+0x288>
 800fef2:	21b0      	movs	r1, #176	; 0xb0
 800fef4:	4b40      	ldr	r3, [pc, #256]	; (800fff8 <_dtoa_r+0x35c>)
 800fef6:	4841      	ldr	r0, [pc, #260]	; (800fffc <_dtoa_r+0x360>)
 800fef8:	9a06      	ldr	r2, [sp, #24]
 800fefa:	31ff      	adds	r1, #255	; 0xff
 800fefc:	f7ff fdd2 	bl	800faa4 <__assert_func>
 800ff00:	2301      	movs	r3, #1
 800ff02:	e7dd      	b.n	800fec0 <_dtoa_r+0x224>
 800ff04:	2300      	movs	r3, #0
 800ff06:	940f      	str	r4, [sp, #60]	; 0x3c
 800ff08:	9322      	str	r3, [sp, #136]	; 0x88
 800ff0a:	3b01      	subs	r3, #1
 800ff0c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ff0e:	9307      	str	r3, [sp, #28]
 800ff10:	2200      	movs	r2, #0
 800ff12:	3313      	adds	r3, #19
 800ff14:	e7cf      	b.n	800feb6 <_dtoa_r+0x21a>
 800ff16:	2301      	movs	r3, #1
 800ff18:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff1a:	3b02      	subs	r3, #2
 800ff1c:	e7f6      	b.n	800ff0c <_dtoa_r+0x270>
 800ff1e:	3101      	adds	r1, #1
 800ff20:	0052      	lsls	r2, r2, #1
 800ff22:	e7da      	b.n	800feda <_dtoa_r+0x23e>
 800ff24:	9b04      	ldr	r3, [sp, #16]
 800ff26:	9a06      	ldr	r2, [sp, #24]
 800ff28:	639a      	str	r2, [r3, #56]	; 0x38
 800ff2a:	9b07      	ldr	r3, [sp, #28]
 800ff2c:	2b0e      	cmp	r3, #14
 800ff2e:	d900      	bls.n	800ff32 <_dtoa_r+0x296>
 800ff30:	e0e3      	b.n	80100fa <_dtoa_r+0x45e>
 800ff32:	2c00      	cmp	r4, #0
 800ff34:	d100      	bne.n	800ff38 <_dtoa_r+0x29c>
 800ff36:	e0e0      	b.n	80100fa <_dtoa_r+0x45e>
 800ff38:	9b03      	ldr	r3, [sp, #12]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	dd62      	ble.n	8010004 <_dtoa_r+0x368>
 800ff3e:	210f      	movs	r1, #15
 800ff40:	9a03      	ldr	r2, [sp, #12]
 800ff42:	4b29      	ldr	r3, [pc, #164]	; (800ffe8 <_dtoa_r+0x34c>)
 800ff44:	400a      	ands	r2, r1
 800ff46:	00d2      	lsls	r2, r2, #3
 800ff48:	189b      	adds	r3, r3, r2
 800ff4a:	681e      	ldr	r6, [r3, #0]
 800ff4c:	685f      	ldr	r7, [r3, #4]
 800ff4e:	9b03      	ldr	r3, [sp, #12]
 800ff50:	2402      	movs	r4, #2
 800ff52:	111d      	asrs	r5, r3, #4
 800ff54:	05db      	lsls	r3, r3, #23
 800ff56:	d50a      	bpl.n	800ff6e <_dtoa_r+0x2d2>
 800ff58:	4b29      	ldr	r3, [pc, #164]	; (8010000 <_dtoa_r+0x364>)
 800ff5a:	400d      	ands	r5, r1
 800ff5c:	6a1a      	ldr	r2, [r3, #32]
 800ff5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff60:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ff62:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ff64:	f7f0 ff88 	bl	8000e78 <__aeabi_ddiv>
 800ff68:	9008      	str	r0, [sp, #32]
 800ff6a:	9109      	str	r1, [sp, #36]	; 0x24
 800ff6c:	3401      	adds	r4, #1
 800ff6e:	4b24      	ldr	r3, [pc, #144]	; (8010000 <_dtoa_r+0x364>)
 800ff70:	930e      	str	r3, [sp, #56]	; 0x38
 800ff72:	2d00      	cmp	r5, #0
 800ff74:	d108      	bne.n	800ff88 <_dtoa_r+0x2ec>
 800ff76:	9808      	ldr	r0, [sp, #32]
 800ff78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff7a:	0032      	movs	r2, r6
 800ff7c:	003b      	movs	r3, r7
 800ff7e:	f7f0 ff7b 	bl	8000e78 <__aeabi_ddiv>
 800ff82:	9008      	str	r0, [sp, #32]
 800ff84:	9109      	str	r1, [sp, #36]	; 0x24
 800ff86:	e058      	b.n	801003a <_dtoa_r+0x39e>
 800ff88:	2301      	movs	r3, #1
 800ff8a:	421d      	tst	r5, r3
 800ff8c:	d009      	beq.n	800ffa2 <_dtoa_r+0x306>
 800ff8e:	18e4      	adds	r4, r4, r3
 800ff90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ff92:	0030      	movs	r0, r6
 800ff94:	681a      	ldr	r2, [r3, #0]
 800ff96:	685b      	ldr	r3, [r3, #4]
 800ff98:	0039      	movs	r1, r7
 800ff9a:	f7f1 fb67 	bl	800166c <__aeabi_dmul>
 800ff9e:	0006      	movs	r6, r0
 800ffa0:	000f      	movs	r7, r1
 800ffa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ffa4:	106d      	asrs	r5, r5, #1
 800ffa6:	3308      	adds	r3, #8
 800ffa8:	e7e2      	b.n	800ff70 <_dtoa_r+0x2d4>
 800ffaa:	46c0      	nop			; (mov r8, r8)
 800ffac:	7ff00000 	.word	0x7ff00000
 800ffb0:	0000270f 	.word	0x0000270f
 800ffb4:	08014565 	.word	0x08014565
 800ffb8:	08014568 	.word	0x08014568
 800ffbc:	080144d6 	.word	0x080144d6
 800ffc0:	080144d7 	.word	0x080144d7
 800ffc4:	3ff00000 	.word	0x3ff00000
 800ffc8:	fffffc01 	.word	0xfffffc01
 800ffcc:	3ff80000 	.word	0x3ff80000
 800ffd0:	636f4361 	.word	0x636f4361
 800ffd4:	3fd287a7 	.word	0x3fd287a7
 800ffd8:	8b60c8b3 	.word	0x8b60c8b3
 800ffdc:	3fc68a28 	.word	0x3fc68a28
 800ffe0:	509f79fb 	.word	0x509f79fb
 800ffe4:	3fd34413 	.word	0x3fd34413
 800ffe8:	080143d0 	.word	0x080143d0
 800ffec:	00000432 	.word	0x00000432
 800fff0:	00000412 	.word	0x00000412
 800fff4:	fe100000 	.word	0xfe100000
 800fff8:	080142d9 	.word	0x080142d9
 800fffc:	08014569 	.word	0x08014569
 8010000:	080143a8 	.word	0x080143a8
 8010004:	9b03      	ldr	r3, [sp, #12]
 8010006:	2402      	movs	r4, #2
 8010008:	2b00      	cmp	r3, #0
 801000a:	d016      	beq.n	801003a <_dtoa_r+0x39e>
 801000c:	9810      	ldr	r0, [sp, #64]	; 0x40
 801000e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010010:	220f      	movs	r2, #15
 8010012:	425d      	negs	r5, r3
 8010014:	402a      	ands	r2, r5
 8010016:	4bdd      	ldr	r3, [pc, #884]	; (801038c <_dtoa_r+0x6f0>)
 8010018:	00d2      	lsls	r2, r2, #3
 801001a:	189b      	adds	r3, r3, r2
 801001c:	681a      	ldr	r2, [r3, #0]
 801001e:	685b      	ldr	r3, [r3, #4]
 8010020:	f7f1 fb24 	bl	800166c <__aeabi_dmul>
 8010024:	2701      	movs	r7, #1
 8010026:	2300      	movs	r3, #0
 8010028:	9008      	str	r0, [sp, #32]
 801002a:	9109      	str	r1, [sp, #36]	; 0x24
 801002c:	4ed8      	ldr	r6, [pc, #864]	; (8010390 <_dtoa_r+0x6f4>)
 801002e:	112d      	asrs	r5, r5, #4
 8010030:	2d00      	cmp	r5, #0
 8010032:	d000      	beq.n	8010036 <_dtoa_r+0x39a>
 8010034:	e091      	b.n	801015a <_dtoa_r+0x4be>
 8010036:	2b00      	cmp	r3, #0
 8010038:	d1a3      	bne.n	800ff82 <_dtoa_r+0x2e6>
 801003a:	9e08      	ldr	r6, [sp, #32]
 801003c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801003e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010040:	2b00      	cmp	r3, #0
 8010042:	d100      	bne.n	8010046 <_dtoa_r+0x3aa>
 8010044:	e094      	b.n	8010170 <_dtoa_r+0x4d4>
 8010046:	2200      	movs	r2, #0
 8010048:	0030      	movs	r0, r6
 801004a:	0039      	movs	r1, r7
 801004c:	4bd1      	ldr	r3, [pc, #836]	; (8010394 <_dtoa_r+0x6f8>)
 801004e:	f7f0 fa01 	bl	8000454 <__aeabi_dcmplt>
 8010052:	2800      	cmp	r0, #0
 8010054:	d100      	bne.n	8010058 <_dtoa_r+0x3bc>
 8010056:	e08b      	b.n	8010170 <_dtoa_r+0x4d4>
 8010058:	9b07      	ldr	r3, [sp, #28]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d100      	bne.n	8010060 <_dtoa_r+0x3c4>
 801005e:	e087      	b.n	8010170 <_dtoa_r+0x4d4>
 8010060:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010062:	2b00      	cmp	r3, #0
 8010064:	dd45      	ble.n	80100f2 <_dtoa_r+0x456>
 8010066:	9b03      	ldr	r3, [sp, #12]
 8010068:	2200      	movs	r2, #0
 801006a:	3b01      	subs	r3, #1
 801006c:	930e      	str	r3, [sp, #56]	; 0x38
 801006e:	0030      	movs	r0, r6
 8010070:	4bc9      	ldr	r3, [pc, #804]	; (8010398 <_dtoa_r+0x6fc>)
 8010072:	0039      	movs	r1, r7
 8010074:	f7f1 fafa 	bl	800166c <__aeabi_dmul>
 8010078:	9008      	str	r0, [sp, #32]
 801007a:	9109      	str	r1, [sp, #36]	; 0x24
 801007c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801007e:	3401      	adds	r4, #1
 8010080:	0020      	movs	r0, r4
 8010082:	9e08      	ldr	r6, [sp, #32]
 8010084:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010086:	9312      	str	r3, [sp, #72]	; 0x48
 8010088:	f7f2 f988 	bl	800239c <__aeabi_i2d>
 801008c:	0032      	movs	r2, r6
 801008e:	003b      	movs	r3, r7
 8010090:	f7f1 faec 	bl	800166c <__aeabi_dmul>
 8010094:	2200      	movs	r2, #0
 8010096:	4bc1      	ldr	r3, [pc, #772]	; (801039c <_dtoa_r+0x700>)
 8010098:	f7f0 fb8e 	bl	80007b8 <__aeabi_dadd>
 801009c:	4ac0      	ldr	r2, [pc, #768]	; (80103a0 <_dtoa_r+0x704>)
 801009e:	9014      	str	r0, [sp, #80]	; 0x50
 80100a0:	9115      	str	r1, [sp, #84]	; 0x54
 80100a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80100a4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80100a6:	4694      	mov	ip, r2
 80100a8:	9308      	str	r3, [sp, #32]
 80100aa:	9409      	str	r4, [sp, #36]	; 0x24
 80100ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80100ae:	4463      	add	r3, ip
 80100b0:	9318      	str	r3, [sp, #96]	; 0x60
 80100b2:	9309      	str	r3, [sp, #36]	; 0x24
 80100b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d15e      	bne.n	8010178 <_dtoa_r+0x4dc>
 80100ba:	2200      	movs	r2, #0
 80100bc:	4bb9      	ldr	r3, [pc, #740]	; (80103a4 <_dtoa_r+0x708>)
 80100be:	0030      	movs	r0, r6
 80100c0:	0039      	movs	r1, r7
 80100c2:	f7f1 fd95 	bl	8001bf0 <__aeabi_dsub>
 80100c6:	9a08      	ldr	r2, [sp, #32]
 80100c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80100ca:	0004      	movs	r4, r0
 80100cc:	000d      	movs	r5, r1
 80100ce:	f7f0 f9d5 	bl	800047c <__aeabi_dcmpgt>
 80100d2:	2800      	cmp	r0, #0
 80100d4:	d000      	beq.n	80100d8 <_dtoa_r+0x43c>
 80100d6:	e2b3      	b.n	8010640 <_dtoa_r+0x9a4>
 80100d8:	48b3      	ldr	r0, [pc, #716]	; (80103a8 <_dtoa_r+0x70c>)
 80100da:	9915      	ldr	r1, [sp, #84]	; 0x54
 80100dc:	4684      	mov	ip, r0
 80100de:	4461      	add	r1, ip
 80100e0:	000b      	movs	r3, r1
 80100e2:	0020      	movs	r0, r4
 80100e4:	0029      	movs	r1, r5
 80100e6:	9a08      	ldr	r2, [sp, #32]
 80100e8:	f7f0 f9b4 	bl	8000454 <__aeabi_dcmplt>
 80100ec:	2800      	cmp	r0, #0
 80100ee:	d000      	beq.n	80100f2 <_dtoa_r+0x456>
 80100f0:	e2a3      	b.n	801063a <_dtoa_r+0x99e>
 80100f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80100f4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80100f6:	9308      	str	r3, [sp, #32]
 80100f8:	9409      	str	r4, [sp, #36]	; 0x24
 80100fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	da00      	bge.n	8010102 <_dtoa_r+0x466>
 8010100:	e179      	b.n	80103f6 <_dtoa_r+0x75a>
 8010102:	9a03      	ldr	r2, [sp, #12]
 8010104:	2a0e      	cmp	r2, #14
 8010106:	dd00      	ble.n	801010a <_dtoa_r+0x46e>
 8010108:	e175      	b.n	80103f6 <_dtoa_r+0x75a>
 801010a:	4ba0      	ldr	r3, [pc, #640]	; (801038c <_dtoa_r+0x6f0>)
 801010c:	00d2      	lsls	r2, r2, #3
 801010e:	189b      	adds	r3, r3, r2
 8010110:	681e      	ldr	r6, [r3, #0]
 8010112:	685f      	ldr	r7, [r3, #4]
 8010114:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010116:	2b00      	cmp	r3, #0
 8010118:	db00      	blt.n	801011c <_dtoa_r+0x480>
 801011a:	e0e5      	b.n	80102e8 <_dtoa_r+0x64c>
 801011c:	9b07      	ldr	r3, [sp, #28]
 801011e:	2b00      	cmp	r3, #0
 8010120:	dd00      	ble.n	8010124 <_dtoa_r+0x488>
 8010122:	e0e1      	b.n	80102e8 <_dtoa_r+0x64c>
 8010124:	d000      	beq.n	8010128 <_dtoa_r+0x48c>
 8010126:	e288      	b.n	801063a <_dtoa_r+0x99e>
 8010128:	2200      	movs	r2, #0
 801012a:	0030      	movs	r0, r6
 801012c:	0039      	movs	r1, r7
 801012e:	4b9d      	ldr	r3, [pc, #628]	; (80103a4 <_dtoa_r+0x708>)
 8010130:	f7f1 fa9c 	bl	800166c <__aeabi_dmul>
 8010134:	9a08      	ldr	r2, [sp, #32]
 8010136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010138:	f7f0 f9aa 	bl	8000490 <__aeabi_dcmpge>
 801013c:	9e07      	ldr	r6, [sp, #28]
 801013e:	0037      	movs	r7, r6
 8010140:	2800      	cmp	r0, #0
 8010142:	d000      	beq.n	8010146 <_dtoa_r+0x4aa>
 8010144:	e25f      	b.n	8010606 <_dtoa_r+0x96a>
 8010146:	9b06      	ldr	r3, [sp, #24]
 8010148:	9a06      	ldr	r2, [sp, #24]
 801014a:	3301      	adds	r3, #1
 801014c:	9308      	str	r3, [sp, #32]
 801014e:	2331      	movs	r3, #49	; 0x31
 8010150:	7013      	strb	r3, [r2, #0]
 8010152:	9b03      	ldr	r3, [sp, #12]
 8010154:	3301      	adds	r3, #1
 8010156:	9303      	str	r3, [sp, #12]
 8010158:	e25a      	b.n	8010610 <_dtoa_r+0x974>
 801015a:	423d      	tst	r5, r7
 801015c:	d005      	beq.n	801016a <_dtoa_r+0x4ce>
 801015e:	6832      	ldr	r2, [r6, #0]
 8010160:	6873      	ldr	r3, [r6, #4]
 8010162:	f7f1 fa83 	bl	800166c <__aeabi_dmul>
 8010166:	003b      	movs	r3, r7
 8010168:	3401      	adds	r4, #1
 801016a:	106d      	asrs	r5, r5, #1
 801016c:	3608      	adds	r6, #8
 801016e:	e75f      	b.n	8010030 <_dtoa_r+0x394>
 8010170:	9b03      	ldr	r3, [sp, #12]
 8010172:	930e      	str	r3, [sp, #56]	; 0x38
 8010174:	9b07      	ldr	r3, [sp, #28]
 8010176:	e783      	b.n	8010080 <_dtoa_r+0x3e4>
 8010178:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801017a:	4b84      	ldr	r3, [pc, #528]	; (801038c <_dtoa_r+0x6f0>)
 801017c:	3a01      	subs	r2, #1
 801017e:	00d2      	lsls	r2, r2, #3
 8010180:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010182:	189b      	adds	r3, r3, r2
 8010184:	9c08      	ldr	r4, [sp, #32]
 8010186:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010188:	681a      	ldr	r2, [r3, #0]
 801018a:	685b      	ldr	r3, [r3, #4]
 801018c:	2900      	cmp	r1, #0
 801018e:	d051      	beq.n	8010234 <_dtoa_r+0x598>
 8010190:	2000      	movs	r0, #0
 8010192:	4986      	ldr	r1, [pc, #536]	; (80103ac <_dtoa_r+0x710>)
 8010194:	f7f0 fe70 	bl	8000e78 <__aeabi_ddiv>
 8010198:	0022      	movs	r2, r4
 801019a:	002b      	movs	r3, r5
 801019c:	f7f1 fd28 	bl	8001bf0 <__aeabi_dsub>
 80101a0:	9a06      	ldr	r2, [sp, #24]
 80101a2:	0004      	movs	r4, r0
 80101a4:	4694      	mov	ip, r2
 80101a6:	000d      	movs	r5, r1
 80101a8:	9b06      	ldr	r3, [sp, #24]
 80101aa:	9314      	str	r3, [sp, #80]	; 0x50
 80101ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80101ae:	4463      	add	r3, ip
 80101b0:	9318      	str	r3, [sp, #96]	; 0x60
 80101b2:	0039      	movs	r1, r7
 80101b4:	0030      	movs	r0, r6
 80101b6:	f7f2 f8bb 	bl	8002330 <__aeabi_d2iz>
 80101ba:	9012      	str	r0, [sp, #72]	; 0x48
 80101bc:	f7f2 f8ee 	bl	800239c <__aeabi_i2d>
 80101c0:	0002      	movs	r2, r0
 80101c2:	000b      	movs	r3, r1
 80101c4:	0030      	movs	r0, r6
 80101c6:	0039      	movs	r1, r7
 80101c8:	f7f1 fd12 	bl	8001bf0 <__aeabi_dsub>
 80101cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101ce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80101d0:	3301      	adds	r3, #1
 80101d2:	9308      	str	r3, [sp, #32]
 80101d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80101d6:	0006      	movs	r6, r0
 80101d8:	3330      	adds	r3, #48	; 0x30
 80101da:	7013      	strb	r3, [r2, #0]
 80101dc:	0022      	movs	r2, r4
 80101de:	002b      	movs	r3, r5
 80101e0:	000f      	movs	r7, r1
 80101e2:	f7f0 f937 	bl	8000454 <__aeabi_dcmplt>
 80101e6:	2800      	cmp	r0, #0
 80101e8:	d174      	bne.n	80102d4 <_dtoa_r+0x638>
 80101ea:	0032      	movs	r2, r6
 80101ec:	003b      	movs	r3, r7
 80101ee:	2000      	movs	r0, #0
 80101f0:	4968      	ldr	r1, [pc, #416]	; (8010394 <_dtoa_r+0x6f8>)
 80101f2:	f7f1 fcfd 	bl	8001bf0 <__aeabi_dsub>
 80101f6:	0022      	movs	r2, r4
 80101f8:	002b      	movs	r3, r5
 80101fa:	f7f0 f92b 	bl	8000454 <__aeabi_dcmplt>
 80101fe:	2800      	cmp	r0, #0
 8010200:	d000      	beq.n	8010204 <_dtoa_r+0x568>
 8010202:	e0d7      	b.n	80103b4 <_dtoa_r+0x718>
 8010204:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010206:	9a08      	ldr	r2, [sp, #32]
 8010208:	4293      	cmp	r3, r2
 801020a:	d100      	bne.n	801020e <_dtoa_r+0x572>
 801020c:	e771      	b.n	80100f2 <_dtoa_r+0x456>
 801020e:	2200      	movs	r2, #0
 8010210:	0020      	movs	r0, r4
 8010212:	0029      	movs	r1, r5
 8010214:	4b60      	ldr	r3, [pc, #384]	; (8010398 <_dtoa_r+0x6fc>)
 8010216:	f7f1 fa29 	bl	800166c <__aeabi_dmul>
 801021a:	4b5f      	ldr	r3, [pc, #380]	; (8010398 <_dtoa_r+0x6fc>)
 801021c:	0004      	movs	r4, r0
 801021e:	000d      	movs	r5, r1
 8010220:	0030      	movs	r0, r6
 8010222:	0039      	movs	r1, r7
 8010224:	2200      	movs	r2, #0
 8010226:	f7f1 fa21 	bl	800166c <__aeabi_dmul>
 801022a:	9b08      	ldr	r3, [sp, #32]
 801022c:	0006      	movs	r6, r0
 801022e:	000f      	movs	r7, r1
 8010230:	9314      	str	r3, [sp, #80]	; 0x50
 8010232:	e7be      	b.n	80101b2 <_dtoa_r+0x516>
 8010234:	0020      	movs	r0, r4
 8010236:	0029      	movs	r1, r5
 8010238:	f7f1 fa18 	bl	800166c <__aeabi_dmul>
 801023c:	9a06      	ldr	r2, [sp, #24]
 801023e:	9b06      	ldr	r3, [sp, #24]
 8010240:	4694      	mov	ip, r2
 8010242:	9308      	str	r3, [sp, #32]
 8010244:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010246:	9014      	str	r0, [sp, #80]	; 0x50
 8010248:	9115      	str	r1, [sp, #84]	; 0x54
 801024a:	4463      	add	r3, ip
 801024c:	9319      	str	r3, [sp, #100]	; 0x64
 801024e:	0030      	movs	r0, r6
 8010250:	0039      	movs	r1, r7
 8010252:	f7f2 f86d 	bl	8002330 <__aeabi_d2iz>
 8010256:	9018      	str	r0, [sp, #96]	; 0x60
 8010258:	f7f2 f8a0 	bl	800239c <__aeabi_i2d>
 801025c:	0002      	movs	r2, r0
 801025e:	000b      	movs	r3, r1
 8010260:	0030      	movs	r0, r6
 8010262:	0039      	movs	r1, r7
 8010264:	f7f1 fcc4 	bl	8001bf0 <__aeabi_dsub>
 8010268:	9e18      	ldr	r6, [sp, #96]	; 0x60
 801026a:	9b08      	ldr	r3, [sp, #32]
 801026c:	3630      	adds	r6, #48	; 0x30
 801026e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010270:	701e      	strb	r6, [r3, #0]
 8010272:	3301      	adds	r3, #1
 8010274:	0004      	movs	r4, r0
 8010276:	000d      	movs	r5, r1
 8010278:	9308      	str	r3, [sp, #32]
 801027a:	4293      	cmp	r3, r2
 801027c:	d12d      	bne.n	80102da <_dtoa_r+0x63e>
 801027e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010280:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010282:	9a06      	ldr	r2, [sp, #24]
 8010284:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010286:	4694      	mov	ip, r2
 8010288:	4463      	add	r3, ip
 801028a:	2200      	movs	r2, #0
 801028c:	9308      	str	r3, [sp, #32]
 801028e:	4b47      	ldr	r3, [pc, #284]	; (80103ac <_dtoa_r+0x710>)
 8010290:	f7f0 fa92 	bl	80007b8 <__aeabi_dadd>
 8010294:	0002      	movs	r2, r0
 8010296:	000b      	movs	r3, r1
 8010298:	0020      	movs	r0, r4
 801029a:	0029      	movs	r1, r5
 801029c:	f7f0 f8ee 	bl	800047c <__aeabi_dcmpgt>
 80102a0:	2800      	cmp	r0, #0
 80102a2:	d000      	beq.n	80102a6 <_dtoa_r+0x60a>
 80102a4:	e086      	b.n	80103b4 <_dtoa_r+0x718>
 80102a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80102a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80102aa:	2000      	movs	r0, #0
 80102ac:	493f      	ldr	r1, [pc, #252]	; (80103ac <_dtoa_r+0x710>)
 80102ae:	f7f1 fc9f 	bl	8001bf0 <__aeabi_dsub>
 80102b2:	0002      	movs	r2, r0
 80102b4:	000b      	movs	r3, r1
 80102b6:	0020      	movs	r0, r4
 80102b8:	0029      	movs	r1, r5
 80102ba:	f7f0 f8cb 	bl	8000454 <__aeabi_dcmplt>
 80102be:	2800      	cmp	r0, #0
 80102c0:	d100      	bne.n	80102c4 <_dtoa_r+0x628>
 80102c2:	e716      	b.n	80100f2 <_dtoa_r+0x456>
 80102c4:	9b08      	ldr	r3, [sp, #32]
 80102c6:	001a      	movs	r2, r3
 80102c8:	3a01      	subs	r2, #1
 80102ca:	9208      	str	r2, [sp, #32]
 80102cc:	7812      	ldrb	r2, [r2, #0]
 80102ce:	2a30      	cmp	r2, #48	; 0x30
 80102d0:	d0f8      	beq.n	80102c4 <_dtoa_r+0x628>
 80102d2:	9308      	str	r3, [sp, #32]
 80102d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80102d6:	9303      	str	r3, [sp, #12]
 80102d8:	e046      	b.n	8010368 <_dtoa_r+0x6cc>
 80102da:	2200      	movs	r2, #0
 80102dc:	4b2e      	ldr	r3, [pc, #184]	; (8010398 <_dtoa_r+0x6fc>)
 80102de:	f7f1 f9c5 	bl	800166c <__aeabi_dmul>
 80102e2:	0006      	movs	r6, r0
 80102e4:	000f      	movs	r7, r1
 80102e6:	e7b2      	b.n	801024e <_dtoa_r+0x5b2>
 80102e8:	9b06      	ldr	r3, [sp, #24]
 80102ea:	9a06      	ldr	r2, [sp, #24]
 80102ec:	930a      	str	r3, [sp, #40]	; 0x28
 80102ee:	9b07      	ldr	r3, [sp, #28]
 80102f0:	9c08      	ldr	r4, [sp, #32]
 80102f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80102f4:	3b01      	subs	r3, #1
 80102f6:	189b      	adds	r3, r3, r2
 80102f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80102fa:	0032      	movs	r2, r6
 80102fc:	003b      	movs	r3, r7
 80102fe:	0020      	movs	r0, r4
 8010300:	0029      	movs	r1, r5
 8010302:	f7f0 fdb9 	bl	8000e78 <__aeabi_ddiv>
 8010306:	f7f2 f813 	bl	8002330 <__aeabi_d2iz>
 801030a:	9007      	str	r0, [sp, #28]
 801030c:	f7f2 f846 	bl	800239c <__aeabi_i2d>
 8010310:	0032      	movs	r2, r6
 8010312:	003b      	movs	r3, r7
 8010314:	f7f1 f9aa 	bl	800166c <__aeabi_dmul>
 8010318:	0002      	movs	r2, r0
 801031a:	000b      	movs	r3, r1
 801031c:	0020      	movs	r0, r4
 801031e:	0029      	movs	r1, r5
 8010320:	f7f1 fc66 	bl	8001bf0 <__aeabi_dsub>
 8010324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010326:	001a      	movs	r2, r3
 8010328:	3201      	adds	r2, #1
 801032a:	920a      	str	r2, [sp, #40]	; 0x28
 801032c:	9208      	str	r2, [sp, #32]
 801032e:	9a07      	ldr	r2, [sp, #28]
 8010330:	3230      	adds	r2, #48	; 0x30
 8010332:	701a      	strb	r2, [r3, #0]
 8010334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010336:	429a      	cmp	r2, r3
 8010338:	d14f      	bne.n	80103da <_dtoa_r+0x73e>
 801033a:	0002      	movs	r2, r0
 801033c:	000b      	movs	r3, r1
 801033e:	f7f0 fa3b 	bl	80007b8 <__aeabi_dadd>
 8010342:	0032      	movs	r2, r6
 8010344:	003b      	movs	r3, r7
 8010346:	0004      	movs	r4, r0
 8010348:	000d      	movs	r5, r1
 801034a:	f7f0 f897 	bl	800047c <__aeabi_dcmpgt>
 801034e:	2800      	cmp	r0, #0
 8010350:	d12e      	bne.n	80103b0 <_dtoa_r+0x714>
 8010352:	0032      	movs	r2, r6
 8010354:	003b      	movs	r3, r7
 8010356:	0020      	movs	r0, r4
 8010358:	0029      	movs	r1, r5
 801035a:	f7f0 f875 	bl	8000448 <__aeabi_dcmpeq>
 801035e:	2800      	cmp	r0, #0
 8010360:	d002      	beq.n	8010368 <_dtoa_r+0x6cc>
 8010362:	9b07      	ldr	r3, [sp, #28]
 8010364:	07de      	lsls	r6, r3, #31
 8010366:	d423      	bmi.n	80103b0 <_dtoa_r+0x714>
 8010368:	9905      	ldr	r1, [sp, #20]
 801036a:	9804      	ldr	r0, [sp, #16]
 801036c:	f7fc f8fe 	bl	800c56c <_Bfree>
 8010370:	2300      	movs	r3, #0
 8010372:	9a08      	ldr	r2, [sp, #32]
 8010374:	7013      	strb	r3, [r2, #0]
 8010376:	9b03      	ldr	r3, [sp, #12]
 8010378:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801037a:	3301      	adds	r3, #1
 801037c:	6013      	str	r3, [r2, #0]
 801037e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010380:	2b00      	cmp	r3, #0
 8010382:	d100      	bne.n	8010386 <_dtoa_r+0x6ea>
 8010384:	e4bd      	b.n	800fd02 <_dtoa_r+0x66>
 8010386:	9a08      	ldr	r2, [sp, #32]
 8010388:	601a      	str	r2, [r3, #0]
 801038a:	e4ba      	b.n	800fd02 <_dtoa_r+0x66>
 801038c:	080143d0 	.word	0x080143d0
 8010390:	080143a8 	.word	0x080143a8
 8010394:	3ff00000 	.word	0x3ff00000
 8010398:	40240000 	.word	0x40240000
 801039c:	401c0000 	.word	0x401c0000
 80103a0:	fcc00000 	.word	0xfcc00000
 80103a4:	40140000 	.word	0x40140000
 80103a8:	7cc00000 	.word	0x7cc00000
 80103ac:	3fe00000 	.word	0x3fe00000
 80103b0:	9b03      	ldr	r3, [sp, #12]
 80103b2:	930e      	str	r3, [sp, #56]	; 0x38
 80103b4:	9b08      	ldr	r3, [sp, #32]
 80103b6:	9308      	str	r3, [sp, #32]
 80103b8:	3b01      	subs	r3, #1
 80103ba:	781a      	ldrb	r2, [r3, #0]
 80103bc:	2a39      	cmp	r2, #57	; 0x39
 80103be:	d108      	bne.n	80103d2 <_dtoa_r+0x736>
 80103c0:	9a06      	ldr	r2, [sp, #24]
 80103c2:	429a      	cmp	r2, r3
 80103c4:	d1f7      	bne.n	80103b6 <_dtoa_r+0x71a>
 80103c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80103c8:	9906      	ldr	r1, [sp, #24]
 80103ca:	3201      	adds	r2, #1
 80103cc:	920e      	str	r2, [sp, #56]	; 0x38
 80103ce:	2230      	movs	r2, #48	; 0x30
 80103d0:	700a      	strb	r2, [r1, #0]
 80103d2:	781a      	ldrb	r2, [r3, #0]
 80103d4:	3201      	adds	r2, #1
 80103d6:	701a      	strb	r2, [r3, #0]
 80103d8:	e77c      	b.n	80102d4 <_dtoa_r+0x638>
 80103da:	2200      	movs	r2, #0
 80103dc:	4ba9      	ldr	r3, [pc, #676]	; (8010684 <_dtoa_r+0x9e8>)
 80103de:	f7f1 f945 	bl	800166c <__aeabi_dmul>
 80103e2:	2200      	movs	r2, #0
 80103e4:	2300      	movs	r3, #0
 80103e6:	0004      	movs	r4, r0
 80103e8:	000d      	movs	r5, r1
 80103ea:	f7f0 f82d 	bl	8000448 <__aeabi_dcmpeq>
 80103ee:	2800      	cmp	r0, #0
 80103f0:	d100      	bne.n	80103f4 <_dtoa_r+0x758>
 80103f2:	e782      	b.n	80102fa <_dtoa_r+0x65e>
 80103f4:	e7b8      	b.n	8010368 <_dtoa_r+0x6cc>
 80103f6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80103f8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80103fa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80103fc:	2f00      	cmp	r7, #0
 80103fe:	d012      	beq.n	8010426 <_dtoa_r+0x78a>
 8010400:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010402:	2a01      	cmp	r2, #1
 8010404:	dc6e      	bgt.n	80104e4 <_dtoa_r+0x848>
 8010406:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010408:	2a00      	cmp	r2, #0
 801040a:	d065      	beq.n	80104d8 <_dtoa_r+0x83c>
 801040c:	4a9e      	ldr	r2, [pc, #632]	; (8010688 <_dtoa_r+0x9ec>)
 801040e:	189b      	adds	r3, r3, r2
 8010410:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010412:	2101      	movs	r1, #1
 8010414:	18d2      	adds	r2, r2, r3
 8010416:	920a      	str	r2, [sp, #40]	; 0x28
 8010418:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801041a:	9804      	ldr	r0, [sp, #16]
 801041c:	18d3      	adds	r3, r2, r3
 801041e:	930c      	str	r3, [sp, #48]	; 0x30
 8010420:	f7fc f986 	bl	800c730 <__i2b>
 8010424:	0007      	movs	r7, r0
 8010426:	2c00      	cmp	r4, #0
 8010428:	d00e      	beq.n	8010448 <_dtoa_r+0x7ac>
 801042a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801042c:	2b00      	cmp	r3, #0
 801042e:	dd0b      	ble.n	8010448 <_dtoa_r+0x7ac>
 8010430:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010432:	0023      	movs	r3, r4
 8010434:	4294      	cmp	r4, r2
 8010436:	dd00      	ble.n	801043a <_dtoa_r+0x79e>
 8010438:	0013      	movs	r3, r2
 801043a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801043c:	1ae4      	subs	r4, r4, r3
 801043e:	1ad2      	subs	r2, r2, r3
 8010440:	920a      	str	r2, [sp, #40]	; 0x28
 8010442:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010444:	1ad3      	subs	r3, r2, r3
 8010446:	930c      	str	r3, [sp, #48]	; 0x30
 8010448:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801044a:	2b00      	cmp	r3, #0
 801044c:	d01e      	beq.n	801048c <_dtoa_r+0x7f0>
 801044e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010450:	2b00      	cmp	r3, #0
 8010452:	d05c      	beq.n	801050e <_dtoa_r+0x872>
 8010454:	2d00      	cmp	r5, #0
 8010456:	dd10      	ble.n	801047a <_dtoa_r+0x7de>
 8010458:	0039      	movs	r1, r7
 801045a:	002a      	movs	r2, r5
 801045c:	9804      	ldr	r0, [sp, #16]
 801045e:	f7fc fa2f 	bl	800c8c0 <__pow5mult>
 8010462:	9a05      	ldr	r2, [sp, #20]
 8010464:	0001      	movs	r1, r0
 8010466:	0007      	movs	r7, r0
 8010468:	9804      	ldr	r0, [sp, #16]
 801046a:	f7fc f979 	bl	800c760 <__multiply>
 801046e:	0006      	movs	r6, r0
 8010470:	9905      	ldr	r1, [sp, #20]
 8010472:	9804      	ldr	r0, [sp, #16]
 8010474:	f7fc f87a 	bl	800c56c <_Bfree>
 8010478:	9605      	str	r6, [sp, #20]
 801047a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801047c:	1b5a      	subs	r2, r3, r5
 801047e:	42ab      	cmp	r3, r5
 8010480:	d004      	beq.n	801048c <_dtoa_r+0x7f0>
 8010482:	9905      	ldr	r1, [sp, #20]
 8010484:	9804      	ldr	r0, [sp, #16]
 8010486:	f7fc fa1b 	bl	800c8c0 <__pow5mult>
 801048a:	9005      	str	r0, [sp, #20]
 801048c:	2101      	movs	r1, #1
 801048e:	9804      	ldr	r0, [sp, #16]
 8010490:	f7fc f94e 	bl	800c730 <__i2b>
 8010494:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010496:	0006      	movs	r6, r0
 8010498:	2b00      	cmp	r3, #0
 801049a:	dd3a      	ble.n	8010512 <_dtoa_r+0x876>
 801049c:	001a      	movs	r2, r3
 801049e:	0001      	movs	r1, r0
 80104a0:	9804      	ldr	r0, [sp, #16]
 80104a2:	f7fc fa0d 	bl	800c8c0 <__pow5mult>
 80104a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104a8:	0006      	movs	r6, r0
 80104aa:	2500      	movs	r5, #0
 80104ac:	2b01      	cmp	r3, #1
 80104ae:	dc38      	bgt.n	8010522 <_dtoa_r+0x886>
 80104b0:	2500      	movs	r5, #0
 80104b2:	9b08      	ldr	r3, [sp, #32]
 80104b4:	42ab      	cmp	r3, r5
 80104b6:	d130      	bne.n	801051a <_dtoa_r+0x87e>
 80104b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104ba:	031b      	lsls	r3, r3, #12
 80104bc:	42ab      	cmp	r3, r5
 80104be:	d12c      	bne.n	801051a <_dtoa_r+0x87e>
 80104c0:	4b72      	ldr	r3, [pc, #456]	; (801068c <_dtoa_r+0x9f0>)
 80104c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104c4:	4213      	tst	r3, r2
 80104c6:	d028      	beq.n	801051a <_dtoa_r+0x87e>
 80104c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104ca:	3501      	adds	r5, #1
 80104cc:	3301      	adds	r3, #1
 80104ce:	930a      	str	r3, [sp, #40]	; 0x28
 80104d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80104d2:	3301      	adds	r3, #1
 80104d4:	930c      	str	r3, [sp, #48]	; 0x30
 80104d6:	e020      	b.n	801051a <_dtoa_r+0x87e>
 80104d8:	2336      	movs	r3, #54	; 0x36
 80104da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80104dc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80104de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80104e0:	1a9b      	subs	r3, r3, r2
 80104e2:	e795      	b.n	8010410 <_dtoa_r+0x774>
 80104e4:	9b07      	ldr	r3, [sp, #28]
 80104e6:	1e5d      	subs	r5, r3, #1
 80104e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80104ea:	42ab      	cmp	r3, r5
 80104ec:	db07      	blt.n	80104fe <_dtoa_r+0x862>
 80104ee:	1b5d      	subs	r5, r3, r5
 80104f0:	9b07      	ldr	r3, [sp, #28]
 80104f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	da8b      	bge.n	8010410 <_dtoa_r+0x774>
 80104f8:	1ae4      	subs	r4, r4, r3
 80104fa:	2300      	movs	r3, #0
 80104fc:	e788      	b.n	8010410 <_dtoa_r+0x774>
 80104fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010500:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010502:	1aeb      	subs	r3, r5, r3
 8010504:	18d3      	adds	r3, r2, r3
 8010506:	950d      	str	r5, [sp, #52]	; 0x34
 8010508:	9313      	str	r3, [sp, #76]	; 0x4c
 801050a:	2500      	movs	r5, #0
 801050c:	e7f0      	b.n	80104f0 <_dtoa_r+0x854>
 801050e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010510:	e7b7      	b.n	8010482 <_dtoa_r+0x7e6>
 8010512:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010514:	2500      	movs	r5, #0
 8010516:	2b01      	cmp	r3, #1
 8010518:	ddca      	ble.n	80104b0 <_dtoa_r+0x814>
 801051a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801051c:	2001      	movs	r0, #1
 801051e:	2b00      	cmp	r3, #0
 8010520:	d008      	beq.n	8010534 <_dtoa_r+0x898>
 8010522:	6933      	ldr	r3, [r6, #16]
 8010524:	3303      	adds	r3, #3
 8010526:	009b      	lsls	r3, r3, #2
 8010528:	18f3      	adds	r3, r6, r3
 801052a:	6858      	ldr	r0, [r3, #4]
 801052c:	f7fc f8b8 	bl	800c6a0 <__hi0bits>
 8010530:	2320      	movs	r3, #32
 8010532:	1a18      	subs	r0, r3, r0
 8010534:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010536:	1818      	adds	r0, r3, r0
 8010538:	0002      	movs	r2, r0
 801053a:	231f      	movs	r3, #31
 801053c:	401a      	ands	r2, r3
 801053e:	4218      	tst	r0, r3
 8010540:	d047      	beq.n	80105d2 <_dtoa_r+0x936>
 8010542:	3301      	adds	r3, #1
 8010544:	1a9b      	subs	r3, r3, r2
 8010546:	2b04      	cmp	r3, #4
 8010548:	dd3f      	ble.n	80105ca <_dtoa_r+0x92e>
 801054a:	231c      	movs	r3, #28
 801054c:	1a9b      	subs	r3, r3, r2
 801054e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010550:	18e4      	adds	r4, r4, r3
 8010552:	18d2      	adds	r2, r2, r3
 8010554:	920a      	str	r2, [sp, #40]	; 0x28
 8010556:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010558:	18d3      	adds	r3, r2, r3
 801055a:	930c      	str	r3, [sp, #48]	; 0x30
 801055c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801055e:	2b00      	cmp	r3, #0
 8010560:	dd05      	ble.n	801056e <_dtoa_r+0x8d2>
 8010562:	001a      	movs	r2, r3
 8010564:	9905      	ldr	r1, [sp, #20]
 8010566:	9804      	ldr	r0, [sp, #16]
 8010568:	f7fc f9ec 	bl	800c944 <__lshift>
 801056c:	9005      	str	r0, [sp, #20]
 801056e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010570:	2b00      	cmp	r3, #0
 8010572:	dd05      	ble.n	8010580 <_dtoa_r+0x8e4>
 8010574:	0031      	movs	r1, r6
 8010576:	001a      	movs	r2, r3
 8010578:	9804      	ldr	r0, [sp, #16]
 801057a:	f7fc f9e3 	bl	800c944 <__lshift>
 801057e:	0006      	movs	r6, r0
 8010580:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010582:	2b00      	cmp	r3, #0
 8010584:	d027      	beq.n	80105d6 <_dtoa_r+0x93a>
 8010586:	0031      	movs	r1, r6
 8010588:	9805      	ldr	r0, [sp, #20]
 801058a:	f7fc fa49 	bl	800ca20 <__mcmp>
 801058e:	2800      	cmp	r0, #0
 8010590:	da21      	bge.n	80105d6 <_dtoa_r+0x93a>
 8010592:	9b03      	ldr	r3, [sp, #12]
 8010594:	220a      	movs	r2, #10
 8010596:	3b01      	subs	r3, #1
 8010598:	9303      	str	r3, [sp, #12]
 801059a:	9905      	ldr	r1, [sp, #20]
 801059c:	2300      	movs	r3, #0
 801059e:	9804      	ldr	r0, [sp, #16]
 80105a0:	f7fb ffee 	bl	800c580 <__multadd>
 80105a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105a6:	9005      	str	r0, [sp, #20]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d100      	bne.n	80105ae <_dtoa_r+0x912>
 80105ac:	e15d      	b.n	801086a <_dtoa_r+0xbce>
 80105ae:	2300      	movs	r3, #0
 80105b0:	0039      	movs	r1, r7
 80105b2:	220a      	movs	r2, #10
 80105b4:	9804      	ldr	r0, [sp, #16]
 80105b6:	f7fb ffe3 	bl	800c580 <__multadd>
 80105ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105bc:	0007      	movs	r7, r0
 80105be:	2b00      	cmp	r3, #0
 80105c0:	dc49      	bgt.n	8010656 <_dtoa_r+0x9ba>
 80105c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105c4:	2b02      	cmp	r3, #2
 80105c6:	dc0e      	bgt.n	80105e6 <_dtoa_r+0x94a>
 80105c8:	e045      	b.n	8010656 <_dtoa_r+0x9ba>
 80105ca:	2b04      	cmp	r3, #4
 80105cc:	d0c6      	beq.n	801055c <_dtoa_r+0x8c0>
 80105ce:	331c      	adds	r3, #28
 80105d0:	e7bd      	b.n	801054e <_dtoa_r+0x8b2>
 80105d2:	0013      	movs	r3, r2
 80105d4:	e7fb      	b.n	80105ce <_dtoa_r+0x932>
 80105d6:	9b07      	ldr	r3, [sp, #28]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	dc36      	bgt.n	801064a <_dtoa_r+0x9ae>
 80105dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105de:	2b02      	cmp	r3, #2
 80105e0:	dd33      	ble.n	801064a <_dtoa_r+0x9ae>
 80105e2:	9b07      	ldr	r3, [sp, #28]
 80105e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80105e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d10c      	bne.n	8010606 <_dtoa_r+0x96a>
 80105ec:	0031      	movs	r1, r6
 80105ee:	2205      	movs	r2, #5
 80105f0:	9804      	ldr	r0, [sp, #16]
 80105f2:	f7fb ffc5 	bl	800c580 <__multadd>
 80105f6:	0006      	movs	r6, r0
 80105f8:	0001      	movs	r1, r0
 80105fa:	9805      	ldr	r0, [sp, #20]
 80105fc:	f7fc fa10 	bl	800ca20 <__mcmp>
 8010600:	2800      	cmp	r0, #0
 8010602:	dd00      	ble.n	8010606 <_dtoa_r+0x96a>
 8010604:	e59f      	b.n	8010146 <_dtoa_r+0x4aa>
 8010606:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010608:	43db      	mvns	r3, r3
 801060a:	9303      	str	r3, [sp, #12]
 801060c:	9b06      	ldr	r3, [sp, #24]
 801060e:	9308      	str	r3, [sp, #32]
 8010610:	2500      	movs	r5, #0
 8010612:	0031      	movs	r1, r6
 8010614:	9804      	ldr	r0, [sp, #16]
 8010616:	f7fb ffa9 	bl	800c56c <_Bfree>
 801061a:	2f00      	cmp	r7, #0
 801061c:	d100      	bne.n	8010620 <_dtoa_r+0x984>
 801061e:	e6a3      	b.n	8010368 <_dtoa_r+0x6cc>
 8010620:	2d00      	cmp	r5, #0
 8010622:	d005      	beq.n	8010630 <_dtoa_r+0x994>
 8010624:	42bd      	cmp	r5, r7
 8010626:	d003      	beq.n	8010630 <_dtoa_r+0x994>
 8010628:	0029      	movs	r1, r5
 801062a:	9804      	ldr	r0, [sp, #16]
 801062c:	f7fb ff9e 	bl	800c56c <_Bfree>
 8010630:	0039      	movs	r1, r7
 8010632:	9804      	ldr	r0, [sp, #16]
 8010634:	f7fb ff9a 	bl	800c56c <_Bfree>
 8010638:	e696      	b.n	8010368 <_dtoa_r+0x6cc>
 801063a:	2600      	movs	r6, #0
 801063c:	0037      	movs	r7, r6
 801063e:	e7e2      	b.n	8010606 <_dtoa_r+0x96a>
 8010640:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010642:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8010644:	9303      	str	r3, [sp, #12]
 8010646:	0037      	movs	r7, r6
 8010648:	e57d      	b.n	8010146 <_dtoa_r+0x4aa>
 801064a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801064c:	2b00      	cmp	r3, #0
 801064e:	d100      	bne.n	8010652 <_dtoa_r+0x9b6>
 8010650:	e0c3      	b.n	80107da <_dtoa_r+0xb3e>
 8010652:	9b07      	ldr	r3, [sp, #28]
 8010654:	930b      	str	r3, [sp, #44]	; 0x2c
 8010656:	2c00      	cmp	r4, #0
 8010658:	dd05      	ble.n	8010666 <_dtoa_r+0x9ca>
 801065a:	0039      	movs	r1, r7
 801065c:	0022      	movs	r2, r4
 801065e:	9804      	ldr	r0, [sp, #16]
 8010660:	f7fc f970 	bl	800c944 <__lshift>
 8010664:	0007      	movs	r7, r0
 8010666:	0038      	movs	r0, r7
 8010668:	2d00      	cmp	r5, #0
 801066a:	d024      	beq.n	80106b6 <_dtoa_r+0xa1a>
 801066c:	6879      	ldr	r1, [r7, #4]
 801066e:	9804      	ldr	r0, [sp, #16]
 8010670:	f7fb ff54 	bl	800c51c <_Balloc>
 8010674:	1e04      	subs	r4, r0, #0
 8010676:	d111      	bne.n	801069c <_dtoa_r+0xa00>
 8010678:	0022      	movs	r2, r4
 801067a:	4b05      	ldr	r3, [pc, #20]	; (8010690 <_dtoa_r+0x9f4>)
 801067c:	4805      	ldr	r0, [pc, #20]	; (8010694 <_dtoa_r+0x9f8>)
 801067e:	4906      	ldr	r1, [pc, #24]	; (8010698 <_dtoa_r+0x9fc>)
 8010680:	e43c      	b.n	800fefc <_dtoa_r+0x260>
 8010682:	46c0      	nop			; (mov r8, r8)
 8010684:	40240000 	.word	0x40240000
 8010688:	00000433 	.word	0x00000433
 801068c:	7ff00000 	.word	0x7ff00000
 8010690:	080142d9 	.word	0x080142d9
 8010694:	08014569 	.word	0x08014569
 8010698:	000002ef 	.word	0x000002ef
 801069c:	0039      	movs	r1, r7
 801069e:	693a      	ldr	r2, [r7, #16]
 80106a0:	310c      	adds	r1, #12
 80106a2:	3202      	adds	r2, #2
 80106a4:	0092      	lsls	r2, r2, #2
 80106a6:	300c      	adds	r0, #12
 80106a8:	f7fb fa9d 	bl	800bbe6 <memcpy>
 80106ac:	2201      	movs	r2, #1
 80106ae:	0021      	movs	r1, r4
 80106b0:	9804      	ldr	r0, [sp, #16]
 80106b2:	f7fc f947 	bl	800c944 <__lshift>
 80106b6:	9b06      	ldr	r3, [sp, #24]
 80106b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80106ba:	9307      	str	r3, [sp, #28]
 80106bc:	3b01      	subs	r3, #1
 80106be:	189b      	adds	r3, r3, r2
 80106c0:	2201      	movs	r2, #1
 80106c2:	003d      	movs	r5, r7
 80106c4:	0007      	movs	r7, r0
 80106c6:	930e      	str	r3, [sp, #56]	; 0x38
 80106c8:	9b08      	ldr	r3, [sp, #32]
 80106ca:	4013      	ands	r3, r2
 80106cc:	930d      	str	r3, [sp, #52]	; 0x34
 80106ce:	0031      	movs	r1, r6
 80106d0:	9805      	ldr	r0, [sp, #20]
 80106d2:	f7ff fa53 	bl	800fb7c <quorem>
 80106d6:	0029      	movs	r1, r5
 80106d8:	0004      	movs	r4, r0
 80106da:	900b      	str	r0, [sp, #44]	; 0x2c
 80106dc:	9805      	ldr	r0, [sp, #20]
 80106de:	f7fc f99f 	bl	800ca20 <__mcmp>
 80106e2:	003a      	movs	r2, r7
 80106e4:	900c      	str	r0, [sp, #48]	; 0x30
 80106e6:	0031      	movs	r1, r6
 80106e8:	9804      	ldr	r0, [sp, #16]
 80106ea:	f7fc f9b5 	bl	800ca58 <__mdiff>
 80106ee:	2201      	movs	r2, #1
 80106f0:	68c3      	ldr	r3, [r0, #12]
 80106f2:	3430      	adds	r4, #48	; 0x30
 80106f4:	9008      	str	r0, [sp, #32]
 80106f6:	920a      	str	r2, [sp, #40]	; 0x28
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d104      	bne.n	8010706 <_dtoa_r+0xa6a>
 80106fc:	0001      	movs	r1, r0
 80106fe:	9805      	ldr	r0, [sp, #20]
 8010700:	f7fc f98e 	bl	800ca20 <__mcmp>
 8010704:	900a      	str	r0, [sp, #40]	; 0x28
 8010706:	9908      	ldr	r1, [sp, #32]
 8010708:	9804      	ldr	r0, [sp, #16]
 801070a:	f7fb ff2f 	bl	800c56c <_Bfree>
 801070e:	9b07      	ldr	r3, [sp, #28]
 8010710:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010712:	3301      	adds	r3, #1
 8010714:	9308      	str	r3, [sp, #32]
 8010716:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010718:	4313      	orrs	r3, r2
 801071a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801071c:	4313      	orrs	r3, r2
 801071e:	d109      	bne.n	8010734 <_dtoa_r+0xa98>
 8010720:	2c39      	cmp	r4, #57	; 0x39
 8010722:	d022      	beq.n	801076a <_dtoa_r+0xace>
 8010724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010726:	2b00      	cmp	r3, #0
 8010728:	dd01      	ble.n	801072e <_dtoa_r+0xa92>
 801072a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801072c:	3431      	adds	r4, #49	; 0x31
 801072e:	9b07      	ldr	r3, [sp, #28]
 8010730:	701c      	strb	r4, [r3, #0]
 8010732:	e76e      	b.n	8010612 <_dtoa_r+0x976>
 8010734:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010736:	2b00      	cmp	r3, #0
 8010738:	db04      	blt.n	8010744 <_dtoa_r+0xaa8>
 801073a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801073c:	4313      	orrs	r3, r2
 801073e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010740:	4313      	orrs	r3, r2
 8010742:	d11e      	bne.n	8010782 <_dtoa_r+0xae6>
 8010744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010746:	2b00      	cmp	r3, #0
 8010748:	ddf1      	ble.n	801072e <_dtoa_r+0xa92>
 801074a:	9905      	ldr	r1, [sp, #20]
 801074c:	2201      	movs	r2, #1
 801074e:	9804      	ldr	r0, [sp, #16]
 8010750:	f7fc f8f8 	bl	800c944 <__lshift>
 8010754:	0031      	movs	r1, r6
 8010756:	9005      	str	r0, [sp, #20]
 8010758:	f7fc f962 	bl	800ca20 <__mcmp>
 801075c:	2800      	cmp	r0, #0
 801075e:	dc02      	bgt.n	8010766 <_dtoa_r+0xaca>
 8010760:	d1e5      	bne.n	801072e <_dtoa_r+0xa92>
 8010762:	07e3      	lsls	r3, r4, #31
 8010764:	d5e3      	bpl.n	801072e <_dtoa_r+0xa92>
 8010766:	2c39      	cmp	r4, #57	; 0x39
 8010768:	d1df      	bne.n	801072a <_dtoa_r+0xa8e>
 801076a:	2339      	movs	r3, #57	; 0x39
 801076c:	9a07      	ldr	r2, [sp, #28]
 801076e:	7013      	strb	r3, [r2, #0]
 8010770:	9b08      	ldr	r3, [sp, #32]
 8010772:	9308      	str	r3, [sp, #32]
 8010774:	3b01      	subs	r3, #1
 8010776:	781a      	ldrb	r2, [r3, #0]
 8010778:	2a39      	cmp	r2, #57	; 0x39
 801077a:	d063      	beq.n	8010844 <_dtoa_r+0xba8>
 801077c:	3201      	adds	r2, #1
 801077e:	701a      	strb	r2, [r3, #0]
 8010780:	e747      	b.n	8010612 <_dtoa_r+0x976>
 8010782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010784:	2b00      	cmp	r3, #0
 8010786:	dd03      	ble.n	8010790 <_dtoa_r+0xaf4>
 8010788:	2c39      	cmp	r4, #57	; 0x39
 801078a:	d0ee      	beq.n	801076a <_dtoa_r+0xace>
 801078c:	3401      	adds	r4, #1
 801078e:	e7ce      	b.n	801072e <_dtoa_r+0xa92>
 8010790:	9b07      	ldr	r3, [sp, #28]
 8010792:	9a07      	ldr	r2, [sp, #28]
 8010794:	701c      	strb	r4, [r3, #0]
 8010796:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010798:	4293      	cmp	r3, r2
 801079a:	d03e      	beq.n	801081a <_dtoa_r+0xb7e>
 801079c:	2300      	movs	r3, #0
 801079e:	220a      	movs	r2, #10
 80107a0:	9905      	ldr	r1, [sp, #20]
 80107a2:	9804      	ldr	r0, [sp, #16]
 80107a4:	f7fb feec 	bl	800c580 <__multadd>
 80107a8:	2300      	movs	r3, #0
 80107aa:	9005      	str	r0, [sp, #20]
 80107ac:	220a      	movs	r2, #10
 80107ae:	0029      	movs	r1, r5
 80107b0:	9804      	ldr	r0, [sp, #16]
 80107b2:	42bd      	cmp	r5, r7
 80107b4:	d106      	bne.n	80107c4 <_dtoa_r+0xb28>
 80107b6:	f7fb fee3 	bl	800c580 <__multadd>
 80107ba:	0005      	movs	r5, r0
 80107bc:	0007      	movs	r7, r0
 80107be:	9b08      	ldr	r3, [sp, #32]
 80107c0:	9307      	str	r3, [sp, #28]
 80107c2:	e784      	b.n	80106ce <_dtoa_r+0xa32>
 80107c4:	f7fb fedc 	bl	800c580 <__multadd>
 80107c8:	0039      	movs	r1, r7
 80107ca:	0005      	movs	r5, r0
 80107cc:	2300      	movs	r3, #0
 80107ce:	220a      	movs	r2, #10
 80107d0:	9804      	ldr	r0, [sp, #16]
 80107d2:	f7fb fed5 	bl	800c580 <__multadd>
 80107d6:	0007      	movs	r7, r0
 80107d8:	e7f1      	b.n	80107be <_dtoa_r+0xb22>
 80107da:	9b07      	ldr	r3, [sp, #28]
 80107dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80107de:	2500      	movs	r5, #0
 80107e0:	0031      	movs	r1, r6
 80107e2:	9805      	ldr	r0, [sp, #20]
 80107e4:	f7ff f9ca 	bl	800fb7c <quorem>
 80107e8:	9b06      	ldr	r3, [sp, #24]
 80107ea:	3030      	adds	r0, #48	; 0x30
 80107ec:	5558      	strb	r0, [r3, r5]
 80107ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107f0:	3501      	adds	r5, #1
 80107f2:	0004      	movs	r4, r0
 80107f4:	42ab      	cmp	r3, r5
 80107f6:	dd07      	ble.n	8010808 <_dtoa_r+0xb6c>
 80107f8:	2300      	movs	r3, #0
 80107fa:	220a      	movs	r2, #10
 80107fc:	9905      	ldr	r1, [sp, #20]
 80107fe:	9804      	ldr	r0, [sp, #16]
 8010800:	f7fb febe 	bl	800c580 <__multadd>
 8010804:	9005      	str	r0, [sp, #20]
 8010806:	e7eb      	b.n	80107e0 <_dtoa_r+0xb44>
 8010808:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801080a:	2301      	movs	r3, #1
 801080c:	2a00      	cmp	r2, #0
 801080e:	dd00      	ble.n	8010812 <_dtoa_r+0xb76>
 8010810:	0013      	movs	r3, r2
 8010812:	2500      	movs	r5, #0
 8010814:	9a06      	ldr	r2, [sp, #24]
 8010816:	18d3      	adds	r3, r2, r3
 8010818:	9308      	str	r3, [sp, #32]
 801081a:	9905      	ldr	r1, [sp, #20]
 801081c:	2201      	movs	r2, #1
 801081e:	9804      	ldr	r0, [sp, #16]
 8010820:	f7fc f890 	bl	800c944 <__lshift>
 8010824:	0031      	movs	r1, r6
 8010826:	9005      	str	r0, [sp, #20]
 8010828:	f7fc f8fa 	bl	800ca20 <__mcmp>
 801082c:	2800      	cmp	r0, #0
 801082e:	dc9f      	bgt.n	8010770 <_dtoa_r+0xad4>
 8010830:	d101      	bne.n	8010836 <_dtoa_r+0xb9a>
 8010832:	07e4      	lsls	r4, r4, #31
 8010834:	d49c      	bmi.n	8010770 <_dtoa_r+0xad4>
 8010836:	9b08      	ldr	r3, [sp, #32]
 8010838:	9308      	str	r3, [sp, #32]
 801083a:	3b01      	subs	r3, #1
 801083c:	781a      	ldrb	r2, [r3, #0]
 801083e:	2a30      	cmp	r2, #48	; 0x30
 8010840:	d0fa      	beq.n	8010838 <_dtoa_r+0xb9c>
 8010842:	e6e6      	b.n	8010612 <_dtoa_r+0x976>
 8010844:	9a06      	ldr	r2, [sp, #24]
 8010846:	429a      	cmp	r2, r3
 8010848:	d193      	bne.n	8010772 <_dtoa_r+0xad6>
 801084a:	9b03      	ldr	r3, [sp, #12]
 801084c:	3301      	adds	r3, #1
 801084e:	9303      	str	r3, [sp, #12]
 8010850:	2331      	movs	r3, #49	; 0x31
 8010852:	7013      	strb	r3, [r2, #0]
 8010854:	e6dd      	b.n	8010612 <_dtoa_r+0x976>
 8010856:	4b09      	ldr	r3, [pc, #36]	; (801087c <_dtoa_r+0xbe0>)
 8010858:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801085a:	9306      	str	r3, [sp, #24]
 801085c:	4b08      	ldr	r3, [pc, #32]	; (8010880 <_dtoa_r+0xbe4>)
 801085e:	2a00      	cmp	r2, #0
 8010860:	d001      	beq.n	8010866 <_dtoa_r+0xbca>
 8010862:	f7ff fa4c 	bl	800fcfe <_dtoa_r+0x62>
 8010866:	f7ff fa4c 	bl	800fd02 <_dtoa_r+0x66>
 801086a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801086c:	2b00      	cmp	r3, #0
 801086e:	dcb6      	bgt.n	80107de <_dtoa_r+0xb42>
 8010870:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010872:	2b02      	cmp	r3, #2
 8010874:	dd00      	ble.n	8010878 <_dtoa_r+0xbdc>
 8010876:	e6b6      	b.n	80105e6 <_dtoa_r+0x94a>
 8010878:	e7b1      	b.n	80107de <_dtoa_r+0xb42>
 801087a:	46c0      	nop			; (mov r8, r8)
 801087c:	0801455c 	.word	0x0801455c
 8010880:	08014564 	.word	0x08014564

08010884 <realloc>:
 8010884:	b510      	push	{r4, lr}
 8010886:	4b03      	ldr	r3, [pc, #12]	; (8010894 <realloc+0x10>)
 8010888:	000a      	movs	r2, r1
 801088a:	0001      	movs	r1, r0
 801088c:	6818      	ldr	r0, [r3, #0]
 801088e:	f000 f803 	bl	8010898 <_realloc_r>
 8010892:	bd10      	pop	{r4, pc}
 8010894:	200006d0 	.word	0x200006d0

08010898 <_realloc_r>:
 8010898:	b5f0      	push	{r4, r5, r6, r7, lr}
 801089a:	b087      	sub	sp, #28
 801089c:	1e0c      	subs	r4, r1, #0
 801089e:	9001      	str	r0, [sp, #4]
 80108a0:	9205      	str	r2, [sp, #20]
 80108a2:	d106      	bne.n	80108b2 <_realloc_r+0x1a>
 80108a4:	0011      	movs	r1, r2
 80108a6:	f7f9 fe39 	bl	800a51c <_malloc_r>
 80108aa:	0007      	movs	r7, r0
 80108ac:	0038      	movs	r0, r7
 80108ae:	b007      	add	sp, #28
 80108b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80108b2:	9801      	ldr	r0, [sp, #4]
 80108b4:	f7fa f846 	bl	800a944 <__malloc_lock>
 80108b8:	0023      	movs	r3, r4
 80108ba:	3b08      	subs	r3, #8
 80108bc:	685f      	ldr	r7, [r3, #4]
 80108be:	9304      	str	r3, [sp, #16]
 80108c0:	9b05      	ldr	r3, [sp, #20]
 80108c2:	330b      	adds	r3, #11
 80108c4:	2b16      	cmp	r3, #22
 80108c6:	d908      	bls.n	80108da <_realloc_r+0x42>
 80108c8:	2207      	movs	r2, #7
 80108ca:	4393      	bics	r3, r2
 80108cc:	9300      	str	r3, [sp, #0]
 80108ce:	d506      	bpl.n	80108de <_realloc_r+0x46>
 80108d0:	230c      	movs	r3, #12
 80108d2:	9a01      	ldr	r2, [sp, #4]
 80108d4:	2700      	movs	r7, #0
 80108d6:	6013      	str	r3, [r2, #0]
 80108d8:	e7e8      	b.n	80108ac <_realloc_r+0x14>
 80108da:	2310      	movs	r3, #16
 80108dc:	9300      	str	r3, [sp, #0]
 80108de:	9b00      	ldr	r3, [sp, #0]
 80108e0:	9a05      	ldr	r2, [sp, #20]
 80108e2:	4293      	cmp	r3, r2
 80108e4:	d3f4      	bcc.n	80108d0 <_realloc_r+0x38>
 80108e6:	9b04      	ldr	r3, [sp, #16]
 80108e8:	003a      	movs	r2, r7
 80108ea:	9302      	str	r3, [sp, #8]
 80108ec:	2303      	movs	r3, #3
 80108ee:	439a      	bics	r2, r3
 80108f0:	9b00      	ldr	r3, [sp, #0]
 80108f2:	9203      	str	r2, [sp, #12]
 80108f4:	4293      	cmp	r3, r2
 80108f6:	dc00      	bgt.n	80108fa <_realloc_r+0x62>
 80108f8:	e169      	b.n	8010bce <_realloc_r+0x336>
 80108fa:	9b04      	ldr	r3, [sp, #16]
 80108fc:	48b8      	ldr	r0, [pc, #736]	; (8010be0 <_realloc_r+0x348>)
 80108fe:	189b      	adds	r3, r3, r2
 8010900:	6882      	ldr	r2, [r0, #8]
 8010902:	4694      	mov	ip, r2
 8010904:	685a      	ldr	r2, [r3, #4]
 8010906:	459c      	cmp	ip, r3
 8010908:	d006      	beq.n	8010918 <_realloc_r+0x80>
 801090a:	2501      	movs	r5, #1
 801090c:	0011      	movs	r1, r2
 801090e:	43a9      	bics	r1, r5
 8010910:	1859      	adds	r1, r3, r1
 8010912:	6849      	ldr	r1, [r1, #4]
 8010914:	4229      	tst	r1, r5
 8010916:	d144      	bne.n	80109a2 <_realloc_r+0x10a>
 8010918:	2103      	movs	r1, #3
 801091a:	438a      	bics	r2, r1
 801091c:	9903      	ldr	r1, [sp, #12]
 801091e:	188e      	adds	r6, r1, r2
 8010920:	9900      	ldr	r1, [sp, #0]
 8010922:	459c      	cmp	ip, r3
 8010924:	d117      	bne.n	8010956 <_realloc_r+0xbe>
 8010926:	3110      	adds	r1, #16
 8010928:	42b1      	cmp	r1, r6
 801092a:	dc3c      	bgt.n	80109a6 <_realloc_r+0x10e>
 801092c:	9a00      	ldr	r2, [sp, #0]
 801092e:	2101      	movs	r1, #1
 8010930:	4694      	mov	ip, r2
 8010932:	1ab6      	subs	r6, r6, r2
 8010934:	0022      	movs	r2, r4
 8010936:	9b04      	ldr	r3, [sp, #16]
 8010938:	430e      	orrs	r6, r1
 801093a:	4463      	add	r3, ip
 801093c:	6083      	str	r3, [r0, #8]
 801093e:	3a08      	subs	r2, #8
 8010940:	605e      	str	r6, [r3, #4]
 8010942:	6853      	ldr	r3, [r2, #4]
 8010944:	9801      	ldr	r0, [sp, #4]
 8010946:	400b      	ands	r3, r1
 8010948:	4661      	mov	r1, ip
 801094a:	430b      	orrs	r3, r1
 801094c:	6053      	str	r3, [r2, #4]
 801094e:	f7fa f801 	bl	800a954 <__malloc_unlock>
 8010952:	0027      	movs	r7, r4
 8010954:	e7aa      	b.n	80108ac <_realloc_r+0x14>
 8010956:	42b1      	cmp	r1, r6
 8010958:	dc25      	bgt.n	80109a6 <_realloc_r+0x10e>
 801095a:	68da      	ldr	r2, [r3, #12]
 801095c:	689b      	ldr	r3, [r3, #8]
 801095e:	60da      	str	r2, [r3, #12]
 8010960:	6093      	str	r3, [r2, #8]
 8010962:	9b00      	ldr	r3, [sp, #0]
 8010964:	9a02      	ldr	r2, [sp, #8]
 8010966:	1af4      	subs	r4, r6, r3
 8010968:	9b02      	ldr	r3, [sp, #8]
 801096a:	1992      	adds	r2, r2, r6
 801096c:	6858      	ldr	r0, [r3, #4]
 801096e:	2301      	movs	r3, #1
 8010970:	4018      	ands	r0, r3
 8010972:	2c0f      	cmp	r4, #15
 8010974:	d800      	bhi.n	8010978 <_realloc_r+0xe0>
 8010976:	e12c      	b.n	8010bd2 <_realloc_r+0x33a>
 8010978:	9d00      	ldr	r5, [sp, #0]
 801097a:	9902      	ldr	r1, [sp, #8]
 801097c:	4328      	orrs	r0, r5
 801097e:	1949      	adds	r1, r1, r5
 8010980:	9d02      	ldr	r5, [sp, #8]
 8010982:	431c      	orrs	r4, r3
 8010984:	6068      	str	r0, [r5, #4]
 8010986:	604c      	str	r4, [r1, #4]
 8010988:	6850      	ldr	r0, [r2, #4]
 801098a:	3108      	adds	r1, #8
 801098c:	4303      	orrs	r3, r0
 801098e:	6053      	str	r3, [r2, #4]
 8010990:	9801      	ldr	r0, [sp, #4]
 8010992:	f7fb f9a3 	bl	800bcdc <_free_r>
 8010996:	9801      	ldr	r0, [sp, #4]
 8010998:	f7f9 ffdc 	bl	800a954 <__malloc_unlock>
 801099c:	9f02      	ldr	r7, [sp, #8]
 801099e:	3708      	adds	r7, #8
 80109a0:	e784      	b.n	80108ac <_realloc_r+0x14>
 80109a2:	2200      	movs	r2, #0
 80109a4:	0013      	movs	r3, r2
 80109a6:	07ff      	lsls	r7, r7, #31
 80109a8:	d500      	bpl.n	80109ac <_realloc_r+0x114>
 80109aa:	e0c6      	b.n	8010b3a <_realloc_r+0x2a2>
 80109ac:	0021      	movs	r1, r4
 80109ae:	2003      	movs	r0, #3
 80109b0:	3908      	subs	r1, #8
 80109b2:	680d      	ldr	r5, [r1, #0]
 80109b4:	9904      	ldr	r1, [sp, #16]
 80109b6:	1b4d      	subs	r5, r1, r5
 80109b8:	6869      	ldr	r1, [r5, #4]
 80109ba:	4381      	bics	r1, r0
 80109bc:	9803      	ldr	r0, [sp, #12]
 80109be:	180f      	adds	r7, r1, r0
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d100      	bne.n	80109c6 <_realloc_r+0x12e>
 80109c4:	e084      	b.n	8010ad0 <_realloc_r+0x238>
 80109c6:	19d6      	adds	r6, r2, r7
 80109c8:	459c      	cmp	ip, r3
 80109ca:	d148      	bne.n	8010a5e <_realloc_r+0x1c6>
 80109cc:	9b00      	ldr	r3, [sp, #0]
 80109ce:	3310      	adds	r3, #16
 80109d0:	42b3      	cmp	r3, r6
 80109d2:	dc7d      	bgt.n	8010ad0 <_realloc_r+0x238>
 80109d4:	68aa      	ldr	r2, [r5, #8]
 80109d6:	68eb      	ldr	r3, [r5, #12]
 80109d8:	002f      	movs	r7, r5
 80109da:	60d3      	str	r3, [r2, #12]
 80109dc:	609a      	str	r2, [r3, #8]
 80109de:	0002      	movs	r2, r0
 80109e0:	3a04      	subs	r2, #4
 80109e2:	3708      	adds	r7, #8
 80109e4:	2a24      	cmp	r2, #36	; 0x24
 80109e6:	d835      	bhi.n	8010a54 <_realloc_r+0x1bc>
 80109e8:	003b      	movs	r3, r7
 80109ea:	2a13      	cmp	r2, #19
 80109ec:	d908      	bls.n	8010a00 <_realloc_r+0x168>
 80109ee:	6823      	ldr	r3, [r4, #0]
 80109f0:	60ab      	str	r3, [r5, #8]
 80109f2:	6863      	ldr	r3, [r4, #4]
 80109f4:	60eb      	str	r3, [r5, #12]
 80109f6:	2a1b      	cmp	r2, #27
 80109f8:	d81a      	bhi.n	8010a30 <_realloc_r+0x198>
 80109fa:	002b      	movs	r3, r5
 80109fc:	3408      	adds	r4, #8
 80109fe:	3310      	adds	r3, #16
 8010a00:	6822      	ldr	r2, [r4, #0]
 8010a02:	601a      	str	r2, [r3, #0]
 8010a04:	6862      	ldr	r2, [r4, #4]
 8010a06:	605a      	str	r2, [r3, #4]
 8010a08:	68a2      	ldr	r2, [r4, #8]
 8010a0a:	609a      	str	r2, [r3, #8]
 8010a0c:	9b00      	ldr	r3, [sp, #0]
 8010a0e:	4a74      	ldr	r2, [pc, #464]	; (8010be0 <_realloc_r+0x348>)
 8010a10:	18eb      	adds	r3, r5, r3
 8010a12:	6093      	str	r3, [r2, #8]
 8010a14:	9a00      	ldr	r2, [sp, #0]
 8010a16:	1ab6      	subs	r6, r6, r2
 8010a18:	2201      	movs	r2, #1
 8010a1a:	4316      	orrs	r6, r2
 8010a1c:	605e      	str	r6, [r3, #4]
 8010a1e:	686b      	ldr	r3, [r5, #4]
 8010a20:	4013      	ands	r3, r2
 8010a22:	9a00      	ldr	r2, [sp, #0]
 8010a24:	4313      	orrs	r3, r2
 8010a26:	606b      	str	r3, [r5, #4]
 8010a28:	9801      	ldr	r0, [sp, #4]
 8010a2a:	f7f9 ff93 	bl	800a954 <__malloc_unlock>
 8010a2e:	e73d      	b.n	80108ac <_realloc_r+0x14>
 8010a30:	68a3      	ldr	r3, [r4, #8]
 8010a32:	612b      	str	r3, [r5, #16]
 8010a34:	68e3      	ldr	r3, [r4, #12]
 8010a36:	616b      	str	r3, [r5, #20]
 8010a38:	2a24      	cmp	r2, #36	; 0x24
 8010a3a:	d003      	beq.n	8010a44 <_realloc_r+0x1ac>
 8010a3c:	002b      	movs	r3, r5
 8010a3e:	3410      	adds	r4, #16
 8010a40:	3318      	adds	r3, #24
 8010a42:	e7dd      	b.n	8010a00 <_realloc_r+0x168>
 8010a44:	6923      	ldr	r3, [r4, #16]
 8010a46:	61ab      	str	r3, [r5, #24]
 8010a48:	002b      	movs	r3, r5
 8010a4a:	6962      	ldr	r2, [r4, #20]
 8010a4c:	3320      	adds	r3, #32
 8010a4e:	61ea      	str	r2, [r5, #28]
 8010a50:	3418      	adds	r4, #24
 8010a52:	e7d5      	b.n	8010a00 <_realloc_r+0x168>
 8010a54:	0021      	movs	r1, r4
 8010a56:	0038      	movs	r0, r7
 8010a58:	f001 fbb5 	bl	80121c6 <memmove>
 8010a5c:	e7d6      	b.n	8010a0c <_realloc_r+0x174>
 8010a5e:	9a00      	ldr	r2, [sp, #0]
 8010a60:	42b2      	cmp	r2, r6
 8010a62:	dc35      	bgt.n	8010ad0 <_realloc_r+0x238>
 8010a64:	0028      	movs	r0, r5
 8010a66:	68da      	ldr	r2, [r3, #12]
 8010a68:	689b      	ldr	r3, [r3, #8]
 8010a6a:	3008      	adds	r0, #8
 8010a6c:	60da      	str	r2, [r3, #12]
 8010a6e:	6093      	str	r3, [r2, #8]
 8010a70:	68aa      	ldr	r2, [r5, #8]
 8010a72:	68eb      	ldr	r3, [r5, #12]
 8010a74:	60d3      	str	r3, [r2, #12]
 8010a76:	609a      	str	r2, [r3, #8]
 8010a78:	9a03      	ldr	r2, [sp, #12]
 8010a7a:	3a04      	subs	r2, #4
 8010a7c:	2a24      	cmp	r2, #36	; 0x24
 8010a7e:	d823      	bhi.n	8010ac8 <_realloc_r+0x230>
 8010a80:	2a13      	cmp	r2, #19
 8010a82:	d907      	bls.n	8010a94 <_realloc_r+0x1fc>
 8010a84:	6823      	ldr	r3, [r4, #0]
 8010a86:	60ab      	str	r3, [r5, #8]
 8010a88:	6863      	ldr	r3, [r4, #4]
 8010a8a:	60eb      	str	r3, [r5, #12]
 8010a8c:	2a1b      	cmp	r2, #27
 8010a8e:	d809      	bhi.n	8010aa4 <_realloc_r+0x20c>
 8010a90:	3408      	adds	r4, #8
 8010a92:	3008      	adds	r0, #8
 8010a94:	6823      	ldr	r3, [r4, #0]
 8010a96:	6003      	str	r3, [r0, #0]
 8010a98:	6863      	ldr	r3, [r4, #4]
 8010a9a:	6043      	str	r3, [r0, #4]
 8010a9c:	68a3      	ldr	r3, [r4, #8]
 8010a9e:	6083      	str	r3, [r0, #8]
 8010aa0:	9502      	str	r5, [sp, #8]
 8010aa2:	e75e      	b.n	8010962 <_realloc_r+0xca>
 8010aa4:	68a3      	ldr	r3, [r4, #8]
 8010aa6:	612b      	str	r3, [r5, #16]
 8010aa8:	68e3      	ldr	r3, [r4, #12]
 8010aaa:	616b      	str	r3, [r5, #20]
 8010aac:	2a24      	cmp	r2, #36	; 0x24
 8010aae:	d003      	beq.n	8010ab8 <_realloc_r+0x220>
 8010ab0:	0028      	movs	r0, r5
 8010ab2:	3410      	adds	r4, #16
 8010ab4:	3018      	adds	r0, #24
 8010ab6:	e7ed      	b.n	8010a94 <_realloc_r+0x1fc>
 8010ab8:	0028      	movs	r0, r5
 8010aba:	6923      	ldr	r3, [r4, #16]
 8010abc:	3020      	adds	r0, #32
 8010abe:	61ab      	str	r3, [r5, #24]
 8010ac0:	6963      	ldr	r3, [r4, #20]
 8010ac2:	3418      	adds	r4, #24
 8010ac4:	61eb      	str	r3, [r5, #28]
 8010ac6:	e7e5      	b.n	8010a94 <_realloc_r+0x1fc>
 8010ac8:	0021      	movs	r1, r4
 8010aca:	f001 fb7c 	bl	80121c6 <memmove>
 8010ace:	e7e7      	b.n	8010aa0 <_realloc_r+0x208>
 8010ad0:	9b00      	ldr	r3, [sp, #0]
 8010ad2:	42bb      	cmp	r3, r7
 8010ad4:	dc31      	bgt.n	8010b3a <_realloc_r+0x2a2>
 8010ad6:	0028      	movs	r0, r5
 8010ad8:	68aa      	ldr	r2, [r5, #8]
 8010ada:	68eb      	ldr	r3, [r5, #12]
 8010adc:	3008      	adds	r0, #8
 8010ade:	60d3      	str	r3, [r2, #12]
 8010ae0:	609a      	str	r2, [r3, #8]
 8010ae2:	9a03      	ldr	r2, [sp, #12]
 8010ae4:	3a04      	subs	r2, #4
 8010ae6:	2a24      	cmp	r2, #36	; 0x24
 8010ae8:	d823      	bhi.n	8010b32 <_realloc_r+0x29a>
 8010aea:	2a13      	cmp	r2, #19
 8010aec:	d907      	bls.n	8010afe <_realloc_r+0x266>
 8010aee:	6823      	ldr	r3, [r4, #0]
 8010af0:	60ab      	str	r3, [r5, #8]
 8010af2:	6863      	ldr	r3, [r4, #4]
 8010af4:	60eb      	str	r3, [r5, #12]
 8010af6:	2a1b      	cmp	r2, #27
 8010af8:	d809      	bhi.n	8010b0e <_realloc_r+0x276>
 8010afa:	3408      	adds	r4, #8
 8010afc:	3008      	adds	r0, #8
 8010afe:	6823      	ldr	r3, [r4, #0]
 8010b00:	6003      	str	r3, [r0, #0]
 8010b02:	6863      	ldr	r3, [r4, #4]
 8010b04:	6043      	str	r3, [r0, #4]
 8010b06:	68a3      	ldr	r3, [r4, #8]
 8010b08:	6083      	str	r3, [r0, #8]
 8010b0a:	003e      	movs	r6, r7
 8010b0c:	e7c8      	b.n	8010aa0 <_realloc_r+0x208>
 8010b0e:	68a3      	ldr	r3, [r4, #8]
 8010b10:	612b      	str	r3, [r5, #16]
 8010b12:	68e3      	ldr	r3, [r4, #12]
 8010b14:	616b      	str	r3, [r5, #20]
 8010b16:	2a24      	cmp	r2, #36	; 0x24
 8010b18:	d003      	beq.n	8010b22 <_realloc_r+0x28a>
 8010b1a:	0028      	movs	r0, r5
 8010b1c:	3410      	adds	r4, #16
 8010b1e:	3018      	adds	r0, #24
 8010b20:	e7ed      	b.n	8010afe <_realloc_r+0x266>
 8010b22:	0028      	movs	r0, r5
 8010b24:	6923      	ldr	r3, [r4, #16]
 8010b26:	3020      	adds	r0, #32
 8010b28:	61ab      	str	r3, [r5, #24]
 8010b2a:	6963      	ldr	r3, [r4, #20]
 8010b2c:	3418      	adds	r4, #24
 8010b2e:	61eb      	str	r3, [r5, #28]
 8010b30:	e7e5      	b.n	8010afe <_realloc_r+0x266>
 8010b32:	0021      	movs	r1, r4
 8010b34:	f001 fb47 	bl	80121c6 <memmove>
 8010b38:	e7e7      	b.n	8010b0a <_realloc_r+0x272>
 8010b3a:	9905      	ldr	r1, [sp, #20]
 8010b3c:	9801      	ldr	r0, [sp, #4]
 8010b3e:	f7f9 fced 	bl	800a51c <_malloc_r>
 8010b42:	1e07      	subs	r7, r0, #0
 8010b44:	d100      	bne.n	8010b48 <_realloc_r+0x2b0>
 8010b46:	e76f      	b.n	8010a28 <_realloc_r+0x190>
 8010b48:	0023      	movs	r3, r4
 8010b4a:	2201      	movs	r2, #1
 8010b4c:	3b08      	subs	r3, #8
 8010b4e:	685b      	ldr	r3, [r3, #4]
 8010b50:	4393      	bics	r3, r2
 8010b52:	9a04      	ldr	r2, [sp, #16]
 8010b54:	18d3      	adds	r3, r2, r3
 8010b56:	0002      	movs	r2, r0
 8010b58:	3a08      	subs	r2, #8
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	d105      	bne.n	8010b6a <_realloc_r+0x2d2>
 8010b5e:	685e      	ldr	r6, [r3, #4]
 8010b60:	2303      	movs	r3, #3
 8010b62:	439e      	bics	r6, r3
 8010b64:	9b03      	ldr	r3, [sp, #12]
 8010b66:	18f6      	adds	r6, r6, r3
 8010b68:	e6fb      	b.n	8010962 <_realloc_r+0xca>
 8010b6a:	9a03      	ldr	r2, [sp, #12]
 8010b6c:	3a04      	subs	r2, #4
 8010b6e:	2a24      	cmp	r2, #36	; 0x24
 8010b70:	d829      	bhi.n	8010bc6 <_realloc_r+0x32e>
 8010b72:	0003      	movs	r3, r0
 8010b74:	0021      	movs	r1, r4
 8010b76:	2a13      	cmp	r2, #19
 8010b78:	d908      	bls.n	8010b8c <_realloc_r+0x2f4>
 8010b7a:	6823      	ldr	r3, [r4, #0]
 8010b7c:	6003      	str	r3, [r0, #0]
 8010b7e:	6863      	ldr	r3, [r4, #4]
 8010b80:	6043      	str	r3, [r0, #4]
 8010b82:	2a1b      	cmp	r2, #27
 8010b84:	d80d      	bhi.n	8010ba2 <_realloc_r+0x30a>
 8010b86:	0003      	movs	r3, r0
 8010b88:	3108      	adds	r1, #8
 8010b8a:	3308      	adds	r3, #8
 8010b8c:	680a      	ldr	r2, [r1, #0]
 8010b8e:	601a      	str	r2, [r3, #0]
 8010b90:	684a      	ldr	r2, [r1, #4]
 8010b92:	605a      	str	r2, [r3, #4]
 8010b94:	688a      	ldr	r2, [r1, #8]
 8010b96:	609a      	str	r2, [r3, #8]
 8010b98:	0021      	movs	r1, r4
 8010b9a:	9801      	ldr	r0, [sp, #4]
 8010b9c:	f7fb f89e 	bl	800bcdc <_free_r>
 8010ba0:	e742      	b.n	8010a28 <_realloc_r+0x190>
 8010ba2:	68a3      	ldr	r3, [r4, #8]
 8010ba4:	6083      	str	r3, [r0, #8]
 8010ba6:	68e3      	ldr	r3, [r4, #12]
 8010ba8:	60c3      	str	r3, [r0, #12]
 8010baa:	2a24      	cmp	r2, #36	; 0x24
 8010bac:	d003      	beq.n	8010bb6 <_realloc_r+0x31e>
 8010bae:	0003      	movs	r3, r0
 8010bb0:	3110      	adds	r1, #16
 8010bb2:	3310      	adds	r3, #16
 8010bb4:	e7ea      	b.n	8010b8c <_realloc_r+0x2f4>
 8010bb6:	6923      	ldr	r3, [r4, #16]
 8010bb8:	3118      	adds	r1, #24
 8010bba:	6103      	str	r3, [r0, #16]
 8010bbc:	0003      	movs	r3, r0
 8010bbe:	6962      	ldr	r2, [r4, #20]
 8010bc0:	3318      	adds	r3, #24
 8010bc2:	6142      	str	r2, [r0, #20]
 8010bc4:	e7e2      	b.n	8010b8c <_realloc_r+0x2f4>
 8010bc6:	0021      	movs	r1, r4
 8010bc8:	f001 fafd 	bl	80121c6 <memmove>
 8010bcc:	e7e4      	b.n	8010b98 <_realloc_r+0x300>
 8010bce:	9e03      	ldr	r6, [sp, #12]
 8010bd0:	e6c7      	b.n	8010962 <_realloc_r+0xca>
 8010bd2:	9902      	ldr	r1, [sp, #8]
 8010bd4:	4306      	orrs	r6, r0
 8010bd6:	604e      	str	r6, [r1, #4]
 8010bd8:	6851      	ldr	r1, [r2, #4]
 8010bda:	430b      	orrs	r3, r1
 8010bdc:	6053      	str	r3, [r2, #4]
 8010bde:	e6da      	b.n	8010996 <_realloc_r+0xfe>
 8010be0:	20000028 	.word	0x20000028

08010be4 <_strtoul_l.constprop.0>:
 8010be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010be6:	b087      	sub	sp, #28
 8010be8:	9202      	str	r2, [sp, #8]
 8010bea:	4a3e      	ldr	r2, [pc, #248]	; (8010ce4 <_strtoul_l.constprop.0+0x100>)
 8010bec:	001e      	movs	r6, r3
 8010bee:	9101      	str	r1, [sp, #4]
 8010bf0:	000b      	movs	r3, r1
 8010bf2:	4694      	mov	ip, r2
 8010bf4:	2108      	movs	r1, #8
 8010bf6:	9005      	str	r0, [sp, #20]
 8010bf8:	001a      	movs	r2, r3
 8010bfa:	4660      	mov	r0, ip
 8010bfc:	7814      	ldrb	r4, [r2, #0]
 8010bfe:	3301      	adds	r3, #1
 8010c00:	5d00      	ldrb	r0, [r0, r4]
 8010c02:	001d      	movs	r5, r3
 8010c04:	0007      	movs	r7, r0
 8010c06:	400f      	ands	r7, r1
 8010c08:	4208      	tst	r0, r1
 8010c0a:	d1f5      	bne.n	8010bf8 <_strtoul_l.constprop.0+0x14>
 8010c0c:	2c2d      	cmp	r4, #45	; 0x2d
 8010c0e:	d13d      	bne.n	8010c8c <_strtoul_l.constprop.0+0xa8>
 8010c10:	2701      	movs	r7, #1
 8010c12:	781c      	ldrb	r4, [r3, #0]
 8010c14:	1c95      	adds	r5, r2, #2
 8010c16:	2e00      	cmp	r6, #0
 8010c18:	d05f      	beq.n	8010cda <_strtoul_l.constprop.0+0xf6>
 8010c1a:	2e10      	cmp	r6, #16
 8010c1c:	d109      	bne.n	8010c32 <_strtoul_l.constprop.0+0x4e>
 8010c1e:	2c30      	cmp	r4, #48	; 0x30
 8010c20:	d107      	bne.n	8010c32 <_strtoul_l.constprop.0+0x4e>
 8010c22:	2220      	movs	r2, #32
 8010c24:	782b      	ldrb	r3, [r5, #0]
 8010c26:	4393      	bics	r3, r2
 8010c28:	2b58      	cmp	r3, #88	; 0x58
 8010c2a:	d151      	bne.n	8010cd0 <_strtoul_l.constprop.0+0xec>
 8010c2c:	2610      	movs	r6, #16
 8010c2e:	786c      	ldrb	r4, [r5, #1]
 8010c30:	3502      	adds	r5, #2
 8010c32:	2001      	movs	r0, #1
 8010c34:	0031      	movs	r1, r6
 8010c36:	4240      	negs	r0, r0
 8010c38:	f7ef fa80 	bl	800013c <__udivsi3>
 8010c3c:	9003      	str	r0, [sp, #12]
 8010c3e:	2001      	movs	r0, #1
 8010c40:	0031      	movs	r1, r6
 8010c42:	4240      	negs	r0, r0
 8010c44:	f7ef fb00 	bl	8000248 <__aeabi_uidivmod>
 8010c48:	2300      	movs	r3, #0
 8010c4a:	2201      	movs	r2, #1
 8010c4c:	9104      	str	r1, [sp, #16]
 8010c4e:	2101      	movs	r1, #1
 8010c50:	0018      	movs	r0, r3
 8010c52:	4694      	mov	ip, r2
 8010c54:	4249      	negs	r1, r1
 8010c56:	0022      	movs	r2, r4
 8010c58:	3a30      	subs	r2, #48	; 0x30
 8010c5a:	2a09      	cmp	r2, #9
 8010c5c:	d903      	bls.n	8010c66 <_strtoul_l.constprop.0+0x82>
 8010c5e:	3a11      	subs	r2, #17
 8010c60:	2a19      	cmp	r2, #25
 8010c62:	d818      	bhi.n	8010c96 <_strtoul_l.constprop.0+0xb2>
 8010c64:	320a      	adds	r2, #10
 8010c66:	4296      	cmp	r6, r2
 8010c68:	dd19      	ble.n	8010c9e <_strtoul_l.constprop.0+0xba>
 8010c6a:	1c5c      	adds	r4, r3, #1
 8010c6c:	d00b      	beq.n	8010c86 <_strtoul_l.constprop.0+0xa2>
 8010c6e:	9c03      	ldr	r4, [sp, #12]
 8010c70:	000b      	movs	r3, r1
 8010c72:	4284      	cmp	r4, r0
 8010c74:	d307      	bcc.n	8010c86 <_strtoul_l.constprop.0+0xa2>
 8010c76:	d103      	bne.n	8010c80 <_strtoul_l.constprop.0+0x9c>
 8010c78:	9c04      	ldr	r4, [sp, #16]
 8010c7a:	000b      	movs	r3, r1
 8010c7c:	4294      	cmp	r4, r2
 8010c7e:	db02      	blt.n	8010c86 <_strtoul_l.constprop.0+0xa2>
 8010c80:	4663      	mov	r3, ip
 8010c82:	4370      	muls	r0, r6
 8010c84:	1810      	adds	r0, r2, r0
 8010c86:	782c      	ldrb	r4, [r5, #0]
 8010c88:	3501      	adds	r5, #1
 8010c8a:	e7e4      	b.n	8010c56 <_strtoul_l.constprop.0+0x72>
 8010c8c:	2c2b      	cmp	r4, #43	; 0x2b
 8010c8e:	d1c2      	bne.n	8010c16 <_strtoul_l.constprop.0+0x32>
 8010c90:	781c      	ldrb	r4, [r3, #0]
 8010c92:	1c95      	adds	r5, r2, #2
 8010c94:	e7bf      	b.n	8010c16 <_strtoul_l.constprop.0+0x32>
 8010c96:	0022      	movs	r2, r4
 8010c98:	3a61      	subs	r2, #97	; 0x61
 8010c9a:	2a19      	cmp	r2, #25
 8010c9c:	d9e2      	bls.n	8010c64 <_strtoul_l.constprop.0+0x80>
 8010c9e:	1c5a      	adds	r2, r3, #1
 8010ca0:	d108      	bne.n	8010cb4 <_strtoul_l.constprop.0+0xd0>
 8010ca2:	2222      	movs	r2, #34	; 0x22
 8010ca4:	9905      	ldr	r1, [sp, #20]
 8010ca6:	0018      	movs	r0, r3
 8010ca8:	600a      	str	r2, [r1, #0]
 8010caa:	9a02      	ldr	r2, [sp, #8]
 8010cac:	2a00      	cmp	r2, #0
 8010cae:	d109      	bne.n	8010cc4 <_strtoul_l.constprop.0+0xe0>
 8010cb0:	b007      	add	sp, #28
 8010cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010cb4:	2f00      	cmp	r7, #0
 8010cb6:	d000      	beq.n	8010cba <_strtoul_l.constprop.0+0xd6>
 8010cb8:	4240      	negs	r0, r0
 8010cba:	9a02      	ldr	r2, [sp, #8]
 8010cbc:	2a00      	cmp	r2, #0
 8010cbe:	d0f7      	beq.n	8010cb0 <_strtoul_l.constprop.0+0xcc>
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d001      	beq.n	8010cc8 <_strtoul_l.constprop.0+0xe4>
 8010cc4:	1e6b      	subs	r3, r5, #1
 8010cc6:	9301      	str	r3, [sp, #4]
 8010cc8:	9b02      	ldr	r3, [sp, #8]
 8010cca:	9a01      	ldr	r2, [sp, #4]
 8010ccc:	601a      	str	r2, [r3, #0]
 8010cce:	e7ef      	b.n	8010cb0 <_strtoul_l.constprop.0+0xcc>
 8010cd0:	2430      	movs	r4, #48	; 0x30
 8010cd2:	2e00      	cmp	r6, #0
 8010cd4:	d1ad      	bne.n	8010c32 <_strtoul_l.constprop.0+0x4e>
 8010cd6:	3608      	adds	r6, #8
 8010cd8:	e7ab      	b.n	8010c32 <_strtoul_l.constprop.0+0x4e>
 8010cda:	2c30      	cmp	r4, #48	; 0x30
 8010cdc:	d0a1      	beq.n	8010c22 <_strtoul_l.constprop.0+0x3e>
 8010cde:	260a      	movs	r6, #10
 8010ce0:	e7a7      	b.n	8010c32 <_strtoul_l.constprop.0+0x4e>
 8010ce2:	46c0      	nop			; (mov r8, r8)
 8010ce4:	080141d1 	.word	0x080141d1

08010ce8 <_strtoul_r>:
 8010ce8:	b510      	push	{r4, lr}
 8010cea:	f7ff ff7b 	bl	8010be4 <_strtoul_l.constprop.0>
 8010cee:	bd10      	pop	{r4, pc}

08010cf0 <_strtoll_l.constprop.0>:
 8010cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cf2:	b08d      	sub	sp, #52	; 0x34
 8010cf4:	9203      	str	r2, [sp, #12]
 8010cf6:	4a53      	ldr	r2, [pc, #332]	; (8010e44 <_strtoll_l.constprop.0+0x154>)
 8010cf8:	001e      	movs	r6, r3
 8010cfa:	9102      	str	r1, [sp, #8]
 8010cfc:	000b      	movs	r3, r1
 8010cfe:	4694      	mov	ip, r2
 8010d00:	2108      	movs	r1, #8
 8010d02:	900a      	str	r0, [sp, #40]	; 0x28
 8010d04:	001a      	movs	r2, r3
 8010d06:	4660      	mov	r0, ip
 8010d08:	7814      	ldrb	r4, [r2, #0]
 8010d0a:	3301      	adds	r3, #1
 8010d0c:	5d00      	ldrb	r0, [r0, r4]
 8010d0e:	001d      	movs	r5, r3
 8010d10:	0007      	movs	r7, r0
 8010d12:	400f      	ands	r7, r1
 8010d14:	4208      	tst	r0, r1
 8010d16:	d1f5      	bne.n	8010d04 <_strtoll_l.constprop.0+0x14>
 8010d18:	2c2d      	cmp	r4, #45	; 0x2d
 8010d1a:	d153      	bne.n	8010dc4 <_strtoll_l.constprop.0+0xd4>
 8010d1c:	781c      	ldrb	r4, [r3, #0]
 8010d1e:	2301      	movs	r3, #1
 8010d20:	1c95      	adds	r5, r2, #2
 8010d22:	9301      	str	r3, [sp, #4]
 8010d24:	2e00      	cmp	r6, #0
 8010d26:	d100      	bne.n	8010d2a <_strtoll_l.constprop.0+0x3a>
 8010d28:	e086      	b.n	8010e38 <_strtoll_l.constprop.0+0x148>
 8010d2a:	2e10      	cmp	r6, #16
 8010d2c:	d10a      	bne.n	8010d44 <_strtoll_l.constprop.0+0x54>
 8010d2e:	2c30      	cmp	r4, #48	; 0x30
 8010d30:	d108      	bne.n	8010d44 <_strtoll_l.constprop.0+0x54>
 8010d32:	2220      	movs	r2, #32
 8010d34:	782b      	ldrb	r3, [r5, #0]
 8010d36:	4393      	bics	r3, r2
 8010d38:	2b58      	cmp	r3, #88	; 0x58
 8010d3a:	d000      	beq.n	8010d3e <_strtoll_l.constprop.0+0x4e>
 8010d3c:	e076      	b.n	8010e2c <_strtoll_l.constprop.0+0x13c>
 8010d3e:	2610      	movs	r6, #16
 8010d40:	786c      	ldrb	r4, [r5, #1]
 8010d42:	3502      	adds	r5, #2
 8010d44:	2001      	movs	r0, #1
 8010d46:	2300      	movs	r3, #0
 8010d48:	493f      	ldr	r1, [pc, #252]	; (8010e48 <_strtoll_l.constprop.0+0x158>)
 8010d4a:	9a01      	ldr	r2, [sp, #4]
 8010d4c:	4240      	negs	r0, r0
 8010d4e:	1812      	adds	r2, r2, r0
 8010d50:	414b      	adcs	r3, r1
 8010d52:	9204      	str	r2, [sp, #16]
 8010d54:	9305      	str	r3, [sp, #20]
 8010d56:	9804      	ldr	r0, [sp, #16]
 8010d58:	9905      	ldr	r1, [sp, #20]
 8010d5a:	17f3      	asrs	r3, r6, #31
 8010d5c:	0032      	movs	r2, r6
 8010d5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010d60:	f7ef fba0 	bl	80004a4 <__aeabi_uldivmod>
 8010d64:	2300      	movs	r3, #0
 8010d66:	000f      	movs	r7, r1
 8010d68:	9008      	str	r0, [sp, #32]
 8010d6a:	2100      	movs	r1, #0
 8010d6c:	2000      	movs	r0, #0
 8010d6e:	9209      	str	r2, [sp, #36]	; 0x24
 8010d70:	0022      	movs	r2, r4
 8010d72:	3a30      	subs	r2, #48	; 0x30
 8010d74:	2a09      	cmp	r2, #9
 8010d76:	d82b      	bhi.n	8010dd0 <_strtoll_l.constprop.0+0xe0>
 8010d78:	0014      	movs	r4, r2
 8010d7a:	42a6      	cmp	r6, r4
 8010d7c:	dd37      	ble.n	8010dee <_strtoll_l.constprop.0+0xfe>
 8010d7e:	1c5a      	adds	r2, r3, #1
 8010d80:	d01d      	beq.n	8010dbe <_strtoll_l.constprop.0+0xce>
 8010d82:	42b9      	cmp	r1, r7
 8010d84:	d830      	bhi.n	8010de8 <_strtoll_l.constprop.0+0xf8>
 8010d86:	d102      	bne.n	8010d8e <_strtoll_l.constprop.0+0x9e>
 8010d88:	9b08      	ldr	r3, [sp, #32]
 8010d8a:	4298      	cmp	r0, r3
 8010d8c:	d82c      	bhi.n	8010de8 <_strtoll_l.constprop.0+0xf8>
 8010d8e:	9b08      	ldr	r3, [sp, #32]
 8010d90:	4283      	cmp	r3, r0
 8010d92:	d106      	bne.n	8010da2 <_strtoll_l.constprop.0+0xb2>
 8010d94:	428f      	cmp	r7, r1
 8010d96:	d104      	bne.n	8010da2 <_strtoll_l.constprop.0+0xb2>
 8010d98:	2301      	movs	r3, #1
 8010d9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d9c:	425b      	negs	r3, r3
 8010d9e:	42a2      	cmp	r2, r4
 8010da0:	db0d      	blt.n	8010dbe <_strtoll_l.constprop.0+0xce>
 8010da2:	000b      	movs	r3, r1
 8010da4:	0002      	movs	r2, r0
 8010da6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010da8:	0030      	movs	r0, r6
 8010daa:	f7ef fb9b 	bl	80004e4 <__aeabi_lmul>
 8010dae:	17e3      	asrs	r3, r4, #31
 8010db0:	9406      	str	r4, [sp, #24]
 8010db2:	9307      	str	r3, [sp, #28]
 8010db4:	9b06      	ldr	r3, [sp, #24]
 8010db6:	9c07      	ldr	r4, [sp, #28]
 8010db8:	18c0      	adds	r0, r0, r3
 8010dba:	4161      	adcs	r1, r4
 8010dbc:	2301      	movs	r3, #1
 8010dbe:	782c      	ldrb	r4, [r5, #0]
 8010dc0:	3501      	adds	r5, #1
 8010dc2:	e7d5      	b.n	8010d70 <_strtoll_l.constprop.0+0x80>
 8010dc4:	9701      	str	r7, [sp, #4]
 8010dc6:	2c2b      	cmp	r4, #43	; 0x2b
 8010dc8:	d1ac      	bne.n	8010d24 <_strtoll_l.constprop.0+0x34>
 8010dca:	781c      	ldrb	r4, [r3, #0]
 8010dcc:	1c95      	adds	r5, r2, #2
 8010dce:	e7a9      	b.n	8010d24 <_strtoll_l.constprop.0+0x34>
 8010dd0:	0022      	movs	r2, r4
 8010dd2:	3a41      	subs	r2, #65	; 0x41
 8010dd4:	2a19      	cmp	r2, #25
 8010dd6:	d801      	bhi.n	8010ddc <_strtoll_l.constprop.0+0xec>
 8010dd8:	3c37      	subs	r4, #55	; 0x37
 8010dda:	e7ce      	b.n	8010d7a <_strtoll_l.constprop.0+0x8a>
 8010ddc:	0022      	movs	r2, r4
 8010dde:	3a61      	subs	r2, #97	; 0x61
 8010de0:	2a19      	cmp	r2, #25
 8010de2:	d804      	bhi.n	8010dee <_strtoll_l.constprop.0+0xfe>
 8010de4:	3c57      	subs	r4, #87	; 0x57
 8010de6:	e7c8      	b.n	8010d7a <_strtoll_l.constprop.0+0x8a>
 8010de8:	2301      	movs	r3, #1
 8010dea:	425b      	negs	r3, r3
 8010dec:	e7e7      	b.n	8010dbe <_strtoll_l.constprop.0+0xce>
 8010dee:	1c5a      	adds	r2, r3, #1
 8010df0:	d109      	bne.n	8010e06 <_strtoll_l.constprop.0+0x116>
 8010df2:	9804      	ldr	r0, [sp, #16]
 8010df4:	9905      	ldr	r1, [sp, #20]
 8010df6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010df8:	3323      	adds	r3, #35	; 0x23
 8010dfa:	6013      	str	r3, [r2, #0]
 8010dfc:	9b03      	ldr	r3, [sp, #12]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d10e      	bne.n	8010e20 <_strtoll_l.constprop.0+0x130>
 8010e02:	b00d      	add	sp, #52	; 0x34
 8010e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e06:	9a01      	ldr	r2, [sp, #4]
 8010e08:	2a00      	cmp	r2, #0
 8010e0a:	d004      	beq.n	8010e16 <_strtoll_l.constprop.0+0x126>
 8010e0c:	0006      	movs	r6, r0
 8010e0e:	000f      	movs	r7, r1
 8010e10:	2100      	movs	r1, #0
 8010e12:	4270      	negs	r0, r6
 8010e14:	41b9      	sbcs	r1, r7
 8010e16:	9a03      	ldr	r2, [sp, #12]
 8010e18:	2a00      	cmp	r2, #0
 8010e1a:	d0f2      	beq.n	8010e02 <_strtoll_l.constprop.0+0x112>
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d001      	beq.n	8010e24 <_strtoll_l.constprop.0+0x134>
 8010e20:	1e6b      	subs	r3, r5, #1
 8010e22:	9302      	str	r3, [sp, #8]
 8010e24:	9b03      	ldr	r3, [sp, #12]
 8010e26:	9a02      	ldr	r2, [sp, #8]
 8010e28:	601a      	str	r2, [r3, #0]
 8010e2a:	e7ea      	b.n	8010e02 <_strtoll_l.constprop.0+0x112>
 8010e2c:	2430      	movs	r4, #48	; 0x30
 8010e2e:	2e00      	cmp	r6, #0
 8010e30:	d000      	beq.n	8010e34 <_strtoll_l.constprop.0+0x144>
 8010e32:	e787      	b.n	8010d44 <_strtoll_l.constprop.0+0x54>
 8010e34:	3608      	adds	r6, #8
 8010e36:	e785      	b.n	8010d44 <_strtoll_l.constprop.0+0x54>
 8010e38:	2c30      	cmp	r4, #48	; 0x30
 8010e3a:	d100      	bne.n	8010e3e <_strtoll_l.constprop.0+0x14e>
 8010e3c:	e779      	b.n	8010d32 <_strtoll_l.constprop.0+0x42>
 8010e3e:	260a      	movs	r6, #10
 8010e40:	e780      	b.n	8010d44 <_strtoll_l.constprop.0+0x54>
 8010e42:	46c0      	nop			; (mov r8, r8)
 8010e44:	080141d1 	.word	0x080141d1
 8010e48:	7fffffff 	.word	0x7fffffff

08010e4c <_strtoll_r>:
 8010e4c:	b510      	push	{r4, lr}
 8010e4e:	f7ff ff4f 	bl	8010cf0 <_strtoll_l.constprop.0>
 8010e52:	bd10      	pop	{r4, pc}

08010e54 <_strtoull_l.constprop.0>:
 8010e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e56:	b08b      	sub	sp, #44	; 0x2c
 8010e58:	9202      	str	r2, [sp, #8]
 8010e5a:	4a54      	ldr	r2, [pc, #336]	; (8010fac <_strtoull_l.constprop.0+0x158>)
 8010e5c:	001e      	movs	r6, r3
 8010e5e:	9101      	str	r1, [sp, #4]
 8010e60:	000b      	movs	r3, r1
 8010e62:	4694      	mov	ip, r2
 8010e64:	2108      	movs	r1, #8
 8010e66:	9009      	str	r0, [sp, #36]	; 0x24
 8010e68:	001a      	movs	r2, r3
 8010e6a:	4660      	mov	r0, ip
 8010e6c:	7814      	ldrb	r4, [r2, #0]
 8010e6e:	3301      	adds	r3, #1
 8010e70:	5d00      	ldrb	r0, [r0, r4]
 8010e72:	001d      	movs	r5, r3
 8010e74:	0007      	movs	r7, r0
 8010e76:	400f      	ands	r7, r1
 8010e78:	4208      	tst	r0, r1
 8010e7a:	d1f5      	bne.n	8010e68 <_strtoull_l.constprop.0+0x14>
 8010e7c:	2c2d      	cmp	r4, #45	; 0x2d
 8010e7e:	d154      	bne.n	8010f2a <_strtoull_l.constprop.0+0xd6>
 8010e80:	781c      	ldrb	r4, [r3, #0]
 8010e82:	2301      	movs	r3, #1
 8010e84:	1c95      	adds	r5, r2, #2
 8010e86:	9306      	str	r3, [sp, #24]
 8010e88:	2e00      	cmp	r6, #0
 8010e8a:	d100      	bne.n	8010e8e <_strtoull_l.constprop.0+0x3a>
 8010e8c:	e088      	b.n	8010fa0 <_strtoull_l.constprop.0+0x14c>
 8010e8e:	2e10      	cmp	r6, #16
 8010e90:	d10a      	bne.n	8010ea8 <_strtoull_l.constprop.0+0x54>
 8010e92:	2c30      	cmp	r4, #48	; 0x30
 8010e94:	d108      	bne.n	8010ea8 <_strtoull_l.constprop.0+0x54>
 8010e96:	2220      	movs	r2, #32
 8010e98:	782b      	ldrb	r3, [r5, #0]
 8010e9a:	4393      	bics	r3, r2
 8010e9c:	2b58      	cmp	r3, #88	; 0x58
 8010e9e:	d000      	beq.n	8010ea2 <_strtoull_l.constprop.0+0x4e>
 8010ea0:	e078      	b.n	8010f94 <_strtoull_l.constprop.0+0x140>
 8010ea2:	2610      	movs	r6, #16
 8010ea4:	786c      	ldrb	r4, [r5, #1]
 8010ea6:	3502      	adds	r5, #2
 8010ea8:	17f7      	asrs	r7, r6, #31
 8010eaa:	0032      	movs	r2, r6
 8010eac:	003b      	movs	r3, r7
 8010eae:	2001      	movs	r0, #1
 8010eb0:	4240      	negs	r0, r0
 8010eb2:	17c1      	asrs	r1, r0, #31
 8010eb4:	f7ef faf6 	bl	80004a4 <__aeabi_uldivmod>
 8010eb8:	0032      	movs	r2, r6
 8010eba:	9007      	str	r0, [sp, #28]
 8010ebc:	9103      	str	r1, [sp, #12]
 8010ebe:	003b      	movs	r3, r7
 8010ec0:	2001      	movs	r0, #1
 8010ec2:	4240      	negs	r0, r0
 8010ec4:	17c1      	asrs	r1, r0, #31
 8010ec6:	f7ef faed 	bl	80004a4 <__aeabi_uldivmod>
 8010eca:	2300      	movs	r3, #0
 8010ecc:	2000      	movs	r0, #0
 8010ece:	2100      	movs	r1, #0
 8010ed0:	9208      	str	r2, [sp, #32]
 8010ed2:	0022      	movs	r2, r4
 8010ed4:	3a30      	subs	r2, #48	; 0x30
 8010ed6:	2a09      	cmp	r2, #9
 8010ed8:	d82d      	bhi.n	8010f36 <_strtoull_l.constprop.0+0xe2>
 8010eda:	0014      	movs	r4, r2
 8010edc:	42a6      	cmp	r6, r4
 8010ede:	dd39      	ble.n	8010f54 <_strtoull_l.constprop.0+0x100>
 8010ee0:	1c5a      	adds	r2, r3, #1
 8010ee2:	d01f      	beq.n	8010f24 <_strtoull_l.constprop.0+0xd0>
 8010ee4:	9b03      	ldr	r3, [sp, #12]
 8010ee6:	4299      	cmp	r1, r3
 8010ee8:	d831      	bhi.n	8010f4e <_strtoull_l.constprop.0+0xfa>
 8010eea:	d102      	bne.n	8010ef2 <_strtoull_l.constprop.0+0x9e>
 8010eec:	9b07      	ldr	r3, [sp, #28]
 8010eee:	4298      	cmp	r0, r3
 8010ef0:	d82d      	bhi.n	8010f4e <_strtoull_l.constprop.0+0xfa>
 8010ef2:	9b07      	ldr	r3, [sp, #28]
 8010ef4:	4283      	cmp	r3, r0
 8010ef6:	d107      	bne.n	8010f08 <_strtoull_l.constprop.0+0xb4>
 8010ef8:	9b03      	ldr	r3, [sp, #12]
 8010efa:	428b      	cmp	r3, r1
 8010efc:	d104      	bne.n	8010f08 <_strtoull_l.constprop.0+0xb4>
 8010efe:	2301      	movs	r3, #1
 8010f00:	9a08      	ldr	r2, [sp, #32]
 8010f02:	425b      	negs	r3, r3
 8010f04:	42a2      	cmp	r2, r4
 8010f06:	db0d      	blt.n	8010f24 <_strtoull_l.constprop.0+0xd0>
 8010f08:	000b      	movs	r3, r1
 8010f0a:	0002      	movs	r2, r0
 8010f0c:	0039      	movs	r1, r7
 8010f0e:	0030      	movs	r0, r6
 8010f10:	f7ef fae8 	bl	80004e4 <__aeabi_lmul>
 8010f14:	17e3      	asrs	r3, r4, #31
 8010f16:	9404      	str	r4, [sp, #16]
 8010f18:	9305      	str	r3, [sp, #20]
 8010f1a:	9b04      	ldr	r3, [sp, #16]
 8010f1c:	9c05      	ldr	r4, [sp, #20]
 8010f1e:	18c0      	adds	r0, r0, r3
 8010f20:	4161      	adcs	r1, r4
 8010f22:	2301      	movs	r3, #1
 8010f24:	782c      	ldrb	r4, [r5, #0]
 8010f26:	3501      	adds	r5, #1
 8010f28:	e7d3      	b.n	8010ed2 <_strtoull_l.constprop.0+0x7e>
 8010f2a:	9706      	str	r7, [sp, #24]
 8010f2c:	2c2b      	cmp	r4, #43	; 0x2b
 8010f2e:	d1ab      	bne.n	8010e88 <_strtoull_l.constprop.0+0x34>
 8010f30:	781c      	ldrb	r4, [r3, #0]
 8010f32:	1c95      	adds	r5, r2, #2
 8010f34:	e7a8      	b.n	8010e88 <_strtoull_l.constprop.0+0x34>
 8010f36:	0022      	movs	r2, r4
 8010f38:	3a41      	subs	r2, #65	; 0x41
 8010f3a:	2a19      	cmp	r2, #25
 8010f3c:	d801      	bhi.n	8010f42 <_strtoull_l.constprop.0+0xee>
 8010f3e:	3c37      	subs	r4, #55	; 0x37
 8010f40:	e7cc      	b.n	8010edc <_strtoull_l.constprop.0+0x88>
 8010f42:	0022      	movs	r2, r4
 8010f44:	3a61      	subs	r2, #97	; 0x61
 8010f46:	2a19      	cmp	r2, #25
 8010f48:	d804      	bhi.n	8010f54 <_strtoull_l.constprop.0+0x100>
 8010f4a:	3c57      	subs	r4, #87	; 0x57
 8010f4c:	e7c6      	b.n	8010edc <_strtoull_l.constprop.0+0x88>
 8010f4e:	2301      	movs	r3, #1
 8010f50:	425b      	negs	r3, r3
 8010f52:	e7e7      	b.n	8010f24 <_strtoull_l.constprop.0+0xd0>
 8010f54:	1c5a      	adds	r2, r3, #1
 8010f56:	d10a      	bne.n	8010f6e <_strtoull_l.constprop.0+0x11a>
 8010f58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010f5a:	3323      	adds	r3, #35	; 0x23
 8010f5c:	6013      	str	r3, [r2, #0]
 8010f5e:	9b02      	ldr	r3, [sp, #8]
 8010f60:	2001      	movs	r0, #1
 8010f62:	4240      	negs	r0, r0
 8010f64:	17c1      	asrs	r1, r0, #31
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d10e      	bne.n	8010f88 <_strtoull_l.constprop.0+0x134>
 8010f6a:	b00b      	add	sp, #44	; 0x2c
 8010f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f6e:	9a06      	ldr	r2, [sp, #24]
 8010f70:	2a00      	cmp	r2, #0
 8010f72:	d004      	beq.n	8010f7e <_strtoull_l.constprop.0+0x12a>
 8010f74:	0006      	movs	r6, r0
 8010f76:	000f      	movs	r7, r1
 8010f78:	2100      	movs	r1, #0
 8010f7a:	4270      	negs	r0, r6
 8010f7c:	41b9      	sbcs	r1, r7
 8010f7e:	9a02      	ldr	r2, [sp, #8]
 8010f80:	2a00      	cmp	r2, #0
 8010f82:	d0f2      	beq.n	8010f6a <_strtoull_l.constprop.0+0x116>
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d001      	beq.n	8010f8c <_strtoull_l.constprop.0+0x138>
 8010f88:	1e6b      	subs	r3, r5, #1
 8010f8a:	9301      	str	r3, [sp, #4]
 8010f8c:	9b02      	ldr	r3, [sp, #8]
 8010f8e:	9a01      	ldr	r2, [sp, #4]
 8010f90:	601a      	str	r2, [r3, #0]
 8010f92:	e7ea      	b.n	8010f6a <_strtoull_l.constprop.0+0x116>
 8010f94:	2430      	movs	r4, #48	; 0x30
 8010f96:	2e00      	cmp	r6, #0
 8010f98:	d000      	beq.n	8010f9c <_strtoull_l.constprop.0+0x148>
 8010f9a:	e785      	b.n	8010ea8 <_strtoull_l.constprop.0+0x54>
 8010f9c:	3608      	adds	r6, #8
 8010f9e:	e783      	b.n	8010ea8 <_strtoull_l.constprop.0+0x54>
 8010fa0:	2c30      	cmp	r4, #48	; 0x30
 8010fa2:	d100      	bne.n	8010fa6 <_strtoull_l.constprop.0+0x152>
 8010fa4:	e777      	b.n	8010e96 <_strtoull_l.constprop.0+0x42>
 8010fa6:	260a      	movs	r6, #10
 8010fa8:	e77e      	b.n	8010ea8 <_strtoull_l.constprop.0+0x54>
 8010faa:	46c0      	nop			; (mov r8, r8)
 8010fac:	080141d1 	.word	0x080141d1

08010fb0 <_strtoull_r>:
 8010fb0:	b510      	push	{r4, lr}
 8010fb2:	f7ff ff4f 	bl	8010e54 <_strtoull_l.constprop.0>
 8010fb6:	bd10      	pop	{r4, pc}

08010fb8 <_mbrtowc_r>:
 8010fb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010fba:	0004      	movs	r4, r0
 8010fbc:	0010      	movs	r0, r2
 8010fbe:	4a0b      	ldr	r2, [pc, #44]	; (8010fec <_mbrtowc_r+0x34>)
 8010fc0:	9d06      	ldr	r5, [sp, #24]
 8010fc2:	32e4      	adds	r2, #228	; 0xe4
 8010fc4:	6816      	ldr	r6, [r2, #0]
 8010fc6:	2800      	cmp	r0, #0
 8010fc8:	d10c      	bne.n	8010fe4 <_mbrtowc_r+0x2c>
 8010fca:	2301      	movs	r3, #1
 8010fcc:	0001      	movs	r1, r0
 8010fce:	4a08      	ldr	r2, [pc, #32]	; (8010ff0 <_mbrtowc_r+0x38>)
 8010fd0:	9500      	str	r5, [sp, #0]
 8010fd2:	0020      	movs	r0, r4
 8010fd4:	47b0      	blx	r6
 8010fd6:	1c43      	adds	r3, r0, #1
 8010fd8:	d103      	bne.n	8010fe2 <_mbrtowc_r+0x2a>
 8010fda:	2300      	movs	r3, #0
 8010fdc:	602b      	str	r3, [r5, #0]
 8010fde:	338a      	adds	r3, #138	; 0x8a
 8010fe0:	6023      	str	r3, [r4, #0]
 8010fe2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8010fe4:	0002      	movs	r2, r0
 8010fe6:	9500      	str	r5, [sp, #0]
 8010fe8:	e7f3      	b.n	8010fd2 <_mbrtowc_r+0x1a>
 8010fea:	46c0      	nop			; (mov r8, r8)
 8010fec:	20000444 	.word	0x20000444
 8010ff0:	0801455b 	.word	0x0801455b

08010ff4 <iswspace>:
 8010ff4:	b510      	push	{r4, lr}
 8010ff6:	2100      	movs	r1, #0
 8010ff8:	f000 f802 	bl	8011000 <iswspace_l>
 8010ffc:	bd10      	pop	{r4, pc}
	...

08011000 <iswspace_l>:
 8011000:	0003      	movs	r3, r0
 8011002:	2000      	movs	r0, #0
 8011004:	2bff      	cmp	r3, #255	; 0xff
 8011006:	d803      	bhi.n	8011010 <iswspace_l+0x10>
 8011008:	4a02      	ldr	r2, [pc, #8]	; (8011014 <iswspace_l+0x14>)
 801100a:	5cd0      	ldrb	r0, [r2, r3]
 801100c:	2308      	movs	r3, #8
 801100e:	4018      	ands	r0, r3
 8011010:	4770      	bx	lr
 8011012:	46c0      	nop			; (mov r8, r8)
 8011014:	080141d1 	.word	0x080141d1

08011018 <fiprintf>:
 8011018:	b40e      	push	{r1, r2, r3}
 801101a:	b517      	push	{r0, r1, r2, r4, lr}
 801101c:	4c05      	ldr	r4, [pc, #20]	; (8011034 <fiprintf+0x1c>)
 801101e:	ab05      	add	r3, sp, #20
 8011020:	cb04      	ldmia	r3!, {r2}
 8011022:	0001      	movs	r1, r0
 8011024:	6820      	ldr	r0, [r4, #0]
 8011026:	9301      	str	r3, [sp, #4]
 8011028:	f000 f954 	bl	80112d4 <_vfiprintf_r>
 801102c:	bc1e      	pop	{r1, r2, r3, r4}
 801102e:	bc08      	pop	{r3}
 8011030:	b003      	add	sp, #12
 8011032:	4718      	bx	r3
 8011034:	200006d0 	.word	0x200006d0

08011038 <__ssprint_r>:
 8011038:	b5f0      	push	{r4, r5, r6, r7, lr}
 801103a:	6813      	ldr	r3, [r2, #0]
 801103c:	b087      	sub	sp, #28
 801103e:	0017      	movs	r7, r2
 8011040:	9303      	str	r3, [sp, #12]
 8011042:	6893      	ldr	r3, [r2, #8]
 8011044:	2200      	movs	r2, #0
 8011046:	000c      	movs	r4, r1
 8011048:	9005      	str	r0, [sp, #20]
 801104a:	9202      	str	r2, [sp, #8]
 801104c:	9201      	str	r2, [sp, #4]
 801104e:	4293      	cmp	r3, r2
 8011050:	d10d      	bne.n	801106e <__ssprint_r+0x36>
 8011052:	2000      	movs	r0, #0
 8011054:	2300      	movs	r3, #0
 8011056:	607b      	str	r3, [r7, #4]
 8011058:	b007      	add	sp, #28
 801105a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801105c:	9b03      	ldr	r3, [sp, #12]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	9302      	str	r3, [sp, #8]
 8011062:	9b03      	ldr	r3, [sp, #12]
 8011064:	685b      	ldr	r3, [r3, #4]
 8011066:	9301      	str	r3, [sp, #4]
 8011068:	9b03      	ldr	r3, [sp, #12]
 801106a:	3308      	adds	r3, #8
 801106c:	9303      	str	r3, [sp, #12]
 801106e:	9a01      	ldr	r2, [sp, #4]
 8011070:	68a6      	ldr	r6, [r4, #8]
 8011072:	6823      	ldr	r3, [r4, #0]
 8011074:	2a00      	cmp	r2, #0
 8011076:	d0f1      	beq.n	801105c <__ssprint_r+0x24>
 8011078:	42b2      	cmp	r2, r6
 801107a:	d32e      	bcc.n	80110da <__ssprint_r+0xa2>
 801107c:	2190      	movs	r1, #144	; 0x90
 801107e:	89a2      	ldrh	r2, [r4, #12]
 8011080:	00c9      	lsls	r1, r1, #3
 8011082:	420a      	tst	r2, r1
 8011084:	d029      	beq.n	80110da <__ssprint_r+0xa2>
 8011086:	2003      	movs	r0, #3
 8011088:	6921      	ldr	r1, [r4, #16]
 801108a:	1a5b      	subs	r3, r3, r1
 801108c:	9304      	str	r3, [sp, #16]
 801108e:	6963      	ldr	r3, [r4, #20]
 8011090:	4343      	muls	r3, r0
 8011092:	0fdd      	lsrs	r5, r3, #31
 8011094:	18ed      	adds	r5, r5, r3
 8011096:	9b04      	ldr	r3, [sp, #16]
 8011098:	9801      	ldr	r0, [sp, #4]
 801109a:	3301      	adds	r3, #1
 801109c:	181b      	adds	r3, r3, r0
 801109e:	106d      	asrs	r5, r5, #1
 80110a0:	42ab      	cmp	r3, r5
 80110a2:	d900      	bls.n	80110a6 <__ssprint_r+0x6e>
 80110a4:	001d      	movs	r5, r3
 80110a6:	0552      	lsls	r2, r2, #21
 80110a8:	d532      	bpl.n	8011110 <__ssprint_r+0xd8>
 80110aa:	0029      	movs	r1, r5
 80110ac:	9805      	ldr	r0, [sp, #20]
 80110ae:	f7f9 fa35 	bl	800a51c <_malloc_r>
 80110b2:	1e06      	subs	r6, r0, #0
 80110b4:	d036      	beq.n	8011124 <__ssprint_r+0xec>
 80110b6:	9a04      	ldr	r2, [sp, #16]
 80110b8:	6921      	ldr	r1, [r4, #16]
 80110ba:	f7fa fd94 	bl	800bbe6 <memcpy>
 80110be:	89a2      	ldrh	r2, [r4, #12]
 80110c0:	4b1e      	ldr	r3, [pc, #120]	; (801113c <__ssprint_r+0x104>)
 80110c2:	401a      	ands	r2, r3
 80110c4:	2380      	movs	r3, #128	; 0x80
 80110c6:	4313      	orrs	r3, r2
 80110c8:	81a3      	strh	r3, [r4, #12]
 80110ca:	9b04      	ldr	r3, [sp, #16]
 80110cc:	6126      	str	r6, [r4, #16]
 80110ce:	18f6      	adds	r6, r6, r3
 80110d0:	6026      	str	r6, [r4, #0]
 80110d2:	6165      	str	r5, [r4, #20]
 80110d4:	9e01      	ldr	r6, [sp, #4]
 80110d6:	1aed      	subs	r5, r5, r3
 80110d8:	60a5      	str	r5, [r4, #8]
 80110da:	9b01      	ldr	r3, [sp, #4]
 80110dc:	429e      	cmp	r6, r3
 80110de:	d900      	bls.n	80110e2 <__ssprint_r+0xaa>
 80110e0:	001e      	movs	r6, r3
 80110e2:	0032      	movs	r2, r6
 80110e4:	9902      	ldr	r1, [sp, #8]
 80110e6:	6820      	ldr	r0, [r4, #0]
 80110e8:	f001 f86d 	bl	80121c6 <memmove>
 80110ec:	9a01      	ldr	r2, [sp, #4]
 80110ee:	68a3      	ldr	r3, [r4, #8]
 80110f0:	4694      	mov	ip, r2
 80110f2:	1b9b      	subs	r3, r3, r6
 80110f4:	60a3      	str	r3, [r4, #8]
 80110f6:	6823      	ldr	r3, [r4, #0]
 80110f8:	199b      	adds	r3, r3, r6
 80110fa:	6023      	str	r3, [r4, #0]
 80110fc:	9b02      	ldr	r3, [sp, #8]
 80110fe:	4463      	add	r3, ip
 8011100:	9302      	str	r3, [sp, #8]
 8011102:	68bb      	ldr	r3, [r7, #8]
 8011104:	1a9b      	subs	r3, r3, r2
 8011106:	60bb      	str	r3, [r7, #8]
 8011108:	d0a3      	beq.n	8011052 <__ssprint_r+0x1a>
 801110a:	2300      	movs	r3, #0
 801110c:	9301      	str	r3, [sp, #4]
 801110e:	e7ae      	b.n	801106e <__ssprint_r+0x36>
 8011110:	002a      	movs	r2, r5
 8011112:	9805      	ldr	r0, [sp, #20]
 8011114:	f7ff fbc0 	bl	8010898 <_realloc_r>
 8011118:	1e06      	subs	r6, r0, #0
 801111a:	d1d6      	bne.n	80110ca <__ssprint_r+0x92>
 801111c:	6921      	ldr	r1, [r4, #16]
 801111e:	9805      	ldr	r0, [sp, #20]
 8011120:	f7fa fddc 	bl	800bcdc <_free_r>
 8011124:	230c      	movs	r3, #12
 8011126:	9a05      	ldr	r2, [sp, #20]
 8011128:	2001      	movs	r0, #1
 801112a:	6013      	str	r3, [r2, #0]
 801112c:	89a2      	ldrh	r2, [r4, #12]
 801112e:	3334      	adds	r3, #52	; 0x34
 8011130:	4313      	orrs	r3, r2
 8011132:	81a3      	strh	r3, [r4, #12]
 8011134:	2300      	movs	r3, #0
 8011136:	4240      	negs	r0, r0
 8011138:	60bb      	str	r3, [r7, #8]
 801113a:	e78b      	b.n	8011054 <__ssprint_r+0x1c>
 801113c:	fffffb7f 	.word	0xfffffb7f

08011140 <_sungetc_r>:
 8011140:	b570      	push	{r4, r5, r6, lr}
 8011142:	0014      	movs	r4, r2
 8011144:	1c4b      	adds	r3, r1, #1
 8011146:	d103      	bne.n	8011150 <_sungetc_r+0x10>
 8011148:	2501      	movs	r5, #1
 801114a:	426d      	negs	r5, r5
 801114c:	0028      	movs	r0, r5
 801114e:	bd70      	pop	{r4, r5, r6, pc}
 8011150:	8993      	ldrh	r3, [r2, #12]
 8011152:	2220      	movs	r2, #32
 8011154:	4393      	bics	r3, r2
 8011156:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011158:	81a3      	strh	r3, [r4, #12]
 801115a:	b2ce      	uxtb	r6, r1
 801115c:	6863      	ldr	r3, [r4, #4]
 801115e:	b2cd      	uxtb	r5, r1
 8011160:	2a00      	cmp	r2, #0
 8011162:	d010      	beq.n	8011186 <_sungetc_r+0x46>
 8011164:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8011166:	429a      	cmp	r2, r3
 8011168:	dd07      	ble.n	801117a <_sungetc_r+0x3a>
 801116a:	6823      	ldr	r3, [r4, #0]
 801116c:	3b01      	subs	r3, #1
 801116e:	6023      	str	r3, [r4, #0]
 8011170:	701e      	strb	r6, [r3, #0]
 8011172:	6863      	ldr	r3, [r4, #4]
 8011174:	3301      	adds	r3, #1
 8011176:	6063      	str	r3, [r4, #4]
 8011178:	e7e8      	b.n	801114c <_sungetc_r+0xc>
 801117a:	0021      	movs	r1, r4
 801117c:	f000 ff1a 	bl	8011fb4 <__submore>
 8011180:	2800      	cmp	r0, #0
 8011182:	d0f2      	beq.n	801116a <_sungetc_r+0x2a>
 8011184:	e7e0      	b.n	8011148 <_sungetc_r+0x8>
 8011186:	6921      	ldr	r1, [r4, #16]
 8011188:	6822      	ldr	r2, [r4, #0]
 801118a:	2900      	cmp	r1, #0
 801118c:	d007      	beq.n	801119e <_sungetc_r+0x5e>
 801118e:	4291      	cmp	r1, r2
 8011190:	d205      	bcs.n	801119e <_sungetc_r+0x5e>
 8011192:	1e51      	subs	r1, r2, #1
 8011194:	7808      	ldrb	r0, [r1, #0]
 8011196:	42a8      	cmp	r0, r5
 8011198:	d101      	bne.n	801119e <_sungetc_r+0x5e>
 801119a:	6021      	str	r1, [r4, #0]
 801119c:	e7ea      	b.n	8011174 <_sungetc_r+0x34>
 801119e:	63e3      	str	r3, [r4, #60]	; 0x3c
 80111a0:	0023      	movs	r3, r4
 80111a2:	3340      	adds	r3, #64	; 0x40
 80111a4:	6323      	str	r3, [r4, #48]	; 0x30
 80111a6:	2303      	movs	r3, #3
 80111a8:	6363      	str	r3, [r4, #52]	; 0x34
 80111aa:	0023      	movs	r3, r4
 80111ac:	3342      	adds	r3, #66	; 0x42
 80111ae:	63a2      	str	r2, [r4, #56]	; 0x38
 80111b0:	701e      	strb	r6, [r3, #0]
 80111b2:	6023      	str	r3, [r4, #0]
 80111b4:	2301      	movs	r3, #1
 80111b6:	e7de      	b.n	8011176 <_sungetc_r+0x36>

080111b8 <__ssrefill_r>:
 80111b8:	b510      	push	{r4, lr}
 80111ba:	000c      	movs	r4, r1
 80111bc:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80111be:	2900      	cmp	r1, #0
 80111c0:	d00e      	beq.n	80111e0 <__ssrefill_r+0x28>
 80111c2:	0023      	movs	r3, r4
 80111c4:	3340      	adds	r3, #64	; 0x40
 80111c6:	4299      	cmp	r1, r3
 80111c8:	d001      	beq.n	80111ce <__ssrefill_r+0x16>
 80111ca:	f7fa fd87 	bl	800bcdc <_free_r>
 80111ce:	2000      	movs	r0, #0
 80111d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80111d2:	6320      	str	r0, [r4, #48]	; 0x30
 80111d4:	6063      	str	r3, [r4, #4]
 80111d6:	4283      	cmp	r3, r0
 80111d8:	d002      	beq.n	80111e0 <__ssrefill_r+0x28>
 80111da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80111dc:	6023      	str	r3, [r4, #0]
 80111de:	bd10      	pop	{r4, pc}
 80111e0:	6923      	ldr	r3, [r4, #16]
 80111e2:	2001      	movs	r0, #1
 80111e4:	6023      	str	r3, [r4, #0]
 80111e6:	2300      	movs	r3, #0
 80111e8:	89a2      	ldrh	r2, [r4, #12]
 80111ea:	6063      	str	r3, [r4, #4]
 80111ec:	3320      	adds	r3, #32
 80111ee:	4313      	orrs	r3, r2
 80111f0:	81a3      	strh	r3, [r4, #12]
 80111f2:	4240      	negs	r0, r0
 80111f4:	e7f3      	b.n	80111de <__ssrefill_r+0x26>

080111f6 <_sfread_r>:
 80111f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80111f8:	0014      	movs	r4, r2
 80111fa:	435c      	muls	r4, r3
 80111fc:	b087      	sub	sp, #28
 80111fe:	1e26      	subs	r6, r4, #0
 8011200:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011202:	9005      	str	r0, [sp, #20]
 8011204:	9101      	str	r1, [sp, #4]
 8011206:	9202      	str	r2, [sp, #8]
 8011208:	9303      	str	r3, [sp, #12]
 801120a:	d11e      	bne.n	801124a <_sfread_r+0x54>
 801120c:	0020      	movs	r0, r4
 801120e:	b007      	add	sp, #28
 8011210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011212:	003a      	movs	r2, r7
 8011214:	9801      	ldr	r0, [sp, #4]
 8011216:	f7fa fce6 	bl	800bbe6 <memcpy>
 801121a:	682b      	ldr	r3, [r5, #0]
 801121c:	0029      	movs	r1, r5
 801121e:	19db      	adds	r3, r3, r7
 8011220:	602b      	str	r3, [r5, #0]
 8011222:	2300      	movs	r3, #0
 8011224:	606b      	str	r3, [r5, #4]
 8011226:	9b01      	ldr	r3, [sp, #4]
 8011228:	9805      	ldr	r0, [sp, #20]
 801122a:	19db      	adds	r3, r3, r7
 801122c:	9301      	str	r3, [sp, #4]
 801122e:	1bf3      	subs	r3, r6, r7
 8011230:	9304      	str	r3, [sp, #16]
 8011232:	f7ff ffc1 	bl	80111b8 <__ssrefill_r>
 8011236:	2800      	cmp	r0, #0
 8011238:	d006      	beq.n	8011248 <_sfread_r+0x52>
 801123a:	193c      	adds	r4, r7, r4
 801123c:	1ba0      	subs	r0, r4, r6
 801123e:	9902      	ldr	r1, [sp, #8]
 8011240:	f7ee ff7c 	bl	800013c <__udivsi3>
 8011244:	0004      	movs	r4, r0
 8011246:	e7e1      	b.n	801120c <_sfread_r+0x16>
 8011248:	9e04      	ldr	r6, [sp, #16]
 801124a:	686f      	ldr	r7, [r5, #4]
 801124c:	6829      	ldr	r1, [r5, #0]
 801124e:	42b7      	cmp	r7, r6
 8011250:	d3df      	bcc.n	8011212 <_sfread_r+0x1c>
 8011252:	0032      	movs	r2, r6
 8011254:	9801      	ldr	r0, [sp, #4]
 8011256:	f7fa fcc6 	bl	800bbe6 <memcpy>
 801125a:	686b      	ldr	r3, [r5, #4]
 801125c:	9c03      	ldr	r4, [sp, #12]
 801125e:	1b9b      	subs	r3, r3, r6
 8011260:	606b      	str	r3, [r5, #4]
 8011262:	682b      	ldr	r3, [r5, #0]
 8011264:	199b      	adds	r3, r3, r6
 8011266:	602b      	str	r3, [r5, #0]
 8011268:	e7d0      	b.n	801120c <_sfread_r+0x16>

0801126a <__sprint_r>:
 801126a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801126c:	6893      	ldr	r3, [r2, #8]
 801126e:	b085      	sub	sp, #20
 8011270:	9001      	str	r0, [sp, #4]
 8011272:	000d      	movs	r5, r1
 8011274:	0014      	movs	r4, r2
 8011276:	1e18      	subs	r0, r3, #0
 8011278:	d018      	beq.n	80112ac <__sprint_r+0x42>
 801127a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801127c:	049b      	lsls	r3, r3, #18
 801127e:	d524      	bpl.n	80112ca <__sprint_r+0x60>
 8011280:	6817      	ldr	r7, [r2, #0]
 8011282:	2600      	movs	r6, #0
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	9302      	str	r3, [sp, #8]
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	9300      	str	r3, [sp, #0]
 801128c:	089b      	lsrs	r3, r3, #2
 801128e:	9303      	str	r3, [sp, #12]
 8011290:	9b03      	ldr	r3, [sp, #12]
 8011292:	42b3      	cmp	r3, r6
 8011294:	dc0e      	bgt.n	80112b4 <__sprint_r+0x4a>
 8011296:	2203      	movs	r2, #3
 8011298:	9b00      	ldr	r3, [sp, #0]
 801129a:	68a0      	ldr	r0, [r4, #8]
 801129c:	4393      	bics	r3, r2
 801129e:	1ac0      	subs	r0, r0, r3
 80112a0:	60a0      	str	r0, [r4, #8]
 80112a2:	3708      	adds	r7, #8
 80112a4:	2800      	cmp	r0, #0
 80112a6:	d1ec      	bne.n	8011282 <__sprint_r+0x18>
 80112a8:	2300      	movs	r3, #0
 80112aa:	60a3      	str	r3, [r4, #8]
 80112ac:	2300      	movs	r3, #0
 80112ae:	6063      	str	r3, [r4, #4]
 80112b0:	b005      	add	sp, #20
 80112b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80112b4:	9902      	ldr	r1, [sp, #8]
 80112b6:	00b3      	lsls	r3, r6, #2
 80112b8:	58c9      	ldr	r1, [r1, r3]
 80112ba:	002a      	movs	r2, r5
 80112bc:	9801      	ldr	r0, [sp, #4]
 80112be:	f000 ff59 	bl	8012174 <_fputwc_r>
 80112c2:	1c43      	adds	r3, r0, #1
 80112c4:	d0f0      	beq.n	80112a8 <__sprint_r+0x3e>
 80112c6:	3601      	adds	r6, #1
 80112c8:	e7e2      	b.n	8011290 <__sprint_r+0x26>
 80112ca:	9801      	ldr	r0, [sp, #4]
 80112cc:	f000 fd14 	bl	8011cf8 <__sfvwrite_r>
 80112d0:	e7ea      	b.n	80112a8 <__sprint_r+0x3e>
	...

080112d4 <_vfiprintf_r>:
 80112d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112d6:	b0c1      	sub	sp, #260	; 0x104
 80112d8:	001c      	movs	r4, r3
 80112da:	001f      	movs	r7, r3
 80112dc:	9006      	str	r0, [sp, #24]
 80112de:	9103      	str	r1, [sp, #12]
 80112e0:	9207      	str	r2, [sp, #28]
 80112e2:	2800      	cmp	r0, #0
 80112e4:	d004      	beq.n	80112f0 <_vfiprintf_r+0x1c>
 80112e6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d101      	bne.n	80112f0 <_vfiprintf_r+0x1c>
 80112ec:	f7fa fa98 	bl	800b820 <__sinit>
 80112f0:	9b03      	ldr	r3, [sp, #12]
 80112f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80112f4:	07db      	lsls	r3, r3, #31
 80112f6:	d407      	bmi.n	8011308 <_vfiprintf_r+0x34>
 80112f8:	9b03      	ldr	r3, [sp, #12]
 80112fa:	899b      	ldrh	r3, [r3, #12]
 80112fc:	059b      	lsls	r3, r3, #22
 80112fe:	d403      	bmi.n	8011308 <_vfiprintf_r+0x34>
 8011300:	9b03      	ldr	r3, [sp, #12]
 8011302:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011304:	f7fa fc62 	bl	800bbcc <__retarget_lock_acquire_recursive>
 8011308:	9b03      	ldr	r3, [sp, #12]
 801130a:	220c      	movs	r2, #12
 801130c:	5e9a      	ldrsh	r2, [r3, r2]
 801130e:	2380      	movs	r3, #128	; 0x80
 8011310:	019b      	lsls	r3, r3, #6
 8011312:	421a      	tst	r2, r3
 8011314:	d107      	bne.n	8011326 <_vfiprintf_r+0x52>
 8011316:	4313      	orrs	r3, r2
 8011318:	9a03      	ldr	r2, [sp, #12]
 801131a:	8193      	strh	r3, [r2, #12]
 801131c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 801131e:	4aa3      	ldr	r2, [pc, #652]	; (80115ac <_vfiprintf_r+0x2d8>)
 8011320:	4013      	ands	r3, r2
 8011322:	9a03      	ldr	r2, [sp, #12]
 8011324:	6653      	str	r3, [r2, #100]	; 0x64
 8011326:	9b03      	ldr	r3, [sp, #12]
 8011328:	899b      	ldrh	r3, [r3, #12]
 801132a:	071b      	lsls	r3, r3, #28
 801132c:	d503      	bpl.n	8011336 <_vfiprintf_r+0x62>
 801132e:	9b03      	ldr	r3, [sp, #12]
 8011330:	691b      	ldr	r3, [r3, #16]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d118      	bne.n	8011368 <_vfiprintf_r+0x94>
 8011336:	9903      	ldr	r1, [sp, #12]
 8011338:	9806      	ldr	r0, [sp, #24]
 801133a:	f000 fe79 	bl	8012030 <__swsetup_r>
 801133e:	2800      	cmp	r0, #0
 8011340:	d012      	beq.n	8011368 <_vfiprintf_r+0x94>
 8011342:	9b03      	ldr	r3, [sp, #12]
 8011344:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011346:	07db      	lsls	r3, r3, #31
 8011348:	d505      	bpl.n	8011356 <_vfiprintf_r+0x82>
 801134a:	2301      	movs	r3, #1
 801134c:	425b      	negs	r3, r3
 801134e:	9308      	str	r3, [sp, #32]
 8011350:	9808      	ldr	r0, [sp, #32]
 8011352:	b041      	add	sp, #260	; 0x104
 8011354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011356:	9b03      	ldr	r3, [sp, #12]
 8011358:	899b      	ldrh	r3, [r3, #12]
 801135a:	059b      	lsls	r3, r3, #22
 801135c:	d4f5      	bmi.n	801134a <_vfiprintf_r+0x76>
 801135e:	9b03      	ldr	r3, [sp, #12]
 8011360:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011362:	f7fa fc34 	bl	800bbce <__retarget_lock_release_recursive>
 8011366:	e7f0      	b.n	801134a <_vfiprintf_r+0x76>
 8011368:	221a      	movs	r2, #26
 801136a:	9b03      	ldr	r3, [sp, #12]
 801136c:	899b      	ldrh	r3, [r3, #12]
 801136e:	401a      	ands	r2, r3
 8011370:	2a0a      	cmp	r2, #10
 8011372:	d116      	bne.n	80113a2 <_vfiprintf_r+0xce>
 8011374:	9a03      	ldr	r2, [sp, #12]
 8011376:	210e      	movs	r1, #14
 8011378:	5e52      	ldrsh	r2, [r2, r1]
 801137a:	2a00      	cmp	r2, #0
 801137c:	db11      	blt.n	80113a2 <_vfiprintf_r+0xce>
 801137e:	9a03      	ldr	r2, [sp, #12]
 8011380:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8011382:	07d2      	lsls	r2, r2, #31
 8011384:	d405      	bmi.n	8011392 <_vfiprintf_r+0xbe>
 8011386:	059b      	lsls	r3, r3, #22
 8011388:	d403      	bmi.n	8011392 <_vfiprintf_r+0xbe>
 801138a:	9b03      	ldr	r3, [sp, #12]
 801138c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801138e:	f7fa fc1e 	bl	800bbce <__retarget_lock_release_recursive>
 8011392:	0023      	movs	r3, r4
 8011394:	9a07      	ldr	r2, [sp, #28]
 8011396:	9903      	ldr	r1, [sp, #12]
 8011398:	9806      	ldr	r0, [sp, #24]
 801139a:	f000 fc69 	bl	8011c70 <__sbprintf>
 801139e:	9008      	str	r0, [sp, #32]
 80113a0:	e7d6      	b.n	8011350 <_vfiprintf_r+0x7c>
 80113a2:	2300      	movs	r3, #0
 80113a4:	ad17      	add	r5, sp, #92	; 0x5c
 80113a6:	9514      	str	r5, [sp, #80]	; 0x50
 80113a8:	9316      	str	r3, [sp, #88]	; 0x58
 80113aa:	9315      	str	r3, [sp, #84]	; 0x54
 80113ac:	930c      	str	r3, [sp, #48]	; 0x30
 80113ae:	930d      	str	r3, [sp, #52]	; 0x34
 80113b0:	930e      	str	r3, [sp, #56]	; 0x38
 80113b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80113b4:	9308      	str	r3, [sp, #32]
 80113b6:	9c07      	ldr	r4, [sp, #28]
 80113b8:	7823      	ldrb	r3, [r4, #0]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d002      	beq.n	80113c4 <_vfiprintf_r+0xf0>
 80113be:	2b25      	cmp	r3, #37	; 0x25
 80113c0:	d000      	beq.n	80113c4 <_vfiprintf_r+0xf0>
 80113c2:	e08d      	b.n	80114e0 <_vfiprintf_r+0x20c>
 80113c4:	9b07      	ldr	r3, [sp, #28]
 80113c6:	1ae6      	subs	r6, r4, r3
 80113c8:	429c      	cmp	r4, r3
 80113ca:	d016      	beq.n	80113fa <_vfiprintf_r+0x126>
 80113cc:	602b      	str	r3, [r5, #0]
 80113ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80113d0:	606e      	str	r6, [r5, #4]
 80113d2:	199b      	adds	r3, r3, r6
 80113d4:	9316      	str	r3, [sp, #88]	; 0x58
 80113d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80113d8:	3508      	adds	r5, #8
 80113da:	3301      	adds	r3, #1
 80113dc:	9315      	str	r3, [sp, #84]	; 0x54
 80113de:	2b07      	cmp	r3, #7
 80113e0:	dd08      	ble.n	80113f4 <_vfiprintf_r+0x120>
 80113e2:	9903      	ldr	r1, [sp, #12]
 80113e4:	9806      	ldr	r0, [sp, #24]
 80113e6:	aa14      	add	r2, sp, #80	; 0x50
 80113e8:	f7ff ff3f 	bl	801126a <__sprint_r>
 80113ec:	2800      	cmp	r0, #0
 80113ee:	d000      	beq.n	80113f2 <_vfiprintf_r+0x11e>
 80113f0:	e3d9      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 80113f2:	ad17      	add	r5, sp, #92	; 0x5c
 80113f4:	9b08      	ldr	r3, [sp, #32]
 80113f6:	199b      	adds	r3, r3, r6
 80113f8:	9308      	str	r3, [sp, #32]
 80113fa:	7823      	ldrb	r3, [r4, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d101      	bne.n	8011404 <_vfiprintf_r+0x130>
 8011400:	f000 fbf6 	bl	8011bf0 <_vfiprintf_r+0x91c>
 8011404:	2200      	movs	r2, #0
 8011406:	a912      	add	r1, sp, #72	; 0x48
 8011408:	70ca      	strb	r2, [r1, #3]
 801140a:	2101      	movs	r1, #1
 801140c:	1c63      	adds	r3, r4, #1
 801140e:	0014      	movs	r4, r2
 8011410:	4249      	negs	r1, r1
 8011412:	9105      	str	r1, [sp, #20]
 8011414:	9209      	str	r2, [sp, #36]	; 0x24
 8011416:	1c5a      	adds	r2, r3, #1
 8011418:	781b      	ldrb	r3, [r3, #0]
 801141a:	9207      	str	r2, [sp, #28]
 801141c:	0018      	movs	r0, r3
 801141e:	3820      	subs	r0, #32
 8011420:	285a      	cmp	r0, #90	; 0x5a
 8011422:	d900      	bls.n	8011426 <_vfiprintf_r+0x152>
 8011424:	e362      	b.n	8011aec <_vfiprintf_r+0x818>
 8011426:	f7ee fe7f 	bl	8000128 <__gnu_thumb1_case_uhi>
 801142a:	0078      	.short	0x0078
 801142c:	03610361 	.word	0x03610361
 8011430:	03610081 	.word	0x03610081
 8011434:	03610361 	.word	0x03610361
 8011438:	0361005d 	.word	0x0361005d
 801143c:	00830361 	.word	0x00830361
 8011440:	0361008b 	.word	0x0361008b
 8011444:	008f0089 	.word	0x008f0089
 8011448:	00ad0361 	.word	0x00ad0361
 801144c:	00af00af 	.word	0x00af00af
 8011450:	00af00af 	.word	0x00af00af
 8011454:	00af00af 	.word	0x00af00af
 8011458:	00af00af 	.word	0x00af00af
 801145c:	036100af 	.word	0x036100af
 8011460:	03610361 	.word	0x03610361
 8011464:	03610361 	.word	0x03610361
 8011468:	03610361 	.word	0x03610361
 801146c:	03610361 	.word	0x03610361
 8011470:	00e600da 	.word	0x00e600da
 8011474:	03610361 	.word	0x03610361
 8011478:	03610361 	.word	0x03610361
 801147c:	03610361 	.word	0x03610361
 8011480:	03610361 	.word	0x03610361
 8011484:	03610361 	.word	0x03610361
 8011488:	03610143 	.word	0x03610143
 801148c:	03610361 	.word	0x03610361
 8011490:	03610182 	.word	0x03610182
 8011494:	0361027c 	.word	0x0361027c
 8011498:	02ae0361 	.word	0x02ae0361
 801149c:	03610361 	.word	0x03610361
 80114a0:	03610361 	.word	0x03610361
 80114a4:	03610361 	.word	0x03610361
 80114a8:	03610361 	.word	0x03610361
 80114ac:	03610361 	.word	0x03610361
 80114b0:	00e800da 	.word	0x00e800da
 80114b4:	03610361 	.word	0x03610361
 80114b8:	00c30361 	.word	0x00c30361
 80114bc:	00d600e8 	.word	0x00d600e8
 80114c0:	00cf0361 	.word	0x00cf0361
 80114c4:	01260361 	.word	0x01260361
 80114c8:	01740145 	.word	0x01740145
 80114cc:	036100d6 	.word	0x036100d6
 80114d0:	007f0182 	.word	0x007f0182
 80114d4:	0361027e 	.word	0x0361027e
 80114d8:	02cd0361 	.word	0x02cd0361
 80114dc:	007f0361 	.word	0x007f0361
 80114e0:	3401      	adds	r4, #1
 80114e2:	e769      	b.n	80113b8 <_vfiprintf_r+0xe4>
 80114e4:	9806      	ldr	r0, [sp, #24]
 80114e6:	f7fe fa47 	bl	800f978 <_localeconv_r>
 80114ea:	6843      	ldr	r3, [r0, #4]
 80114ec:	0018      	movs	r0, r3
 80114ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80114f0:	f7ee fe08 	bl	8000104 <strlen>
 80114f4:	900e      	str	r0, [sp, #56]	; 0x38
 80114f6:	9806      	ldr	r0, [sp, #24]
 80114f8:	f7fe fa3e 	bl	800f978 <_localeconv_r>
 80114fc:	6883      	ldr	r3, [r0, #8]
 80114fe:	930d      	str	r3, [sp, #52]	; 0x34
 8011500:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011502:	2b00      	cmp	r3, #0
 8011504:	d010      	beq.n	8011528 <_vfiprintf_r+0x254>
 8011506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011508:	2b00      	cmp	r3, #0
 801150a:	d00d      	beq.n	8011528 <_vfiprintf_r+0x254>
 801150c:	781b      	ldrb	r3, [r3, #0]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d00a      	beq.n	8011528 <_vfiprintf_r+0x254>
 8011512:	2380      	movs	r3, #128	; 0x80
 8011514:	00db      	lsls	r3, r3, #3
 8011516:	431c      	orrs	r4, r3
 8011518:	e006      	b.n	8011528 <_vfiprintf_r+0x254>
 801151a:	ab12      	add	r3, sp, #72	; 0x48
 801151c:	78da      	ldrb	r2, [r3, #3]
 801151e:	3303      	adds	r3, #3
 8011520:	2a00      	cmp	r2, #0
 8011522:	d101      	bne.n	8011528 <_vfiprintf_r+0x254>
 8011524:	3220      	adds	r2, #32
 8011526:	701a      	strb	r2, [r3, #0]
 8011528:	9b07      	ldr	r3, [sp, #28]
 801152a:	e774      	b.n	8011416 <_vfiprintf_r+0x142>
 801152c:	2301      	movs	r3, #1
 801152e:	e7f2      	b.n	8011516 <_vfiprintf_r+0x242>
 8011530:	cf08      	ldmia	r7!, {r3}
 8011532:	9309      	str	r3, [sp, #36]	; 0x24
 8011534:	2b00      	cmp	r3, #0
 8011536:	daf7      	bge.n	8011528 <_vfiprintf_r+0x254>
 8011538:	425b      	negs	r3, r3
 801153a:	9309      	str	r3, [sp, #36]	; 0x24
 801153c:	2304      	movs	r3, #4
 801153e:	e7ea      	b.n	8011516 <_vfiprintf_r+0x242>
 8011540:	222b      	movs	r2, #43	; 0x2b
 8011542:	ab12      	add	r3, sp, #72	; 0x48
 8011544:	70da      	strb	r2, [r3, #3]
 8011546:	e7ef      	b.n	8011528 <_vfiprintf_r+0x254>
 8011548:	9b07      	ldr	r3, [sp, #28]
 801154a:	1c5a      	adds	r2, r3, #1
 801154c:	781b      	ldrb	r3, [r3, #0]
 801154e:	2b2a      	cmp	r3, #42	; 0x2a
 8011550:	d00f      	beq.n	8011572 <_vfiprintf_r+0x29e>
 8011552:	2100      	movs	r1, #0
 8011554:	9105      	str	r1, [sp, #20]
 8011556:	0019      	movs	r1, r3
 8011558:	3930      	subs	r1, #48	; 0x30
 801155a:	9207      	str	r2, [sp, #28]
 801155c:	2909      	cmp	r1, #9
 801155e:	d900      	bls.n	8011562 <_vfiprintf_r+0x28e>
 8011560:	e75c      	b.n	801141c <_vfiprintf_r+0x148>
 8011562:	200a      	movs	r0, #10
 8011564:	9b05      	ldr	r3, [sp, #20]
 8011566:	4343      	muls	r3, r0
 8011568:	185b      	adds	r3, r3, r1
 801156a:	9305      	str	r3, [sp, #20]
 801156c:	7813      	ldrb	r3, [r2, #0]
 801156e:	3201      	adds	r2, #1
 8011570:	e7f1      	b.n	8011556 <_vfiprintf_r+0x282>
 8011572:	cf08      	ldmia	r7!, {r3}
 8011574:	9305      	str	r3, [sp, #20]
 8011576:	2b00      	cmp	r3, #0
 8011578:	da02      	bge.n	8011580 <_vfiprintf_r+0x2ac>
 801157a:	2301      	movs	r3, #1
 801157c:	425b      	negs	r3, r3
 801157e:	9305      	str	r3, [sp, #20]
 8011580:	9207      	str	r2, [sp, #28]
 8011582:	e7d1      	b.n	8011528 <_vfiprintf_r+0x254>
 8011584:	2380      	movs	r3, #128	; 0x80
 8011586:	e7c6      	b.n	8011516 <_vfiprintf_r+0x242>
 8011588:	2100      	movs	r1, #0
 801158a:	9a07      	ldr	r2, [sp, #28]
 801158c:	9109      	str	r1, [sp, #36]	; 0x24
 801158e:	200a      	movs	r0, #10
 8011590:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011592:	3b30      	subs	r3, #48	; 0x30
 8011594:	4341      	muls	r1, r0
 8011596:	185b      	adds	r3, r3, r1
 8011598:	9309      	str	r3, [sp, #36]	; 0x24
 801159a:	0013      	movs	r3, r2
 801159c:	781b      	ldrb	r3, [r3, #0]
 801159e:	3201      	adds	r2, #1
 80115a0:	0019      	movs	r1, r3
 80115a2:	3930      	subs	r1, #48	; 0x30
 80115a4:	9207      	str	r2, [sp, #28]
 80115a6:	2909      	cmp	r1, #9
 80115a8:	d9f1      	bls.n	801158e <_vfiprintf_r+0x2ba>
 80115aa:	e737      	b.n	801141c <_vfiprintf_r+0x148>
 80115ac:	ffffdfff 	.word	0xffffdfff
 80115b0:	9b07      	ldr	r3, [sp, #28]
 80115b2:	781b      	ldrb	r3, [r3, #0]
 80115b4:	2b68      	cmp	r3, #104	; 0x68
 80115b6:	d105      	bne.n	80115c4 <_vfiprintf_r+0x2f0>
 80115b8:	9b07      	ldr	r3, [sp, #28]
 80115ba:	3301      	adds	r3, #1
 80115bc:	9307      	str	r3, [sp, #28]
 80115be:	2380      	movs	r3, #128	; 0x80
 80115c0:	009b      	lsls	r3, r3, #2
 80115c2:	e7a8      	b.n	8011516 <_vfiprintf_r+0x242>
 80115c4:	2340      	movs	r3, #64	; 0x40
 80115c6:	e7a6      	b.n	8011516 <_vfiprintf_r+0x242>
 80115c8:	9b07      	ldr	r3, [sp, #28]
 80115ca:	781b      	ldrb	r3, [r3, #0]
 80115cc:	2b6c      	cmp	r3, #108	; 0x6c
 80115ce:	d104      	bne.n	80115da <_vfiprintf_r+0x306>
 80115d0:	9b07      	ldr	r3, [sp, #28]
 80115d2:	3301      	adds	r3, #1
 80115d4:	9307      	str	r3, [sp, #28]
 80115d6:	2320      	movs	r3, #32
 80115d8:	e79d      	b.n	8011516 <_vfiprintf_r+0x242>
 80115da:	2310      	movs	r3, #16
 80115dc:	e79b      	b.n	8011516 <_vfiprintf_r+0x242>
 80115de:	003a      	movs	r2, r7
 80115e0:	ca08      	ldmia	r2!, {r3}
 80115e2:	ae27      	add	r6, sp, #156	; 0x9c
 80115e4:	7033      	strb	r3, [r6, #0]
 80115e6:	2300      	movs	r3, #0
 80115e8:	9204      	str	r2, [sp, #16]
 80115ea:	aa12      	add	r2, sp, #72	; 0x48
 80115ec:	70d3      	strb	r3, [r2, #3]
 80115ee:	2201      	movs	r2, #1
 80115f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80115f2:	9205      	str	r2, [sp, #20]
 80115f4:	e0b0      	b.n	8011758 <_vfiprintf_r+0x484>
 80115f6:	2310      	movs	r3, #16
 80115f8:	431c      	orrs	r4, r3
 80115fa:	06a3      	lsls	r3, r4, #26
 80115fc:	d52a      	bpl.n	8011654 <_vfiprintf_r+0x380>
 80115fe:	2307      	movs	r3, #7
 8011600:	3707      	adds	r7, #7
 8011602:	439f      	bics	r7, r3
 8011604:	0039      	movs	r1, r7
 8011606:	c90c      	ldmia	r1!, {r2, r3}
 8011608:	9200      	str	r2, [sp, #0]
 801160a:	9301      	str	r3, [sp, #4]
 801160c:	9104      	str	r1, [sp, #16]
 801160e:	9a01      	ldr	r2, [sp, #4]
 8011610:	2301      	movs	r3, #1
 8011612:	2a00      	cmp	r2, #0
 8011614:	da09      	bge.n	801162a <_vfiprintf_r+0x356>
 8011616:	9e00      	ldr	r6, [sp, #0]
 8011618:	9f01      	ldr	r7, [sp, #4]
 801161a:	2200      	movs	r2, #0
 801161c:	4271      	negs	r1, r6
 801161e:	41ba      	sbcs	r2, r7
 8011620:	9100      	str	r1, [sp, #0]
 8011622:	9201      	str	r2, [sp, #4]
 8011624:	212d      	movs	r1, #45	; 0x2d
 8011626:	aa12      	add	r2, sp, #72	; 0x48
 8011628:	70d1      	strb	r1, [r2, #3]
 801162a:	9901      	ldr	r1, [sp, #4]
 801162c:	9a00      	ldr	r2, [sp, #0]
 801162e:	430a      	orrs	r2, r1
 8011630:	9905      	ldr	r1, [sp, #20]
 8011632:	3101      	adds	r1, #1
 8011634:	d100      	bne.n	8011638 <_vfiprintf_r+0x364>
 8011636:	e2e9      	b.n	8011c0c <_vfiprintf_r+0x938>
 8011638:	2180      	movs	r1, #128	; 0x80
 801163a:	0027      	movs	r7, r4
 801163c:	438f      	bics	r7, r1
 801163e:	2a00      	cmp	r2, #0
 8011640:	d000      	beq.n	8011644 <_vfiprintf_r+0x370>
 8011642:	e2e7      	b.n	8011c14 <_vfiprintf_r+0x940>
 8011644:	9a05      	ldr	r2, [sp, #20]
 8011646:	2a00      	cmp	r2, #0
 8011648:	d100      	bne.n	801164c <_vfiprintf_r+0x378>
 801164a:	e243      	b.n	8011ad4 <_vfiprintf_r+0x800>
 801164c:	2b01      	cmp	r3, #1
 801164e:	d000      	beq.n	8011652 <_vfiprintf_r+0x37e>
 8011650:	e2e3      	b.n	8011c1a <_vfiprintf_r+0x946>
 8011652:	e1e7      	b.n	8011a24 <_vfiprintf_r+0x750>
 8011654:	003a      	movs	r2, r7
 8011656:	ca08      	ldmia	r2!, {r3}
 8011658:	9204      	str	r2, [sp, #16]
 801165a:	06e2      	lsls	r2, r4, #27
 801165c:	d503      	bpl.n	8011666 <_vfiprintf_r+0x392>
 801165e:	9300      	str	r3, [sp, #0]
 8011660:	17db      	asrs	r3, r3, #31
 8011662:	9301      	str	r3, [sp, #4]
 8011664:	e7d3      	b.n	801160e <_vfiprintf_r+0x33a>
 8011666:	0662      	lsls	r2, r4, #25
 8011668:	d501      	bpl.n	801166e <_vfiprintf_r+0x39a>
 801166a:	b21b      	sxth	r3, r3
 801166c:	e7f7      	b.n	801165e <_vfiprintf_r+0x38a>
 801166e:	05a2      	lsls	r2, r4, #22
 8011670:	d5f5      	bpl.n	801165e <_vfiprintf_r+0x38a>
 8011672:	b25b      	sxtb	r3, r3
 8011674:	e7f3      	b.n	801165e <_vfiprintf_r+0x38a>
 8011676:	1d3b      	adds	r3, r7, #4
 8011678:	9304      	str	r3, [sp, #16]
 801167a:	06a3      	lsls	r3, r4, #26
 801167c:	d506      	bpl.n	801168c <_vfiprintf_r+0x3b8>
 801167e:	683b      	ldr	r3, [r7, #0]
 8011680:	9a08      	ldr	r2, [sp, #32]
 8011682:	601a      	str	r2, [r3, #0]
 8011684:	17d2      	asrs	r2, r2, #31
 8011686:	605a      	str	r2, [r3, #4]
 8011688:	9f04      	ldr	r7, [sp, #16]
 801168a:	e694      	b.n	80113b6 <_vfiprintf_r+0xe2>
 801168c:	06e3      	lsls	r3, r4, #27
 801168e:	d503      	bpl.n	8011698 <_vfiprintf_r+0x3c4>
 8011690:	683b      	ldr	r3, [r7, #0]
 8011692:	9a08      	ldr	r2, [sp, #32]
 8011694:	601a      	str	r2, [r3, #0]
 8011696:	e7f7      	b.n	8011688 <_vfiprintf_r+0x3b4>
 8011698:	0663      	lsls	r3, r4, #25
 801169a:	d503      	bpl.n	80116a4 <_vfiprintf_r+0x3d0>
 801169c:	683b      	ldr	r3, [r7, #0]
 801169e:	9a08      	ldr	r2, [sp, #32]
 80116a0:	801a      	strh	r2, [r3, #0]
 80116a2:	e7f1      	b.n	8011688 <_vfiprintf_r+0x3b4>
 80116a4:	05a4      	lsls	r4, r4, #22
 80116a6:	d5f3      	bpl.n	8011690 <_vfiprintf_r+0x3bc>
 80116a8:	683b      	ldr	r3, [r7, #0]
 80116aa:	9a08      	ldr	r2, [sp, #32]
 80116ac:	701a      	strb	r2, [r3, #0]
 80116ae:	e7eb      	b.n	8011688 <_vfiprintf_r+0x3b4>
 80116b0:	2310      	movs	r3, #16
 80116b2:	431c      	orrs	r4, r3
 80116b4:	2320      	movs	r3, #32
 80116b6:	0020      	movs	r0, r4
 80116b8:	4018      	ands	r0, r3
 80116ba:	421c      	tst	r4, r3
 80116bc:	d00d      	beq.n	80116da <_vfiprintf_r+0x406>
 80116be:	3b19      	subs	r3, #25
 80116c0:	3707      	adds	r7, #7
 80116c2:	439f      	bics	r7, r3
 80116c4:	0039      	movs	r1, r7
 80116c6:	c90c      	ldmia	r1!, {r2, r3}
 80116c8:	9200      	str	r2, [sp, #0]
 80116ca:	9301      	str	r3, [sp, #4]
 80116cc:	9104      	str	r1, [sp, #16]
 80116ce:	4bcc      	ldr	r3, [pc, #816]	; (8011a00 <_vfiprintf_r+0x72c>)
 80116d0:	401c      	ands	r4, r3
 80116d2:	2300      	movs	r3, #0
 80116d4:	2100      	movs	r1, #0
 80116d6:	aa12      	add	r2, sp, #72	; 0x48
 80116d8:	e7a6      	b.n	8011628 <_vfiprintf_r+0x354>
 80116da:	003a      	movs	r2, r7
 80116dc:	ca08      	ldmia	r2!, {r3}
 80116de:	0021      	movs	r1, r4
 80116e0:	9204      	str	r2, [sp, #16]
 80116e2:	2210      	movs	r2, #16
 80116e4:	4011      	ands	r1, r2
 80116e6:	4214      	tst	r4, r2
 80116e8:	d002      	beq.n	80116f0 <_vfiprintf_r+0x41c>
 80116ea:	9300      	str	r3, [sp, #0]
 80116ec:	9001      	str	r0, [sp, #4]
 80116ee:	e7ee      	b.n	80116ce <_vfiprintf_r+0x3fa>
 80116f0:	2240      	movs	r2, #64	; 0x40
 80116f2:	0020      	movs	r0, r4
 80116f4:	4010      	ands	r0, r2
 80116f6:	4214      	tst	r4, r2
 80116f8:	d003      	beq.n	8011702 <_vfiprintf_r+0x42e>
 80116fa:	b29b      	uxth	r3, r3
 80116fc:	9300      	str	r3, [sp, #0]
 80116fe:	9101      	str	r1, [sp, #4]
 8011700:	e7e5      	b.n	80116ce <_vfiprintf_r+0x3fa>
 8011702:	2280      	movs	r2, #128	; 0x80
 8011704:	0021      	movs	r1, r4
 8011706:	0092      	lsls	r2, r2, #2
 8011708:	4011      	ands	r1, r2
 801170a:	4214      	tst	r4, r2
 801170c:	d0f6      	beq.n	80116fc <_vfiprintf_r+0x428>
 801170e:	b2db      	uxtb	r3, r3
 8011710:	e7eb      	b.n	80116ea <_vfiprintf_r+0x416>
 8011712:	003b      	movs	r3, r7
 8011714:	cb04      	ldmia	r3!, {r2}
 8011716:	49bb      	ldr	r1, [pc, #748]	; (8011a04 <_vfiprintf_r+0x730>)
 8011718:	9304      	str	r3, [sp, #16]
 801171a:	2300      	movs	r3, #0
 801171c:	9200      	str	r2, [sp, #0]
 801171e:	aa13      	add	r2, sp, #76	; 0x4c
 8011720:	8011      	strh	r1, [r2, #0]
 8011722:	4ab9      	ldr	r2, [pc, #740]	; (8011a08 <_vfiprintf_r+0x734>)
 8011724:	9301      	str	r3, [sp, #4]
 8011726:	3302      	adds	r3, #2
 8011728:	431c      	orrs	r4, r3
 801172a:	920c      	str	r2, [sp, #48]	; 0x30
 801172c:	e7d2      	b.n	80116d4 <_vfiprintf_r+0x400>
 801172e:	003b      	movs	r3, r7
 8011730:	2700      	movs	r7, #0
 8011732:	cb40      	ldmia	r3!, {r6}
 8011734:	9304      	str	r3, [sp, #16]
 8011736:	ab12      	add	r3, sp, #72	; 0x48
 8011738:	70df      	strb	r7, [r3, #3]
 801173a:	9b05      	ldr	r3, [sp, #20]
 801173c:	3301      	adds	r3, #1
 801173e:	d100      	bne.n	8011742 <_vfiprintf_r+0x46e>
 8011740:	e0ea      	b.n	8011918 <_vfiprintf_r+0x644>
 8011742:	0039      	movs	r1, r7
 8011744:	0030      	movs	r0, r6
 8011746:	9a05      	ldr	r2, [sp, #20]
 8011748:	f7fe f92e 	bl	800f9a8 <memchr>
 801174c:	900b      	str	r0, [sp, #44]	; 0x2c
 801174e:	42b8      	cmp	r0, r7
 8011750:	d002      	beq.n	8011758 <_vfiprintf_r+0x484>
 8011752:	1b83      	subs	r3, r0, r6
 8011754:	9305      	str	r3, [sp, #20]
 8011756:	970b      	str	r7, [sp, #44]	; 0x2c
 8011758:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801175a:	9a05      	ldr	r2, [sp, #20]
 801175c:	930a      	str	r3, [sp, #40]	; 0x28
 801175e:	4293      	cmp	r3, r2
 8011760:	da00      	bge.n	8011764 <_vfiprintf_r+0x490>
 8011762:	920a      	str	r2, [sp, #40]	; 0x28
 8011764:	ab12      	add	r3, sp, #72	; 0x48
 8011766:	3303      	adds	r3, #3
 8011768:	781b      	ldrb	r3, [r3, #0]
 801176a:	1e5a      	subs	r2, r3, #1
 801176c:	4193      	sbcs	r3, r2
 801176e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011770:	18d3      	adds	r3, r2, r3
 8011772:	930a      	str	r3, [sp, #40]	; 0x28
 8011774:	0022      	movs	r2, r4
 8011776:	2302      	movs	r3, #2
 8011778:	401a      	ands	r2, r3
 801177a:	9210      	str	r2, [sp, #64]	; 0x40
 801177c:	421c      	tst	r4, r3
 801177e:	d002      	beq.n	8011786 <_vfiprintf_r+0x4b2>
 8011780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011782:	3302      	adds	r3, #2
 8011784:	930a      	str	r3, [sp, #40]	; 0x28
 8011786:	2384      	movs	r3, #132	; 0x84
 8011788:	0022      	movs	r2, r4
 801178a:	401a      	ands	r2, r3
 801178c:	9211      	str	r2, [sp, #68]	; 0x44
 801178e:	421c      	tst	r4, r3
 8011790:	d11e      	bne.n	80117d0 <_vfiprintf_r+0x4fc>
 8011792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011794:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011796:	1a9f      	subs	r7, r3, r2
 8011798:	2f00      	cmp	r7, #0
 801179a:	dd19      	ble.n	80117d0 <_vfiprintf_r+0x4fc>
 801179c:	0029      	movs	r1, r5
 801179e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117a0:	489a      	ldr	r0, [pc, #616]	; (8011a0c <_vfiprintf_r+0x738>)
 80117a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80117a4:	3301      	adds	r3, #1
 80117a6:	3108      	adds	r1, #8
 80117a8:	6028      	str	r0, [r5, #0]
 80117aa:	2f10      	cmp	r7, #16
 80117ac:	dd00      	ble.n	80117b0 <_vfiprintf_r+0x4dc>
 80117ae:	e1a7      	b.n	8011b00 <_vfiprintf_r+0x82c>
 80117b0:	606f      	str	r7, [r5, #4]
 80117b2:	18bf      	adds	r7, r7, r2
 80117b4:	000d      	movs	r5, r1
 80117b6:	9716      	str	r7, [sp, #88]	; 0x58
 80117b8:	9315      	str	r3, [sp, #84]	; 0x54
 80117ba:	2b07      	cmp	r3, #7
 80117bc:	dd08      	ble.n	80117d0 <_vfiprintf_r+0x4fc>
 80117be:	9903      	ldr	r1, [sp, #12]
 80117c0:	9806      	ldr	r0, [sp, #24]
 80117c2:	aa14      	add	r2, sp, #80	; 0x50
 80117c4:	f7ff fd51 	bl	801126a <__sprint_r>
 80117c8:	2800      	cmp	r0, #0
 80117ca:	d000      	beq.n	80117ce <_vfiprintf_r+0x4fa>
 80117cc:	e1eb      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 80117ce:	ad17      	add	r5, sp, #92	; 0x5c
 80117d0:	a912      	add	r1, sp, #72	; 0x48
 80117d2:	78c8      	ldrb	r0, [r1, #3]
 80117d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80117d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80117d8:	3103      	adds	r1, #3
 80117da:	2800      	cmp	r0, #0
 80117dc:	d012      	beq.n	8011804 <_vfiprintf_r+0x530>
 80117de:	6029      	str	r1, [r5, #0]
 80117e0:	2101      	movs	r1, #1
 80117e2:	3301      	adds	r3, #1
 80117e4:	1852      	adds	r2, r2, r1
 80117e6:	6069      	str	r1, [r5, #4]
 80117e8:	9216      	str	r2, [sp, #88]	; 0x58
 80117ea:	9315      	str	r3, [sp, #84]	; 0x54
 80117ec:	3508      	adds	r5, #8
 80117ee:	2b07      	cmp	r3, #7
 80117f0:	dd08      	ble.n	8011804 <_vfiprintf_r+0x530>
 80117f2:	9903      	ldr	r1, [sp, #12]
 80117f4:	9806      	ldr	r0, [sp, #24]
 80117f6:	aa14      	add	r2, sp, #80	; 0x50
 80117f8:	f7ff fd37 	bl	801126a <__sprint_r>
 80117fc:	2800      	cmp	r0, #0
 80117fe:	d000      	beq.n	8011802 <_vfiprintf_r+0x52e>
 8011800:	e1d1      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011802:	ad17      	add	r5, sp, #92	; 0x5c
 8011804:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011806:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011808:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801180a:	2900      	cmp	r1, #0
 801180c:	d013      	beq.n	8011836 <_vfiprintf_r+0x562>
 801180e:	a913      	add	r1, sp, #76	; 0x4c
 8011810:	6029      	str	r1, [r5, #0]
 8011812:	2102      	movs	r1, #2
 8011814:	3301      	adds	r3, #1
 8011816:	1852      	adds	r2, r2, r1
 8011818:	6069      	str	r1, [r5, #4]
 801181a:	9216      	str	r2, [sp, #88]	; 0x58
 801181c:	9315      	str	r3, [sp, #84]	; 0x54
 801181e:	3508      	adds	r5, #8
 8011820:	2b07      	cmp	r3, #7
 8011822:	dd08      	ble.n	8011836 <_vfiprintf_r+0x562>
 8011824:	9903      	ldr	r1, [sp, #12]
 8011826:	9806      	ldr	r0, [sp, #24]
 8011828:	aa14      	add	r2, sp, #80	; 0x50
 801182a:	f7ff fd1e 	bl	801126a <__sprint_r>
 801182e:	2800      	cmp	r0, #0
 8011830:	d000      	beq.n	8011834 <_vfiprintf_r+0x560>
 8011832:	e1b8      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011834:	ad17      	add	r5, sp, #92	; 0x5c
 8011836:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011838:	2b80      	cmp	r3, #128	; 0x80
 801183a:	d11e      	bne.n	801187a <_vfiprintf_r+0x5a6>
 801183c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801183e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011840:	1a9f      	subs	r7, r3, r2
 8011842:	2f00      	cmp	r7, #0
 8011844:	dd19      	ble.n	801187a <_vfiprintf_r+0x5a6>
 8011846:	0029      	movs	r1, r5
 8011848:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801184a:	4871      	ldr	r0, [pc, #452]	; (8011a10 <_vfiprintf_r+0x73c>)
 801184c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801184e:	3301      	adds	r3, #1
 8011850:	3108      	adds	r1, #8
 8011852:	6028      	str	r0, [r5, #0]
 8011854:	2f10      	cmp	r7, #16
 8011856:	dd00      	ble.n	801185a <_vfiprintf_r+0x586>
 8011858:	e164      	b.n	8011b24 <_vfiprintf_r+0x850>
 801185a:	606f      	str	r7, [r5, #4]
 801185c:	18bf      	adds	r7, r7, r2
 801185e:	000d      	movs	r5, r1
 8011860:	9716      	str	r7, [sp, #88]	; 0x58
 8011862:	9315      	str	r3, [sp, #84]	; 0x54
 8011864:	2b07      	cmp	r3, #7
 8011866:	dd08      	ble.n	801187a <_vfiprintf_r+0x5a6>
 8011868:	9903      	ldr	r1, [sp, #12]
 801186a:	9806      	ldr	r0, [sp, #24]
 801186c:	aa14      	add	r2, sp, #80	; 0x50
 801186e:	f7ff fcfc 	bl	801126a <__sprint_r>
 8011872:	2800      	cmp	r0, #0
 8011874:	d000      	beq.n	8011878 <_vfiprintf_r+0x5a4>
 8011876:	e196      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011878:	ad17      	add	r5, sp, #92	; 0x5c
 801187a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801187c:	9a05      	ldr	r2, [sp, #20]
 801187e:	1a9f      	subs	r7, r3, r2
 8011880:	2f00      	cmp	r7, #0
 8011882:	dd19      	ble.n	80118b8 <_vfiprintf_r+0x5e4>
 8011884:	0029      	movs	r1, r5
 8011886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011888:	4861      	ldr	r0, [pc, #388]	; (8011a10 <_vfiprintf_r+0x73c>)
 801188a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801188c:	3301      	adds	r3, #1
 801188e:	3108      	adds	r1, #8
 8011890:	6028      	str	r0, [r5, #0]
 8011892:	2f10      	cmp	r7, #16
 8011894:	dd00      	ble.n	8011898 <_vfiprintf_r+0x5c4>
 8011896:	e157      	b.n	8011b48 <_vfiprintf_r+0x874>
 8011898:	606f      	str	r7, [r5, #4]
 801189a:	18bf      	adds	r7, r7, r2
 801189c:	000d      	movs	r5, r1
 801189e:	9716      	str	r7, [sp, #88]	; 0x58
 80118a0:	9315      	str	r3, [sp, #84]	; 0x54
 80118a2:	2b07      	cmp	r3, #7
 80118a4:	dd08      	ble.n	80118b8 <_vfiprintf_r+0x5e4>
 80118a6:	9903      	ldr	r1, [sp, #12]
 80118a8:	9806      	ldr	r0, [sp, #24]
 80118aa:	aa14      	add	r2, sp, #80	; 0x50
 80118ac:	f7ff fcdd 	bl	801126a <__sprint_r>
 80118b0:	2800      	cmp	r0, #0
 80118b2:	d000      	beq.n	80118b6 <_vfiprintf_r+0x5e2>
 80118b4:	e177      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 80118b6:	ad17      	add	r5, sp, #92	; 0x5c
 80118b8:	9b05      	ldr	r3, [sp, #20]
 80118ba:	9a05      	ldr	r2, [sp, #20]
 80118bc:	606b      	str	r3, [r5, #4]
 80118be:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80118c0:	602e      	str	r6, [r5, #0]
 80118c2:	189b      	adds	r3, r3, r2
 80118c4:	9316      	str	r3, [sp, #88]	; 0x58
 80118c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80118c8:	3508      	adds	r5, #8
 80118ca:	3301      	adds	r3, #1
 80118cc:	9315      	str	r3, [sp, #84]	; 0x54
 80118ce:	2b07      	cmp	r3, #7
 80118d0:	dd08      	ble.n	80118e4 <_vfiprintf_r+0x610>
 80118d2:	9903      	ldr	r1, [sp, #12]
 80118d4:	9806      	ldr	r0, [sp, #24]
 80118d6:	aa14      	add	r2, sp, #80	; 0x50
 80118d8:	f7ff fcc7 	bl	801126a <__sprint_r>
 80118dc:	2800      	cmp	r0, #0
 80118de:	d000      	beq.n	80118e2 <_vfiprintf_r+0x60e>
 80118e0:	e161      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 80118e2:	ad17      	add	r5, sp, #92	; 0x5c
 80118e4:	0764      	lsls	r4, r4, #29
 80118e6:	d500      	bpl.n	80118ea <_vfiprintf_r+0x616>
 80118e8:	e140      	b.n	8011b6c <_vfiprintf_r+0x898>
 80118ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80118ee:	4293      	cmp	r3, r2
 80118f0:	da00      	bge.n	80118f4 <_vfiprintf_r+0x620>
 80118f2:	0013      	movs	r3, r2
 80118f4:	9a08      	ldr	r2, [sp, #32]
 80118f6:	18d3      	adds	r3, r2, r3
 80118f8:	9308      	str	r3, [sp, #32]
 80118fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d007      	beq.n	8011910 <_vfiprintf_r+0x63c>
 8011900:	9903      	ldr	r1, [sp, #12]
 8011902:	9806      	ldr	r0, [sp, #24]
 8011904:	aa14      	add	r2, sp, #80	; 0x50
 8011906:	f7ff fcb0 	bl	801126a <__sprint_r>
 801190a:	2800      	cmp	r0, #0
 801190c:	d000      	beq.n	8011910 <_vfiprintf_r+0x63c>
 801190e:	e14a      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011910:	2300      	movs	r3, #0
 8011912:	ad17      	add	r5, sp, #92	; 0x5c
 8011914:	9315      	str	r3, [sp, #84]	; 0x54
 8011916:	e6b7      	b.n	8011688 <_vfiprintf_r+0x3b4>
 8011918:	0030      	movs	r0, r6
 801191a:	f7ee fbf3 	bl	8000104 <strlen>
 801191e:	9005      	str	r0, [sp, #20]
 8011920:	e719      	b.n	8011756 <_vfiprintf_r+0x482>
 8011922:	2310      	movs	r3, #16
 8011924:	431c      	orrs	r4, r3
 8011926:	2320      	movs	r3, #32
 8011928:	0020      	movs	r0, r4
 801192a:	4018      	ands	r0, r3
 801192c:	421c      	tst	r4, r3
 801192e:	d009      	beq.n	8011944 <_vfiprintf_r+0x670>
 8011930:	3b19      	subs	r3, #25
 8011932:	3707      	adds	r7, #7
 8011934:	439f      	bics	r7, r3
 8011936:	0039      	movs	r1, r7
 8011938:	c90c      	ldmia	r1!, {r2, r3}
 801193a:	9200      	str	r2, [sp, #0]
 801193c:	9301      	str	r3, [sp, #4]
 801193e:	9104      	str	r1, [sp, #16]
 8011940:	2301      	movs	r3, #1
 8011942:	e6c7      	b.n	80116d4 <_vfiprintf_r+0x400>
 8011944:	003b      	movs	r3, r7
 8011946:	cb04      	ldmia	r3!, {r2}
 8011948:	0021      	movs	r1, r4
 801194a:	9304      	str	r3, [sp, #16]
 801194c:	2310      	movs	r3, #16
 801194e:	4019      	ands	r1, r3
 8011950:	421c      	tst	r4, r3
 8011952:	d003      	beq.n	801195c <_vfiprintf_r+0x688>
 8011954:	9200      	str	r2, [sp, #0]
 8011956:	9001      	str	r0, [sp, #4]
 8011958:	3b0f      	subs	r3, #15
 801195a:	e6bb      	b.n	80116d4 <_vfiprintf_r+0x400>
 801195c:	2340      	movs	r3, #64	; 0x40
 801195e:	0020      	movs	r0, r4
 8011960:	4018      	ands	r0, r3
 8011962:	421c      	tst	r4, r3
 8011964:	d003      	beq.n	801196e <_vfiprintf_r+0x69a>
 8011966:	b293      	uxth	r3, r2
 8011968:	9300      	str	r3, [sp, #0]
 801196a:	9101      	str	r1, [sp, #4]
 801196c:	e7e8      	b.n	8011940 <_vfiprintf_r+0x66c>
 801196e:	2380      	movs	r3, #128	; 0x80
 8011970:	0021      	movs	r1, r4
 8011972:	009b      	lsls	r3, r3, #2
 8011974:	4019      	ands	r1, r3
 8011976:	421c      	tst	r4, r3
 8011978:	d003      	beq.n	8011982 <_vfiprintf_r+0x6ae>
 801197a:	b2d3      	uxtb	r3, r2
 801197c:	9300      	str	r3, [sp, #0]
 801197e:	9001      	str	r0, [sp, #4]
 8011980:	e7de      	b.n	8011940 <_vfiprintf_r+0x66c>
 8011982:	9200      	str	r2, [sp, #0]
 8011984:	e7f1      	b.n	801196a <_vfiprintf_r+0x696>
 8011986:	4a23      	ldr	r2, [pc, #140]	; (8011a14 <_vfiprintf_r+0x740>)
 8011988:	0020      	movs	r0, r4
 801198a:	920c      	str	r2, [sp, #48]	; 0x30
 801198c:	2220      	movs	r2, #32
 801198e:	4010      	ands	r0, r2
 8011990:	4214      	tst	r4, r2
 8011992:	d019      	beq.n	80119c8 <_vfiprintf_r+0x6f4>
 8011994:	3a19      	subs	r2, #25
 8011996:	3707      	adds	r7, #7
 8011998:	4397      	bics	r7, r2
 801199a:	0038      	movs	r0, r7
 801199c:	c806      	ldmia	r0!, {r1, r2}
 801199e:	9100      	str	r1, [sp, #0]
 80119a0:	9201      	str	r2, [sp, #4]
 80119a2:	9004      	str	r0, [sp, #16]
 80119a4:	07e2      	lsls	r2, r4, #31
 80119a6:	d509      	bpl.n	80119bc <_vfiprintf_r+0x6e8>
 80119a8:	9a00      	ldr	r2, [sp, #0]
 80119aa:	9901      	ldr	r1, [sp, #4]
 80119ac:	430a      	orrs	r2, r1
 80119ae:	d005      	beq.n	80119bc <_vfiprintf_r+0x6e8>
 80119b0:	aa13      	add	r2, sp, #76	; 0x4c
 80119b2:	2130      	movs	r1, #48	; 0x30
 80119b4:	7053      	strb	r3, [r2, #1]
 80119b6:	2302      	movs	r3, #2
 80119b8:	7011      	strb	r1, [r2, #0]
 80119ba:	431c      	orrs	r4, r3
 80119bc:	4b10      	ldr	r3, [pc, #64]	; (8011a00 <_vfiprintf_r+0x72c>)
 80119be:	401c      	ands	r4, r3
 80119c0:	2302      	movs	r3, #2
 80119c2:	e687      	b.n	80116d4 <_vfiprintf_r+0x400>
 80119c4:	4a10      	ldr	r2, [pc, #64]	; (8011a08 <_vfiprintf_r+0x734>)
 80119c6:	e7df      	b.n	8011988 <_vfiprintf_r+0x6b4>
 80119c8:	0039      	movs	r1, r7
 80119ca:	c904      	ldmia	r1!, {r2}
 80119cc:	0026      	movs	r6, r4
 80119ce:	9104      	str	r1, [sp, #16]
 80119d0:	2110      	movs	r1, #16
 80119d2:	400e      	ands	r6, r1
 80119d4:	420c      	tst	r4, r1
 80119d6:	d002      	beq.n	80119de <_vfiprintf_r+0x70a>
 80119d8:	9200      	str	r2, [sp, #0]
 80119da:	9001      	str	r0, [sp, #4]
 80119dc:	e7e2      	b.n	80119a4 <_vfiprintf_r+0x6d0>
 80119de:	2140      	movs	r1, #64	; 0x40
 80119e0:	0020      	movs	r0, r4
 80119e2:	4008      	ands	r0, r1
 80119e4:	420c      	tst	r4, r1
 80119e6:	d003      	beq.n	80119f0 <_vfiprintf_r+0x71c>
 80119e8:	b292      	uxth	r2, r2
 80119ea:	9200      	str	r2, [sp, #0]
 80119ec:	9601      	str	r6, [sp, #4]
 80119ee:	e7d9      	b.n	80119a4 <_vfiprintf_r+0x6d0>
 80119f0:	2180      	movs	r1, #128	; 0x80
 80119f2:	0026      	movs	r6, r4
 80119f4:	0089      	lsls	r1, r1, #2
 80119f6:	400e      	ands	r6, r1
 80119f8:	420c      	tst	r4, r1
 80119fa:	d0f6      	beq.n	80119ea <_vfiprintf_r+0x716>
 80119fc:	b2d2      	uxtb	r2, r2
 80119fe:	e7eb      	b.n	80119d8 <_vfiprintf_r+0x704>
 8011a00:	fffffbff 	.word	0xfffffbff
 8011a04:	00007830 	.word	0x00007830
 8011a08:	080144b4 	.word	0x080144b4
 8011a0c:	080145c1 	.word	0x080145c1
 8011a10:	080145d1 	.word	0x080145d1
 8011a14:	080144c5 	.word	0x080144c5
 8011a18:	9b01      	ldr	r3, [sp, #4]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d109      	bne.n	8011a32 <_vfiprintf_r+0x75e>
 8011a1e:	9b00      	ldr	r3, [sp, #0]
 8011a20:	2b09      	cmp	r3, #9
 8011a22:	d806      	bhi.n	8011a32 <_vfiprintf_r+0x75e>
 8011a24:	26b7      	movs	r6, #183	; 0xb7
 8011a26:	ab12      	add	r3, sp, #72	; 0x48
 8011a28:	18f6      	adds	r6, r6, r3
 8011a2a:	9b00      	ldr	r3, [sp, #0]
 8011a2c:	3330      	adds	r3, #48	; 0x30
 8011a2e:	7033      	strb	r3, [r6, #0]
 8011a30:	e115      	b.n	8011c5e <_vfiprintf_r+0x98a>
 8011a32:	2380      	movs	r3, #128	; 0x80
 8011a34:	2400      	movs	r4, #0
 8011a36:	00db      	lsls	r3, r3, #3
 8011a38:	403b      	ands	r3, r7
 8011a3a:	ae40      	add	r6, sp, #256	; 0x100
 8011a3c:	930a      	str	r3, [sp, #40]	; 0x28
 8011a3e:	220a      	movs	r2, #10
 8011a40:	9800      	ldr	r0, [sp, #0]
 8011a42:	9901      	ldr	r1, [sp, #4]
 8011a44:	2300      	movs	r3, #0
 8011a46:	f7ee fd2d 	bl	80004a4 <__aeabi_uldivmod>
 8011a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a4c:	3e01      	subs	r6, #1
 8011a4e:	3230      	adds	r2, #48	; 0x30
 8011a50:	900b      	str	r0, [sp, #44]	; 0x2c
 8011a52:	9110      	str	r1, [sp, #64]	; 0x40
 8011a54:	7032      	strb	r2, [r6, #0]
 8011a56:	3401      	adds	r4, #1
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d01a      	beq.n	8011a92 <_vfiprintf_r+0x7be>
 8011a5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a5e:	781b      	ldrb	r3, [r3, #0]
 8011a60:	42a3      	cmp	r3, r4
 8011a62:	d116      	bne.n	8011a92 <_vfiprintf_r+0x7be>
 8011a64:	2cff      	cmp	r4, #255	; 0xff
 8011a66:	d014      	beq.n	8011a92 <_vfiprintf_r+0x7be>
 8011a68:	9b01      	ldr	r3, [sp, #4]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d102      	bne.n	8011a74 <_vfiprintf_r+0x7a0>
 8011a6e:	9b00      	ldr	r3, [sp, #0]
 8011a70:	2b09      	cmp	r3, #9
 8011a72:	d90e      	bls.n	8011a92 <_vfiprintf_r+0x7be>
 8011a74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a76:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011a78:	1af6      	subs	r6, r6, r3
 8011a7a:	001a      	movs	r2, r3
 8011a7c:	0030      	movs	r0, r6
 8011a7e:	f7f9 ffe6 	bl	800ba4e <strncpy>
 8011a82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a84:	2400      	movs	r4, #0
 8011a86:	785b      	ldrb	r3, [r3, #1]
 8011a88:	1e5a      	subs	r2, r3, #1
 8011a8a:	4193      	sbcs	r3, r2
 8011a8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011a8e:	18d3      	adds	r3, r2, r3
 8011a90:	930d      	str	r3, [sp, #52]	; 0x34
 8011a92:	9b01      	ldr	r3, [sp, #4]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d103      	bne.n	8011aa0 <_vfiprintf_r+0x7cc>
 8011a98:	9b00      	ldr	r3, [sp, #0]
 8011a9a:	2b09      	cmp	r3, #9
 8011a9c:	d800      	bhi.n	8011aa0 <_vfiprintf_r+0x7cc>
 8011a9e:	e0de      	b.n	8011c5e <_vfiprintf_r+0x98a>
 8011aa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011aa2:	9300      	str	r3, [sp, #0]
 8011aa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011aa6:	9301      	str	r3, [sp, #4]
 8011aa8:	e7c9      	b.n	8011a3e <_vfiprintf_r+0x76a>
 8011aaa:	200f      	movs	r0, #15
 8011aac:	9b00      	ldr	r3, [sp, #0]
 8011aae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011ab0:	4003      	ands	r3, r0
 8011ab2:	5cd3      	ldrb	r3, [r2, r3]
 8011ab4:	3e01      	subs	r6, #1
 8011ab6:	7033      	strb	r3, [r6, #0]
 8011ab8:	9b01      	ldr	r3, [sp, #4]
 8011aba:	0719      	lsls	r1, r3, #28
 8011abc:	9b00      	ldr	r3, [sp, #0]
 8011abe:	091a      	lsrs	r2, r3, #4
 8011ac0:	9b01      	ldr	r3, [sp, #4]
 8011ac2:	4311      	orrs	r1, r2
 8011ac4:	091b      	lsrs	r3, r3, #4
 8011ac6:	9301      	str	r3, [sp, #4]
 8011ac8:	000b      	movs	r3, r1
 8011aca:	9a01      	ldr	r2, [sp, #4]
 8011acc:	9100      	str	r1, [sp, #0]
 8011ace:	4313      	orrs	r3, r2
 8011ad0:	d1ec      	bne.n	8011aac <_vfiprintf_r+0x7d8>
 8011ad2:	e0c4      	b.n	8011c5e <_vfiprintf_r+0x98a>
 8011ad4:	ae40      	add	r6, sp, #256	; 0x100
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d000      	beq.n	8011adc <_vfiprintf_r+0x808>
 8011ada:	e0c0      	b.n	8011c5e <_vfiprintf_r+0x98a>
 8011adc:	07e4      	lsls	r4, r4, #31
 8011ade:	d400      	bmi.n	8011ae2 <_vfiprintf_r+0x80e>
 8011ae0:	e0bd      	b.n	8011c5e <_vfiprintf_r+0x98a>
 8011ae2:	26b7      	movs	r6, #183	; 0xb7
 8011ae4:	ab12      	add	r3, sp, #72	; 0x48
 8011ae6:	18f6      	adds	r6, r6, r3
 8011ae8:	2330      	movs	r3, #48	; 0x30
 8011aea:	e7a0      	b.n	8011a2e <_vfiprintf_r+0x75a>
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d100      	bne.n	8011af2 <_vfiprintf_r+0x81e>
 8011af0:	e07e      	b.n	8011bf0 <_vfiprintf_r+0x91c>
 8011af2:	ae27      	add	r6, sp, #156	; 0x9c
 8011af4:	7033      	strb	r3, [r6, #0]
 8011af6:	2300      	movs	r3, #0
 8011af8:	aa12      	add	r2, sp, #72	; 0x48
 8011afa:	70d3      	strb	r3, [r2, #3]
 8011afc:	9704      	str	r7, [sp, #16]
 8011afe:	e576      	b.n	80115ee <_vfiprintf_r+0x31a>
 8011b00:	2010      	movs	r0, #16
 8011b02:	1812      	adds	r2, r2, r0
 8011b04:	6068      	str	r0, [r5, #4]
 8011b06:	9216      	str	r2, [sp, #88]	; 0x58
 8011b08:	9315      	str	r3, [sp, #84]	; 0x54
 8011b0a:	2b07      	cmp	r3, #7
 8011b0c:	dd07      	ble.n	8011b1e <_vfiprintf_r+0x84a>
 8011b0e:	9903      	ldr	r1, [sp, #12]
 8011b10:	9806      	ldr	r0, [sp, #24]
 8011b12:	aa14      	add	r2, sp, #80	; 0x50
 8011b14:	f7ff fba9 	bl	801126a <__sprint_r>
 8011b18:	2800      	cmp	r0, #0
 8011b1a:	d144      	bne.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011b1c:	a917      	add	r1, sp, #92	; 0x5c
 8011b1e:	000d      	movs	r5, r1
 8011b20:	3f10      	subs	r7, #16
 8011b22:	e63b      	b.n	801179c <_vfiprintf_r+0x4c8>
 8011b24:	2010      	movs	r0, #16
 8011b26:	1812      	adds	r2, r2, r0
 8011b28:	6068      	str	r0, [r5, #4]
 8011b2a:	9216      	str	r2, [sp, #88]	; 0x58
 8011b2c:	9315      	str	r3, [sp, #84]	; 0x54
 8011b2e:	2b07      	cmp	r3, #7
 8011b30:	dd07      	ble.n	8011b42 <_vfiprintf_r+0x86e>
 8011b32:	9903      	ldr	r1, [sp, #12]
 8011b34:	9806      	ldr	r0, [sp, #24]
 8011b36:	aa14      	add	r2, sp, #80	; 0x50
 8011b38:	f7ff fb97 	bl	801126a <__sprint_r>
 8011b3c:	2800      	cmp	r0, #0
 8011b3e:	d132      	bne.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011b40:	a917      	add	r1, sp, #92	; 0x5c
 8011b42:	000d      	movs	r5, r1
 8011b44:	3f10      	subs	r7, #16
 8011b46:	e67e      	b.n	8011846 <_vfiprintf_r+0x572>
 8011b48:	2010      	movs	r0, #16
 8011b4a:	1812      	adds	r2, r2, r0
 8011b4c:	6068      	str	r0, [r5, #4]
 8011b4e:	9216      	str	r2, [sp, #88]	; 0x58
 8011b50:	9315      	str	r3, [sp, #84]	; 0x54
 8011b52:	2b07      	cmp	r3, #7
 8011b54:	dd07      	ble.n	8011b66 <_vfiprintf_r+0x892>
 8011b56:	9903      	ldr	r1, [sp, #12]
 8011b58:	9806      	ldr	r0, [sp, #24]
 8011b5a:	aa14      	add	r2, sp, #80	; 0x50
 8011b5c:	f7ff fb85 	bl	801126a <__sprint_r>
 8011b60:	2800      	cmp	r0, #0
 8011b62:	d120      	bne.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011b64:	a917      	add	r1, sp, #92	; 0x5c
 8011b66:	000d      	movs	r5, r1
 8011b68:	3f10      	subs	r7, #16
 8011b6a:	e68b      	b.n	8011884 <_vfiprintf_r+0x5b0>
 8011b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b70:	2610      	movs	r6, #16
 8011b72:	1a9c      	subs	r4, r3, r2
 8011b74:	2c00      	cmp	r4, #0
 8011b76:	dc00      	bgt.n	8011b7a <_vfiprintf_r+0x8a6>
 8011b78:	e6b7      	b.n	80118ea <_vfiprintf_r+0x616>
 8011b7a:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011b7c:	4a3b      	ldr	r2, [pc, #236]	; (8011c6c <_vfiprintf_r+0x998>)
 8011b7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011b80:	3101      	adds	r1, #1
 8011b82:	602a      	str	r2, [r5, #0]
 8011b84:	2c10      	cmp	r4, #16
 8011b86:	dc22      	bgt.n	8011bce <_vfiprintf_r+0x8fa>
 8011b88:	606c      	str	r4, [r5, #4]
 8011b8a:	18e4      	adds	r4, r4, r3
 8011b8c:	9416      	str	r4, [sp, #88]	; 0x58
 8011b8e:	9115      	str	r1, [sp, #84]	; 0x54
 8011b90:	2907      	cmp	r1, #7
 8011b92:	dc00      	bgt.n	8011b96 <_vfiprintf_r+0x8c2>
 8011b94:	e6a9      	b.n	80118ea <_vfiprintf_r+0x616>
 8011b96:	9903      	ldr	r1, [sp, #12]
 8011b98:	9806      	ldr	r0, [sp, #24]
 8011b9a:	aa14      	add	r2, sp, #80	; 0x50
 8011b9c:	f7ff fb65 	bl	801126a <__sprint_r>
 8011ba0:	2800      	cmp	r0, #0
 8011ba2:	d100      	bne.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011ba4:	e6a1      	b.n	80118ea <_vfiprintf_r+0x616>
 8011ba6:	9b03      	ldr	r3, [sp, #12]
 8011ba8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011baa:	07db      	lsls	r3, r3, #31
 8011bac:	d407      	bmi.n	8011bbe <_vfiprintf_r+0x8ea>
 8011bae:	9b03      	ldr	r3, [sp, #12]
 8011bb0:	899b      	ldrh	r3, [r3, #12]
 8011bb2:	059b      	lsls	r3, r3, #22
 8011bb4:	d403      	bmi.n	8011bbe <_vfiprintf_r+0x8ea>
 8011bb6:	9b03      	ldr	r3, [sp, #12]
 8011bb8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011bba:	f7fa f808 	bl	800bbce <__retarget_lock_release_recursive>
 8011bbe:	9b03      	ldr	r3, [sp, #12]
 8011bc0:	899b      	ldrh	r3, [r3, #12]
 8011bc2:	065b      	lsls	r3, r3, #25
 8011bc4:	d401      	bmi.n	8011bca <_vfiprintf_r+0x8f6>
 8011bc6:	f7ff fbc3 	bl	8011350 <_vfiprintf_r+0x7c>
 8011bca:	f7ff fbbe 	bl	801134a <_vfiprintf_r+0x76>
 8011bce:	3310      	adds	r3, #16
 8011bd0:	606e      	str	r6, [r5, #4]
 8011bd2:	9316      	str	r3, [sp, #88]	; 0x58
 8011bd4:	9115      	str	r1, [sp, #84]	; 0x54
 8011bd6:	3508      	adds	r5, #8
 8011bd8:	2907      	cmp	r1, #7
 8011bda:	dd07      	ble.n	8011bec <_vfiprintf_r+0x918>
 8011bdc:	9903      	ldr	r1, [sp, #12]
 8011bde:	9806      	ldr	r0, [sp, #24]
 8011be0:	aa14      	add	r2, sp, #80	; 0x50
 8011be2:	f7ff fb42 	bl	801126a <__sprint_r>
 8011be6:	2800      	cmp	r0, #0
 8011be8:	d1dd      	bne.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011bea:	ad17      	add	r5, sp, #92	; 0x5c
 8011bec:	3c10      	subs	r4, #16
 8011bee:	e7c4      	b.n	8011b7a <_vfiprintf_r+0x8a6>
 8011bf0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d102      	bne.n	8011bfc <_vfiprintf_r+0x928>
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	9315      	str	r3, [sp, #84]	; 0x54
 8011bfa:	e7d4      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011bfc:	9903      	ldr	r1, [sp, #12]
 8011bfe:	9806      	ldr	r0, [sp, #24]
 8011c00:	aa14      	add	r2, sp, #80	; 0x50
 8011c02:	f7ff fb32 	bl	801126a <__sprint_r>
 8011c06:	2800      	cmp	r0, #0
 8011c08:	d0f5      	beq.n	8011bf6 <_vfiprintf_r+0x922>
 8011c0a:	e7cc      	b.n	8011ba6 <_vfiprintf_r+0x8d2>
 8011c0c:	0027      	movs	r7, r4
 8011c0e:	2a00      	cmp	r2, #0
 8011c10:	d100      	bne.n	8011c14 <_vfiprintf_r+0x940>
 8011c12:	e51b      	b.n	801164c <_vfiprintf_r+0x378>
 8011c14:	2b01      	cmp	r3, #1
 8011c16:	d100      	bne.n	8011c1a <_vfiprintf_r+0x946>
 8011c18:	e6fe      	b.n	8011a18 <_vfiprintf_r+0x744>
 8011c1a:	ae40      	add	r6, sp, #256	; 0x100
 8011c1c:	2b02      	cmp	r3, #2
 8011c1e:	d100      	bne.n	8011c22 <_vfiprintf_r+0x94e>
 8011c20:	e743      	b.n	8011aaa <_vfiprintf_r+0x7d6>
 8011c22:	2307      	movs	r3, #7
 8011c24:	469c      	mov	ip, r3
 8011c26:	4663      	mov	r3, ip
 8011c28:	9900      	ldr	r1, [sp, #0]
 8011c2a:	0032      	movs	r2, r6
 8011c2c:	400b      	ands	r3, r1
 8011c2e:	9901      	ldr	r1, [sp, #4]
 8011c30:	3e01      	subs	r6, #1
 8011c32:	074c      	lsls	r4, r1, #29
 8011c34:	9900      	ldr	r1, [sp, #0]
 8011c36:	3330      	adds	r3, #48	; 0x30
 8011c38:	08c8      	lsrs	r0, r1, #3
 8011c3a:	9901      	ldr	r1, [sp, #4]
 8011c3c:	4304      	orrs	r4, r0
 8011c3e:	08c9      	lsrs	r1, r1, #3
 8011c40:	9101      	str	r1, [sp, #4]
 8011c42:	0021      	movs	r1, r4
 8011c44:	9801      	ldr	r0, [sp, #4]
 8011c46:	7033      	strb	r3, [r6, #0]
 8011c48:	9400      	str	r4, [sp, #0]
 8011c4a:	4301      	orrs	r1, r0
 8011c4c:	d1eb      	bne.n	8011c26 <_vfiprintf_r+0x952>
 8011c4e:	07f9      	lsls	r1, r7, #31
 8011c50:	d505      	bpl.n	8011c5e <_vfiprintf_r+0x98a>
 8011c52:	2b30      	cmp	r3, #48	; 0x30
 8011c54:	d003      	beq.n	8011c5e <_vfiprintf_r+0x98a>
 8011c56:	2330      	movs	r3, #48	; 0x30
 8011c58:	3e01      	subs	r6, #1
 8011c5a:	7033      	strb	r3, [r6, #0]
 8011c5c:	1e96      	subs	r6, r2, #2
 8011c5e:	9b05      	ldr	r3, [sp, #20]
 8011c60:	003c      	movs	r4, r7
 8011c62:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c64:	ab40      	add	r3, sp, #256	; 0x100
 8011c66:	1b9b      	subs	r3, r3, r6
 8011c68:	9305      	str	r3, [sp, #20]
 8011c6a:	e575      	b.n	8011758 <_vfiprintf_r+0x484>
 8011c6c:	080145c1 	.word	0x080145c1

08011c70 <__sbprintf>:
 8011c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c72:	0015      	movs	r5, r2
 8011c74:	2202      	movs	r2, #2
 8011c76:	4c1e      	ldr	r4, [pc, #120]	; (8011cf0 <__sbprintf+0x80>)
 8011c78:	001f      	movs	r7, r3
 8011c7a:	898b      	ldrh	r3, [r1, #12]
 8011c7c:	44a5      	add	sp, r4
 8011c7e:	4393      	bics	r3, r2
 8011c80:	466a      	mov	r2, sp
 8011c82:	8193      	strh	r3, [r2, #12]
 8011c84:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011c86:	0006      	movs	r6, r0
 8011c88:	9319      	str	r3, [sp, #100]	; 0x64
 8011c8a:	89cb      	ldrh	r3, [r1, #14]
 8011c8c:	a816      	add	r0, sp, #88	; 0x58
 8011c8e:	81d3      	strh	r3, [r2, #14]
 8011c90:	69cb      	ldr	r3, [r1, #28]
 8011c92:	000c      	movs	r4, r1
 8011c94:	9307      	str	r3, [sp, #28]
 8011c96:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8011c98:	9309      	str	r3, [sp, #36]	; 0x24
 8011c9a:	ab1a      	add	r3, sp, #104	; 0x68
 8011c9c:	9300      	str	r3, [sp, #0]
 8011c9e:	9304      	str	r3, [sp, #16]
 8011ca0:	2380      	movs	r3, #128	; 0x80
 8011ca2:	00db      	lsls	r3, r3, #3
 8011ca4:	9302      	str	r3, [sp, #8]
 8011ca6:	9305      	str	r3, [sp, #20]
 8011ca8:	2300      	movs	r3, #0
 8011caa:	9306      	str	r3, [sp, #24]
 8011cac:	f7f9 ff8c 	bl	800bbc8 <__retarget_lock_init_recursive>
 8011cb0:	002a      	movs	r2, r5
 8011cb2:	003b      	movs	r3, r7
 8011cb4:	4669      	mov	r1, sp
 8011cb6:	0030      	movs	r0, r6
 8011cb8:	f7ff fb0c 	bl	80112d4 <_vfiprintf_r>
 8011cbc:	1e05      	subs	r5, r0, #0
 8011cbe:	db07      	blt.n	8011cd0 <__sbprintf+0x60>
 8011cc0:	4669      	mov	r1, sp
 8011cc2:	0030      	movs	r0, r6
 8011cc4:	f7fd fdf6 	bl	800f8b4 <_fflush_r>
 8011cc8:	2800      	cmp	r0, #0
 8011cca:	d001      	beq.n	8011cd0 <__sbprintf+0x60>
 8011ccc:	2501      	movs	r5, #1
 8011cce:	426d      	negs	r5, r5
 8011cd0:	466b      	mov	r3, sp
 8011cd2:	899a      	ldrh	r2, [r3, #12]
 8011cd4:	2340      	movs	r3, #64	; 0x40
 8011cd6:	421a      	tst	r2, r3
 8011cd8:	d002      	beq.n	8011ce0 <__sbprintf+0x70>
 8011cda:	89a2      	ldrh	r2, [r4, #12]
 8011cdc:	4313      	orrs	r3, r2
 8011cde:	81a3      	strh	r3, [r4, #12]
 8011ce0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8011ce2:	f7f9 ff72 	bl	800bbca <__retarget_lock_close_recursive>
 8011ce6:	0028      	movs	r0, r5
 8011ce8:	4b02      	ldr	r3, [pc, #8]	; (8011cf4 <__sbprintf+0x84>)
 8011cea:	449d      	add	sp, r3
 8011cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cee:	46c0      	nop			; (mov r8, r8)
 8011cf0:	fffffb94 	.word	0xfffffb94
 8011cf4:	0000046c 	.word	0x0000046c

08011cf8 <__sfvwrite_r>:
 8011cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011cfa:	6893      	ldr	r3, [r2, #8]
 8011cfc:	b087      	sub	sp, #28
 8011cfe:	000c      	movs	r4, r1
 8011d00:	9002      	str	r0, [sp, #8]
 8011d02:	9204      	str	r2, [sp, #16]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d102      	bne.n	8011d0e <__sfvwrite_r+0x16>
 8011d08:	2000      	movs	r0, #0
 8011d0a:	b007      	add	sp, #28
 8011d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d0e:	898b      	ldrh	r3, [r1, #12]
 8011d10:	071b      	lsls	r3, r3, #28
 8011d12:	d557      	bpl.n	8011dc4 <__sfvwrite_r+0xcc>
 8011d14:	690b      	ldr	r3, [r1, #16]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d054      	beq.n	8011dc4 <__sfvwrite_r+0xcc>
 8011d1a:	9b04      	ldr	r3, [sp, #16]
 8011d1c:	2202      	movs	r2, #2
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	9301      	str	r3, [sp, #4]
 8011d22:	89a3      	ldrh	r3, [r4, #12]
 8011d24:	001f      	movs	r7, r3
 8011d26:	4017      	ands	r7, r2
 8011d28:	4213      	tst	r3, r2
 8011d2a:	d171      	bne.n	8011e10 <__sfvwrite_r+0x118>
 8011d2c:	2201      	movs	r2, #1
 8011d2e:	2101      	movs	r1, #1
 8011d30:	401a      	ands	r2, r3
 8011d32:	420b      	tst	r3, r1
 8011d34:	d100      	bne.n	8011d38 <__sfvwrite_r+0x40>
 8011d36:	e0a5      	b.n	8011e84 <__sfvwrite_r+0x18c>
 8011d38:	0038      	movs	r0, r7
 8011d3a:	003e      	movs	r6, r7
 8011d3c:	9703      	str	r7, [sp, #12]
 8011d3e:	9b03      	ldr	r3, [sp, #12]
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d100      	bne.n	8011d46 <__sfvwrite_r+0x4e>
 8011d44:	e10b      	b.n	8011f5e <__sfvwrite_r+0x266>
 8011d46:	2800      	cmp	r0, #0
 8011d48:	d10a      	bne.n	8011d60 <__sfvwrite_r+0x68>
 8011d4a:	001a      	movs	r2, r3
 8011d4c:	210a      	movs	r1, #10
 8011d4e:	0030      	movs	r0, r6
 8011d50:	f7fd fe2a 	bl	800f9a8 <memchr>
 8011d54:	9b03      	ldr	r3, [sp, #12]
 8011d56:	1c5f      	adds	r7, r3, #1
 8011d58:	2800      	cmp	r0, #0
 8011d5a:	d001      	beq.n	8011d60 <__sfvwrite_r+0x68>
 8011d5c:	3001      	adds	r0, #1
 8011d5e:	1b87      	subs	r7, r0, r6
 8011d60:	9b03      	ldr	r3, [sp, #12]
 8011d62:	9705      	str	r7, [sp, #20]
 8011d64:	429f      	cmp	r7, r3
 8011d66:	d900      	bls.n	8011d6a <__sfvwrite_r+0x72>
 8011d68:	9305      	str	r3, [sp, #20]
 8011d6a:	6820      	ldr	r0, [r4, #0]
 8011d6c:	6922      	ldr	r2, [r4, #16]
 8011d6e:	68a5      	ldr	r5, [r4, #8]
 8011d70:	6963      	ldr	r3, [r4, #20]
 8011d72:	4290      	cmp	r0, r2
 8011d74:	d800      	bhi.n	8011d78 <__sfvwrite_r+0x80>
 8011d76:	e0fb      	b.n	8011f70 <__sfvwrite_r+0x278>
 8011d78:	9a05      	ldr	r2, [sp, #20]
 8011d7a:	18ed      	adds	r5, r5, r3
 8011d7c:	42aa      	cmp	r2, r5
 8011d7e:	dc00      	bgt.n	8011d82 <__sfvwrite_r+0x8a>
 8011d80:	e0f6      	b.n	8011f70 <__sfvwrite_r+0x278>
 8011d82:	0031      	movs	r1, r6
 8011d84:	002a      	movs	r2, r5
 8011d86:	f000 fa1e 	bl	80121c6 <memmove>
 8011d8a:	6823      	ldr	r3, [r4, #0]
 8011d8c:	0021      	movs	r1, r4
 8011d8e:	195b      	adds	r3, r3, r5
 8011d90:	9802      	ldr	r0, [sp, #8]
 8011d92:	6023      	str	r3, [r4, #0]
 8011d94:	f7fd fd8e 	bl	800f8b4 <_fflush_r>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	d16e      	bne.n	8011e7a <__sfvwrite_r+0x182>
 8011d9c:	2001      	movs	r0, #1
 8011d9e:	1b7f      	subs	r7, r7, r5
 8011da0:	d105      	bne.n	8011dae <__sfvwrite_r+0xb6>
 8011da2:	0021      	movs	r1, r4
 8011da4:	9802      	ldr	r0, [sp, #8]
 8011da6:	f7fd fd85 	bl	800f8b4 <_fflush_r>
 8011daa:	2800      	cmp	r0, #0
 8011dac:	d165      	bne.n	8011e7a <__sfvwrite_r+0x182>
 8011dae:	9b03      	ldr	r3, [sp, #12]
 8011db0:	9a04      	ldr	r2, [sp, #16]
 8011db2:	1b5b      	subs	r3, r3, r5
 8011db4:	9303      	str	r3, [sp, #12]
 8011db6:	9b04      	ldr	r3, [sp, #16]
 8011db8:	1976      	adds	r6, r6, r5
 8011dba:	689b      	ldr	r3, [r3, #8]
 8011dbc:	1b5b      	subs	r3, r3, r5
 8011dbe:	6093      	str	r3, [r2, #8]
 8011dc0:	d1bd      	bne.n	8011d3e <__sfvwrite_r+0x46>
 8011dc2:	e7a1      	b.n	8011d08 <__sfvwrite_r+0x10>
 8011dc4:	0021      	movs	r1, r4
 8011dc6:	9802      	ldr	r0, [sp, #8]
 8011dc8:	f000 f932 	bl	8012030 <__swsetup_r>
 8011dcc:	2800      	cmp	r0, #0
 8011dce:	d0a4      	beq.n	8011d1a <__sfvwrite_r+0x22>
 8011dd0:	2001      	movs	r0, #1
 8011dd2:	4240      	negs	r0, r0
 8011dd4:	e799      	b.n	8011d0a <__sfvwrite_r+0x12>
 8011dd6:	9b01      	ldr	r3, [sp, #4]
 8011dd8:	681e      	ldr	r6, [r3, #0]
 8011dda:	685d      	ldr	r5, [r3, #4]
 8011ddc:	3308      	adds	r3, #8
 8011dde:	9301      	str	r3, [sp, #4]
 8011de0:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8011de2:	69e1      	ldr	r1, [r4, #28]
 8011de4:	2d00      	cmp	r5, #0
 8011de6:	d0f6      	beq.n	8011dd6 <__sfvwrite_r+0xde>
 8011de8:	4a6e      	ldr	r2, [pc, #440]	; (8011fa4 <__sfvwrite_r+0x2ac>)
 8011dea:	002b      	movs	r3, r5
 8011dec:	4295      	cmp	r5, r2
 8011dee:	d900      	bls.n	8011df2 <__sfvwrite_r+0xfa>
 8011df0:	0013      	movs	r3, r2
 8011df2:	0032      	movs	r2, r6
 8011df4:	9802      	ldr	r0, [sp, #8]
 8011df6:	47b8      	blx	r7
 8011df8:	2800      	cmp	r0, #0
 8011dfa:	dd3e      	ble.n	8011e7a <__sfvwrite_r+0x182>
 8011dfc:	9b04      	ldr	r3, [sp, #16]
 8011dfe:	9a04      	ldr	r2, [sp, #16]
 8011e00:	689b      	ldr	r3, [r3, #8]
 8011e02:	1836      	adds	r6, r6, r0
 8011e04:	1a1b      	subs	r3, r3, r0
 8011e06:	1a2d      	subs	r5, r5, r0
 8011e08:	6093      	str	r3, [r2, #8]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d1e8      	bne.n	8011de0 <__sfvwrite_r+0xe8>
 8011e0e:	e77b      	b.n	8011d08 <__sfvwrite_r+0x10>
 8011e10:	2600      	movs	r6, #0
 8011e12:	0035      	movs	r5, r6
 8011e14:	e7e4      	b.n	8011de0 <__sfvwrite_r+0xe8>
 8011e16:	9b01      	ldr	r3, [sp, #4]
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	9303      	str	r3, [sp, #12]
 8011e1c:	9b01      	ldr	r3, [sp, #4]
 8011e1e:	685d      	ldr	r5, [r3, #4]
 8011e20:	3308      	adds	r3, #8
 8011e22:	9301      	str	r3, [sp, #4]
 8011e24:	220c      	movs	r2, #12
 8011e26:	5ea3      	ldrsh	r3, [r4, r2]
 8011e28:	6820      	ldr	r0, [r4, #0]
 8011e2a:	68a6      	ldr	r6, [r4, #8]
 8011e2c:	2d00      	cmp	r5, #0
 8011e2e:	d0f2      	beq.n	8011e16 <__sfvwrite_r+0x11e>
 8011e30:	2180      	movs	r1, #128	; 0x80
 8011e32:	0089      	lsls	r1, r1, #2
 8011e34:	b29a      	uxth	r2, r3
 8011e36:	420b      	tst	r3, r1
 8011e38:	d062      	beq.n	8011f00 <__sfvwrite_r+0x208>
 8011e3a:	42ae      	cmp	r6, r5
 8011e3c:	d837      	bhi.n	8011eae <__sfvwrite_r+0x1b6>
 8011e3e:	2390      	movs	r3, #144	; 0x90
 8011e40:	00db      	lsls	r3, r3, #3
 8011e42:	421a      	tst	r2, r3
 8011e44:	d033      	beq.n	8011eae <__sfvwrite_r+0x1b6>
 8011e46:	6921      	ldr	r1, [r4, #16]
 8011e48:	1a43      	subs	r3, r0, r1
 8011e4a:	2003      	movs	r0, #3
 8011e4c:	9305      	str	r3, [sp, #20]
 8011e4e:	6963      	ldr	r3, [r4, #20]
 8011e50:	4343      	muls	r3, r0
 8011e52:	0fdf      	lsrs	r7, r3, #31
 8011e54:	18ff      	adds	r7, r7, r3
 8011e56:	9b05      	ldr	r3, [sp, #20]
 8011e58:	107f      	asrs	r7, r7, #1
 8011e5a:	3301      	adds	r3, #1
 8011e5c:	195b      	adds	r3, r3, r5
 8011e5e:	42bb      	cmp	r3, r7
 8011e60:	d900      	bls.n	8011e64 <__sfvwrite_r+0x16c>
 8011e62:	001f      	movs	r7, r3
 8011e64:	0552      	lsls	r2, r2, #21
 8011e66:	d53c      	bpl.n	8011ee2 <__sfvwrite_r+0x1ea>
 8011e68:	0039      	movs	r1, r7
 8011e6a:	9802      	ldr	r0, [sp, #8]
 8011e6c:	f7f8 fb56 	bl	800a51c <_malloc_r>
 8011e70:	1e06      	subs	r6, r0, #0
 8011e72:	d10a      	bne.n	8011e8a <__sfvwrite_r+0x192>
 8011e74:	230c      	movs	r3, #12
 8011e76:	9a02      	ldr	r2, [sp, #8]
 8011e78:	6013      	str	r3, [r2, #0]
 8011e7a:	2340      	movs	r3, #64	; 0x40
 8011e7c:	89a2      	ldrh	r2, [r4, #12]
 8011e7e:	4313      	orrs	r3, r2
 8011e80:	81a3      	strh	r3, [r4, #12]
 8011e82:	e7a5      	b.n	8011dd0 <__sfvwrite_r+0xd8>
 8011e84:	0015      	movs	r5, r2
 8011e86:	9203      	str	r2, [sp, #12]
 8011e88:	e7cc      	b.n	8011e24 <__sfvwrite_r+0x12c>
 8011e8a:	9a05      	ldr	r2, [sp, #20]
 8011e8c:	6921      	ldr	r1, [r4, #16]
 8011e8e:	f7f9 feaa 	bl	800bbe6 <memcpy>
 8011e92:	89a2      	ldrh	r2, [r4, #12]
 8011e94:	4b44      	ldr	r3, [pc, #272]	; (8011fa8 <__sfvwrite_r+0x2b0>)
 8011e96:	401a      	ands	r2, r3
 8011e98:	2380      	movs	r3, #128	; 0x80
 8011e9a:	4313      	orrs	r3, r2
 8011e9c:	81a3      	strh	r3, [r4, #12]
 8011e9e:	9b05      	ldr	r3, [sp, #20]
 8011ea0:	6126      	str	r6, [r4, #16]
 8011ea2:	18f6      	adds	r6, r6, r3
 8011ea4:	6026      	str	r6, [r4, #0]
 8011ea6:	002e      	movs	r6, r5
 8011ea8:	6167      	str	r7, [r4, #20]
 8011eaa:	1aff      	subs	r7, r7, r3
 8011eac:	60a7      	str	r7, [r4, #8]
 8011eae:	002f      	movs	r7, r5
 8011eb0:	42ae      	cmp	r6, r5
 8011eb2:	d900      	bls.n	8011eb6 <__sfvwrite_r+0x1be>
 8011eb4:	002e      	movs	r6, r5
 8011eb6:	0032      	movs	r2, r6
 8011eb8:	9903      	ldr	r1, [sp, #12]
 8011eba:	6820      	ldr	r0, [r4, #0]
 8011ebc:	f000 f983 	bl	80121c6 <memmove>
 8011ec0:	68a3      	ldr	r3, [r4, #8]
 8011ec2:	1b9b      	subs	r3, r3, r6
 8011ec4:	60a3      	str	r3, [r4, #8]
 8011ec6:	6823      	ldr	r3, [r4, #0]
 8011ec8:	199b      	adds	r3, r3, r6
 8011eca:	6023      	str	r3, [r4, #0]
 8011ecc:	9b03      	ldr	r3, [sp, #12]
 8011ece:	9a04      	ldr	r2, [sp, #16]
 8011ed0:	19db      	adds	r3, r3, r7
 8011ed2:	9303      	str	r3, [sp, #12]
 8011ed4:	9b04      	ldr	r3, [sp, #16]
 8011ed6:	1bed      	subs	r5, r5, r7
 8011ed8:	689b      	ldr	r3, [r3, #8]
 8011eda:	1bdb      	subs	r3, r3, r7
 8011edc:	6093      	str	r3, [r2, #8]
 8011ede:	d1a1      	bne.n	8011e24 <__sfvwrite_r+0x12c>
 8011ee0:	e712      	b.n	8011d08 <__sfvwrite_r+0x10>
 8011ee2:	003a      	movs	r2, r7
 8011ee4:	9802      	ldr	r0, [sp, #8]
 8011ee6:	f7fe fcd7 	bl	8010898 <_realloc_r>
 8011eea:	1e06      	subs	r6, r0, #0
 8011eec:	d1d7      	bne.n	8011e9e <__sfvwrite_r+0x1a6>
 8011eee:	6921      	ldr	r1, [r4, #16]
 8011ef0:	9802      	ldr	r0, [sp, #8]
 8011ef2:	f7f9 fef3 	bl	800bcdc <_free_r>
 8011ef6:	2280      	movs	r2, #128	; 0x80
 8011ef8:	89a3      	ldrh	r3, [r4, #12]
 8011efa:	4393      	bics	r3, r2
 8011efc:	81a3      	strh	r3, [r4, #12]
 8011efe:	e7b9      	b.n	8011e74 <__sfvwrite_r+0x17c>
 8011f00:	6923      	ldr	r3, [r4, #16]
 8011f02:	4283      	cmp	r3, r0
 8011f04:	d302      	bcc.n	8011f0c <__sfvwrite_r+0x214>
 8011f06:	6967      	ldr	r7, [r4, #20]
 8011f08:	42af      	cmp	r7, r5
 8011f0a:	d916      	bls.n	8011f3a <__sfvwrite_r+0x242>
 8011f0c:	42ae      	cmp	r6, r5
 8011f0e:	d900      	bls.n	8011f12 <__sfvwrite_r+0x21a>
 8011f10:	002e      	movs	r6, r5
 8011f12:	0032      	movs	r2, r6
 8011f14:	9903      	ldr	r1, [sp, #12]
 8011f16:	f000 f956 	bl	80121c6 <memmove>
 8011f1a:	68a3      	ldr	r3, [r4, #8]
 8011f1c:	6822      	ldr	r2, [r4, #0]
 8011f1e:	1b9b      	subs	r3, r3, r6
 8011f20:	1992      	adds	r2, r2, r6
 8011f22:	0037      	movs	r7, r6
 8011f24:	60a3      	str	r3, [r4, #8]
 8011f26:	6022      	str	r2, [r4, #0]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d1cf      	bne.n	8011ecc <__sfvwrite_r+0x1d4>
 8011f2c:	0021      	movs	r1, r4
 8011f2e:	9802      	ldr	r0, [sp, #8]
 8011f30:	f7fd fcc0 	bl	800f8b4 <_fflush_r>
 8011f34:	2800      	cmp	r0, #0
 8011f36:	d0c9      	beq.n	8011ecc <__sfvwrite_r+0x1d4>
 8011f38:	e79f      	b.n	8011e7a <__sfvwrite_r+0x182>
 8011f3a:	4b1c      	ldr	r3, [pc, #112]	; (8011fac <__sfvwrite_r+0x2b4>)
 8011f3c:	0028      	movs	r0, r5
 8011f3e:	429d      	cmp	r5, r3
 8011f40:	d900      	bls.n	8011f44 <__sfvwrite_r+0x24c>
 8011f42:	481b      	ldr	r0, [pc, #108]	; (8011fb0 <__sfvwrite_r+0x2b8>)
 8011f44:	0039      	movs	r1, r7
 8011f46:	f7ee f983 	bl	8000250 <__divsi3>
 8011f4a:	003b      	movs	r3, r7
 8011f4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011f4e:	4343      	muls	r3, r0
 8011f50:	9a03      	ldr	r2, [sp, #12]
 8011f52:	69e1      	ldr	r1, [r4, #28]
 8011f54:	9802      	ldr	r0, [sp, #8]
 8011f56:	47b0      	blx	r6
 8011f58:	1e07      	subs	r7, r0, #0
 8011f5a:	dcb7      	bgt.n	8011ecc <__sfvwrite_r+0x1d4>
 8011f5c:	e78d      	b.n	8011e7a <__sfvwrite_r+0x182>
 8011f5e:	9b01      	ldr	r3, [sp, #4]
 8011f60:	2000      	movs	r0, #0
 8011f62:	681e      	ldr	r6, [r3, #0]
 8011f64:	685b      	ldr	r3, [r3, #4]
 8011f66:	9303      	str	r3, [sp, #12]
 8011f68:	9b01      	ldr	r3, [sp, #4]
 8011f6a:	3308      	adds	r3, #8
 8011f6c:	9301      	str	r3, [sp, #4]
 8011f6e:	e6e6      	b.n	8011d3e <__sfvwrite_r+0x46>
 8011f70:	9a05      	ldr	r2, [sp, #20]
 8011f72:	4293      	cmp	r3, r2
 8011f74:	dc08      	bgt.n	8011f88 <__sfvwrite_r+0x290>
 8011f76:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011f78:	0032      	movs	r2, r6
 8011f7a:	69e1      	ldr	r1, [r4, #28]
 8011f7c:	9802      	ldr	r0, [sp, #8]
 8011f7e:	47a8      	blx	r5
 8011f80:	1e05      	subs	r5, r0, #0
 8011f82:	dd00      	ble.n	8011f86 <__sfvwrite_r+0x28e>
 8011f84:	e70a      	b.n	8011d9c <__sfvwrite_r+0xa4>
 8011f86:	e778      	b.n	8011e7a <__sfvwrite_r+0x182>
 8011f88:	9a05      	ldr	r2, [sp, #20]
 8011f8a:	0031      	movs	r1, r6
 8011f8c:	f000 f91b 	bl	80121c6 <memmove>
 8011f90:	9a05      	ldr	r2, [sp, #20]
 8011f92:	68a3      	ldr	r3, [r4, #8]
 8011f94:	0015      	movs	r5, r2
 8011f96:	1a9b      	subs	r3, r3, r2
 8011f98:	60a3      	str	r3, [r4, #8]
 8011f9a:	6823      	ldr	r3, [r4, #0]
 8011f9c:	189b      	adds	r3, r3, r2
 8011f9e:	6023      	str	r3, [r4, #0]
 8011fa0:	e6fc      	b.n	8011d9c <__sfvwrite_r+0xa4>
 8011fa2:	46c0      	nop			; (mov r8, r8)
 8011fa4:	7ffffc00 	.word	0x7ffffc00
 8011fa8:	fffffb7f 	.word	0xfffffb7f
 8011fac:	7ffffffe 	.word	0x7ffffffe
 8011fb0:	7fffffff 	.word	0x7fffffff

08011fb4 <__submore>:
 8011fb4:	000b      	movs	r3, r1
 8011fb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011fb8:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8011fba:	3340      	adds	r3, #64	; 0x40
 8011fbc:	000c      	movs	r4, r1
 8011fbe:	429d      	cmp	r5, r3
 8011fc0:	d11c      	bne.n	8011ffc <__submore+0x48>
 8011fc2:	2680      	movs	r6, #128	; 0x80
 8011fc4:	00f6      	lsls	r6, r6, #3
 8011fc6:	0031      	movs	r1, r6
 8011fc8:	f7f8 faa8 	bl	800a51c <_malloc_r>
 8011fcc:	2800      	cmp	r0, #0
 8011fce:	d102      	bne.n	8011fd6 <__submore+0x22>
 8011fd0:	2001      	movs	r0, #1
 8011fd2:	4240      	negs	r0, r0
 8011fd4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011fd6:	0023      	movs	r3, r4
 8011fd8:	6320      	str	r0, [r4, #48]	; 0x30
 8011fda:	6366      	str	r6, [r4, #52]	; 0x34
 8011fdc:	3342      	adds	r3, #66	; 0x42
 8011fde:	781a      	ldrb	r2, [r3, #0]
 8011fe0:	4b10      	ldr	r3, [pc, #64]	; (8012024 <__submore+0x70>)
 8011fe2:	54c2      	strb	r2, [r0, r3]
 8011fe4:	0023      	movs	r3, r4
 8011fe6:	3341      	adds	r3, #65	; 0x41
 8011fe8:	781a      	ldrb	r2, [r3, #0]
 8011fea:	4b0f      	ldr	r3, [pc, #60]	; (8012028 <__submore+0x74>)
 8011fec:	54c2      	strb	r2, [r0, r3]
 8011fee:	782a      	ldrb	r2, [r5, #0]
 8011ff0:	4b0e      	ldr	r3, [pc, #56]	; (801202c <__submore+0x78>)
 8011ff2:	54c2      	strb	r2, [r0, r3]
 8011ff4:	18c0      	adds	r0, r0, r3
 8011ff6:	6020      	str	r0, [r4, #0]
 8011ff8:	2000      	movs	r0, #0
 8011ffa:	e7eb      	b.n	8011fd4 <__submore+0x20>
 8011ffc:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8011ffe:	0029      	movs	r1, r5
 8012000:	0073      	lsls	r3, r6, #1
 8012002:	001a      	movs	r2, r3
 8012004:	9301      	str	r3, [sp, #4]
 8012006:	f7fe fc47 	bl	8010898 <_realloc_r>
 801200a:	1e05      	subs	r5, r0, #0
 801200c:	d0e0      	beq.n	8011fd0 <__submore+0x1c>
 801200e:	1987      	adds	r7, r0, r6
 8012010:	0001      	movs	r1, r0
 8012012:	0032      	movs	r2, r6
 8012014:	0038      	movs	r0, r7
 8012016:	f7f9 fde6 	bl	800bbe6 <memcpy>
 801201a:	9b01      	ldr	r3, [sp, #4]
 801201c:	6027      	str	r7, [r4, #0]
 801201e:	6325      	str	r5, [r4, #48]	; 0x30
 8012020:	6363      	str	r3, [r4, #52]	; 0x34
 8012022:	e7e9      	b.n	8011ff8 <__submore+0x44>
 8012024:	000003ff 	.word	0x000003ff
 8012028:	000003fe 	.word	0x000003fe
 801202c:	000003fd 	.word	0x000003fd

08012030 <__swsetup_r>:
 8012030:	4b30      	ldr	r3, [pc, #192]	; (80120f4 <__swsetup_r+0xc4>)
 8012032:	b570      	push	{r4, r5, r6, lr}
 8012034:	0005      	movs	r5, r0
 8012036:	6818      	ldr	r0, [r3, #0]
 8012038:	000c      	movs	r4, r1
 801203a:	2800      	cmp	r0, #0
 801203c:	d004      	beq.n	8012048 <__swsetup_r+0x18>
 801203e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012040:	2b00      	cmp	r3, #0
 8012042:	d101      	bne.n	8012048 <__swsetup_r+0x18>
 8012044:	f7f9 fbec 	bl	800b820 <__sinit>
 8012048:	230c      	movs	r3, #12
 801204a:	5ee2      	ldrsh	r2, [r4, r3]
 801204c:	b293      	uxth	r3, r2
 801204e:	0711      	lsls	r1, r2, #28
 8012050:	d423      	bmi.n	801209a <__swsetup_r+0x6a>
 8012052:	06d9      	lsls	r1, r3, #27
 8012054:	d407      	bmi.n	8012066 <__swsetup_r+0x36>
 8012056:	2309      	movs	r3, #9
 8012058:	2001      	movs	r0, #1
 801205a:	602b      	str	r3, [r5, #0]
 801205c:	3337      	adds	r3, #55	; 0x37
 801205e:	4313      	orrs	r3, r2
 8012060:	81a3      	strh	r3, [r4, #12]
 8012062:	4240      	negs	r0, r0
 8012064:	bd70      	pop	{r4, r5, r6, pc}
 8012066:	075b      	lsls	r3, r3, #29
 8012068:	d513      	bpl.n	8012092 <__swsetup_r+0x62>
 801206a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801206c:	2900      	cmp	r1, #0
 801206e:	d008      	beq.n	8012082 <__swsetup_r+0x52>
 8012070:	0023      	movs	r3, r4
 8012072:	3340      	adds	r3, #64	; 0x40
 8012074:	4299      	cmp	r1, r3
 8012076:	d002      	beq.n	801207e <__swsetup_r+0x4e>
 8012078:	0028      	movs	r0, r5
 801207a:	f7f9 fe2f 	bl	800bcdc <_free_r>
 801207e:	2300      	movs	r3, #0
 8012080:	6323      	str	r3, [r4, #48]	; 0x30
 8012082:	2224      	movs	r2, #36	; 0x24
 8012084:	89a3      	ldrh	r3, [r4, #12]
 8012086:	4393      	bics	r3, r2
 8012088:	81a3      	strh	r3, [r4, #12]
 801208a:	2300      	movs	r3, #0
 801208c:	6063      	str	r3, [r4, #4]
 801208e:	6923      	ldr	r3, [r4, #16]
 8012090:	6023      	str	r3, [r4, #0]
 8012092:	2308      	movs	r3, #8
 8012094:	89a2      	ldrh	r2, [r4, #12]
 8012096:	4313      	orrs	r3, r2
 8012098:	81a3      	strh	r3, [r4, #12]
 801209a:	6923      	ldr	r3, [r4, #16]
 801209c:	2b00      	cmp	r3, #0
 801209e:	d10b      	bne.n	80120b8 <__swsetup_r+0x88>
 80120a0:	21a0      	movs	r1, #160	; 0xa0
 80120a2:	2280      	movs	r2, #128	; 0x80
 80120a4:	89a3      	ldrh	r3, [r4, #12]
 80120a6:	0089      	lsls	r1, r1, #2
 80120a8:	0092      	lsls	r2, r2, #2
 80120aa:	400b      	ands	r3, r1
 80120ac:	4293      	cmp	r3, r2
 80120ae:	d003      	beq.n	80120b8 <__swsetup_r+0x88>
 80120b0:	0021      	movs	r1, r4
 80120b2:	0028      	movs	r0, r5
 80120b4:	f000 f8e8 	bl	8012288 <__smakebuf_r>
 80120b8:	220c      	movs	r2, #12
 80120ba:	5ea3      	ldrsh	r3, [r4, r2]
 80120bc:	2001      	movs	r0, #1
 80120be:	001a      	movs	r2, r3
 80120c0:	b299      	uxth	r1, r3
 80120c2:	4002      	ands	r2, r0
 80120c4:	4203      	tst	r3, r0
 80120c6:	d00f      	beq.n	80120e8 <__swsetup_r+0xb8>
 80120c8:	2200      	movs	r2, #0
 80120ca:	60a2      	str	r2, [r4, #8]
 80120cc:	6962      	ldr	r2, [r4, #20]
 80120ce:	4252      	negs	r2, r2
 80120d0:	61a2      	str	r2, [r4, #24]
 80120d2:	2000      	movs	r0, #0
 80120d4:	6922      	ldr	r2, [r4, #16]
 80120d6:	4282      	cmp	r2, r0
 80120d8:	d1c4      	bne.n	8012064 <__swsetup_r+0x34>
 80120da:	0609      	lsls	r1, r1, #24
 80120dc:	d5c2      	bpl.n	8012064 <__swsetup_r+0x34>
 80120de:	2240      	movs	r2, #64	; 0x40
 80120e0:	4313      	orrs	r3, r2
 80120e2:	81a3      	strh	r3, [r4, #12]
 80120e4:	3801      	subs	r0, #1
 80120e6:	e7bd      	b.n	8012064 <__swsetup_r+0x34>
 80120e8:	0788      	lsls	r0, r1, #30
 80120ea:	d400      	bmi.n	80120ee <__swsetup_r+0xbe>
 80120ec:	6962      	ldr	r2, [r4, #20]
 80120ee:	60a2      	str	r2, [r4, #8]
 80120f0:	e7ef      	b.n	80120d2 <__swsetup_r+0xa2>
 80120f2:	46c0      	nop			; (mov r8, r8)
 80120f4:	200006d0 	.word	0x200006d0

080120f8 <__fputwc>:
 80120f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80120fa:	b085      	sub	sp, #20
 80120fc:	000e      	movs	r6, r1
 80120fe:	0015      	movs	r5, r2
 8012100:	9001      	str	r0, [sp, #4]
 8012102:	f7f9 fccf 	bl	800baa4 <__locale_mb_cur_max>
 8012106:	0004      	movs	r4, r0
 8012108:	2801      	cmp	r0, #1
 801210a:	d119      	bne.n	8012140 <__fputwc+0x48>
 801210c:	1e73      	subs	r3, r6, #1
 801210e:	2bfe      	cmp	r3, #254	; 0xfe
 8012110:	d816      	bhi.n	8012140 <__fputwc+0x48>
 8012112:	ab02      	add	r3, sp, #8
 8012114:	711e      	strb	r6, [r3, #4]
 8012116:	2700      	movs	r7, #0
 8012118:	42a7      	cmp	r7, r4
 801211a:	d020      	beq.n	801215e <__fputwc+0x66>
 801211c:	ab03      	add	r3, sp, #12
 801211e:	5dd9      	ldrb	r1, [r3, r7]
 8012120:	68ab      	ldr	r3, [r5, #8]
 8012122:	3b01      	subs	r3, #1
 8012124:	60ab      	str	r3, [r5, #8]
 8012126:	2b00      	cmp	r3, #0
 8012128:	da04      	bge.n	8012134 <__fputwc+0x3c>
 801212a:	69aa      	ldr	r2, [r5, #24]
 801212c:	4293      	cmp	r3, r2
 801212e:	db19      	blt.n	8012164 <__fputwc+0x6c>
 8012130:	290a      	cmp	r1, #10
 8012132:	d017      	beq.n	8012164 <__fputwc+0x6c>
 8012134:	682b      	ldr	r3, [r5, #0]
 8012136:	1c5a      	adds	r2, r3, #1
 8012138:	602a      	str	r2, [r5, #0]
 801213a:	7019      	strb	r1, [r3, #0]
 801213c:	3701      	adds	r7, #1
 801213e:	e7eb      	b.n	8012118 <__fputwc+0x20>
 8012140:	002b      	movs	r3, r5
 8012142:	0032      	movs	r2, r6
 8012144:	9801      	ldr	r0, [sp, #4]
 8012146:	335c      	adds	r3, #92	; 0x5c
 8012148:	a903      	add	r1, sp, #12
 801214a:	f000 f857 	bl	80121fc <_wcrtomb_r>
 801214e:	0004      	movs	r4, r0
 8012150:	1c43      	adds	r3, r0, #1
 8012152:	d1e0      	bne.n	8012116 <__fputwc+0x1e>
 8012154:	2340      	movs	r3, #64	; 0x40
 8012156:	0006      	movs	r6, r0
 8012158:	89aa      	ldrh	r2, [r5, #12]
 801215a:	4313      	orrs	r3, r2
 801215c:	81ab      	strh	r3, [r5, #12]
 801215e:	0030      	movs	r0, r6
 8012160:	b005      	add	sp, #20
 8012162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012164:	002a      	movs	r2, r5
 8012166:	9801      	ldr	r0, [sp, #4]
 8012168:	f000 f8cc 	bl	8012304 <__swbuf_r>
 801216c:	1c43      	adds	r3, r0, #1
 801216e:	d1e5      	bne.n	801213c <__fputwc+0x44>
 8012170:	0006      	movs	r6, r0
 8012172:	e7f4      	b.n	801215e <__fputwc+0x66>

08012174 <_fputwc_r>:
 8012174:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8012176:	b570      	push	{r4, r5, r6, lr}
 8012178:	0005      	movs	r5, r0
 801217a:	000e      	movs	r6, r1
 801217c:	0014      	movs	r4, r2
 801217e:	07db      	lsls	r3, r3, #31
 8012180:	d405      	bmi.n	801218e <_fputwc_r+0x1a>
 8012182:	8993      	ldrh	r3, [r2, #12]
 8012184:	059b      	lsls	r3, r3, #22
 8012186:	d402      	bmi.n	801218e <_fputwc_r+0x1a>
 8012188:	6d90      	ldr	r0, [r2, #88]	; 0x58
 801218a:	f7f9 fd1f 	bl	800bbcc <__retarget_lock_acquire_recursive>
 801218e:	230c      	movs	r3, #12
 8012190:	5ee2      	ldrsh	r2, [r4, r3]
 8012192:	2380      	movs	r3, #128	; 0x80
 8012194:	019b      	lsls	r3, r3, #6
 8012196:	421a      	tst	r2, r3
 8012198:	d104      	bne.n	80121a4 <_fputwc_r+0x30>
 801219a:	431a      	orrs	r2, r3
 801219c:	81a2      	strh	r2, [r4, #12]
 801219e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80121a0:	4313      	orrs	r3, r2
 80121a2:	6663      	str	r3, [r4, #100]	; 0x64
 80121a4:	0028      	movs	r0, r5
 80121a6:	0022      	movs	r2, r4
 80121a8:	0031      	movs	r1, r6
 80121aa:	f7ff ffa5 	bl	80120f8 <__fputwc>
 80121ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80121b0:	0005      	movs	r5, r0
 80121b2:	07db      	lsls	r3, r3, #31
 80121b4:	d405      	bmi.n	80121c2 <_fputwc_r+0x4e>
 80121b6:	89a3      	ldrh	r3, [r4, #12]
 80121b8:	059b      	lsls	r3, r3, #22
 80121ba:	d402      	bmi.n	80121c2 <_fputwc_r+0x4e>
 80121bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121be:	f7f9 fd06 	bl	800bbce <__retarget_lock_release_recursive>
 80121c2:	0028      	movs	r0, r5
 80121c4:	bd70      	pop	{r4, r5, r6, pc}

080121c6 <memmove>:
 80121c6:	b510      	push	{r4, lr}
 80121c8:	4288      	cmp	r0, r1
 80121ca:	d902      	bls.n	80121d2 <memmove+0xc>
 80121cc:	188b      	adds	r3, r1, r2
 80121ce:	4298      	cmp	r0, r3
 80121d0:	d303      	bcc.n	80121da <memmove+0x14>
 80121d2:	2300      	movs	r3, #0
 80121d4:	e007      	b.n	80121e6 <memmove+0x20>
 80121d6:	5c8b      	ldrb	r3, [r1, r2]
 80121d8:	5483      	strb	r3, [r0, r2]
 80121da:	3a01      	subs	r2, #1
 80121dc:	d2fb      	bcs.n	80121d6 <memmove+0x10>
 80121de:	bd10      	pop	{r4, pc}
 80121e0:	5ccc      	ldrb	r4, [r1, r3]
 80121e2:	54c4      	strb	r4, [r0, r3]
 80121e4:	3301      	adds	r3, #1
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d1fa      	bne.n	80121e0 <memmove+0x1a>
 80121ea:	e7f8      	b.n	80121de <memmove+0x18>

080121ec <abort>:
 80121ec:	2006      	movs	r0, #6
 80121ee:	b510      	push	{r4, lr}
 80121f0:	f000 f906 	bl	8012400 <raise>
 80121f4:	2001      	movs	r0, #1
 80121f6:	f7f1 fc99 	bl	8003b2c <_exit>
	...

080121fc <_wcrtomb_r>:
 80121fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80121fe:	001d      	movs	r5, r3
 8012200:	4b09      	ldr	r3, [pc, #36]	; (8012228 <_wcrtomb_r+0x2c>)
 8012202:	0004      	movs	r4, r0
 8012204:	33e0      	adds	r3, #224	; 0xe0
 8012206:	681e      	ldr	r6, [r3, #0]
 8012208:	002b      	movs	r3, r5
 801220a:	2900      	cmp	r1, #0
 801220c:	d101      	bne.n	8012212 <_wcrtomb_r+0x16>
 801220e:	000a      	movs	r2, r1
 8012210:	a901      	add	r1, sp, #4
 8012212:	0020      	movs	r0, r4
 8012214:	47b0      	blx	r6
 8012216:	1c43      	adds	r3, r0, #1
 8012218:	d103      	bne.n	8012222 <_wcrtomb_r+0x26>
 801221a:	2300      	movs	r3, #0
 801221c:	602b      	str	r3, [r5, #0]
 801221e:	338a      	adds	r3, #138	; 0x8a
 8012220:	6023      	str	r3, [r4, #0]
 8012222:	b004      	add	sp, #16
 8012224:	bd70      	pop	{r4, r5, r6, pc}
 8012226:	46c0      	nop			; (mov r8, r8)
 8012228:	20000444 	.word	0x20000444

0801222c <__swhatbuf_r>:
 801222c:	b570      	push	{r4, r5, r6, lr}
 801222e:	000e      	movs	r6, r1
 8012230:	001d      	movs	r5, r3
 8012232:	230e      	movs	r3, #14
 8012234:	5ec9      	ldrsh	r1, [r1, r3]
 8012236:	0014      	movs	r4, r2
 8012238:	b096      	sub	sp, #88	; 0x58
 801223a:	2900      	cmp	r1, #0
 801223c:	da09      	bge.n	8012252 <__swhatbuf_r+0x26>
 801223e:	89b2      	ldrh	r2, [r6, #12]
 8012240:	2380      	movs	r3, #128	; 0x80
 8012242:	0011      	movs	r1, r2
 8012244:	4019      	ands	r1, r3
 8012246:	421a      	tst	r2, r3
 8012248:	d018      	beq.n	801227c <__swhatbuf_r+0x50>
 801224a:	2100      	movs	r1, #0
 801224c:	3b40      	subs	r3, #64	; 0x40
 801224e:	0008      	movs	r0, r1
 8012250:	e010      	b.n	8012274 <__swhatbuf_r+0x48>
 8012252:	466a      	mov	r2, sp
 8012254:	f000 f8de 	bl	8012414 <_fstat_r>
 8012258:	2800      	cmp	r0, #0
 801225a:	dbf0      	blt.n	801223e <__swhatbuf_r+0x12>
 801225c:	23f0      	movs	r3, #240	; 0xf0
 801225e:	9901      	ldr	r1, [sp, #4]
 8012260:	021b      	lsls	r3, r3, #8
 8012262:	4019      	ands	r1, r3
 8012264:	4b07      	ldr	r3, [pc, #28]	; (8012284 <__swhatbuf_r+0x58>)
 8012266:	2080      	movs	r0, #128	; 0x80
 8012268:	18c9      	adds	r1, r1, r3
 801226a:	424b      	negs	r3, r1
 801226c:	4159      	adcs	r1, r3
 801226e:	2380      	movs	r3, #128	; 0x80
 8012270:	0100      	lsls	r0, r0, #4
 8012272:	00db      	lsls	r3, r3, #3
 8012274:	6029      	str	r1, [r5, #0]
 8012276:	6023      	str	r3, [r4, #0]
 8012278:	b016      	add	sp, #88	; 0x58
 801227a:	bd70      	pop	{r4, r5, r6, pc}
 801227c:	2380      	movs	r3, #128	; 0x80
 801227e:	00db      	lsls	r3, r3, #3
 8012280:	e7e5      	b.n	801224e <__swhatbuf_r+0x22>
 8012282:	46c0      	nop			; (mov r8, r8)
 8012284:	ffffe000 	.word	0xffffe000

08012288 <__smakebuf_r>:
 8012288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801228a:	2602      	movs	r6, #2
 801228c:	898b      	ldrh	r3, [r1, #12]
 801228e:	0005      	movs	r5, r0
 8012290:	000c      	movs	r4, r1
 8012292:	4233      	tst	r3, r6
 8012294:	d006      	beq.n	80122a4 <__smakebuf_r+0x1c>
 8012296:	0023      	movs	r3, r4
 8012298:	3343      	adds	r3, #67	; 0x43
 801229a:	6023      	str	r3, [r4, #0]
 801229c:	6123      	str	r3, [r4, #16]
 801229e:	2301      	movs	r3, #1
 80122a0:	6163      	str	r3, [r4, #20]
 80122a2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80122a4:	466a      	mov	r2, sp
 80122a6:	ab01      	add	r3, sp, #4
 80122a8:	f7ff ffc0 	bl	801222c <__swhatbuf_r>
 80122ac:	9900      	ldr	r1, [sp, #0]
 80122ae:	0007      	movs	r7, r0
 80122b0:	0028      	movs	r0, r5
 80122b2:	f7f8 f933 	bl	800a51c <_malloc_r>
 80122b6:	2800      	cmp	r0, #0
 80122b8:	d108      	bne.n	80122cc <__smakebuf_r+0x44>
 80122ba:	220c      	movs	r2, #12
 80122bc:	5ea3      	ldrsh	r3, [r4, r2]
 80122be:	059a      	lsls	r2, r3, #22
 80122c0:	d4ef      	bmi.n	80122a2 <__smakebuf_r+0x1a>
 80122c2:	2203      	movs	r2, #3
 80122c4:	4393      	bics	r3, r2
 80122c6:	431e      	orrs	r6, r3
 80122c8:	81a6      	strh	r6, [r4, #12]
 80122ca:	e7e4      	b.n	8012296 <__smakebuf_r+0xe>
 80122cc:	2380      	movs	r3, #128	; 0x80
 80122ce:	89a2      	ldrh	r2, [r4, #12]
 80122d0:	6020      	str	r0, [r4, #0]
 80122d2:	4313      	orrs	r3, r2
 80122d4:	81a3      	strh	r3, [r4, #12]
 80122d6:	9b00      	ldr	r3, [sp, #0]
 80122d8:	6120      	str	r0, [r4, #16]
 80122da:	6163      	str	r3, [r4, #20]
 80122dc:	9b01      	ldr	r3, [sp, #4]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d00c      	beq.n	80122fc <__smakebuf_r+0x74>
 80122e2:	0028      	movs	r0, r5
 80122e4:	230e      	movs	r3, #14
 80122e6:	5ee1      	ldrsh	r1, [r4, r3]
 80122e8:	f000 f8a6 	bl	8012438 <_isatty_r>
 80122ec:	2800      	cmp	r0, #0
 80122ee:	d005      	beq.n	80122fc <__smakebuf_r+0x74>
 80122f0:	2303      	movs	r3, #3
 80122f2:	89a2      	ldrh	r2, [r4, #12]
 80122f4:	439a      	bics	r2, r3
 80122f6:	3b02      	subs	r3, #2
 80122f8:	4313      	orrs	r3, r2
 80122fa:	81a3      	strh	r3, [r4, #12]
 80122fc:	89a3      	ldrh	r3, [r4, #12]
 80122fe:	433b      	orrs	r3, r7
 8012300:	81a3      	strh	r3, [r4, #12]
 8012302:	e7ce      	b.n	80122a2 <__smakebuf_r+0x1a>

08012304 <__swbuf_r>:
 8012304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012306:	0006      	movs	r6, r0
 8012308:	000d      	movs	r5, r1
 801230a:	0014      	movs	r4, r2
 801230c:	2800      	cmp	r0, #0
 801230e:	d004      	beq.n	801231a <__swbuf_r+0x16>
 8012310:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012312:	2b00      	cmp	r3, #0
 8012314:	d101      	bne.n	801231a <__swbuf_r+0x16>
 8012316:	f7f9 fa83 	bl	800b820 <__sinit>
 801231a:	69a3      	ldr	r3, [r4, #24]
 801231c:	60a3      	str	r3, [r4, #8]
 801231e:	89a3      	ldrh	r3, [r4, #12]
 8012320:	071b      	lsls	r3, r3, #28
 8012322:	d52e      	bpl.n	8012382 <__swbuf_r+0x7e>
 8012324:	6923      	ldr	r3, [r4, #16]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d02b      	beq.n	8012382 <__swbuf_r+0x7e>
 801232a:	230c      	movs	r3, #12
 801232c:	5ee2      	ldrsh	r2, [r4, r3]
 801232e:	2380      	movs	r3, #128	; 0x80
 8012330:	019b      	lsls	r3, r3, #6
 8012332:	b2ef      	uxtb	r7, r5
 8012334:	b2ed      	uxtb	r5, r5
 8012336:	421a      	tst	r2, r3
 8012338:	d02c      	beq.n	8012394 <__swbuf_r+0x90>
 801233a:	6923      	ldr	r3, [r4, #16]
 801233c:	6820      	ldr	r0, [r4, #0]
 801233e:	1ac0      	subs	r0, r0, r3
 8012340:	6963      	ldr	r3, [r4, #20]
 8012342:	4283      	cmp	r3, r0
 8012344:	dc05      	bgt.n	8012352 <__swbuf_r+0x4e>
 8012346:	0021      	movs	r1, r4
 8012348:	0030      	movs	r0, r6
 801234a:	f7fd fab3 	bl	800f8b4 <_fflush_r>
 801234e:	2800      	cmp	r0, #0
 8012350:	d11d      	bne.n	801238e <__swbuf_r+0x8a>
 8012352:	68a3      	ldr	r3, [r4, #8]
 8012354:	3001      	adds	r0, #1
 8012356:	3b01      	subs	r3, #1
 8012358:	60a3      	str	r3, [r4, #8]
 801235a:	6823      	ldr	r3, [r4, #0]
 801235c:	1c5a      	adds	r2, r3, #1
 801235e:	6022      	str	r2, [r4, #0]
 8012360:	701f      	strb	r7, [r3, #0]
 8012362:	6963      	ldr	r3, [r4, #20]
 8012364:	4283      	cmp	r3, r0
 8012366:	d004      	beq.n	8012372 <__swbuf_r+0x6e>
 8012368:	89a3      	ldrh	r3, [r4, #12]
 801236a:	07db      	lsls	r3, r3, #31
 801236c:	d507      	bpl.n	801237e <__swbuf_r+0x7a>
 801236e:	2d0a      	cmp	r5, #10
 8012370:	d105      	bne.n	801237e <__swbuf_r+0x7a>
 8012372:	0021      	movs	r1, r4
 8012374:	0030      	movs	r0, r6
 8012376:	f7fd fa9d 	bl	800f8b4 <_fflush_r>
 801237a:	2800      	cmp	r0, #0
 801237c:	d107      	bne.n	801238e <__swbuf_r+0x8a>
 801237e:	0028      	movs	r0, r5
 8012380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012382:	0021      	movs	r1, r4
 8012384:	0030      	movs	r0, r6
 8012386:	f7ff fe53 	bl	8012030 <__swsetup_r>
 801238a:	2800      	cmp	r0, #0
 801238c:	d0cd      	beq.n	801232a <__swbuf_r+0x26>
 801238e:	2501      	movs	r5, #1
 8012390:	426d      	negs	r5, r5
 8012392:	e7f4      	b.n	801237e <__swbuf_r+0x7a>
 8012394:	4313      	orrs	r3, r2
 8012396:	81a3      	strh	r3, [r4, #12]
 8012398:	4a02      	ldr	r2, [pc, #8]	; (80123a4 <__swbuf_r+0xa0>)
 801239a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801239c:	4013      	ands	r3, r2
 801239e:	6663      	str	r3, [r4, #100]	; 0x64
 80123a0:	e7cb      	b.n	801233a <__swbuf_r+0x36>
 80123a2:	46c0      	nop			; (mov r8, r8)
 80123a4:	ffffdfff 	.word	0xffffdfff

080123a8 <_raise_r>:
 80123a8:	b570      	push	{r4, r5, r6, lr}
 80123aa:	0004      	movs	r4, r0
 80123ac:	000d      	movs	r5, r1
 80123ae:	291f      	cmp	r1, #31
 80123b0:	d904      	bls.n	80123bc <_raise_r+0x14>
 80123b2:	2316      	movs	r3, #22
 80123b4:	6003      	str	r3, [r0, #0]
 80123b6:	2001      	movs	r0, #1
 80123b8:	4240      	negs	r0, r0
 80123ba:	bd70      	pop	{r4, r5, r6, pc}
 80123bc:	0003      	movs	r3, r0
 80123be:	33fc      	adds	r3, #252	; 0xfc
 80123c0:	69db      	ldr	r3, [r3, #28]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d004      	beq.n	80123d0 <_raise_r+0x28>
 80123c6:	008a      	lsls	r2, r1, #2
 80123c8:	189b      	adds	r3, r3, r2
 80123ca:	681a      	ldr	r2, [r3, #0]
 80123cc:	2a00      	cmp	r2, #0
 80123ce:	d108      	bne.n	80123e2 <_raise_r+0x3a>
 80123d0:	0020      	movs	r0, r4
 80123d2:	f000 f855 	bl	8012480 <_getpid_r>
 80123d6:	002a      	movs	r2, r5
 80123d8:	0001      	movs	r1, r0
 80123da:	0020      	movs	r0, r4
 80123dc:	f000 f83e 	bl	801245c <_kill_r>
 80123e0:	e7eb      	b.n	80123ba <_raise_r+0x12>
 80123e2:	2000      	movs	r0, #0
 80123e4:	2a01      	cmp	r2, #1
 80123e6:	d0e8      	beq.n	80123ba <_raise_r+0x12>
 80123e8:	1c51      	adds	r1, r2, #1
 80123ea:	d103      	bne.n	80123f4 <_raise_r+0x4c>
 80123ec:	2316      	movs	r3, #22
 80123ee:	3001      	adds	r0, #1
 80123f0:	6023      	str	r3, [r4, #0]
 80123f2:	e7e2      	b.n	80123ba <_raise_r+0x12>
 80123f4:	2400      	movs	r4, #0
 80123f6:	0028      	movs	r0, r5
 80123f8:	601c      	str	r4, [r3, #0]
 80123fa:	4790      	blx	r2
 80123fc:	0020      	movs	r0, r4
 80123fe:	e7dc      	b.n	80123ba <_raise_r+0x12>

08012400 <raise>:
 8012400:	b510      	push	{r4, lr}
 8012402:	4b03      	ldr	r3, [pc, #12]	; (8012410 <raise+0x10>)
 8012404:	0001      	movs	r1, r0
 8012406:	6818      	ldr	r0, [r3, #0]
 8012408:	f7ff ffce 	bl	80123a8 <_raise_r>
 801240c:	bd10      	pop	{r4, pc}
 801240e:	46c0      	nop			; (mov r8, r8)
 8012410:	200006d0 	.word	0x200006d0

08012414 <_fstat_r>:
 8012414:	2300      	movs	r3, #0
 8012416:	b570      	push	{r4, r5, r6, lr}
 8012418:	4d06      	ldr	r5, [pc, #24]	; (8012434 <_fstat_r+0x20>)
 801241a:	0004      	movs	r4, r0
 801241c:	0008      	movs	r0, r1
 801241e:	0011      	movs	r1, r2
 8012420:	602b      	str	r3, [r5, #0]
 8012422:	f7f1 fbd2 	bl	8003bca <_fstat>
 8012426:	1c43      	adds	r3, r0, #1
 8012428:	d103      	bne.n	8012432 <_fstat_r+0x1e>
 801242a:	682b      	ldr	r3, [r5, #0]
 801242c:	2b00      	cmp	r3, #0
 801242e:	d000      	beq.n	8012432 <_fstat_r+0x1e>
 8012430:	6023      	str	r3, [r4, #0]
 8012432:	bd70      	pop	{r4, r5, r6, pc}
 8012434:	20000d74 	.word	0x20000d74

08012438 <_isatty_r>:
 8012438:	2300      	movs	r3, #0
 801243a:	b570      	push	{r4, r5, r6, lr}
 801243c:	4d06      	ldr	r5, [pc, #24]	; (8012458 <_isatty_r+0x20>)
 801243e:	0004      	movs	r4, r0
 8012440:	0008      	movs	r0, r1
 8012442:	602b      	str	r3, [r5, #0]
 8012444:	f7f1 fbcf 	bl	8003be6 <_isatty>
 8012448:	1c43      	adds	r3, r0, #1
 801244a:	d103      	bne.n	8012454 <_isatty_r+0x1c>
 801244c:	682b      	ldr	r3, [r5, #0]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d000      	beq.n	8012454 <_isatty_r+0x1c>
 8012452:	6023      	str	r3, [r4, #0]
 8012454:	bd70      	pop	{r4, r5, r6, pc}
 8012456:	46c0      	nop			; (mov r8, r8)
 8012458:	20000d74 	.word	0x20000d74

0801245c <_kill_r>:
 801245c:	2300      	movs	r3, #0
 801245e:	b570      	push	{r4, r5, r6, lr}
 8012460:	4d06      	ldr	r5, [pc, #24]	; (801247c <_kill_r+0x20>)
 8012462:	0004      	movs	r4, r0
 8012464:	0008      	movs	r0, r1
 8012466:	0011      	movs	r1, r2
 8012468:	602b      	str	r3, [r5, #0]
 801246a:	f7f1 fb4f 	bl	8003b0c <_kill>
 801246e:	1c43      	adds	r3, r0, #1
 8012470:	d103      	bne.n	801247a <_kill_r+0x1e>
 8012472:	682b      	ldr	r3, [r5, #0]
 8012474:	2b00      	cmp	r3, #0
 8012476:	d000      	beq.n	801247a <_kill_r+0x1e>
 8012478:	6023      	str	r3, [r4, #0]
 801247a:	bd70      	pop	{r4, r5, r6, pc}
 801247c:	20000d74 	.word	0x20000d74

08012480 <_getpid_r>:
 8012480:	b510      	push	{r4, lr}
 8012482:	f7f1 fb3d 	bl	8003b00 <_getpid>
 8012486:	bd10      	pop	{r4, pc}

08012488 <round>:
 8012488:	b570      	push	{r4, r5, r6, lr}
 801248a:	004a      	lsls	r2, r1, #1
 801248c:	000d      	movs	r5, r1
 801248e:	4920      	ldr	r1, [pc, #128]	; (8012510 <round+0x88>)
 8012490:	0d52      	lsrs	r2, r2, #21
 8012492:	1851      	adds	r1, r2, r1
 8012494:	0006      	movs	r6, r0
 8012496:	2913      	cmp	r1, #19
 8012498:	dc18      	bgt.n	80124cc <round+0x44>
 801249a:	2900      	cmp	r1, #0
 801249c:	da09      	bge.n	80124b2 <round+0x2a>
 801249e:	0feb      	lsrs	r3, r5, #31
 80124a0:	2200      	movs	r2, #0
 80124a2:	07db      	lsls	r3, r3, #31
 80124a4:	3101      	adds	r1, #1
 80124a6:	d101      	bne.n	80124ac <round+0x24>
 80124a8:	491a      	ldr	r1, [pc, #104]	; (8012514 <round+0x8c>)
 80124aa:	430b      	orrs	r3, r1
 80124ac:	0019      	movs	r1, r3
 80124ae:	0010      	movs	r0, r2
 80124b0:	e017      	b.n	80124e2 <round+0x5a>
 80124b2:	4c19      	ldr	r4, [pc, #100]	; (8012518 <round+0x90>)
 80124b4:	410c      	asrs	r4, r1
 80124b6:	0022      	movs	r2, r4
 80124b8:	402a      	ands	r2, r5
 80124ba:	4302      	orrs	r2, r0
 80124bc:	d013      	beq.n	80124e6 <round+0x5e>
 80124be:	2280      	movs	r2, #128	; 0x80
 80124c0:	0312      	lsls	r2, r2, #12
 80124c2:	410a      	asrs	r2, r1
 80124c4:	1953      	adds	r3, r2, r5
 80124c6:	43a3      	bics	r3, r4
 80124c8:	2200      	movs	r2, #0
 80124ca:	e7ef      	b.n	80124ac <round+0x24>
 80124cc:	2933      	cmp	r1, #51	; 0x33
 80124ce:	dd0d      	ble.n	80124ec <round+0x64>
 80124d0:	2380      	movs	r3, #128	; 0x80
 80124d2:	00db      	lsls	r3, r3, #3
 80124d4:	4299      	cmp	r1, r3
 80124d6:	d106      	bne.n	80124e6 <round+0x5e>
 80124d8:	0002      	movs	r2, r0
 80124da:	002b      	movs	r3, r5
 80124dc:	0029      	movs	r1, r5
 80124de:	f7ee f96b 	bl	80007b8 <__aeabi_dadd>
 80124e2:	0006      	movs	r6, r0
 80124e4:	000d      	movs	r5, r1
 80124e6:	0030      	movs	r0, r6
 80124e8:	0029      	movs	r1, r5
 80124ea:	bd70      	pop	{r4, r5, r6, pc}
 80124ec:	4c0b      	ldr	r4, [pc, #44]	; (801251c <round+0x94>)
 80124ee:	1912      	adds	r2, r2, r4
 80124f0:	2401      	movs	r4, #1
 80124f2:	4264      	negs	r4, r4
 80124f4:	40d4      	lsrs	r4, r2
 80124f6:	4220      	tst	r0, r4
 80124f8:	d0f5      	beq.n	80124e6 <round+0x5e>
 80124fa:	2233      	movs	r2, #51	; 0x33
 80124fc:	1a51      	subs	r1, r2, r1
 80124fe:	3a32      	subs	r2, #50	; 0x32
 8012500:	408a      	lsls	r2, r1
 8012502:	1812      	adds	r2, r2, r0
 8012504:	4282      	cmp	r2, r0
 8012506:	4180      	sbcs	r0, r0
 8012508:	4240      	negs	r0, r0
 801250a:	182b      	adds	r3, r5, r0
 801250c:	43a2      	bics	r2, r4
 801250e:	e7cd      	b.n	80124ac <round+0x24>
 8012510:	fffffc01 	.word	0xfffffc01
 8012514:	3ff00000 	.word	0x3ff00000
 8012518:	000fffff 	.word	0x000fffff
 801251c:	fffffbed 	.word	0xfffffbed

08012520 <_init>:
 8012520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012522:	46c0      	nop			; (mov r8, r8)
 8012524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012526:	bc08      	pop	{r3}
 8012528:	469e      	mov	lr, r3
 801252a:	4770      	bx	lr

0801252c <_fini>:
 801252c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801252e:	46c0      	nop			; (mov r8, r8)
 8012530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012532:	bc08      	pop	{r3}
 8012534:	469e      	mov	lr, r3
 8012536:	4770      	bx	lr
