$date
	Thu Nov 23 17:56:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module glitch_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # x0 $end
$var reg 1 $ x1 $end
$var reg 1 % x2 $end
$scope module dut $end
$var wire 1 & and1 $end
$var wire 1 ' and2 $end
$var wire 1 ( not1 $end
$var wire 1 ) not2 $end
$var wire 1 * not3 $end
$var wire 1 + not4 $end
$var wire 1 , not5 $end
$var wire 1 - or1 $end
$var wire 1 . or2 $end
$var wire 1 # x0 $end
$var wire 1 $ x1 $end
$var wire 1 % x2 $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
x&
0%
0$
0#
x"
x!
$end
#3
1-
1(
1*
1)
0'
0&
#6
0.
0+
0"
#9
1,
#12
1!
#20
1#
#23
0-
0(
0*
#26
1.
1+
#29
0,
#32
0!
#40
0#
1$
#43
1(
1*
#46
1&
#60
1#
#63
0(
0*
#66
0&
#80
0#
0$
1%
#83
1-
1(
1*
0)
1'
#86
0.
0+
1"
#89
0'
1,
#92
0"
1!
#100
1#
#103
0-
0(
0*
#106
1.
1+
#109
1'
0,
#112
1"
0!
#120
0#
1$
#123
1(
1*
#126
1&
#140
1#
#143
0(
0*
#146
0&
#160
