
`timescale 1ns / 100ps

module test;


wire  y;

reg  a, b;



nand2 top(.y(y), .a(a), .b(b)); 
 
