{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670524099349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670524099349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:28:19 2022 " "Processing started: Thu Dec 08 13:28:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670524099349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524099349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524099353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670524100473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670524100473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nhigh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nhigh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_NHigh-arch " "Found design unit 1: reg_NHigh-arch" {  } { { "reg_NHigh.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_NHigh.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112807 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_NHigh " "Found entity 1: reg_NHigh" {  } { { "reg_NHigh.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_NHigh.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-a " "Found design unit 1: bcd2ssd-a" {  } { { "bcd2ssd.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/bcd2ssd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112811 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/bcd2ssd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_level-arch " "Found design unit 1: Top_level-arch" {  } { { "Top_Level.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112815 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_level " "Found entity 1: Top_level" {  } { { "Top_Level.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selReg-arch " "Found design unit 1: selReg-arch" {  } { { "selReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112819 ""} { "Info" "ISGN_ENTITY_NAME" "1 selReg " "Found entity 1: selReg" {  } { { "selReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-arch " "Found design unit 1: reg_N-arch" {  } { { "reg_N.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112823 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "reg_N.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitReg-arch " "Found design unit 1: oneBitReg-arch" {  } { { "oneBitReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/oneBitReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112827 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitReg " "Found entity 1: oneBitReg" {  } { { "oneBitReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/oneBitReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one2nine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one2nine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one2Nine-arch " "Found design unit 1: one2Nine-arch" {  } { { "one2Nine.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/one2Nine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112831 ""} { "Info" "ISGN_ENTITY_NAME" "1 one2Nine " "Found entity 1: one2Nine" {  } { { "one2Nine.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/one2Nine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movereg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moveReg-arch " "Found design unit 1: moveReg-arch" {  } { { "moveReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/moveReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112835 ""} { "Info" "ISGN_ENTITY_NAME" "1 moveReg " "Found entity 1: moveReg" {  } { { "moveReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/moveReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamelog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameLog-arch " "Found design unit 1: GameLog-arch" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112836 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameLog " "Found entity 1: GameLog" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1-arch " "Found design unit 1: demux_1-arch" {  } { { "demux_1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/demux_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112840 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1 " "Found entity 1: demux_1" {  } { { "demux_1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/demux_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkwin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkwin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checkWin2-arch " "Found design unit 1: checkWin2-arch" {  } { { "checkWin2.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112844 ""} { "Info" "ISGN_ENTITY_NAME" "1 checkWin2 " "Found entity 1: checkWin2" {  } { { "checkWin2.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkwin1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkwin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checkWin1-arch " "Found design unit 1: checkWin1-arch" {  } { { "checkWin1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112848 ""} { "Info" "ISGN_ENTITY_NAME" "1 checkWin1 " "Found entity 1: checkWin1" {  } { { "checkWin1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_top-rtl " "Found design unit 1: de1_soc_top-rtl" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112852 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_top " "Found entity 1: de1_soc_top" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glitch_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file glitch_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glitch_filter-a " "Found design unit 1: glitch_filter-a" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112852 ""} { "Info" "ISGN_ENTITY_NAME" "1 glitch_filter " "Found entity 1: glitch_filter" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670524112852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524112852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_soc_top " "Elaborating entity \"de1_soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670524112916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN de1_soc_top.vhd(12) " "VHDL Signal Declaration warning at de1_soc_top.vhd(12): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112916 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK de1_soc_top.vhd(14) " "VHDL Signal Declaration warning at de1_soc_top.vhd(14): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112916 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT de1_soc_top.vhd(20) " "VHDL Signal Declaration warning at de1_soc_top.vhd(20): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112916 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK de1_soc_top.vhd(22) " "VHDL Signal Declaration warning at de1_soc_top.vhd(22): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112916 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de1_soc_top.vhd(31) " "VHDL Signal Declaration warning at de1_soc_top.vhd(31): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112916 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de1_soc_top.vhd(32) " "VHDL Signal Declaration warning at de1_soc_top.vhd(32): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de1_soc_top.vhd(33) " "VHDL Signal Declaration warning at de1_soc_top.vhd(33): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de1_soc_top.vhd(34) " "VHDL Signal Declaration warning at de1_soc_top.vhd(34): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de1_soc_top.vhd(35) " "VHDL Signal Declaration warning at de1_soc_top.vhd(35): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de1_soc_top.vhd(36) " "VHDL Signal Declaration warning at de1_soc_top.vhd(36): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de1_soc_top.vhd(38) " "VHDL Signal Declaration warning at de1_soc_top.vhd(38): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de1_soc_top.vhd(39) " "VHDL Signal Declaration warning at de1_soc_top.vhd(39): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de1_soc_top.vhd(40) " "VHDL Signal Declaration warning at de1_soc_top.vhd(40): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de1_soc_top.vhd(41) " "VHDL Signal Declaration warning at de1_soc_top.vhd(41): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK de1_soc_top.vhd(44) " "VHDL Signal Declaration warning at de1_soc_top.vhd(44): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de1_soc_top.vhd(49) " "VHDL Signal Declaration warning at de1_soc_top.vhd(49): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de1_soc_top.vhd(50) " "VHDL Signal Declaration warning at de1_soc_top.vhd(50): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de1_soc_top.vhd(52) " "VHDL Signal Declaration warning at de1_soc_top.vhd(52): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de1_soc_top.vhd(53) " "VHDL Signal Declaration warning at de1_soc_top.vhd(53): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD de1_soc_top.vhd(57) " "VHDL Signal Declaration warning at de1_soc_top.vhd(57): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR de1_soc_top.vhd(63) " "VHDL Signal Declaration warning at de1_soc_top.vhd(63): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N de1_soc_top.vhd(78) " "VHDL Signal Declaration warning at de1_soc_top.vhd(78): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de1_soc_top.vhd(82) " "VHDL Signal Declaration warning at de1_soc_top.vhd(82): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N de1_soc_top.vhd(83) " "VHDL Signal Declaration warning at de1_soc_top.vhd(83): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK de1_soc_top.vhd(84) " "VHDL Signal Declaration warning at de1_soc_top.vhd(84): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de1_soc_top.vhd(85) " "VHDL Signal Declaration warning at de1_soc_top.vhd(85): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de1_soc_top.vhd(86) " "VHDL Signal Declaration warning at de1_soc_top.vhd(86): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de1_soc_top.vhd(87) " "VHDL Signal Declaration warning at de1_soc_top.vhd(87): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N de1_soc_top.vhd(88) " "VHDL Signal Declaration warning at de1_soc_top.vhd(88): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de1_soc_top.vhd(89) " "VHDL Signal Declaration warning at de1_soc_top.vhd(89): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524112920 "|de1_soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_level Top_level:TicTacToe " "Elaborating entity \"Top_level\" for hierarchy \"Top_level:TicTacToe\"" {  } { { "de1_soc_top.vhd" "TicTacToe" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glitch_filter Top_level:TicTacToe\|glitch_filter:Fil1 " "Elaborating entity \"glitch_filter\" for hierarchy \"Top_level:TicTacToe\|glitch_filter:Fil1\"" {  } { { "Top_Level.vhd" "Fil1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clrn glitch_filter.vhd(25) " "VHDL Process Statement warning at glitch_filter.vhd(25): signal \"clrn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670524112956 "|de1_soc_top|Top_level:TicTacToe|glitch_filter:Fil1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLog Top_level:TicTacToe\|GameLog:Gamestate " "Elaborating entity \"GameLog\" for hierarchy \"Top_level:TicTacToe\|GameLog:Gamestate\"" {  } { { "Top_Level.vhd" "Gamestate" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112960 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter GameLog.vhd(41) " "VHDL Process Statement warning at GameLog.vhd(41): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670524112960 "|de1_soc_top|Top_level:TicTacToe|GameLog:Gamestate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter GameLog.vhd(61) " "VHDL Process Statement warning at GameLog.vhd(61): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670524112960 "|de1_soc_top|Top_level:TicTacToe|GameLog:Gamestate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset GameLog.vhd(73) " "VHDL Process Statement warning at GameLog.vhd(73): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670524112960 "|de1_soc_top|Top_level:TicTacToe|GameLog:Gamestate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one2Nine Top_level:TicTacToe\|one2Nine:GridSelect " "Elaborating entity \"one2Nine\" for hierarchy \"Top_level:TicTacToe\|one2Nine:GridSelect\"" {  } { { "Top_Level.vhd" "GridSelect" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selReg Top_level:TicTacToe\|selReg:Pos1 " "Elaborating entity \"selReg\" for hierarchy \"Top_level:TicTacToe\|selReg:Pos1\"" {  } { { "Top_Level.vhd" "Pos1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1 Top_level:TicTacToe\|selReg:Pos1\|demux_1:Demux " "Elaborating entity \"demux_1\" for hierarchy \"Top_level:TicTacToe\|selReg:Pos1\|demux_1:Demux\"" {  } { { "selReg.vhd" "Demux" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitReg Top_level:TicTacToe\|selReg:Pos1\|oneBitReg:Red_Reg " "Elaborating entity \"oneBitReg\" for hierarchy \"Top_level:TicTacToe\|selReg:Pos1\|oneBitReg:Red_Reg\"" {  } { { "selReg.vhd" "Red_Reg" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveReg Top_level:TicTacToe\|moveReg:MovMem " "Elaborating entity \"moveReg\" for hierarchy \"Top_level:TicTacToe\|moveReg:MovMem\"" {  } { { "Top_Level.vhd" "MovMem" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_NHigh Top_level:TicTacToe\|moveReg:MovMem\|reg_NHigh:Move1 " "Elaborating entity \"reg_NHigh\" for hierarchy \"Top_level:TicTacToe\|moveReg:MovMem\|reg_NHigh:Move1\"" {  } { { "moveReg.vhd" "Move1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/moveReg.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkWin1 Top_level:TicTacToe\|checkWin1:Win1 " "Elaborating entity \"checkWin1\" for hierarchy \"Top_level:TicTacToe\|checkWin1:Win1\"" {  } { { "Top_Level.vhd" "Win1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkWin2 Top_level:TicTacToe\|checkWin2:Win2 " "Elaborating entity \"checkWin2\" for hierarchy \"Top_level:TicTacToe\|checkWin2:Win2\"" {  } { { "Top_Level.vhd" "Win2" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd Top_level:TicTacToe\|bcd2ssd:Disp1 " "Elaborating entity \"bcd2ssd\" for hierarchy \"Top_level:TicTacToe\|bcd2ssd:Disp1\"" {  } { { "Top_Level.vhd" "Disp1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524112988 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670524114037 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670524114037 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670524114041 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670524114041 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524114194 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670524114194 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670524114198 "|de1_soc_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670524114198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670524114294 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|GameLog:Gamestate\|counter\[31\] Low " "Register Top_level:TicTacToe\|GameLog:Gamestate\|counter\[31\] will power up to Low" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|GameLog:Gamestate\|counter\[0\] Low " "Register Top_level:TicTacToe\|GameLog:Gamestate\|counter\[0\] will power up to Low" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil2\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil2\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil2\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil2\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil1\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil1\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil1\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil1\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil3\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil3\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil3\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil3\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil4\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil4\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil4\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil4\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil9\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil9\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil9\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil9\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670524114468 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1670524114468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670524114682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670524114942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670524114942 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670524115122 "|de1_soc_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670524115122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "836 " "Implemented 836 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670524115130 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670524115130 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "97 " "Implemented 97 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670524115130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "596 " "Implemented 596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670524115130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670524115130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670524115218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:28:35 2022 " "Processing ended: Thu Dec 08 13:28:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670524115218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670524115218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670524115218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670524115218 ""}
