#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 26 18:10:10 2024
# Process ID: 17532
# Current directory: D:/homework_space/FPGA/CPU8bit/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23660 D:\homework_space\FPGA\CPU8bit\cpu\cpu.xpr
# Log file: D:/homework_space/FPGA/CPU8bit/cpu/vivado.log
# Journal file: D:/homework_space/FPGA/CPU8bit/cpu\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 771.000 ; gain = 89.762
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun 26 18:10:33 2024] Launched synth_1...
Run output will be captured here: D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/synth_1/runme.log
[Wed Jun 26 18:10:33 2024] Launched impl_1...
Run output will be captured here: D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/sim_decoder_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: ¾Ü¾ø·ÃÎÊ¡£: "xsim.dir/sim_decoder_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1763.492 ; gain = 421.113
set_property PROGRAM.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1911.125 ; gain = 84.098
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.422 ; gain = 4.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_decoder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionQueue
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-311] analyzing module OneWay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module Selector2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e71f2db4b75c46b3a6d2cce644b7dfc1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_decoder_behav xil_defaultlib.sim_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.OneWay
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Selector2to4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sim_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_decoder_behav -key {Behavioral:sim_1:Functional:sim_decoder} -tclbatch {sim_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/synth_1

launch_runs impl_1 -jobs 16
[Wed Jun 26 18:38:16 2024] Launched synth_1...
Run output will be captured here: D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/synth_1/runme.log
[Wed Jun 26 18:38:16 2024] Launched impl_1...
Run output will be captured here: D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 881 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.444 . Memory (MB): peak = 2806.902 ; gain = 1.336
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 2806.902 ; gain = 1.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2806.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2964.961 ; gain = 1043.973
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun 26 18:41:25 2024] Launched impl_1...
Run output will be captured here: D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/homework_space/FPGA/CPU8bit/cpu/cpu.runs/impl_1/test.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 00 [get_hw_probes rom_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {rom_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 60 [get_hw_probes rom_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {rom_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 80 [get_hw_probes rom_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {rom_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes rom_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {rom_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 80 [get_hw_probes rom_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {rom_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 2 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 80 [get_hw_probes rom_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {rom_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 2 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes reg_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {reg_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes ram_test_addr_wire -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
commit_hw_vio [get_hw_probes {ram_test_addr_wire} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m2"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 20:39:26 2024...
