
*** Running vivado
    with args -log LEDPLAY.vdi -applog -m64 -messageDb vivado.pb -mode batch -source LEDPLAY.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source LEDPLAY.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'proc_clk'
INFO: [Netlist 29-17] Analyzing 30855 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/gerstein/Xlinix/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, proc_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'proc_clk/sysclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-4229-localhost/dcp_2/clk_wiz_0.edf:312]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'proc_clk/inst'
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'proc_clk/inst'
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'proc_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2933.609 ; gain = 991.348 ; free physical = 6707 ; free virtual = 7975
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'proc_clk/inst'
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2933.609 ; gain = 2104.789 ; free physical = 7063 ; free virtual = 7979
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.625 ; gain = 0.000 ; free physical = 7062 ; free virtual = 7979

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2207ab4f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7049 ; free virtual = 7966

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 1abcd54dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7042 ; free virtual = 7960

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_10_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_2_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_3_BRAM_reg_192_255_30_30.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_3_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_0_2.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_12_14.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_15_17.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_18_20.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_21_23.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_24_26.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_27_29.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_3_5.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_6_8.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_9_11.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_0_2.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_12_14.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_15_17.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_18_20.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_21_23.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_24_26.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_27_29.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_3_5.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_6_8.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_9_11.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_0_2.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_12_14.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_15_17.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_18_20.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_21_23.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_24_26.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_27_29.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_3_5.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_6_8.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_9_11.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_8_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_9_BRAM_reg_192_255_31_31.
INFO: [Opt 31-12] Eliminated 90697 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 270683afd

Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7040 ; free virtual = 7958
Ending Logic Optimization Task | Checksum: 270683afd

Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7040 ; free virtual = 7958
Implement Debug Cores | Checksum: 2249a3743
Logic Optimization | Checksum: 2249a3743

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 128 Total Ports: 128
Number of Flops added for Enable Generation: 15

Ending PowerOpt Patch Enables Task | Checksum: 20b437cb8

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3249.707 ; gain = 0.000 ; free physical = 6690 ; free virtual = 7611
Ending Power Optimization Task | Checksum: 20b437cb8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3249.707 ; gain = 303.098 ; free physical = 6690 ; free virtual = 7611
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 3249.707 ; gain = 316.098 ; free physical = 6690 ; free virtual = 7611
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3249.711 ; gain = 0.000 ; free physical = 6342 ; free virtual = 7605
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3249.711 ; gain = 0.004 ; free physical = 6606 ; free virtual = 7553
INFO: [Coretcl 2-168] The results of DRC are in file /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3249.711 ; gain = 0.000 ; free physical = 6658 ; free virtual = 7607
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1a81405ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: d6ec2fcd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: d6ec2fcd

Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: d6ec2fcd

Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 467766c5

Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7172dac1

Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 15129dccf

Time (s): cpu = 00:02:12 ; elapsed = 00:02:29 . Memory (MB): peak = 3707.582 ; gain = 457.859 ; free physical = 6188 ; free virtual = 7144
/home/gerstein/Xlinix/Vivado/2014.3.1/bin/loader: line 121:  4229 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log LEDPLAY.vdi -applog -m64 -messageDb vivado.pb -mode batch -source LEDPLAY.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source LEDPLAY.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'proc_clk'
INFO: [Netlist 29-17] Analyzing 30888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/gerstein/Xlinix/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, proc_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'proc_clk/sysclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-5334-localhost/dcp_2/clk_wiz_0.edf:312]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'proc_clk/inst'
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'proc_clk/inst'
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'proc_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2934.156 ; gain = 1000.348 ; free physical = 6481 ; free virtual = 7845
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'proc_clk/inst'
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:07 . Memory (MB): peak = 2934.156 ; gain = 2104.344 ; free physical = 6834 ; free virtual = 7847
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2934.172 ; gain = 0.000 ; free physical = 6834 ; free virtual = 7846

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2558ad0ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.156 ; gain = 0.000 ; free physical = 6822 ; free virtual = 7835

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 1637894ac

Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2946.156 ; gain = 0.000 ; free physical = 7030 ; free virtual = 8042

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_31_31.
INFO: [Opt 31-12] Eliminated 90659 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 107f099b2

Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2946.156 ; gain = 0.000 ; free physical = 7029 ; free virtual = 8042
Ending Logic Optimization Task | Checksum: 107f099b2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 2946.156 ; gain = 0.000 ; free physical = 7029 ; free virtual = 8042
Implement Debug Cores | Checksum: 23ed6ed03
Logic Optimization | Checksum: 23ed6ed03

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 128 Total Ports: 128
Number of Flops added for Enable Generation: 15

Ending PowerOpt Patch Enables Task | Checksum: 1ec224e42

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3250.168 ; gain = 0.000 ; free physical = 6470 ; free virtual = 7484
Ending Power Optimization Task | Checksum: 1ec224e42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3250.168 ; gain = 304.012 ; free physical = 6470 ; free virtual = 7484
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:54 . Memory (MB): peak = 3250.168 ; gain = 316.012 ; free physical = 6470 ; free virtual = 7484
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3250.172 ; gain = 0.000 ; free physical = 6125 ; free virtual = 7480
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3250.172 ; gain = 0.004 ; free physical = 6411 ; free virtual = 7426
INFO: [Coretcl 2-168] The results of DRC are in file /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3250.172 ; gain = 0.000 ; free physical = 6463 ; free virtual = 7478
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 18516726e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6464 ; free virtual = 7479

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6464 ; free virtual = 7479
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6464 ; free virtual = 7479

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: d6ec2fcd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6464 ; free virtual = 7479
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: d6ec2fcd

Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6462 ; free virtual = 7476

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: d6ec2fcd

Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6462 ; free virtual = 7476

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c078b3ee

Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6462 ; free virtual = 7476
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11291e498

Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 3250.184 ; gain = 0.000 ; free physical = 6462 ; free virtual = 7476

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1c47663b7

Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015
Phase 2.1.2.1 Place Init Design | Checksum: 1b44d9023

Time (s): cpu = 00:03:48 ; elapsed = 00:04:13 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1b44d9023

Time (s): cpu = 00:03:48 ; elapsed = 00:04:13 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1b44d9023

Time (s): cpu = 00:03:48 ; elapsed = 00:04:14 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1b44d9023

Time (s): cpu = 00:03:49 ; elapsed = 00:04:14 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015
Phase 2.1 Placer Initialization Core | Checksum: 1b44d9023

Time (s): cpu = 00:03:49 ; elapsed = 00:04:15 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015
Phase 2 Placer Initialization | Checksum: 1b44d9023

Time (s): cpu = 00:03:49 ; elapsed = 00:04:15 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6000 ; free virtual = 7015

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1b4ad077b

Time (s): cpu = 00:11:34 ; elapsed = 00:12:51 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6182 ; free virtual = 7199

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1b4ad077b

Time (s): cpu = 00:11:35 ; elapsed = 00:12:52 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6182 ; free virtual = 7199

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1283eff32

Time (s): cpu = 00:13:38 ; elapsed = 00:15:08 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6122 ; free virtual = 7139

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ff5ab8f3

Time (s): cpu = 00:13:42 ; elapsed = 00:15:12 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6122 ; free virtual = 7139

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 18ea344af

Time (s): cpu = 00:14:15 ; elapsed = 00:15:49 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6123 ; free virtual = 7139

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 12dbb1b77

Time (s): cpu = 00:14:17 ; elapsed = 00:15:52 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6122 ; free virtual = 7139

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: d16e49f6

Time (s): cpu = 00:14:47 ; elapsed = 00:16:24 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6077 ; free virtual = 7094
Phase 4.5 Commit Small Macros & Core Logic | Checksum: d16e49f6

Time (s): cpu = 00:14:47 ; elapsed = 00:16:25 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6076 ; free virtual = 7094

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: d16e49f6

Time (s): cpu = 00:14:49 ; elapsed = 00:16:28 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6066 ; free virtual = 7083

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: d16e49f6

Time (s): cpu = 00:14:52 ; elapsed = 00:16:30 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6058 ; free virtual = 7075

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: d16e49f6

Time (s): cpu = 00:15:03 ; elapsed = 00:16:43 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6058 ; free virtual = 7075
Phase 4 Detail Placement | Checksum: d16e49f6

Time (s): cpu = 00:15:04 ; elapsed = 00:16:44 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6058 ; free virtual = 7075

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a128214b

Time (s): cpu = 00:15:06 ; elapsed = 00:16:46 . Memory (MB): peak = 3708.043 ; gain = 457.859 ; free physical = 6058 ; free virtual = 7075

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1c28a5f2d

Time (s): cpu = 00:24:49 ; elapsed = 00:29:44 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.328. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1c28a5f2d

Time (s): cpu = 00:24:50 ; elapsed = 00:29:45 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931
Phase 5.2 Post Placement Optimization | Checksum: 1c28a5f2d

Time (s): cpu = 00:24:51 ; elapsed = 00:29:46 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1c28a5f2d

Time (s): cpu = 00:24:52 ; elapsed = 00:29:47 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6930

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1c28a5f2d

Time (s): cpu = 00:24:53 ; elapsed = 00:29:49 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931
Phase 5.4 Placer Reporting | Checksum: 1c28a5f2d

Time (s): cpu = 00:24:54 ; elapsed = 00:29:50 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 194c87372

Time (s): cpu = 00:24:55 ; elapsed = 00:29:51 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 194c87372

Time (s): cpu = 00:24:56 ; elapsed = 00:29:52 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931
Ending Placer Task | Checksum: 10c5059a2

Time (s): cpu = 00:24:56 ; elapsed = 00:29:52 . Memory (MB): peak = 3792.855 ; gain = 542.672 ; free physical = 5913 ; free virtual = 6931
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:25:23 ; elapsed = 00:30:22 . Memory (MB): peak = 3792.855 ; gain = 542.684 ; free physical = 5913 ; free virtual = 6931
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3792.859 ; gain = 0.000 ; free physical = 5337 ; free virtual = 6921
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3792.859 ; gain = 0.004 ; free physical = 5836 ; free virtual = 6903
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3792.859 ; gain = 0.000 ; free physical = 5859 ; free virtual = 6927
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3792.859 ; gain = 0.000 ; free physical = 5859 ; free virtual = 6927
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3792.859 ; gain = 0.000 ; free physical = 5859 ; free virtual = 6927
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1f899ff54

Time (s): cpu = 00:03:21 ; elapsed = 00:03:36 . Memory (MB): peak = 3864.762 ; gain = 53.234 ; free physical = 5786 ; free virtual = 6857

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f899ff54

Time (s): cpu = 00:03:27 ; elapsed = 00:03:43 . Memory (MB): peak = 3868.934 ; gain = 57.406 ; free physical = 5781 ; free virtual = 6852

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f899ff54

Time (s): cpu = 00:03:27 ; elapsed = 00:03:45 . Memory (MB): peak = 3882.996 ; gain = 71.469 ; free physical = 5766 ; free virtual = 6838
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 149c07907

Time (s): cpu = 00:05:26 ; elapsed = 00:05:52 . Memory (MB): peak = 4306.270 ; gain = 494.742 ; free physical = 5349 ; free virtual = 6422
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0855| TNS=-1.86  | WHS=-0.414 | THS=-7.98e+03|

Phase 2 Router Initialization | Checksum: fb9ef9dd

Time (s): cpu = 00:06:02 ; elapsed = 00:06:32 . Memory (MB): peak = 4306.270 ; gain = 494.742 ; free physical = 5336 ; free virtual = 6409

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc47cf2f

Time (s): cpu = 00:08:07 ; elapsed = 00:08:49 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5292 ; free virtual = 6365

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9388
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X64Y129/IMUX_L16
Overlapping nets: 2
	UL1/zzz[51].UZ/O1
	UL1/zzz[39].UZ/Q[0]
2. INT_R_X33Y186/IMUX1
Overlapping nets: 2
	UL1/zzz[40].UZ/etabin2[1].PE/pe2_sel[0]
	UL1/zzz[40].UZ/etabin2[0].PE/O3
3. INT_R_X123Y128/EE4BEG2
Overlapping nets: 2
	UL1/zzz[48].UZ/etabin2[3].etabin1[5].jet/O1
	UL1/zzz[27].UZ/track_eta[3]

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2615ecfd8

Time (s): cpu = 00:11:36 ; elapsed = 00:12:33 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5359 ; free virtual = 6432
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.193 | TNS=-33.1  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: ca9f5573

Time (s): cpu = 00:11:36 ; elapsed = 00:12:39 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5344 ; free virtual = 6417

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 125e96c7f

Time (s): cpu = 00:11:52 ; elapsed = 00:12:52 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5292 ; free virtual = 6365
Phase 4.1.2 GlobIterForTiming | Checksum: 1dacd6e93

Time (s): cpu = 00:11:52 ; elapsed = 00:13:03 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5292 ; free virtual = 6365
Phase 4.1 Global Iteration 0 | Checksum: 1dacd6e93

Time (s): cpu = 00:12:04 ; elapsed = 00:13:03 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5292 ; free virtual = 6365

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 946f3722

Time (s): cpu = 00:12:58 ; elapsed = 00:14:04 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5295 ; free virtual = 6369
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.173 | TNS=-12.5  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 183e0854b

Time (s): cpu = 00:12:58 ; elapsed = 00:14:09 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5295 ; free virtual = 6369

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 15b445e9d

Time (s): cpu = 00:13:15 ; elapsed = 00:14:23 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5292 ; free virtual = 6365
Phase 4.2.2 GlobIterForTiming | Checksum: 1a6e05021

Time (s): cpu = 00:13:15 ; elapsed = 00:14:29 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5376 ; free virtual = 6449
Phase 4.2 Global Iteration 1 | Checksum: 1a6e05021

Time (s): cpu = 00:13:15 ; elapsed = 00:14:30 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5376 ; free virtual = 6449

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 138690a7b

Time (s): cpu = 00:14:09 ; elapsed = 00:15:30 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.173 | TNS=-11.9  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 167a4f33b

Time (s): cpu = 00:14:09 ; elapsed = 00:15:33 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458
Phase 4 Rip-up And Reroute | Checksum: 167a4f33b

Time (s): cpu = 00:14:09 ; elapsed = 00:15:34 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1057f5b4e

Time (s): cpu = 00:14:36 ; elapsed = 00:15:51 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1fc15da86

Time (s): cpu = 00:14:36 ; elapsed = 00:15:54 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1fc15da86

Time (s): cpu = 00:14:36 ; elapsed = 00:15:54 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1817a136a

Time (s): cpu = 00:15:03 ; elapsed = 00:16:22 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=0.018  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 12298b490

Time (s): cpu = 00:15:03 ; elapsed = 00:16:22 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.0264 %
  Global Horizontal Routing Utilization  = 11.7333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X131Y103 -> INT_R_X131Y103
   INT_L_X118Y68 -> INT_L_X118Y68
   INT_L_X106Y60 -> INT_L_X106Y60
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X113Y204 -> INT_R_X113Y204
   INT_R_X135Y169 -> INT_R_X135Y169
   INT_R_X111Y167 -> INT_R_X111Y167
   INT_L_X138Y164 -> INT_L_X138Y164
   INT_L_X134Y161 -> INT_L_X134Y161
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y148 -> INT_L_X30Y148
Phase 8 Route finalize | Checksum: 19f2b36df

Time (s): cpu = 00:15:03 ; elapsed = 00:16:24 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19f2b36df

Time (s): cpu = 00:15:03 ; elapsed = 00:16:25 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5385 ; free virtual = 6458

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ddda03b0

Time (s): cpu = 00:15:28 ; elapsed = 00:16:46 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5374 ; free virtual = 6447

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=0.018  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1ddda03b0

Time (s): cpu = 00:15:28 ; elapsed = 00:16:47 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5374 ; free virtual = 6447
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:15:28 ; elapsed = 00:16:47 . Memory (MB): peak = 4349.270 ; gain = 537.742 ; free physical = 5374 ; free virtual = 6447
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:56 ; elapsed = 00:17:17 . Memory (MB): peak = 4349.270 ; gain = 556.410 ; free physical = 5374 ; free virtual = 6447
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 4349.273 ; gain = 0.000 ; free physical = 4733 ; free virtual = 6434
ERROR: [Common 17-141] Failed to write file content of LEDPLAY.xdef in zip archive.

    while executing
"write_checkpoint -force LEDPLAY_routed.dcp"
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 12:23:14 2016...

*** Running vivado
    with args -log LEDPLAY.vdi -applog -m64 -messageDb vivado.pb -mode batch -source LEDPLAY.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source LEDPLAY.tcl -notrace
Command: open_checkpoint LEDPLAY_placed.dcp
INFO: [Netlist 29-17] Analyzing 30887 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/gerstein/Xlinix/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'proc_clk/sysclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY.edf:8097848]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2851.172 ; gain = 927.348 ; free physical = 6228 ; free virtual = 7872
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY_early.xdc]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3133.641 ; gain = 282.469 ; free physical = 5952 ; free virtual = 7596
Restored from archive | CPU: 38.780000 secs | Memory: 237.285835 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3133.641 ; gain = 282.469 ; free physical = 5952 ; free virtual = 7596
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Project 1-484] Checkpoint was created with build 1056140
open_checkpoint: Time (s): cpu = 00:02:34 ; elapsed = 00:02:56 . Memory (MB): peak = 3133.641 ; gain = 2322.883 ; free physical = 6521 ; free virtual = 7600
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1f899ff54

Time (s): cpu = 00:03:17 ; elapsed = 00:03:38 . Memory (MB): peak = 3675.773 ; gain = 73.906 ; free physical = 5978 ; free virtual = 7058

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f899ff54

Time (s): cpu = 00:03:27 ; elapsed = 00:03:48 . Memory (MB): peak = 3675.777 ; gain = 73.910 ; free physical = 5969 ; free virtual = 7049

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f899ff54

Time (s): cpu = 00:03:28 ; elapsed = 00:03:50 . Memory (MB): peak = 3675.777 ; gain = 73.910 ; free physical = 5965 ; free virtual = 7044
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 149c07907

Time (s): cpu = 00:05:25 ; elapsed = 00:05:59 . Memory (MB): peak = 4133.805 ; gain = 531.938 ; free physical = 5519 ; free virtual = 6599
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0855| TNS=-1.86  | WHS=-0.414 | THS=-7.98e+03|

Phase 2 Router Initialization | Checksum: fb9ef9dd

Time (s): cpu = 00:06:02 ; elapsed = 00:06:39 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5455 ; free virtual = 6535

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc47cf2f

Time (s): cpu = 00:08:06 ; elapsed = 00:08:56 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5455 ; free virtual = 6535

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9388
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X64Y129/IMUX_L16
Overlapping nets: 2
	UL1/zzz[51].UZ/O1
	UL1/zzz[39].UZ/Q[0]
2. INT_R_X33Y186/IMUX1
Overlapping nets: 2
	UL1/zzz[40].UZ/etabin2[1].PE/pe2_sel[0]
	UL1/zzz[40].UZ/etabin2[0].PE/O3
3. INT_R_X123Y128/EE4BEG2
Overlapping nets: 2
	UL1/zzz[48].UZ/etabin2[3].etabin1[5].jet/O1
	UL1/zzz[27].UZ/track_eta[3]

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2615ecfd8

Time (s): cpu = 00:11:12 ; elapsed = 00:12:21 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5494 ; free virtual = 6574
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.193 | TNS=-33.1  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: ca9f5573

Time (s): cpu = 00:11:17 ; elapsed = 00:12:27 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5494 ; free virtual = 6574

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 125e96c7f

Time (s): cpu = 00:11:27 ; elapsed = 00:12:38 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5453 ; free virtual = 6533
Phase 4.1.2 GlobIterForTiming | Checksum: 1dacd6e93

Time (s): cpu = 00:11:36 ; elapsed = 00:12:49 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5454 ; free virtual = 6534
Phase 4.1 Global Iteration 0 | Checksum: 1dacd6e93

Time (s): cpu = 00:11:37 ; elapsed = 00:12:49 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5454 ; free virtual = 6533

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 946f3722

Time (s): cpu = 00:12:29 ; elapsed = 00:13:47 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6600
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.173 | TNS=-12.5  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 183e0854b

Time (s): cpu = 00:12:34 ; elapsed = 00:13:52 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6600

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 15b445e9d

Time (s): cpu = 00:12:44 ; elapsed = 00:14:04 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5472 ; free virtual = 6551
Phase 4.2.2 GlobIterForTiming | Checksum: 1a6e05021

Time (s): cpu = 00:12:49 ; elapsed = 00:14:10 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5534 ; free virtual = 6614
Phase 4.2 Global Iteration 1 | Checksum: 1a6e05021

Time (s): cpu = 00:12:50 ; elapsed = 00:14:10 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5534 ; free virtual = 6614

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 138690a7b

Time (s): cpu = 00:13:41 ; elapsed = 00:15:08 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5533 ; free virtual = 6613
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.173 | TNS=-11.9  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 167a4f33b

Time (s): cpu = 00:13:44 ; elapsed = 00:15:10 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612
Phase 4 Rip-up And Reroute | Checksum: 167a4f33b

Time (s): cpu = 00:13:44 ; elapsed = 00:15:11 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1057f5b4e

Time (s): cpu = 00:13:59 ; elapsed = 00:15:27 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1fc15da86

Time (s): cpu = 00:14:02 ; elapsed = 00:15:30 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1fc15da86

Time (s): cpu = 00:14:02 ; elapsed = 00:15:31 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1817a136a

Time (s): cpu = 00:14:25 ; elapsed = 00:15:56 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=0.018  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 12298b490

Time (s): cpu = 00:14:25 ; elapsed = 00:15:56 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.0264 %
  Global Horizontal Routing Utilization  = 11.7333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X131Y103 -> INT_R_X131Y103
   INT_L_X118Y68 -> INT_L_X118Y68
   INT_L_X106Y60 -> INT_L_X106Y60
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X113Y204 -> INT_R_X113Y204
   INT_R_X135Y169 -> INT_R_X135Y169
   INT_R_X111Y167 -> INT_R_X111Y167
   INT_L_X138Y164 -> INT_L_X138Y164
   INT_L_X134Y161 -> INT_L_X134Y161
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y148 -> INT_L_X30Y148
Phase 8 Route finalize | Checksum: 19f2b36df

Time (s): cpu = 00:14:27 ; elapsed = 00:15:58 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19f2b36df

Time (s): cpu = 00:14:27 ; elapsed = 00:15:59 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ddda03b0

Time (s): cpu = 00:14:44 ; elapsed = 00:16:17 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6599

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=0.018  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1ddda03b0

Time (s): cpu = 00:14:44 ; elapsed = 00:16:17 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6599
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:14:44 ; elapsed = 00:16:17 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6599
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:15 ; elapsed = 00:16:51 . Memory (MB): peak = 4180.805 ; gain = 1047.164 ; free physical = 5520 ; free virtual = 6599
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 4180.809 ; gain = 0.000 ; free physical = 4866 ; free virtual = 6588
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 4180.809 ; gain = 0.004 ; free physical = 5445 ; free virtual = 6593
INFO: [Coretcl 2-168] The results of DRC are in file /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY_drc_routed.rpt.
report_drc: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 4203.477 ; gain = 22.668 ; free physical = 5359 ; free virtual = 6506
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:01:58 ; elapsed = 00:02:11 . Memory (MB): peak = 4685.719 ; gain = 482.242 ; free physical = 4874 ; free virtual = 6022
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 4807.062 ; gain = 121.344 ; free physical = 4756 ; free virtual = 5904
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 13:02:01 2016...
