Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 21 16:46:07 2023
| Host         : Telops330 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_70_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_251_output_top_70
| Device       : 7k70tfbg676-1
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                              Instance                             |                           Module                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_251_output_top_70                                             |                                                     (top) |      26081 |      24032 |    1096 |  953 | 30002 |    101 |     26 |           20 |
|   (fir_251_output_top_70)                                         |                                                     (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   U1                                                              |                                        fir_251_output_top |      26081 |      24032 |    1096 |  953 | 30002 |    101 |     26 |           20 |
|     (U1)                                                          |                                        fir_251_output_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CLINK                                                         |                                                Clink_intf |        635 |        631 |       0 |    4 |  1024 |      4 |      1 |            0 |
|       CH0                                                         |                                                 CH0_CLINK |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                 CH0_CLINK_selectio_wiz_86 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CH1                                                         |                                              CH0_CLINK_75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                 CH0_CLINK_selectio_wiz_85 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CH2                                                         |                                              CH0_CLINK_76 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                    CH0_CLINK_selectio_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                                        |                                                CLINK_CTRL |        140 |        140 |       0 |    0 |   145 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                CLINK_CTRL |        132 |        132 |       0 |    0 |   139 |      0 |      0 |            0 |
|         U0A                                                       |                                            sync_resetn_83 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|         stretch_freset                                            |                                             gh_stretch_84 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|       FR                                                          |                                      axis64_frame_rate_77 |         68 |         68 |       0 |    0 |   155 |      0 |      0 |            0 |
|         (FR)                                                      |                                      axis64_frame_rate_77 |         65 |         65 |       0 |    0 |   153 |      0 |      0 |            0 |
|         reset                                                     |                                            sync_resetn_82 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       LB_ASYNC_FIFO                                               |                                      t_axi4_stream64_fifo |         50 |         47 |       0 |    3 |   105 |      1 |      1 |            0 |
|         (LB_ASYNC_FIFO)                                           |                                      t_axi4_stream64_fifo |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                   |                                 t_axi4_stream64_afifo_d16 |         49 |         46 |       0 |    3 |   104 |      1 |      1 |            0 |
|           U0                                                      |          t_axi4_stream64_afifo_d16_fifo_generator_v13_2_3 |         49 |         46 |       0 |    3 |   104 |      1 |      1 |            0 |
|       LB_FIFO                                                     |                      t_axi4_stream64_fifo__parameterized1 |         80 |         79 |       0 |    1 |   161 |      3 |      0 |            0 |
|         (LB_FIFO)                                                 |                      t_axi4_stream64_fifo__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst |                        t_axi4_stream64_sfifo_d1024_packet |         79 |         78 |       0 |    1 |   160 |      3 |      0 |            0 |
|           U0                                                      | t_axi4_stream64_sfifo_d1024_packet_fifo_generator_v13_2_3 |         79 |         78 |       0 |    1 |   160 |      3 |      0 |            0 |
|       LineFrame                                                   |                                               LineFraming |         88 |         88 |       0 |    0 |   259 |      0 |      0 |            0 |
|         (LineFrame)                                               |                                               LineFraming |         85 |         85 |       0 |    0 |   255 |      0 |      0 |            0 |
|         configvalid_sync                                          |                                            double_sync_80 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sreset_0                                                  |                                            sync_resetn_81 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       PHY                                                         |                                                 CLink_Phy |        209 |        209 |       0 |    0 |   199 |      0 |      0 |            0 |
|         (PHY)                                                     |                                                 CLink_Phy |        166 |        166 |       0 |    0 |   195 |      0 |      0 |            0 |
|         sync_SOFTRESET                                            |                                             sync_reset_78 |         42 |         42 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_cfg_valid                                            |                                            double_sync_79 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       clink_mmcm                                                  |                                             clink_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                      |                       clink_clk_wiz_clink_clk_wiz_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     GIGE_FB                                                       |                                               frameBuffer |       1614 |       1452 |       0 |  162 |  2042 |      3 |      2 |            0 |
|       CTRL                                                        |                                                   FB_CTRL |        106 |        106 |       0 |    0 |   187 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                   FB_CTRL |         97 |         97 |       0 |    0 |   185 |      0 |      0 |            0 |
|         U0A                                                       |                                            sync_resetn_74 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|       DM                                                          |                                         datamover_wrapper |       1091 |        930 |       0 |  161 |  1228 |      2 |      1 |            0 |
|         (DM)                                                      |                                         datamover_wrapper |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fb_datamover                                              |                                          axi_fb_datamover |       1082 |        921 |       0 |  161 |  1228 |      2 |      1 |            0 |
|           U0                                                      |                            axi_fb_datamover_axi_datamover |       1082 |        921 |       0 |  161 |  1228 |      2 |      1 |            0 |
|       DM_IN_FIFO                                                  |           t_axi4_stream64_fifo__parameterized3__xdcDup__1 |         42 |         41 |       0 |    1 |    57 |      1 |      1 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                 |                                t_axi4_stream64_sfifo_d128 |         42 |         41 |       0 |    1 |    57 |      1 |      1 |            0 |
|           U0                                                      |         t_axi4_stream64_sfifo_d128_fifo_generator_v13_2_3 |         42 |         41 |       0 |    1 |    57 |      1 |      1 |            0 |
|       FSM                                                         |                                                    FB_FSM |        228 |        228 |       0 |    0 |   256 |      0 |      0 |            0 |
|         (FSM)                                                     |                                                    FB_FSM |        215 |        215 |       0 |    0 |   250 |      0 |      0 |            0 |
|         dataout_waterlevel_sync                                   |                            double_sync__parameterized1_71 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_configvalid_sync                                       |                            double_sync__parameterized1_72 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                             sync_reset_73 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       READ_FR                                                     |                                    axis16_lite_frame_rate |         75 |         75 |       0 |    0 |   154 |      0 |      0 |            0 |
|         (READ_FR)                                                 |                                    axis16_lite_frame_rate |         73 |         73 |       0 |    0 |   152 |      0 |      0 |            0 |
|         reset                                                     |                                            sync_resetn_70 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SOF                                                         |                                     axis64_img_sof_output |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|         (SOF)                                                     |                                     axis64_img_sof_output |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U1                                                        |                                            sync_resetn_69 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       WRITE_FR                                                    |                                         axis64_frame_rate |         69 |         69 |       0 |    0 |   155 |      0 |      0 |            0 |
|         (WRITE_FR)                                                |                                         axis64_frame_rate |         66 |         66 |       0 |    0 |   153 |      0 |      0 |            0 |
|         reset                                                     |                                            sync_resetn_68 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     MB                                                            |                                                bd_wrapper |      14126 |      12735 |    1080 |  311 | 13175 |     70 |     13 |            5 |
|       core_wrapper_i                                              |                                              core_wrapper |      14126 |      12735 |    1080 |  311 | 13175 |     70 |     13 |            5 |
|         (core_wrapper_i)                                          |                                              core_wrapper |         62 |         62 |       0 |    0 |     0 |      0 |      0 |            0 |
|         core_i                                                    |                                                      core |      14064 |      12673 |    1080 |  311 | 13175 |     70 |     13 |            5 |
|           (core_i)                                                |                                                      core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           FB_MEMORY                                               |                                     FB_MEMORY_imp_18PW2K3 |       9389 |       8258 |     968 |  163 |  8757 |      6 |     12 |            0 |
|           MCU                                                     |                                            MCU_imp_N4RJ0G |       2533 |       2316 |      96 |  121 |  2385 |     64 |      0 |            5 |
|           axi_gpio_0                                              |                                         core_axi_gpio_0_0 |         33 |         33 |       0 |    0 |    36 |      0 |      0 |            0 |
|           axi_quad_spi_0                                          |                                     core_axi_quad_spi_0_0 |        423 |        405 |      16 |    2 |   602 |      0 |      1 |            0 |
|           axi_timer_0                                             |                                        core_axi_timer_0_0 |        294 |        294 |       0 |    0 |   241 |      0 |      0 |            0 |
|           axi_uart_storage                                        |                                   core_axi_uart_storage_0 |        357 |        345 |       0 |   12 |   305 |      0 |      0 |            0 |
|           clk_wiz_0                                               |                                          core_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           clk_wiz_1                                               |                                          core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fpga_comm_uart                                          |                                     core_fpga_comm_uart_0 |        358 |        346 |       0 |   12 |   305 |      0 |      0 |            0 |
|           gnd                                                     |                                                core_gnd_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           microblaze_0_axi_periph                                 |                            core_microblaze_0_axi_periph_0 |        400 |        400 |       0 |    0 |   137 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                                   |                              core_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           proc_sys_reset_1                                        |                                   core_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |    39 |      0 |      0 |            0 |
|           xadc_wiz_0                                              |                                         core_xadc_wiz_0_0 |        260 |        260 |       0 |    0 |   368 |      0 |      0 |            0 |
|     MGT                                                           |                                    mgt_wrapper_data_video |       1014 |        878 |       0 |  136 |  2113 |      3 |      0 |            0 |
|       (MGT)                                                       |                                    mgt_wrapper_data_video |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       MGTS                                                        |                                      mgt_block_data_video |        839 |        709 |       0 |  130 |  1709 |      1 |      0 |            0 |
|         (MGTS)                                                    |                                      mgt_block_data_video |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA                                                      |                                                  data_mgt |        750 |        621 |       0 |  129 |  1412 |      1 |      0 |            0 |
|           inst                                                    |                                    data_mgt_data_mgt_core |        750 |        621 |       0 |  129 |  1412 |      1 |      0 |            0 |
|         DATA_CLOCK                                                |                                     data_mgt_clock_module |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_COMMON                                               |                                data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                           data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                          |                              data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|           U1                                                      |                         data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|         U3                                                        |                                                  MGT_CTRL |         85 |         85 |       0 |    0 |   281 |      0 |      0 |            0 |
|           (U3)                                                    |                                                  MGT_CTRL |         84 |         84 |       0 |    0 |   143 |      0 |      0 |            0 |
|           core_sync                                               |                                        double_sync_vector |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|           data_loopback_sync                                      |                        double_sync_vector__parameterized2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                       |                                            double_sync_65 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pll_sync                                                |                                     double_sync_vector_66 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|           sync_resetn_inst                                        |                                            sync_resetn_67 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U5                                                          |                                                  mgt_init |         18 |         18 |       0 |    0 |    20 |      0 |      0 |            0 |
|       gen_mgt_1ch.U1                                              |                   t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         77 |         74 |       0 |    3 |   192 |      1 |      0 |            0 |
|         (gen_mgt_1ch.U1)                                          |                   t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d512.fwft_afifo_wr34_rd68_d512_inst        |                                 fwft_afifo_wr34_rd68_d512 |         74 |         71 |       0 |    3 |   191 |      1 |      0 |            0 |
|           U0                                                      |          fwft_afifo_wr34_rd68_d512_fifo_generator_v13_2_3 |         74 |         71 |       0 |    3 |   191 |      1 |      0 |            0 |
|       gen_mgt_1ch.U3                                              |                              t_axi4_stream_wr32_rd64_fifo |         79 |         76 |       0 |    3 |   192 |      1 |      0 |            0 |
|         (gen_mgt_1ch.U3)                                          |                              t_axi4_stream_wr32_rd64_fifo |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d512.fwft_afifo_wr34_rd68_d512_inst        |                            fwft_afifo_wr34_rd68_d512_HD26 |         76 |         73 |       0 |    3 |   191 |      1 |      0 |            0 |
|           U0                                                      |     fwft_afifo_wr34_rd68_d512_fifo_generator_v13_2_3_HD27 |         76 |         73 |       0 |    3 |   191 |      1 |      0 |            0 |
|     PLEORA                                                        |                                               pleora_intf |        197 |        197 |       0 |    0 |   273 |      0 |      0 |            2 |
|       CTRL                                                        |                                               PLEORA_CTRL |         49 |         49 |       0 |    0 |   140 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                               PLEORA_CTRL |         46 |         46 |       0 |    0 |   138 |      0 |      0 |            0 |
|         U0A                                                       |                                            sync_resetn_64 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       PHY                                                         |                                            GIGE_CLINK_PHY |        148 |        148 |       0 |    0 |   114 |      0 |      0 |            2 |
|         (PHY)                                                     |                                            GIGE_CLINK_PHY |        145 |        145 |       0 |    0 |   110 |      0 |      0 |            2 |
|         U0                                                        |                                            double_sync_62 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_RESET_GIGE                                           |                                             sync_reset_63 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SYNC                                                        |                                            GIGE_SYNC_INTF |          0 |          0 |       0 |    0 |    19 |      0 |      0 |            0 |
|     SDI                                                           |                                                sdi_output |       8484 |       8128 |      16 |  340 | 11373 |     21 |     10 |           13 |
|       (SDI)                                                       |                                                sdi_output |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       AGC_inst                                                    |                                                       AGC |        369 |        369 |       0 |    0 |   668 |      1 |      0 |            0 |
|         U1                                                        |                                                  AGC_Ctrl |        172 |        172 |       0 |    0 |   125 |      0 |      0 |            0 |
|           (U1)                                                    |                                                  AGC_Ctrl |        170 |        170 |       0 |    0 |   117 |      0 |      0 |            0 |
|           U0                                                      |                                            double_sync_58 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U0A                                                     |                                            sync_resetn_59 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           stretch_freset                                          |                                                gh_stretch |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2                                                        |                                                AGC_CUMSUM |        144 |        144 |       0 |    0 |   394 |      0 |      0 |            0 |
|           (U2)                                                    |                                                AGC_CUMSUM |        133 |        133 |       0 |    0 |   388 |      0 |      0 |            0 |
|           sreset_data_gen                                         |                                             sync_reset_55 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync_clearmem                                           |                                            double_sync_56 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync_new_config_flag                                    |                                            double_sync_57 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                                        |                                        histogram_axis_tmi |         53 |         53 |       0 |    0 |   149 |      1 |      0 |            0 |
|           histogram_axis_tmi_struct                               |                                 histogram_axis_tmi_struct |         53 |         53 |       0 |    0 |   149 |      1 |      0 |            0 |
|       BF_SYNC                                                     |                                            Bad_Frame_Sync |        137 |        137 |       0 |    0 |    35 |      0 |      0 |            0 |
|         (BF_SYNC)                                                 |                                            Bad_Frame_Sync |        133 |        133 |       0 |    0 |    33 |      0 |      0 |            0 |
|         reset                                                     |                                            sync_resetn_61 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       CMAP                                                        |                                              colormap_top |       1670 |       1538 |       0 |  132 |  3031 |      5 |      0 |            2 |
|         U1                                                        |                                             color_map_mem |         41 |         41 |       0 |    0 |    51 |      5 |      0 |            0 |
|           U2                                                      |                                          native_to_axis32 |          2 |          2 |       0 |    0 |    23 |      0 |      0 |            0 |
|           U5                                                      |                                         colormap_mem_wrap |         39 |         39 |       0 |    0 |    28 |      5 |      0 |            0 |
|         U2                                                        |                                                  X_to_Add |       1629 |       1497 |       0 |  132 |  2980 |      0 |      0 |            2 |
|           U1                                                      |                                           axis_fp32tofi16 |        138 |        136 |       0 |    2 |   221 |      0 |      0 |            0 |
|           U2                                                      |                                            fp32_axis_mult |        152 |        126 |       0 |   26 |   346 |      0 |      0 |            2 |
|           U3                                                      |                                           axis_fi16tofp32 |         87 |         86 |       0 |    1 |   180 |      0 |      0 |            0 |
|           U4                                                      |                                axis_fi32tofp32__xdcDup__1 |        205 |        187 |       0 |   18 |   340 |      0 |      0 |            0 |
|           U5                                                      |                                          fp32_axis_divide |        841 |        774 |       0 |   67 |  1537 |      0 |      0 |            0 |
|           U6                                                      |                                             fi16_axis_min |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|           U8                                                      |                                           axis_fi32tofp32 |        205 |        187 |       0 |   18 |   340 |      0 |      0 |            0 |
|       CTRL                                                        |                                                  SDI_ctrl |        815 |        815 |       0 |    0 |   563 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                  SDI_ctrl |        570 |        570 |       0 |    0 |   559 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                             sync_reset_15 |        244 |        244 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_mb_cfg                                               |                                               double_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       DM                                                          |                                     sdi_datamover_wrapper |       1011 |        861 |       0 |  150 |  1154 |      0 |      0 |            0 |
|         (DM)                                                      |                                     sdi_datamover_wrapper |         13 |         13 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fb_datamover                                              |                                      axi_sdi_fb_datamover |        998 |        848 |       0 |  150 |  1154 |      0 |      0 |            0 |
|           U0                                                      |                        axi_sdi_fb_datamover_axi_datamover |        998 |        848 |       0 |  150 |  1154 |      0 |      0 |            0 |
|       DM_IN_FIFO                                                  |                      t_axi4_stream64_fifo__parameterized3 |         41 |         40 |       0 |    1 |    57 |      1 |      1 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                 |                            t_axi4_stream64_sfifo_d128_HD2 |         41 |         40 |       0 |    1 |    57 |      1 |      1 |            0 |
|           U0                                                      |     t_axi4_stream64_sfifo_d128_fifo_generator_v13_2_3_HD3 |         41 |         40 |       0 |    1 |    57 |      1 |      1 |            0 |
|       FSM                                                         |                                                FB_SDI_FSM |        297 |        297 |       0 |    0 |   237 |      0 |      0 |            2 |
|         (FSM)                                                     |                                                FB_SDI_FSM |        156 |        156 |       0 |    0 |   229 |      0 |      0 |            2 |
|         fb_configvalid_sync                                       |                            double_sync__parameterized1_11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_read_pause_sync                                        |                            double_sync__parameterized1_12 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_y_flip_sync                                            |                            double_sync__parameterized1_13 |         78 |         78 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                             sync_reset_14 |         51 |         51 |       0 |    0 |     2 |      0 |      0 |            0 |
|       GTX_FIFO                                                    |                                      t_axi4_stream32_fifo |         89 |         87 |       0 |    2 |   208 |      4 |      0 |            0 |
|         (GTX_FIFO)                                                |                                      t_axi4_stream32_fifo |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_d4096.t_axi4_stream32_afifo_d4096_inst               |                               t_axi4_stream32_afifo_d4096 |         84 |         82 |       0 |    2 |   208 |      4 |      0 |            0 |
|           U0                                                      |        t_axi4_stream32_afifo_d4096_fifo_generator_v13_2_3 |         84 |         82 |       0 |    2 |   208 |      4 |      0 |            0 |
|       OUTPUT_GEN                                                  |                                               k7_sdi_rxtx |       1777 |       1760 |       0 |   17 |  1261 |      1 |      4 |            0 |
|         (OUTPUT_GEN)                                              |                                               k7_sdi_rxtx |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         SDI                                                       |                                    x7gtx_sdi_rxtx_wrapper |       1500 |       1484 |       0 |   16 |  1056 |      0 |      0 |            0 |
|           (SDI)                                                   |                                    x7gtx_sdi_rxtx_wrapper |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|           GTX_CTRL                                                |                                         x7gtx_sdi_control |        934 |        929 |       0 |    5 |   474 |      0 |      0 |            0 |
|           SDIRXTX                                                 |                                                 smpte_sdi |        564 |        553 |       0 |   11 |   572 |      0 |      0 |            0 |
|         VIDGEN                                                    |                                                multigenHD |        277 |        276 |       0 |    1 |   204 |      1 |      4 |            0 |
|           (VIDGEN)                                                |                                                multigenHD |          0 |          0 |       0 |    0 |    49 |      0 |      0 |            0 |
|           HORZ                                                    |                                           multigenHD_horz |         76 |         76 |       0 |    0 |    12 |      0 |      1 |            0 |
|           OUTGEN                                                  |                                         multigenHD_output |        139 |        138 |       0 |    1 |   132 |      1 |      2 |            0 |
|           VERT                                                    |                                           multigenHD_vert |         66 |         66 |       0 |    0 |    11 |      0 |      1 |            0 |
|       READ_FR                                                     |                                         axis32_frame_rate |         72 |         72 |       0 |    0 |   154 |      0 |      0 |            0 |
|         (READ_FR)                                                 |                                         axis32_frame_rate |         69 |         69 |       0 |    0 |   152 |      0 |      0 |            0 |
|         reset                                                     |                                             sync_resetn_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SCALER                                                      |                                      video_scaler_wrapper |       1862 |       1813 |      16 |   33 |  3179 |      8 |      4 |            9 |
|         (SCALER)                                                  |                                      video_scaler_wrapper |         46 |         46 |       0 |    0 |    50 |      0 |      0 |            0 |
|         U1                                                        |                                                v_scaler_0 |       1814 |       1765 |      16 |   33 |  3127 |      8 |      4 |            9 |
|           U0                                                      |                        v_scaler_0v_scaler__parameterized0 |       1814 |       1765 |      16 |   33 |  3127 |      8 |      4 |            9 |
|         reset                                                     |                                             sync_resetn_8 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SDI_GTX                                                     |                                         k7gtx_sdi_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (SDI_GTX)                                                 |                                         k7gtx_sdi_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         gt0_k7gtx_sdi_wrapper_i                                   |                                      k7gtx_sdi_wrapper_GT |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|       SOF                                                         |                     axis64_img_sof_output__parameterized1 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|         (SOF)                                                     |                     axis64_img_sof_output__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                                        |                                             sync_resetn_7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                                          |                                               hdr_manager |         76 |         76 |       0 |    0 |   140 |      0 |      0 |            0 |
|         (U1)                                                      |                                               hdr_manager |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         REG                                                       |                                                axis64_reg |         76 |         76 |       0 |    0 |   137 |      0 |      0 |            0 |
|           (REG)                                                   |                                                axis64_reg |         73 |         73 |       0 |    0 |   135 |      0 |      0 |            0 |
|           U0                                                      |                                              sync_reset_6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                                        |                                             sync_resetn_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                                          |                                        video_data_handler |         27 |         27 |       0 |    0 |    13 |      0 |      0 |            0 |
|         (U2)                                                      |                                        video_data_handler |         14 |         14 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U2                                                        |                                      video_ehdri_selector |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|           U1                                                      |                                            video_ehdri_SM |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U3                                                        |                                              video_freeze |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|           U1                                                      |                                           video_freeze_SM |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U4                                                        |                                 video_fwposition_selector |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|           U1                                                      |                                       video_fwposition_SM |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       U3                                                          |                                     axis64_hder_extractor |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|         (U3)                                                      |                                     axis64_hder_extractor |         25 |         25 |       0 |    0 |    45 |      0 |      0 |            0 |
|         r0                                                        |                                             sync_reset_60 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3__0                                                       |                                  axis64_hder_extractor__1 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                                          |                                         gtx_reset_process |          5 |          3 |       0 |    2 |    16 |      0 |      0 |            0 |
|       U6                                                          |                              t_axi4_stream_wr32_rd16_fifo |         78 |         75 |       0 |    3 |   190 |      0 |      1 |            0 |
|         (U6)                                                      |                              t_axi4_stream_wr32_rd16_fifo |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_wr64_rd16_d256.fwft_afifo_wr36_rd18_d256_inst        |                                 fwft_afifo_wr36_rd18_d256 |         75 |         72 |       0 |    3 |   190 |      0 |      1 |            0 |
|           U0                                                      |          fwft_afifo_wr36_rd18_d256_fifo_generator_v13_2_3 |         75 |         72 |       0 |    3 |   190 |      0 |      1 |            0 |
|       U9                                                          |                                                 decimator |         88 |         88 |       0 |    0 |   262 |      1 |      0 |            0 |
|         g0.U4                                                     |                                             row_decimator |         20 |         20 |       0 |    0 |   160 |      0 |      0 |            0 |
|           (g0.U4)                                                 |                                             row_decimator |         16 |         16 |       0 |    0 |   156 |      0 |      0 |            0 |
|           U1                                                      |                             double_sync__parameterized1_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U2                                                      |                                              sync_reset_1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         g1.U2                                                     |                                          column_decimator |         68 |         68 |       0 |    0 |   102 |      1 |      0 |            0 |
|           (g1.U2)                                                 |                                          column_decimator |         37 |         37 |       0 |    0 |    68 |      0 |      0 |            0 |
|           U1                                                      |                                                sync_reset |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U2                                                      |                               double_sync__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U5                                                      |              t_axi4_stream_wr32_rd64_fifo__parameterized2 |         30 |         30 |       0 |    0 |    30 |      1 |      0 |            0 |
|       WRITE_FR                                                    |                         axis64_frame_rate__parameterized2 |         78 |         78 |       0 |    0 |   154 |      0 |      0 |            0 |
|         (WRITE_FR)                                                |                         axis64_frame_rate__parameterized2 |         75 |         75 |       0 |    0 |   152 |      0 |      0 |            0 |
|         reset                                                     |                                               sync_resetn |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U1                                                            |                                            axis64_fanout2 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |            0 |
|       (U1)                                                        |                                            axis64_fanout2 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                                          |                                         ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst                                                      |                   ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           broadcaster_core                                        |           ip_axis64_fanout2_axis_broadcaster_v1_1_17_core |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
+-------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


