module top_module(
    input clk,
    input areset,   
    input j,
    input k,
    output out);  

  
    parameter OFF = 0, ON = 1;
    reg pres_state, next_state;

    // State update with asynchronous reset
    always @(posedge clk or posedge areset) begin
        if (areset)
            pres_state <= OFF;
        else
            pres_state <= next_state;
    end

    // Next-state logic
    always @(*) begin
        case (state)
            OFF: next_state = (j) ? ON : OFF;
            ON:  next_state = (k) ? OFF : ON;
        endcase
    end

    
    assign out = (state == ON); // Output logic (Moore machine â†’ output depends only on state)
  

endmodule
