

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size d666560c830934f3dbec67cf975eacf1  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5565b8ddb49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_32/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de3270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de3500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de3790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de3a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de3cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de3f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de41d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de4460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de46e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de4960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de4be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de4e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de50e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de5360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de55e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5565b8de5860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de5a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de5ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de5ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de60e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de6fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de71e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de7400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de7620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de7840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5565b8de7a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907e380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b8dea900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b8dea920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b8dea904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5565b907f0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff47750590..

GPGPU-Sim PTX: cudaLaunch for 0x0x5565b8ddb49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 40454
gpu_sim_insn = 44163072
gpu_ipc =    1091.6862
gpu_tot_sim_cycle = 40454
gpu_tot_sim_insn = 44163072
gpu_tot_ipc =    1091.6862
gpu_tot_issued_cta = 196
gpu_occupancy = 12.3160% 
gpu_tot_occupancy = 12.3160% 
max_total_param_size = 0
gpu_stall_dramfull = 51857
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.1628
partiton_level_parallism_total  =      12.1628
partiton_level_parallism_util =      16.9409
partiton_level_parallism_util_total  =      16.9409
L2_BW  =     440.5836 GB/Sec
L2_BW_total  =     440.5836 GB/Sec
gpu_total_sim_rate=220815

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[1]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 458
	L1D_cache_core[2]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[3]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[4]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[5]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 224
	L1D_cache_core[6]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 375
	L1D_cache_core[7]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 577
	L1D_cache_core[8]: Access = 7680, Miss = 7168, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 707
	L1D_cache_core[9]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[10]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 332
	L1D_cache_core[11]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[12]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[13]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[14]: Access = 7680, Miss = 7168, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 459
	L1D_cache_core[15]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[16]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[33]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[34]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 431
	L1D_cache_core[35]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 840
	L1D_cache_core[36]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 971
	L1D_cache_core[37]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[38]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 617
	L1D_cache_core[39]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[40]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 852
	L1D_cache_core[41]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 484
	L1D_cache_core[42]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 753
	L1D_cache_core[43]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1126
	L1D_cache_core[44]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[45]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 585
	L1D_cache_core[46]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 657
	L1D_cache_core[47]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 778
	L1D_cache_core[48]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 492
	L1D_cache_core[49]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[50]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[51]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[52]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1015
	L1D_cache_core[53]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 606
	L1D_cache_core[54]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[55]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1017
	L1D_cache_core[56]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 854
	L1D_cache_core[57]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 889
	L1D_cache_core[58]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[59]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[60]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[61]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[62]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1310
	L1D_cache_core[63]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[64]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 731
	L1D_cache_core[65]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 563
	L1D_cache_core[66]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 593
	L1D_cache_core[67]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1059
	L1D_cache_core[68]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 858
	L1D_cache_core[69]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876
	L1D_cache_core[70]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1023
	L1D_cache_core[71]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1070
	L1D_cache_core[72]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 951
	L1D_cache_core[73]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 534
	L1D_cache_core[74]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 681
	L1D_cache_core[75]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[76]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660
	L1D_cache_core[77]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 846
	L1D_cache_core[78]: Access = 7680, Miss = 7424, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[79]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 663
	L1D_total_cache_accesses = 501760
	L1D_total_cache_misses = 492032
	L1D_total_cache_miss_rate = 0.9806
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 42489
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 100352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42489
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1812, 1812, 1812, 1812, 1812, 1812, 1812, 1812, 
gpgpu_n_tot_thrd_icount = 45576192
gpgpu_n_tot_w_icount = 1424256
gpgpu_n_stall_shd_mem = 692239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90624
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 200704
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 2809856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 188160
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 504079
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3198313	W0_Idle:1280035	W0_Scoreboard:3484272	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:15680	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1404928
single_issue_nums: WS0:355152	WS1:355152	WS2:355152	WS3:355152	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 724992 {8:90624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3624960 {40:90624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 3905 
max_icnt2mem_latency = 3741 
maxmrqlatency = 2937 
max_icnt2sh_latency = 721 
averagemflatency = 729 
avg_icnt2mem_latency = 481 
avg_mrq_latency = 132 
avg_icnt2sh_latency = 35 
mrq_lat_table:16005 	7303 	5212 	5351 	12673 	12421 	8571 	8093 	7400 	4882 	1403 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75896 	136040 	158256 	111270 	10570 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	52191 	54689 	55965 	65980 	64188 	150080 	40066 	8873 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	190270 	54585 	49282 	53245 	57505 	53951 	26632 	5626 	936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	19 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        80        80        80        72        80        80        64        64        64        64        64        16        16        10        10 
dram[1]:        64        80        80        80        72        80        80        64        64        64        64        64        16        16         8        12 
dram[2]:        64        80        80        80        72        64        80        64        64        64        64        64        16        16         6         8 
dram[3]:        64        80        80        80        72        64        80        64        64        64        64        64        16        16         6         8 
dram[4]:        72        72        88        72        80        72        64        72        64        64        64        64        16        16        12         8 
dram[5]:        72        72        88        72        75        72        64        72        64        64        64        64        16        16        10         8 
dram[6]:        72        72        88        64        80        72        72        72        64        64        64        64        16        16         4         8 
dram[7]:        72        72        88        64        80        72        64        72        64        64        64        64        16        16         4         8 
dram[8]:        72        72        88        72        72        72        80        64        64        64        64        64        16        16         8         6 
dram[9]:        72        72        88        72        72        64        80        64        64        64        64        64        16        16         8         6 
dram[10]:        72        72        88        72        72        72        80        64        64        64        64        64        16        16         6         8 
dram[11]:        72        72        88        72        72        72        80        72        64        64        64        64        16        16         6         8 
dram[12]:        72        72        96        72        72        72        88        64        64        64        64        64        16        16         8         6 
dram[13]:        72        72        96        72        72        64        88        64        64        64        64        64        16        16         8         6 
dram[14]:        72        72        96        72        80        72        88        64        64        64        64        64        16        16         8         6 
dram[15]:        72        72        96        72        72        64        88        64        64        64        64        64        16        16         8         6 
dram[16]:        64        64        72        66        72        64        64        88        64        64        64        64        16        16         8         8 
dram[17]:        64        72        64        64        72        64        64        88        64        64        64        64        16        16         8         9 
dram[18]:        64        64        64        72        72        64        64        64        64        64        64        64        16        16         6        12 
dram[19]:        64        64        72        72        72        64        64        64        64        64        64        64        16        16         6        12 
dram[20]:        64        64        72        88        64        80        64        88        64        64        64        64        16        16         7         8 
dram[21]:        64        64        72        88        64        73        64        88        64        64        64        64        16        16        10         8 
dram[22]:        64        64        72        88        64        80        64        88        64        64        64        64        16        16        10         6 
dram[23]:        64        64        72        88        64        80        64        88        64        64        64        64        16        16         8         6 
dram[24]:        64        64        64        72        64        64        64        72        64        64        64        64        16        16         8         8 
dram[25]:        64        64        64        72        64        72        64        72        64        64        64        64        16        16         8         8 
dram[26]:        64        64        64        72        64        72        64        72        64        64        64        64        16        16         8         6 
dram[27]:        64        64        64        72        64        64        64        72        64        64        64        64        16        16         8         6 
dram[28]:        64        64        64        80        64        72        64        80        64        64        64        64        16        16         6         6 
dram[29]:        64        64        64        72        72        72        64        80        64        64        64        64        16        16        10         8 
dram[30]:        64        64        64        80        72        72        64        80        64        64        64        64        16        16         6         6 
dram[31]:        64        64        64        72        64        72        64        80        64        64        64        64        16        16         7         6 
maximum service time to same row:
dram[0]:     17526     18549     14905     14439     14190     17910     16892     14114     18876     14206     16585     16802     17363     19323     24120     19697 
dram[1]:     17508     18557     14806     14495     14206     17903     16897     14027     18882     14107     16577     16851     17345     19292     24112     19721 
dram[2]:     17464     18465     14770     14454     14196     13731     16965     14056     17363     14124     16680     16843     17140     19339     24160     19689 
dram[3]:     17460     18463     14882     14503     14215     13693     16975     14087     17370     17249     16666     16786     17133     19283     24152     19713 
dram[4]:     17199     18619     17980     14460     14158     18042     13866     16538     14003     13492     16686     16751     16992     19331     25754     19679 
dram[5]:     17195     18625     17988     14488     14183     18051     13988     16538     14022     13562     16634     16743     17022     19315     25766     19657 
dram[6]:     16914     18558     17835     13966     17462     14560     14035     16435     14044     17038     16609     16810     13963     19307     25589     19748 
dram[7]:     16902     18567     17825     13945     17469     14530     13972     16411     14040     17014     16645     16835     13989     19299     25609     20266 
dram[8]:     17526     19082     17607     14327     17936     14209     19025     14203     14146     18082     16726     16918     15920     19404     25589     25412 
dram[9]:     17517     19093     17619     14359     17947     14127     19031     14112     14129     18074     16710     16953     15928     19359     25580     25405 
dram[10]:     18208     19085     17727     14335     17798     18576     18585     14128     14079     17983     16774     16906     16132     19390     25337     25403 
dram[11]:     18196     19076     17735     14371     17806     18558     18593     16648     14055     17975     16783     16874     13678     19347     25333     25391 
dram[12]:     17301     18124     18029     18047     18241     14217     18626     14083     14106     17425     16794     16859     13224     19382     25766     20024 
dram[13]:     17310     18112     18036     18055     18244     14180     18638     14140     14163     17433     16734     16945     13254     19396     25758     20038 
dram[14]:     17294     18036     17937     17956     17981     18440     19254     13683     14130     14246     16766     16898     13571     19375     25815     20069 
dram[15]:     17281     18029     17944     17966     17987     18429     19227     13767     14171     14275     16715     16926     13666     19366     25807     20032 
dram[16]:     13538     13890     14109     13957     18750     13109     13837     17610     17954     18553     16328     16573     17597     19451     20295     24469 
dram[17]:     13490     13769     14063     14034     18761     13102     13941     17604     17940     18537     16320     16640     17589     19420     20227     24650 
dram[18]:     17554     13018     14185     13985     19026     13538     13818     13835     17985     18586     16449     16629     17657     19467     20206     24421 
dram[19]:     17540     12998     14204     14057     19033     13544     13923     13751     17972     18597     16425     16552     17649     19411     20235     24426 
dram[20]:     13615     17252     17351     18060     18848     14195     14179     17999     17718     17594     16380     16541     17937     19459     23068     19906 
dram[21]:     13596     17241     17353     18069     18841     14158     14112     17982     17708     17597     16348     16525     17945     19443     23060     19886 
dram[22]:     13517     17247     17463     18074     18691     14147     14033     17831     17976     17600     16404     16596     17859     19435     20302     19873 
dram[23]:     13482     17243     17473     18080     18670     14195     14057     17825     17968     17601     16340     16610     17854     19427     20327     19853 
dram[24]:     17570     17198     17533     17623     17211     14355     18538     19020     17598     18909     16466     16702     17281     19083     20131     25131 
dram[25]:     17554     17192     17541     17631     17212     14278     18546     19011     17587     18906     16457     16734     17302     19091     20086     25123 
dram[26]:     17672     17133     17826     17606     17417     14230     18053     19280     17812     19018     16620     16770     17181     19506     19070     24770 
dram[27]:     17676     17129     17829     17613     17432     14204     18064     19273     17806     19023     16569     16692     17151     19474     19078     24762 
dram[28]:     17629     14047     17056     17237     18809     18561     14396     19691     19317     18670     16601     16662     17362     19498     22447     23967 
dram[29]:     17626     14071     17039     17222     18807     18568     14403     19703     19315     18675     16497     16678     17385     19545     22439     23959 
dram[30]:     17547     14018     16908     17447     18800     18277     14360     19840     19358     18603     16530     16758     17284     19537     22483     24362 
dram[31]:     17532     13994     16889     17417     18786     18271     14351     19850     18298     18618     16477     16726     17262     19522     22475     24354 
average row accesses per activate:
dram[0]:  4.046512  4.820513  4.318182  4.585366  4.564103  4.523809  5.000000  5.764706  5.894737  5.725000  5.600000  5.219512  3.222222  2.809524  2.390244  2.944444 
dram[1]:  4.142857  5.371428  4.585366  4.947369  4.684210  4.634146  4.682927  5.600000  6.054054  5.227273  6.054054  5.095238  3.052632  2.681818  2.450000  3.312500 
dram[2]:  4.142857  4.800000  4.634146  4.428571  4.918919  5.166667  5.485714  5.351351  5.600000  6.052631  6.054054  5.181818  3.257143  2.761905  2.648649  3.187500 
dram[3]:  3.954545  4.682927  4.523809  4.325582  5.055555  5.027027  5.647059  5.823529  5.600000  5.750000  6.054054  5.090909  3.081081  2.829268  2.722222  3.290323 
dram[4]:  4.487805  3.875000  4.355556  3.954545  4.585366  4.810811  5.470588  4.523809  5.609756  6.270270  5.500000  4.739130  3.027027  2.974359  2.864865  2.941176 
dram[5]:  4.181818  3.875000  4.217391  4.142857  4.177778  5.393939  5.529412  4.222222  5.609756  6.628572  5.365854  5.136364  3.111111  3.052632  2.717949  3.225806 
dram[6]:  4.133333  4.181818  4.347826  4.300000  4.476191  4.350000  5.371428  4.523809  6.108108  5.756098  5.692307  4.822222  3.128205  2.947368  2.363636  3.029412 
dram[7]:  4.227273  3.875000  4.400000  4.300000  4.700000  4.631579  5.371428  4.418605  6.457143  5.571429  6.000000  5.209302  3.050000  3.027027  2.418605  2.971429 
dram[8]:  4.810811  4.042553  3.959184  4.044445  4.810811  4.390244  5.428571  4.133333  6.333333  6.457143  5.209302  5.837838  3.687500  3.081081  2.684211  2.615385 
dram[9]:  4.810811  3.937500  4.041667  4.439024  4.684210  4.525000  5.937500  4.325582  6.162162  6.457143  4.977778  6.000000  3.575758  3.257143  2.756757  2.615385 
dram[10]:  4.684210  3.875000  4.750000  4.684210  4.615385  3.791667  5.937500  4.272727  5.395349  6.052631  5.333333  5.538462  2.900000  3.081081  2.736842  3.225806 
dram[11]:  4.450000  3.957447  4.634146  4.238095  4.500000  3.791667  5.937500  4.476191  5.272727  6.969697  5.600000  5.400000  3.052632  3.257143  2.810811  3.225806 
dram[12]:  4.684210  4.181818  4.975610  4.285714  4.666667  3.977778  5.100000  4.585366  5.658536  6.764706  4.790698  5.333333  3.105263  2.945946  2.736842  2.848485 
dram[13]:  4.045455  4.088889  4.636364  3.913043  4.333333  3.976744  5.230769  4.000000  5.800000  7.419355  5.024390  5.333333  2.950000  2.868421  2.476191  2.685714 
dram[14]:  4.139535  4.227273  4.744186  4.090909  5.027027  4.285714  5.882353  4.272727  5.380952  7.062500  4.837209  5.400000  3.073171  3.393939  2.736842  2.823529 
dram[15]:  4.564103  4.133333  4.636364  4.186047  4.756757  4.095238  5.128205  4.318182  5.255814  7.793103  4.521739  5.621622  3.073171  3.612903  2.418605  2.909091 
dram[16]:  4.186047  3.510204  4.564103  4.454545  4.410256  5.052631  5.548387  4.790698  7.062500  6.000000  5.650000  5.086957  2.871795  3.529412  2.700000  2.702703 
dram[17]:  4.139535  3.529412  4.450000  4.454545  4.526316  4.363636  5.483871  5.421052  6.647059  5.560976  5.302326  4.775510  3.000000  3.157895  2.700000  2.631579 
dram[18]:  4.046512  3.772727  4.512821  4.363636  4.190476  4.127660  4.243902  5.333333  7.125000  6.105263  4.680851  4.893617  2.829268  3.189189  2.585366  2.756757 
dram[19]:  4.461538  3.952381  4.756757  4.363636  4.341464  4.127660  4.350000  4.952381  6.514286  6.270270  4.888889  4.791667  2.829268  3.371428  2.650000  2.631579 
dram[20]:  4.000000  4.097561  4.390244  4.355556  3.906977  4.666667  5.500000  5.024390  5.948718  6.333333  4.800000  4.956522  3.235294  3.388889  2.409091  2.722222 
dram[21]:  4.093023  4.200000  4.238095  4.191489  3.906977  4.558139  5.562500  5.150000  6.105263  6.333333  5.400000  5.159091  3.142857  3.542857  2.789474  2.722222 
dram[22]:  4.944445  3.906977  3.913043  4.619048  3.772727  4.212766  5.612903  5.666667  6.270270  6.108108  5.190476  5.181818  3.052632  3.297297  2.585366  2.487805 
dram[23]:  4.564103  3.906977  4.000000  4.850000  3.952381  4.604651  5.437500  4.533333  8.000000  5.512195  5.500000  5.560976  3.052632  3.297297  2.585366  2.487805 
dram[24]:  4.500000  3.739130  4.190476  4.341464  4.150000  4.594594  5.176471  4.380952  5.512195  6.216216  4.954545  5.609756  3.314286  2.894737  2.810811  2.971429 
dram[25]:  4.390244  3.739130  4.512821  4.238095  4.256410  5.085714  5.028572  4.600000  5.794872  5.750000  4.739130  6.052631  3.052632  2.894737  2.810811  2.810811 
dram[26]:  3.955555  3.739130  3.666667  4.238095  3.904762  4.000000  4.512821  4.325582  6.162162  5.948718  5.631579  5.090909  2.923077  3.483871  2.666667  2.810811 
dram[27]:  4.341464  3.659575  3.666667  4.589744  3.790698  3.906977  4.400000  4.428571  6.333333  6.105263  5.219512  5.268293  3.000000  3.375000  2.736842  2.888889 
dram[28]:  4.093023  4.146341  3.782609  4.239130  4.153846  4.702703  4.400000  4.923077  6.794117  6.764706  5.190476  5.512195  3.081081  3.222222  2.888889  2.810811 
dram[29]:  4.000000  4.250000  3.625000  4.177778  4.358974  4.461538  4.756757  5.647059  6.388889  6.764706  5.190476  5.512195  3.454545  2.974359  2.971429  2.971429 
dram[30]:  3.520000  4.142857  3.659575  4.266667  4.473684  4.702703  4.888889  5.333333  8.444445  6.705883  5.589744  5.227273  3.741935  3.189189  2.666667  2.600000 
dram[31]:  4.046512  3.931818  3.510204  4.133333  4.263158  4.350000  4.756757  5.052631  7.062500  6.705883  5.615385  5.476191  3.933333  3.105263  2.736842  2.736842 
average row locality = 89551/20353 = 4.399892
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        80        80        80        72        80        88        88       128       128       120       112        16        16         0         0 
dram[1]:        64        80        80        80        72        80        88        88       128       128       120       112        16        16         0         0 
dram[2]:        64        80        80        80        72        80        88        88       128       128       120       124        16        16         0         0 
dram[3]:        64        80        80        80        72        80        88        88       128       128       120       120        16        16         0         0 
dram[4]:        72        72        88        72        80        72        88        80       128       128       120       112        16        16         0         0 
dram[5]:        72        72        88        72        80        72        88        80       128       128       120       120        16        16         0         0 
dram[6]:        72        72        88        72        80        72        88        80       128       128       120       112        24        16         0         0 
dram[7]:        72        72        88        72        80        72        88        80       128       128       120       120        24        16         0         0 
dram[8]:        72        72        88        72        72        72        88        80       128       128       120       112        16        16         0         0 
dram[9]:        72        72        88        72        72        72        88        80       128       128       120       112        16        16         0         0 
dram[10]:        72        72        88        72        72        72        88        80       128       128       120       112        16        16         0         0 
dram[11]:        72        72        88        72        72        72        88        80       128       128       120       112        16        16         0         0 
dram[12]:        72        72        96        72        72        72        96        80       128       128       104       104        16        16         0         0 
dram[13]:        72        72        96        72        72        64        96        80       128       128       104       104        16        16         0         0 
dram[14]:        72        72        96        72        80        72        96        80       128       128       104       112        16        16         0         0 
dram[15]:        72        72        96        72        72        64        96        80       128       128       104       104        16        16         0         0 
dram[16]:        64        64        72        88        72        88        72        96       128       128       120       128        16        16         0         0 
dram[17]:        64        72        72        88        72        88        72        96       128       128       120       128        16        16         0         0 
dram[18]:        64        64        72        88        72        88        72        96       128       128       112       128        16        16         0         0 
dram[19]:        64        64        72        88        72        88        72        96       128       128       112       128        16        16         0         0 
dram[20]:        64        64        72        88        64        88        72        96       128       128       112       128        16        24         0         0 
dram[21]:        64        64        72        88        64        88        72        96       128       128       112       128        16        24         0         0 
dram[22]:        64        64        72        88        64        88        72        96       128       128       112       128        16        24         0         0 
dram[23]:        64        64        72        88        64        88        72        96       128       128       112       128        16        24         0         0 
dram[24]:        64        64        64        72        64        64        72        80       128       128       112       128        16        16         0         0 
dram[25]:        64        64        64        72        64        72        72        80       128       128       112       128        16        16         0         0 
dram[26]:        64        64        64        72        64        72        72        80       128       128       112       120        16        16         0         0 
dram[27]:        64        64        64        72        64        64        72        80       128       128       112       112        16        16         0         0 
dram[28]:        64        64        64        80        64        72        72        88       128       128       112       128        16        16         0         0 
dram[29]:        64        64        64        72        72        72        72        88       128       128       112       128        16        16         0         0 
dram[30]:        64        64        64        80        72        72        72        88       128       128       112       128        16        16         0         0 
dram[31]:        64        64        64        72        64        72        72        88       128       128       112       128        16        16         0         0 
total dram reads = 36132
min_bank_accesses = 0!
chip skew: 1164/1056 = 1.10
number of total write accesses:
dram[0]:       440       432       440       432       424       440       408       432       384       408       416       408       400       408       392       424 
dram[1]:       440       432       432       432       424       440       416       432       384       408       416       408       400       408       392       424 
dram[2]:       440       448       440       424       440       424       416       440       384       408       416       416       392       400       392       408 
dram[3]:       440       448       440       424       440       424       416       440       384       408       416       416       392       400       392       408 
dram[4]:       448       456       432       408       432       424       392       440       408       416       400       424       384       400       424       400 
dram[5]:       448       456       424       408       432       424       400       440       408       416       400       424       384       400       424       400 
dram[6]:       456       448       448       400       432       408       400       440       392       432       408       420       392       384       416       412 
dram[7]:       456       456       440       400       432       416       400       440       392       424       408       416       392       384       416       416 
dram[8]:       424       472       424       440       424       432       408       424       400       392       416       416       408       392       408       408 
dram[9]:       424       468       424       440       424       436       408       424       400       392       416       416       408       392       408       408 
dram[10]:       424       456       408       424       432       440       408       432       416       408       416       416       400       392       416       400 
dram[11]:       424       456       408       424       432       440       408       432       416       408       416       416       400       392       416       400 
dram[12]:       424       448       432       432       440       428       432       432       416       408       408       416       408       372       416       376 
dram[13]:       424       448       432       432       440       428       432       432       416       408       408       416       408       372       416       376 
dram[14]:       424       456       432       432       424       432       416       432       392       392       416       416       440       384       416       384 
dram[15]:       424       456       432       432       416       432       416       440       392       392       416       416       440       384       416       384 
dram[16]:       464       432       424       432       400       416       400       440       392       400       424       424       384       416       432       400 
dram[17]:       456       432       424       432       400       416       392       440       392       400       432       424       392       416       432       400 
dram[18]:       440       408       416       416       416       424       408       448       400       416       432       408       400       408       424       408 
dram[19]:       440       408       416       416       424       424       408       448       400       416       432       408       400       408       424       400 
dram[20]:       448       416       432       432       416       432       416       440       416       400       416       400       376       392       424       392 
dram[21]:       448       416       424       436       416       432       424       440       416       400       416       396       376       400       424       392 
dram[22]:       456       416       432       424       408       440       408       432       416       392       424       400       400       392       424       408 
dram[23]:       456       416       432       424       408       440       408       432       416       392       432       400       400       392       424       408 
dram[24]:       464       432       448       424       408       424       416       416       392       408       424       408       400       376       416       416 
dram[25]:       464       432       448       424       408       424       416       416       392       408       424       408       400       376       416       416 
dram[26]:       456       432       448       424       400       416       416       424       400       416       408       416       392       368       416       416 
dram[27]:       456       432       448       428       396       416       416       424       400       416       408       416       392       368       416       416 
dram[28]:       448       424       440       460       392       408       416       416       412       408       424       392       392       400       416       416 
dram[29]:       448       424       440       464       392       408       416       416       408       408       424       392       392       400       416       416 
dram[30]:       448       440       432       448       392       408       416       416       400       400       424       408       400       408       416       416 
dram[31]:       440       436       432       456       392       408       416       416       392       400       428       408       408       408       416       416 
total dram writes = 213680
bank skew: 472/368 = 1.28
chip skew: 6688/6648 = 1.01
average mf latency per bank:
dram[0]:       1212      1216      1131      1198      1107      1077      1141      1209      1310      1270      1237      1213      2953      2128      1382      1408
dram[1]:       1198      1208      1130      1179      1096      1080      1123      1211      1332      1245      1225      1189      2921      2187      1365      1396
dram[2]:       1184      1188      1085      1213      1067      1051      1102      1119      1262      1266      1226      1155      2845      2130      1353      1362
dram[3]:       1190      1182      1101      1212      1079      1059      1163      1168      1316      1321      1229      1154      3781      2089      1362      1372
dram[4]:       1197      1153      1108      1285      1043      1140      1207      1102      1259      1282      1216      1154      3503      2138      1304      1399
dram[5]:       1194      1164      1115      1299      1041      1134      1188      1105      1251      1283      1213      1153      3415      2144      1292      1411
dram[6]:       1157      1187      1086      1323      1024      1175      1205      1174      1315      1217      1217      1201      3130      2219      1287      1424
dram[7]:       1177      1192      1124      1360      1048      1174      1227      1196      1356      1243      1236      1226      3034      2297      1305      1436
dram[8]:       1196      1125      1147      1213      1143      1110      1217      1122      1255      1313      1140      1194      3831      2317      1294      1389
dram[9]:       1176      1131      1141      1196      1138      1109      1210      1121      1241      1311      1133      1190      3429      2436      1283      1378
dram[10]:       1221      1162      1200      1232      1149      1087      1189      1121      1207      1265      1143      1199      3755      2366      1237      1413
dram[11]:       1191      1145      1178      1224      1136      1079      1170      1105      1181      1246      1132      1184      3595      2315      1219      1389
dram[12]:       1175      1195      1132      1135      1092      1094      1112      1107      1159      1244      1193      1208      4346      2555      1271      1508
dram[13]:       1188      1206      1140      1142      1080      1119      1130      1109      1188      1286      1202      1227      4226      2460      1281      1517
dram[14]:       1173      1159      1097      1129      1094      1058      1148      1058      1189      1294      1132      1218      3775      2321      1288      1468
dram[15]:       1151      1147      1089      1107      1105      1069      1133      1042      1152      1277      1079      1169      3643      2247      1278      1450
dram[16]:       1200      1229      1178      1068      1035      1078      1243       984      1242      1214      1228      1104      5319      2214      1252      1372
dram[17]:       1235      1225      1207      1099      1060      1087      1288      1008      1235      1232      1194      1115      4918      2231      1272      1386
dram[18]:       1266      1361      1212      1144      1024      1056      1211       962      1229      1135      1136      1106      4565      2305      1324      1380
dram[19]:       1270      1363      1211      1153      1020      1051      1211       956      1230      1149      1137      1125      4687      2303      1329      1404
dram[20]:       1320      1320      1221      1187      1076      1028      1227       987      1199      1235      1220      1166      5894      2497      1334      1447
dram[21]:       1309      1312      1212      1160      1066      1014      1176       979      1198      1202      1202      1166      5759      2350      1315      1427
dram[22]:       1299      1279      1184      1188      1056      1032      1267       998      1180      1230      1210      1181      4958      2386      1279      1343
dram[23]:       1299      1284      1189      1199      1070      1023      1270       988      1197      1237      1198      1210      5257      2349      1281      1337
dram[24]:       1160      1329      1224      1273      1185      1134      1159      1031      1197      1123      1145      1188      6063      2470      1402      1259
dram[25]:       1166      1334      1232      1295      1194      1119      1168      1035      1195      1130      1152      1177      5846      2541      1400      1265
dram[26]:       1171      1311      1213      1279      1180      1145      1162       990      1216      1158      1202      1178      5826      2556      1384      1271
dram[27]:       1168      1310      1216      1275      1218      1163      1170       994      1220      1168      1197      1185      6014      2578      1394      1282
dram[28]:       1186      1312      1194      1128      1200      1126      1128       984      1166      1164      1136      1248      6417      2303      1343      1318
dram[29]:       1182      1325      1192      1145      1194      1149      1142      1016      1165      1153      1148      1254      6345      2307      1347      1321
dram[30]:       1231      1325      1268      1147      1223      1145      1139      1040      1203      1184      1129      1237      6027      2299      1386      1324
dram[31]:       1224      1319      1242      1125      1222      1126      1124      1028      1211      1171      1104      1202      6005      2223      1374      1307
maximum mf latency per bank:
dram[0]:       1482      1633      1588      1665      1479      1550      1649      1809      1871      3442      1803      1954      1581      1564      1511      1594
dram[1]:       1495      1682      1467      1670      1395      1567      1565      1748      2214      2190      1937      1869      1602      1591      1387      1465
dram[2]:       1527      1511      1587      1522      1475      1451      1694      1597      2320      2334      1911      1857      1560      1558      1559      1580
dram[3]:       1513      1614      1541      1483      1520      1416      2101      2067      2237      2342      1848      1815      2098      1478      1507      1462
dram[4]:       1628      1523      1596      1583      1476      1466      1501      1659      3183      3111      1916      1885      1769      1510      1544      1617
dram[5]:       1677      1590      1602      1629      1525      1551      1559      1504      2172      2552      1889      1913      1695      1536      1568      1709
dram[6]:       1550      1509      1553      1569      1528      1451      1575      1612      2421      2581      1997      2034      1651      1594      1422      1629
dram[7]:       1578      1531      1591      1522      1450      1469      1580      1492      2437      2591      2011      2033      1602      1559      1443      1608
dram[8]:       1700      1453      1583      1559      1435      1331      1652      1532      3129      3131      1810      1735      2165      1404      1461      1471
dram[9]:       1590      1472      1564      1535      1516      1362      1637      1448      3174      3216      1813      1763      1849      1417      1505      1469
dram[10]:       1475      1496      1476      1434      1575      1413      1495      1593      2198      2230      1774      1728      2074      1448      1405      1634
dram[11]:       1494      1491      1409      1365      1507      1389      1580      1528      2181      2502      1693      1681      1973      1464      1401      1586
dram[12]:       1368      1427      1528      1477      1439      1474      1540      1536      2342      2338      1924      1919      2550      1472      1357      1520
dram[13]:       1562      1538      1550      1490      1505      1594      1582      1551      2658      2634      1936      1949      2447      1489      1504      1614
dram[14]:       1520      1532      1558      1525      1463      1420      1470      1444      2387      2319      1974      1964      2344      1378      1492      1433
dram[15]:       1382      1416      1464      1409      1341      1321      1419      1569      2016      3563      1604      1549      2255      1378      1382      1434
dram[16]:       1355      1375      1316      1420      1509      1437      1456      1399      2125      2126      2268      1832      3182      1392      1425      1391
dram[17]:       1472      1418      1504      1478      1590      1495      1509      1540      2040      3636      1749      1729      2829      1596      1550      1471
dram[18]:       1346      1407      1413      1401      1504      1350      1382      1311      2254      3398      1758      1636      2636      1507      1494      1475
dram[19]:       1338      1425      1458      1367      1480      1370      1367      1322      1945      3439      1820      1763      2728      1492      1514      1457
dram[20]:       1590      1645      1707      1610      1691      1643      1566      1546      1975      3869      1940      1798      3383      1748      1645      1719
dram[21]:       1526      1593      1632      1628      1629      1501      1449      1470      2395      3565      1851      1961      3291      1663      1511      1651
dram[22]:       1557      1502      1498      1658      1525      1561      1488      1562      2041      3624      1765      1752      2929      1475      1436      1558
dram[23]:       1572      1505      1534      1685      1501      1574      1526      1585      2330      2295      2013      2042      3150      1596      1462      1557
dram[24]:       1291      1459      1435      1408      1305      1360      1493      1260      1960      3574      1922      1761      3797      1338      1407      1463
dram[25]:       1431      1450      1506      1512      1430      1436      1545      1262      2246      2222      1825      1787      3554      1388      1516      1456
dram[26]:       1643      1499      1556      1452      1356      1511      1538      1499      2316      2345      1963      1918      3456      1589      1473      1471
dram[27]:       1586      1477      1555      1463      1354      1504      1511      1540      2360      2329      1853      1868      3636      1488      1484      1503
dram[28]:       1484      1435      1599      1564      1550      1605      1478      1558      2097      3689      1688      1681      3905      1452      1433      1521
dram[29]:       1426      1377      1508      1496      1473      1505      1387      1492      2110      3717      1659      1728      3869      1447      1382      1438
dram[30]:       1579      1546      1454      1609      1552      1327      1470      1337      1953      3559      1799      1952      3727      1561      1591      1386
dram[31]:       1515      1493      1458      1510      1500      1291      1466      1317      1974      3541      1875      1573      3818      1460      1542      1388
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22171 n_act=634 n_pre=618 n_ref_event=0 n_req=2824 n_rd=1152 n_rd_L2_A=0 n_write=0 n_wr_bk=6682 bw_util=0.2579
n_activity=12601 dram_eff=0.6217
bk0: 64a 26461i bk1: 80a 26795i bk2: 80a 26764i bk3: 80a 26921i bk4: 72a 26686i bk5: 80a 26436i bk6: 88a 27188i bk7: 88a 25958i bk8: 128a 26249i bk9: 128a 25412i bk10: 120a 26544i bk11: 112a 27077i bk12: 16a 27039i bk13: 16a 26789i bk14: 0a 26852i bk15: 0a 26765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775416
Row_Buffer_Locality_read = 0.978299
Row_Buffer_Locality_write = 0.635548
Bank_Level_Parallism = 5.489310
Bank_Level_Parallism_Col = 4.948621
Bank_Level_Parallism_Ready = 3.528338
write_to_read_ratio_blp_rw_average = 0.833403
GrpLevelPara = 2.535559 

BW Util details:
bwutil = 0.257901 
total_CMD = 30376 
util_bw = 7834 
Wasted_Col = 2602 
Wasted_Row = 1023 
Idle = 18917 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 1584 
WTRc_limit = 182 
RTWc_limit = 905 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1655 
WTRc_limit_alone = 166 
RTWc_limit_alone = 849 

Commands details: 
total_CMD = 30376 
n_nop = 22171 
Read = 1152 
Write = 0 
L2_Alloc = 0 
L2_WB = 6682 
n_act = 634 
n_pre = 618 
n_ref = 0 
n_req = 2824 
total_req = 7834 

Dual Bus Interface Util: 
issued_total_row = 1252 
issued_total_col = 7834 
Row_Bus_Util =  0.041217 
CoL_Bus_Util = 0.257901 
Either_Row_CoL_Bus_Util = 0.270115 
Issued_on_Two_Bus_Simul_Util = 0.029003 
issued_two_Eff = 0.107374 
queue_avg = 8.815282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.81528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22201 n_act=625 n_pre=609 n_ref_event=0 n_req=2824 n_rd=1152 n_rd_L2_A=0 n_write=0 n_wr_bk=6685 bw_util=0.258
n_activity=12591 dram_eff=0.6224
bk0: 64a 26797i bk1: 80a 26449i bk2: 80a 26325i bk3: 80a 26592i bk4: 72a 26618i bk5: 80a 26890i bk6: 88a 27143i bk7: 88a 25856i bk8: 128a 25780i bk9: 128a 25657i bk10: 120a 26522i bk11: 112a 26638i bk12: 16a 27143i bk13: 16a 27118i bk14: 0a 27092i bk15: 0a 26622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778683
Row_Buffer_Locality_read = 0.978299
Row_Buffer_Locality_write = 0.641148
Bank_Level_Parallism = 5.594388
Bank_Level_Parallism_Col = 5.014175
Bank_Level_Parallism_Ready = 3.696440
write_to_read_ratio_blp_rw_average = 0.836049
GrpLevelPara = 2.521312 

BW Util details:
bwutil = 0.258000 
total_CMD = 30376 
util_bw = 7837 
Wasted_Col = 2627 
Wasted_Row = 904 
Idle = 19008 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 1539 
WTRc_limit = 231 
RTWc_limit = 660 
CCDLc_limit = 1745 
rwq = 0 
CCDLc_limit_alone = 1681 
WTRc_limit_alone = 200 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 30376 
n_nop = 22201 
Read = 1152 
Write = 0 
L2_Alloc = 0 
L2_WB = 6685 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2824 
total_req = 7837 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 7837 
Row_Bus_Util =  0.040624 
CoL_Bus_Util = 0.258000 
Either_Row_CoL_Bus_Util = 0.269127 
Issued_on_Two_Bus_Simul_Util = 0.029497 
issued_two_Eff = 0.109602 
queue_avg = 8.572327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.57233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22164 n_act=615 n_pre=599 n_ref_event=0 n_req=2836 n_rd=1164 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2585
n_activity=12317 dram_eff=0.6375
bk0: 64a 26317i bk1: 80a 26149i bk2: 80a 26630i bk3: 80a 26307i bk4: 72a 26406i bk5: 80a 26577i bk6: 88a 27339i bk7: 88a 26657i bk8: 128a 25854i bk9: 128a 25724i bk10: 120a 26389i bk11: 124a 26281i bk12: 16a 26718i bk13: 16a 26462i bk14: 0a 26546i bk15: 0a 26908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783145
Row_Buffer_Locality_read = 0.977663
Row_Buffer_Locality_write = 0.647727
Bank_Level_Parallism = 5.845112
Bank_Level_Parallism_Col = 5.263076
Bank_Level_Parallism_Ready = 3.935940
write_to_read_ratio_blp_rw_average = 0.847663
GrpLevelPara = 2.520932 

BW Util details:
bwutil = 0.258494 
total_CMD = 30376 
util_bw = 7852 
Wasted_Col = 2573 
Wasted_Row = 796 
Idle = 19155 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 1481 
WTRc_limit = 210 
RTWc_limit = 1010 
CCDLc_limit = 2058 
rwq = 0 
CCDLc_limit_alone = 1909 
WTRc_limit_alone = 167 
RTWc_limit_alone = 904 

Commands details: 
total_CMD = 30376 
n_nop = 22164 
Read = 1164 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 2836 
total_req = 7852 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 7852 
Row_Bus_Util =  0.039966 
CoL_Bus_Util = 0.258494 
Either_Row_CoL_Bus_Util = 0.270345 
Issued_on_Two_Bus_Simul_Util = 0.028114 
issued_two_Eff = 0.103994 
queue_avg = 8.802542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.80254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22164 n_act=617 n_pre=601 n_ref_event=0 n_req=2832 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2584
n_activity=12369 dram_eff=0.6345
bk0: 64a 26488i bk1: 80a 26266i bk2: 80a 26740i bk3: 80a 26326i bk4: 72a 26448i bk5: 80a 26739i bk6: 88a 27240i bk7: 88a 26468i bk8: 128a 25612i bk9: 128a 25502i bk10: 120a 26132i bk11: 120a 26520i bk12: 16a 26876i bk13: 16a 26705i bk14: 0a 26951i bk15: 0a 26766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782133
Row_Buffer_Locality_read = 0.977586
Row_Buffer_Locality_write = 0.646531
Bank_Level_Parallism = 5.809214
Bank_Level_Parallism_Col = 5.205180
Bank_Level_Parallism_Ready = 3.841743
write_to_read_ratio_blp_rw_average = 0.850163
GrpLevelPara = 2.516865 

BW Util details:
bwutil = 0.258362 
total_CMD = 30376 
util_bw = 7848 
Wasted_Col = 2584 
Wasted_Row = 769 
Idle = 19175 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 1533 
WTRc_limit = 161 
RTWc_limit = 1169 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 1922 
WTRc_limit_alone = 136 
RTWc_limit_alone = 1060 

Commands details: 
total_CMD = 30376 
n_nop = 22164 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 617 
n_pre = 601 
n_ref = 0 
n_req = 2832 
total_req = 7848 

Dual Bus Interface Util: 
issued_total_row = 1218 
issued_total_col = 7848 
Row_Bus_Util =  0.040097 
CoL_Bus_Util = 0.258362 
Either_Row_CoL_Bus_Util = 0.270345 
Issued_on_Two_Bus_Simul_Util = 0.028114 
issued_two_Eff = 0.103994 
queue_avg = 8.715894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.71589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22180 n_act=643 n_pre=627 n_ref_event=0 n_req=2816 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2578
n_activity=12228 dram_eff=0.6405
bk0: 72a 26854i bk1: 72a 26500i bk2: 88a 27102i bk3: 72a 26990i bk4: 80a 27135i bk5: 72a 27388i bk6: 88a 26875i bk7: 80a 26398i bk8: 128a 25600i bk9: 128a 25659i bk10: 120a 27100i bk11: 112a 26549i bk12: 16a 27383i bk13: 16a 27125i bk14: 0a 26918i bk15: 0a 27218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771662
Row_Buffer_Locality_read = 0.976399
Row_Buffer_Locality_write = 0.631579
Bank_Level_Parallism = 5.289226
Bank_Level_Parallism_Col = 4.674331
Bank_Level_Parallism_Ready = 3.092186
write_to_read_ratio_blp_rw_average = 0.811277
GrpLevelPara = 2.502020 

BW Util details:
bwutil = 0.257835 
total_CMD = 30376 
util_bw = 7832 
Wasted_Col = 2642 
Wasted_Row = 877 
Idle = 19025 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 1582 
WTRc_limit = 265 
RTWc_limit = 1028 
CCDLc_limit = 1963 
rwq = 0 
CCDLc_limit_alone = 1861 
WTRc_limit_alone = 241 
RTWc_limit_alone = 950 

Commands details: 
total_CMD = 30376 
n_nop = 22180 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 2816 
total_req = 7832 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 7832 
Row_Bus_Util =  0.041809 
CoL_Bus_Util = 0.257835 
Either_Row_CoL_Bus_Util = 0.269818 
Issued_on_Two_Bus_Simul_Util = 0.029826 
issued_two_Eff = 0.110542 
queue_avg = 9.055603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.0556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22154 n_act=642 n_pre=626 n_ref_event=0 n_req=2824 n_rd=1152 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2581
n_activity=12346 dram_eff=0.635
bk0: 72a 26874i bk1: 72a 26506i bk2: 88a 27160i bk3: 72a 26549i bk4: 80a 26740i bk5: 72a 26883i bk6: 88a 27210i bk7: 80a 26354i bk8: 128a 25404i bk9: 128a 25618i bk10: 120a 26645i bk11: 120a 26226i bk12: 16a 26714i bk13: 16a 26513i bk14: 0a 26936i bk15: 0a 26851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772663
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = 0.632177
Bank_Level_Parallism = 5.568317
Bank_Level_Parallism_Col = 5.009527
Bank_Level_Parallism_Ready = 3.564924
write_to_read_ratio_blp_rw_average = 0.829122
GrpLevelPara = 2.523961 

BW Util details:
bwutil = 0.258099 
total_CMD = 30376 
util_bw = 7840 
Wasted_Col = 2640 
Wasted_Row = 952 
Idle = 18944 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 1591 
WTRc_limit = 310 
RTWc_limit = 1190 
CCDLc_limit = 1948 
rwq = 0 
CCDLc_limit_alone = 1814 
WTRc_limit_alone = 276 
RTWc_limit_alone = 1090 

Commands details: 
total_CMD = 30376 
n_nop = 22154 
Read = 1152 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 642 
n_pre = 626 
n_ref = 0 
n_req = 2824 
total_req = 7840 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 7840 
Row_Bus_Util =  0.041743 
CoL_Bus_Util = 0.258099 
Either_Row_CoL_Bus_Util = 0.270674 
Issued_on_Two_Bus_Simul_Util = 0.029168 
issued_two_Eff = 0.107760 
queue_avg = 8.960331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96033
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22150 n_act=651 n_pre=635 n_ref_event=0 n_req=2824 n_rd=1152 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2581
n_activity=12506 dram_eff=0.6269
bk0: 72a 26324i bk1: 72a 26355i bk2: 88a 26794i bk3: 72a 27357i bk4: 80a 26811i bk5: 72a 27337i bk6: 88a 26919i bk7: 80a 26483i bk8: 128a 25902i bk9: 128a 25656i bk10: 120a 27005i bk11: 112a 26647i bk12: 24a 27193i bk13: 16a 26838i bk14: 0a 26971i bk15: 0a 26885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769476
Row_Buffer_Locality_read = 0.974826
Row_Buffer_Locality_write = 0.627990
Bank_Level_Parallism = 5.381775
Bank_Level_Parallism_Col = 4.724797
Bank_Level_Parallism_Ready = 3.355357
write_to_read_ratio_blp_rw_average = 0.822264
GrpLevelPara = 2.504252 

BW Util details:
bwutil = 0.258099 
total_CMD = 30376 
util_bw = 7840 
Wasted_Col = 2708 
Wasted_Row = 854 
Idle = 18974 

BW Util Bottlenecks: 
RCDc_limit = 148 
RCDWRc_limit = 1642 
WTRc_limit = 320 
RTWc_limit = 790 
CCDLc_limit = 2006 
rwq = 0 
CCDLc_limit_alone = 1963 
WTRc_limit_alone = 316 
RTWc_limit_alone = 751 

Commands details: 
total_CMD = 30376 
n_nop = 22150 
Read = 1152 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 651 
n_pre = 635 
n_ref = 0 
n_req = 2824 
total_req = 7840 

Dual Bus Interface Util: 
issued_total_row = 1286 
issued_total_col = 7840 
Row_Bus_Util =  0.042336 
CoL_Bus_Util = 0.258099 
Either_Row_CoL_Bus_Util = 0.270806 
Issued_on_Two_Bus_Simul_Util = 0.029629 
issued_two_Eff = 0.109409 
queue_avg = 9.070352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.07035
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22154 n_act=645 n_pre=629 n_ref_event=0 n_req=2832 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2584
n_activity=12615 dram_eff=0.6221
bk0: 72a 26652i bk1: 72a 26319i bk2: 88a 26889i bk3: 72a 27321i bk4: 80a 26985i bk5: 72a 27301i bk6: 88a 26914i bk7: 80a 26513i bk8: 128a 25921i bk9: 128a 25630i bk10: 120a 26872i bk11: 120a 26678i bk12: 24a 26983i bk13: 16a 26923i bk14: 0a 27094i bk15: 0a 26658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772246
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 0.631579
Bank_Level_Parallism = 5.366100
Bank_Level_Parallism_Col = 4.746976
Bank_Level_Parallism_Ready = 3.366590
write_to_read_ratio_blp_rw_average = 0.822635
GrpLevelPara = 2.512478 

BW Util details:
bwutil = 0.258362 
total_CMD = 30376 
util_bw = 7848 
Wasted_Col = 2654 
Wasted_Row = 902 
Idle = 18972 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 1641 
WTRc_limit = 352 
RTWc_limit = 776 
CCDLc_limit = 1955 
rwq = 0 
CCDLc_limit_alone = 1887 
WTRc_limit_alone = 318 
RTWc_limit_alone = 742 

Commands details: 
total_CMD = 30376 
n_nop = 22154 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 645 
n_pre = 629 
n_ref = 0 
n_req = 2832 
total_req = 7848 

Dual Bus Interface Util: 
issued_total_row = 1274 
issued_total_col = 7848 
Row_Bus_Util =  0.041941 
CoL_Bus_Util = 0.258362 
Either_Row_CoL_Bus_Util = 0.270674 
Issued_on_Two_Bus_Simul_Util = 0.029629 
issued_two_Eff = 0.109462 
queue_avg = 9.043718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.04372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22211 n_act=633 n_pre=617 n_ref_event=0 n_req=2808 n_rd=1136 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2576
n_activity=12427 dram_eff=0.6296
bk0: 72a 26842i bk1: 72a 26511i bk2: 88a 26677i bk3: 72a 26978i bk4: 72a 27380i bk5: 72a 27223i bk6: 88a 26613i bk7: 80a 26265i bk8: 128a 25446i bk9: 128a 25512i bk10: 120a 26886i bk11: 112a 26756i bk12: 16a 27626i bk13: 16a 27469i bk14: 0a 27047i bk15: 0a 26830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774573
Row_Buffer_Locality_read = 0.977113
Row_Buffer_Locality_write = 0.636962
Bank_Level_Parallism = 5.340394
Bank_Level_Parallism_Col = 4.770886
Bank_Level_Parallism_Ready = 3.189034
write_to_read_ratio_blp_rw_average = 0.813826
GrpLevelPara = 2.539252 

BW Util details:
bwutil = 0.257572 
total_CMD = 30376 
util_bw = 7824 
Wasted_Col = 2587 
Wasted_Row = 967 
Idle = 18998 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 1513 
WTRc_limit = 223 
RTWc_limit = 716 
CCDLc_limit = 1802 
rwq = 0 
CCDLc_limit_alone = 1715 
WTRc_limit_alone = 193 
RTWc_limit_alone = 659 

Commands details: 
total_CMD = 30376 
n_nop = 22211 
Read = 1136 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 633 
n_pre = 617 
n_ref = 0 
n_req = 2808 
total_req = 7824 

Dual Bus Interface Util: 
issued_total_row = 1250 
issued_total_col = 7824 
Row_Bus_Util =  0.041151 
CoL_Bus_Util = 0.257572 
Either_Row_CoL_Bus_Util = 0.268798 
Issued_on_Two_Bus_Simul_Util = 0.029925 
issued_two_Eff = 0.111329 
queue_avg = 9.325421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.32542
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22208 n_act=624 n_pre=608 n_ref_event=0 n_req=2808 n_rd=1136 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2576
n_activity=12499 dram_eff=0.626
bk0: 72a 26962i bk1: 72a 26445i bk2: 88a 27047i bk3: 72a 26819i bk4: 72a 27235i bk5: 72a 27269i bk6: 88a 26506i bk7: 80a 26051i bk8: 128a 25404i bk9: 128a 25417i bk10: 120a 27058i bk11: 112a 27021i bk12: 16a 27483i bk13: 16a 27617i bk14: 0a 27217i bk15: 0a 26929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.976232
Row_Buffer_Locality_write = 0.642943
Bank_Level_Parallism = 5.245024
Bank_Level_Parallism_Col = 4.757265
Bank_Level_Parallism_Ready = 3.233768
write_to_read_ratio_blp_rw_average = 0.806649
GrpLevelPara = 2.538551 

BW Util details:
bwutil = 0.257572 
total_CMD = 30376 
util_bw = 7824 
Wasted_Col = 2598 
Wasted_Row = 1083 
Idle = 18871 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 1509 
WTRc_limit = 395 
RTWc_limit = 618 
CCDLc_limit = 1780 
rwq = 0 
CCDLc_limit_alone = 1686 
WTRc_limit_alone = 329 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 30376 
n_nop = 22208 
Read = 1136 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 2808 
total_req = 7824 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 7824 
Row_Bus_Util =  0.040558 
CoL_Bus_Util = 0.257572 
Either_Row_CoL_Bus_Util = 0.268896 
Issued_on_Two_Bus_Simul_Util = 0.029234 
issued_two_Eff = 0.108717 
queue_avg = 9.371379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.37138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22194 n_act=635 n_pre=619 n_ref_event=0 n_req=2808 n_rd=1136 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2576
n_activity=12433 dram_eff=0.6293
bk0: 72a 26382i bk1: 72a 25837i bk2: 88a 26594i bk3: 72a 26528i bk4: 72a 26362i bk5: 72a 26673i bk6: 88a 26492i bk7: 80a 26558i bk8: 128a 25237i bk9: 128a 25514i bk10: 120a 26912i bk11: 112a 26600i bk12: 16a 27329i bk13: 16a 26935i bk14: 0a 26679i bk15: 0a 26913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773860
Row_Buffer_Locality_read = 0.977993
Row_Buffer_Locality_write = 0.635167
Bank_Level_Parallism = 5.704710
Bank_Level_Parallism_Col = 5.152660
Bank_Level_Parallism_Ready = 3.868482
write_to_read_ratio_blp_rw_average = 0.849736
GrpLevelPara = 2.531901 

BW Util details:
bwutil = 0.257572 
total_CMD = 30376 
util_bw = 7824 
Wasted_Col = 2644 
Wasted_Row = 975 
Idle = 18933 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 1552 
WTRc_limit = 146 
RTWc_limit = 886 
CCDLc_limit = 1910 
rwq = 0 
CCDLc_limit_alone = 1800 
WTRc_limit_alone = 120 
RTWc_limit_alone = 802 

Commands details: 
total_CMD = 30376 
n_nop = 22194 
Read = 1136 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 2808 
total_req = 7824 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 7824 
Row_Bus_Util =  0.041283 
CoL_Bus_Util = 0.257572 
Either_Row_CoL_Bus_Util = 0.269357 
Issued_on_Two_Bus_Simul_Util = 0.029497 
issued_two_Eff = 0.109509 
queue_avg = 8.960363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22212 n_act=630 n_pre=614 n_ref_event=0 n_req=2808 n_rd=1136 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2576
n_activity=12351 dram_eff=0.6335
bk0: 72a 26209i bk1: 72a 26204i bk2: 88a 26728i bk3: 72a 26650i bk4: 72a 26565i bk5: 72a 26485i bk6: 88a 26522i bk7: 80a 26398i bk8: 128a 25284i bk9: 128a 25437i bk10: 120a 26443i bk11: 112a 26617i bk12: 16a 26874i bk13: 16a 27043i bk14: 0a 26675i bk15: 0a 26759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775641
Row_Buffer_Locality_read = 0.978873
Row_Buffer_Locality_write = 0.637560
Bank_Level_Parallism = 5.820180
Bank_Level_Parallism_Col = 5.264206
Bank_Level_Parallism_Ready = 3.972904
write_to_read_ratio_blp_rw_average = 0.854797
GrpLevelPara = 2.537543 

BW Util details:
bwutil = 0.257572 
total_CMD = 30376 
util_bw = 7824 
Wasted_Col = 2562 
Wasted_Row = 942 
Idle = 19048 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 1527 
WTRc_limit = 122 
RTWc_limit = 975 
CCDLc_limit = 1814 
rwq = 0 
CCDLc_limit_alone = 1694 
WTRc_limit_alone = 111 
RTWc_limit_alone = 866 

Commands details: 
total_CMD = 30376 
n_nop = 22212 
Read = 1136 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 2808 
total_req = 7824 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 7824 
Row_Bus_Util =  0.040953 
CoL_Bus_Util = 0.257572 
Either_Row_CoL_Bus_Util = 0.268765 
Issued_on_Two_Bus_Simul_Util = 0.029760 
issued_two_Eff = 0.110730 
queue_avg = 8.963755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.96375
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22227 n_act=633 n_pre=617 n_ref_event=0 n_req=2800 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2573
n_activity=12182 dram_eff=0.6416
bk0: 72a 26540i bk1: 72a 26464i bk2: 96a 26671i bk3: 72a 26529i bk4: 72a 26133i bk5: 72a 26530i bk6: 96a 26570i bk7: 80a 25644i bk8: 128a 25110i bk9: 128a 25462i bk10: 104a 26309i bk11: 104a 26234i bk12: 16a 27322i bk13: 16a 26864i bk14: 0a 26429i bk15: 0a 26768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773929
Row_Buffer_Locality_read = 0.977837
Row_Buffer_Locality_write = 0.636364
Bank_Level_Parallism = 6.009205
Bank_Level_Parallism_Col = 5.409367
Bank_Level_Parallism_Ready = 4.048618
write_to_read_ratio_blp_rw_average = 0.839437
GrpLevelPara = 2.595718 

BW Util details:
bwutil = 0.257308 
total_CMD = 30376 
util_bw = 7816 
Wasted_Col = 2496 
Wasted_Row = 877 
Idle = 19187 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 1460 
WTRc_limit = 176 
RTWc_limit = 752 
CCDLc_limit = 1676 
rwq = 0 
CCDLc_limit_alone = 1608 
WTRc_limit_alone = 150 
RTWc_limit_alone = 710 

Commands details: 
total_CMD = 30376 
n_nop = 22227 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 633 
n_pre = 617 
n_ref = 0 
n_req = 2800 
total_req = 7816 

Dual Bus Interface Util: 
issued_total_row = 1250 
issued_total_col = 7816 
Row_Bus_Util =  0.041151 
CoL_Bus_Util = 0.257308 
Either_Row_CoL_Bus_Util = 0.268271 
Issued_on_Two_Bus_Simul_Util = 0.030188 
issued_two_Eff = 0.112529 
queue_avg = 9.253819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.25382
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22218 n_act=656 n_pre=640 n_ref_event=0 n_req=2792 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.257
n_activity=12255 dram_eff=0.6371
bk0: 72a 26759i bk1: 72a 26798i bk2: 96a 27109i bk3: 72a 26989i bk4: 72a 26787i bk5: 64a 27135i bk6: 96a 26277i bk7: 80a 26314i bk8: 128a 25207i bk9: 128a 25498i bk10: 104a 26693i bk11: 104a 26573i bk12: 16a 26896i bk13: 16a 27257i bk14: 0a 26710i bk15: 0a 27168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765043
Row_Buffer_Locality_read = 0.975893
Row_Buffer_Locality_write = 0.623804
Bank_Level_Parallism = 5.561396
Bank_Level_Parallism_Col = 4.939566
Bank_Level_Parallism_Ready = 3.445441
write_to_read_ratio_blp_rw_average = 0.820103
GrpLevelPara = 2.589967 

BW Util details:
bwutil = 0.257045 
total_CMD = 30376 
util_bw = 7808 
Wasted_Col = 2504 
Wasted_Row = 951 
Idle = 19113 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 1479 
WTRc_limit = 282 
RTWc_limit = 837 
CCDLc_limit = 1843 
rwq = 0 
CCDLc_limit_alone = 1747 
WTRc_limit_alone = 259 
RTWc_limit_alone = 764 

Commands details: 
total_CMD = 30376 
n_nop = 22218 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 656 
n_pre = 640 
n_ref = 0 
n_req = 2792 
total_req = 7808 

Dual Bus Interface Util: 
issued_total_row = 1296 
issued_total_col = 7808 
Row_Bus_Util =  0.042665 
CoL_Bus_Util = 0.257045 
Either_Row_CoL_Bus_Util = 0.268567 
Issued_on_Two_Bus_Simul_Util = 0.031143 
issued_two_Eff = 0.115960 
queue_avg = 9.348005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.34801
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22196 n_act=634 n_pre=618 n_ref_event=0 n_req=2816 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.2578
n_activity=12286 dram_eff=0.6375
bk0: 72a 26278i bk1: 72a 26787i bk2: 96a 26927i bk3: 72a 26962i bk4: 80a 27064i bk5: 72a 27070i bk6: 96a 26619i bk7: 80a 26350i bk8: 128a 25230i bk9: 128a 25570i bk10: 104a 26362i bk11: 112a 26197i bk12: 16a 27138i bk13: 16a 27001i bk14: 0a 26853i bk15: 0a 27044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774858
Row_Buffer_Locality_read = 0.978147
Row_Buffer_Locality_write = 0.635766
Bank_Level_Parallism = 5.567952
Bank_Level_Parallism_Col = 4.961996
Bank_Level_Parallism_Ready = 3.660368
write_to_read_ratio_blp_rw_average = 0.826247
GrpLevelPara = 2.515259 

BW Util details:
bwutil = 0.257835 
total_CMD = 30376 
util_bw = 7832 
Wasted_Col = 2677 
Wasted_Row = 874 
Idle = 18993 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 1574 
WTRc_limit = 269 
RTWc_limit = 763 
CCDLc_limit = 2027 
rwq = 0 
CCDLc_limit_alone = 1945 
WTRc_limit_alone = 235 
RTWc_limit_alone = 715 

Commands details: 
total_CMD = 30376 
n_nop = 22196 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 634 
n_pre = 618 
n_ref = 0 
n_req = 2816 
total_req = 7832 

Dual Bus Interface Util: 
issued_total_row = 1252 
issued_total_col = 7832 
Row_Bus_Util =  0.041217 
CoL_Bus_Util = 0.257835 
Either_Row_CoL_Bus_Util = 0.269292 
Issued_on_Two_Bus_Simul_Util = 0.029760 
issued_two_Eff = 0.110513 
queue_avg = 9.269884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.26988
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22225 n_act=636 n_pre=620 n_ref_event=0 n_req=2792 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=6688 bw_util=0.257
n_activity=12269 dram_eff=0.6364
bk0: 72a 26507i bk1: 72a 26768i bk2: 96a 26974i bk3: 72a 26626i bk4: 72a 27032i bk5: 64a 27001i bk6: 96a 26713i bk7: 80a 25651i bk8: 128a 25469i bk9: 128a 25440i bk10: 104a 26886i bk11: 104a 26616i bk12: 16a 27035i bk13: 16a 27534i bk14: 0a 26803i bk15: 0a 27257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772206
Row_Buffer_Locality_read = 0.977679
Row_Buffer_Locality_write = 0.634569
Bank_Level_Parallism = 5.511111
Bank_Level_Parallism_Col = 4.956509
Bank_Level_Parallism_Ready = 3.494237
write_to_read_ratio_blp_rw_average = 0.834115
GrpLevelPara = 2.512454 

BW Util details:
bwutil = 0.257045 
total_CMD = 30376 
util_bw = 7808 
Wasted_Col = 2559 
Wasted_Row = 973 
Idle = 19036 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 1484 
WTRc_limit = 93 
RTWc_limit = 571 
CCDLc_limit = 1814 
rwq = 0 
CCDLc_limit_alone = 1767 
WTRc_limit_alone = 82 
RTWc_limit_alone = 535 

Commands details: 
total_CMD = 30376 
n_nop = 22225 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 6688 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 2792 
total_req = 7808 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 7808 
Row_Bus_Util =  0.041348 
CoL_Bus_Util = 0.257045 
Either_Row_CoL_Bus_Util = 0.268337 
Issued_on_Two_Bus_Simul_Util = 0.030057 
issued_two_Eff = 0.112011 
queue_avg = 8.900942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90094
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22173 n_act=632 n_pre=616 n_ref_event=0 n_req=2822 n_rd=1152 n_rd_L2_A=0 n_write=0 n_wr_bk=6680 bw_util=0.2578
n_activity=12046 dram_eff=0.6502
bk0: 64a 26224i bk1: 64a 26242i bk2: 72a 26359i bk3: 88a 26529i bk4: 72a 26929i bk5: 88a 26358i bk6: 72a 26860i bk7: 96a 26185i bk8: 128a 25608i bk9: 128a 25360i bk10: 120a 26341i bk11: 128a 26626i bk12: 16a 27198i bk13: 16a 27435i bk14: 0a 27012i bk15: 0a 26929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776045
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = 0.637725
Bank_Level_Parallism = 5.771697
Bank_Level_Parallism_Col = 5.129436
Bank_Level_Parallism_Ready = 3.847932
write_to_read_ratio_blp_rw_average = 0.850627
GrpLevelPara = 2.561728 

BW Util details:
bwutil = 0.257835 
total_CMD = 30376 
util_bw = 7832 
Wasted_Col = 2616 
Wasted_Row = 752 
Idle = 19176 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 1615 
WTRc_limit = 181 
RTWc_limit = 1307 
CCDLc_limit = 1940 
rwq = 0 
CCDLc_limit_alone = 1844 
WTRc_limit_alone = 170 
RTWc_limit_alone = 1222 

Commands details: 
total_CMD = 30376 
n_nop = 22173 
Read = 1152 
Write = 0 
L2_Alloc = 0 
L2_WB = 6680 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 2822 
total_req = 7832 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 7832 
Row_Bus_Util =  0.041085 
CoL_Bus_Util = 0.257835 
Either_Row_CoL_Bus_Util = 0.270049 
Issued_on_Two_Bus_Simul_Util = 0.028871 
issued_two_Eff = 0.106912 
queue_avg = 9.312648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.31265
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22161 n_act=650 n_pre=634 n_ref_event=0 n_req=2830 n_rd=1160 n_rd_L2_A=0 n_write=0 n_wr_bk=6680 bw_util=0.2581
n_activity=12092 dram_eff=0.6484
bk0: 64a 26419i bk1: 72a 26214i bk2: 72a 26517i bk3: 88a 26609i bk4: 72a 27219i bk5: 88a 26650i bk6: 72a 27349i bk7: 96a 25920i bk8: 128a 25765i bk9: 128a 25197i bk10: 120a 26757i bk11: 128a 26769i bk12: 16a 27037i bk13: 16a 26630i bk14: 0a 26649i bk15: 0a 26592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770318
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 0.628144
Bank_Level_Parallism = 5.713161
Bank_Level_Parallism_Col = 5.084675
Bank_Level_Parallism_Ready = 3.586097
write_to_read_ratio_blp_rw_average = 0.825521
GrpLevelPara = 2.540843 

BW Util details:
bwutil = 0.258099 
total_CMD = 30376 
util_bw = 7840 
Wasted_Col = 2611 
Wasted_Row = 848 
Idle = 19077 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 1546 
WTRc_limit = 284 
RTWc_limit = 918 
CCDLc_limit = 1970 
rwq = 0 
CCDLc_limit_alone = 1853 
WTRc_limit_alone = 244 
RTWc_limit_alone = 841 

Commands details: 
total_CMD = 30376 
n_nop = 22161 
Read = 1160 
Write = 0 
L2_Alloc = 0 
L2_WB = 6680 
n_act = 650 
n_pre = 634 
n_ref = 0 
n_req = 2830 
total_req = 7840 

Dual Bus Interface Util: 
issued_total_row = 1284 
issued_total_col = 7840 
Row_Bus_Util =  0.042270 
CoL_Bus_Util = 0.258099 
Either_Row_CoL_Bus_Util = 0.270444 
Issued_on_Two_Bus_Simul_Util = 0.029925 
issued_two_Eff = 0.110651 
queue_avg = 9.239268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.23927
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22195 n_act=659 n_pre=643 n_ref_event=0 n_req=2812 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.2573
n_activity=12496 dram_eff=0.6255
bk0: 64a 26610i bk1: 64a 26746i bk2: 72a 26651i bk3: 88a 27060i bk4: 72a 26897i bk5: 88a 26578i bk6: 72a 26790i bk7: 96a 25933i bk8: 128a 25926i bk9: 128a 25087i bk10: 112a 26520i bk11: 128a 26649i bk12: 16a 27244i bk13: 16a 26866i bk14: 0a 26978i bk15: 0a 27090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765647
Row_Buffer_Locality_read = 0.974650
Row_Buffer_Locality_write = 0.622302
Bank_Level_Parallism = 5.485895
Bank_Level_Parallism_Col = 4.856844
Bank_Level_Parallism_Ready = 3.435005
write_to_read_ratio_blp_rw_average = 0.826987
GrpLevelPara = 2.493260 

BW Util details:
bwutil = 0.257308 
total_CMD = 30376 
util_bw = 7816 
Wasted_Col = 2807 
Wasted_Row = 898 
Idle = 18855 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 1703 
WTRc_limit = 236 
RTWc_limit = 1003 
CCDLc_limit = 2003 
rwq = 0 
CCDLc_limit_alone = 1922 
WTRc_limit_alone = 214 
RTWc_limit_alone = 944 

Commands details: 
total_CMD = 30376 
n_nop = 22195 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 659 
n_pre = 643 
n_ref = 0 
n_req = 2812 
total_req = 7816 

Dual Bus Interface Util: 
issued_total_row = 1302 
issued_total_col = 7816 
Row_Bus_Util =  0.042863 
CoL_Bus_Util = 0.257308 
Either_Row_CoL_Bus_Util = 0.269324 
Issued_on_Two_Bus_Simul_Util = 0.030847 
issued_two_Eff = 0.114534 
queue_avg = 9.070352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.07035
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22183 n_act=651 n_pre=635 n_ref_event=0 n_req=2812 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.2573
n_activity=12516 dram_eff=0.6245
bk0: 64a 26758i bk1: 64a 27008i bk2: 72a 26764i bk3: 88a 27275i bk4: 72a 27046i bk5: 88a 26591i bk6: 72a 26878i bk7: 96a 26058i bk8: 128a 26105i bk9: 128a 25071i bk10: 112a 26425i bk11: 128a 26911i bk12: 16a 27105i bk13: 16a 26929i bk14: 0a 27229i bk15: 0a 27212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768492
Row_Buffer_Locality_read = 0.974650
Row_Buffer_Locality_write = 0.627098
Bank_Level_Parallism = 5.290781
Bank_Level_Parallism_Col = 4.721233
Bank_Level_Parallism_Ready = 3.324591
write_to_read_ratio_blp_rw_average = 0.828732
GrpLevelPara = 2.460645 

BW Util details:
bwutil = 0.257308 
total_CMD = 30376 
util_bw = 7816 
Wasted_Col = 2785 
Wasted_Row = 1016 
Idle = 18759 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 1663 
WTRc_limit = 227 
RTWc_limit = 940 
CCDLc_limit = 2030 
rwq = 0 
CCDLc_limit_alone = 1955 
WTRc_limit_alone = 210 
RTWc_limit_alone = 882 

Commands details: 
total_CMD = 30376 
n_nop = 22183 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 651 
n_pre = 635 
n_ref = 0 
n_req = 2812 
total_req = 7816 

Dual Bus Interface Util: 
issued_total_row = 1286 
issued_total_col = 7816 
Row_Bus_Util =  0.042336 
CoL_Bus_Util = 0.257308 
Either_Row_CoL_Bus_Util = 0.269720 
Issued_on_Two_Bus_Simul_Util = 0.029925 
issued_two_Eff = 0.110948 
queue_avg = 9.037233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.03723
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22227 n_act=645 n_pre=629 n_ref_event=0 n_req=2806 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6648 bw_util=0.2565
n_activity=12267 dram_eff=0.6352
bk0: 64a 26290i bk1: 64a 26665i bk2: 72a 27048i bk3: 88a 27206i bk4: 64a 27263i bk5: 88a 27178i bk6: 72a 27501i bk7: 96a 26068i bk8: 128a 25864i bk9: 128a 25092i bk10: 112a 26499i bk11: 128a 26992i bk12: 16a 27616i bk13: 24a 27223i bk14: 0a 26893i bk15: 0a 27219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770135
Row_Buffer_Locality_read = 0.975524
Row_Buffer_Locality_write = 0.628761
Bank_Level_Parallism = 5.292282
Bank_Level_Parallism_Col = 4.687276
Bank_Level_Parallism_Ready = 3.241658
write_to_read_ratio_blp_rw_average = 0.829085
GrpLevelPara = 2.518694 

BW Util details:
bwutil = 0.256518 
total_CMD = 30376 
util_bw = 7792 
Wasted_Col = 2650 
Wasted_Row = 934 
Idle = 19000 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 1504 
WTRc_limit = 199 
RTWc_limit = 1211 
CCDLc_limit = 1969 
rwq = 0 
CCDLc_limit_alone = 1825 
WTRc_limit_alone = 182 
RTWc_limit_alone = 1084 

Commands details: 
total_CMD = 30376 
n_nop = 22227 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6648 
n_act = 645 
n_pre = 629 
n_ref = 0 
n_req = 2806 
total_req = 7792 

Dual Bus Interface Util: 
issued_total_row = 1274 
issued_total_col = 7792 
Row_Bus_Util =  0.041941 
CoL_Bus_Util = 0.256518 
Either_Row_CoL_Bus_Util = 0.268271 
Issued_on_Two_Bus_Simul_Util = 0.030188 
issued_two_Eff = 0.112529 
queue_avg = 9.204042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.20404
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22240 n_act=632 n_pre=616 n_ref_event=0 n_req=2808 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6656 bw_util=0.2568
n_activity=12190 dram_eff=0.6399
bk0: 64a 26496i bk1: 64a 26949i bk2: 72a 27230i bk3: 88a 26746i bk4: 64a 27049i bk5: 88a 26674i bk6: 72a 26890i bk7: 96a 25827i bk8: 128a 25669i bk9: 128a 24994i bk10: 112a 26372i bk11: 128a 26960i bk12: 16a 27373i bk13: 24a 27265i bk14: 0a 26890i bk15: 0a 26978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774929
Row_Buffer_Locality_read = 0.975524
Row_Buffer_Locality_write = 0.637019
Bank_Level_Parallism = 5.538885
Bank_Level_Parallism_Col = 5.001175
Bank_Level_Parallism_Ready = 3.491667
write_to_read_ratio_blp_rw_average = 0.828046
GrpLevelPara = 2.594790 

BW Util details:
bwutil = 0.256782 
total_CMD = 30376 
util_bw = 7800 
Wasted_Col = 2504 
Wasted_Row = 973 
Idle = 19099 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 1470 
WTRc_limit = 245 
RTWc_limit = 987 
CCDLc_limit = 1870 
rwq = 0 
CCDLc_limit_alone = 1737 
WTRc_limit_alone = 218 
RTWc_limit_alone = 881 

Commands details: 
total_CMD = 30376 
n_nop = 22240 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6656 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 2808 
total_req = 7800 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 7800 
Row_Bus_Util =  0.041085 
CoL_Bus_Util = 0.256782 
Either_Row_CoL_Bus_Util = 0.267843 
Issued_on_Two_Bus_Simul_Util = 0.030024 
issued_two_Eff = 0.112094 
queue_avg = 9.191960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.19196
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22196 n_act=642 n_pre=626 n_ref_event=0 n_req=2812 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.2573
n_activity=12375 dram_eff=0.6316
bk0: 64a 26268i bk1: 64a 26764i bk2: 72a 26677i bk3: 88a 27110i bk4: 64a 27434i bk5: 88a 26549i bk6: 72a 27119i bk7: 96a 26314i bk8: 128a 25731i bk9: 128a 25140i bk10: 112a 26333i bk11: 128a 26981i bk12: 16a 27117i bk13: 24a 26853i bk14: 0a 26701i bk15: 0a 27300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771693
Row_Buffer_Locality_read = 0.975524
Row_Buffer_Locality_write = 0.631894
Bank_Level_Parallism = 5.441133
Bank_Level_Parallism_Col = 4.847880
Bank_Level_Parallism_Ready = 3.396239
write_to_read_ratio_blp_rw_average = 0.828599
GrpLevelPara = 2.510791 

BW Util details:
bwutil = 0.257308 
total_CMD = 30376 
util_bw = 7816 
Wasted_Col = 2748 
Wasted_Row = 911 
Idle = 18901 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 1631 
WTRc_limit = 169 
RTWc_limit = 1188 
CCDLc_limit = 1969 
rwq = 0 
CCDLc_limit_alone = 1813 
WTRc_limit_alone = 135 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 30376 
n_nop = 22196 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 642 
n_pre = 626 
n_ref = 0 
n_req = 2812 
total_req = 7816 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 7816 
Row_Bus_Util =  0.041743 
CoL_Bus_Util = 0.257308 
Either_Row_CoL_Bus_Util = 0.269292 
Issued_on_Two_Bus_Simul_Util = 0.029760 
issued_two_Eff = 0.110513 
queue_avg = 9.217936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.21794
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22197 n_act=637 n_pre=621 n_ref_event=0 n_req=2814 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=6680 bw_util=0.2576
n_activity=12224 dram_eff=0.6401
bk0: 64a 26434i bk1: 64a 26856i bk2: 72a 26589i bk3: 88a 26729i bk4: 64a 26968i bk5: 88a 26280i bk6: 72a 26681i bk7: 96a 26040i bk8: 128a 25653i bk9: 128a 25434i bk10: 112a 26176i bk11: 128a 26576i bk12: 16a 26738i bk13: 24a 27157i bk14: 0a 26865i bk15: 0a 26813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773632
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 0.634132
Bank_Level_Parallism = 5.731041
Bank_Level_Parallism_Col = 5.120239
Bank_Level_Parallism_Ready = 3.809433
write_to_read_ratio_blp_rw_average = 0.843659
GrpLevelPara = 2.549827 

BW Util details:
bwutil = 0.257572 
total_CMD = 30376 
util_bw = 7824 
Wasted_Col = 2662 
Wasted_Row = 828 
Idle = 19062 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 1639 
WTRc_limit = 288 
RTWc_limit = 834 
CCDLc_limit = 1936 
rwq = 0 
CCDLc_limit_alone = 1815 
WTRc_limit_alone = 248 
RTWc_limit_alone = 753 

Commands details: 
total_CMD = 30376 
n_nop = 22197 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6680 
n_act = 637 
n_pre = 621 
n_ref = 0 
n_req = 2814 
total_req = 7824 

Dual Bus Interface Util: 
issued_total_row = 1258 
issued_total_col = 7824 
Row_Bus_Util =  0.041414 
CoL_Bus_Util = 0.257572 
Either_Row_CoL_Bus_Util = 0.269259 
Issued_on_Two_Bus_Simul_Util = 0.029727 
issued_two_Eff = 0.110405 
queue_avg = 9.207006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.20701
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22261 n_act=630 n_pre=614 n_ref_event=0 n_req=2740 n_rd=1072 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.2549
n_activity=12087 dram_eff=0.6407
bk0: 64a 26735i bk1: 64a 26206i bk2: 64a 26675i bk3: 72a 26606i bk4: 64a 27251i bk5: 64a 26296i bk6: 72a 26961i bk7: 80a 26614i bk8: 128a 25646i bk9: 128a 25074i bk10: 112a 26326i bk11: 128a 26674i bk12: 16a 27011i bk13: 16a 27020i bk14: 0a 26790i bk15: 0a 26970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770073
Row_Buffer_Locality_read = 0.975746
Row_Buffer_Locality_write = 0.637890
Bank_Level_Parallism = 5.674037
Bank_Level_Parallism_Col = 5.050492
Bank_Level_Parallism_Ready = 3.753228
write_to_read_ratio_blp_rw_average = 0.848407
GrpLevelPara = 2.512358 

BW Util details:
bwutil = 0.254938 
total_CMD = 30376 
util_bw = 7744 
Wasted_Col = 2698 
Wasted_Row = 820 
Idle = 19114 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 1549 
WTRc_limit = 219 
RTWc_limit = 811 
CCDLc_limit = 2083 
rwq = 0 
CCDLc_limit_alone = 1979 
WTRc_limit_alone = 182 
RTWc_limit_alone = 744 

Commands details: 
total_CMD = 30376 
n_nop = 22261 
Read = 1072 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 2740 
total_req = 7744 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 7744 
Row_Bus_Util =  0.040953 
CoL_Bus_Util = 0.254938 
Either_Row_CoL_Bus_Util = 0.267152 
Issued_on_Two_Bus_Simul_Util = 0.028740 
issued_two_Eff = 0.107579 
queue_avg = 9.041315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.04132
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22272 n_act=630 n_pre=614 n_ref_event=0 n_req=2748 n_rd=1080 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.2552
n_activity=12126 dram_eff=0.6393
bk0: 64a 26406i bk1: 64a 25862i bk2: 64a 26215i bk3: 72a 26705i bk4: 64a 26914i bk5: 72a 26150i bk6: 72a 26616i bk7: 80a 26493i bk8: 128a 25497i bk9: 128a 25372i bk10: 112a 26169i bk11: 128a 26419i bk12: 16a 27031i bk13: 16a 27163i bk14: 0a 26563i bk15: 0a 26894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770742
Row_Buffer_Locality_read = 0.976852
Row_Buffer_Locality_write = 0.637290
Bank_Level_Parallism = 5.907066
Bank_Level_Parallism_Col = 5.284456
Bank_Level_Parallism_Ready = 4.012255
write_to_read_ratio_blp_rw_average = 0.853479
GrpLevelPara = 2.526326 

BW Util details:
bwutil = 0.255201 
total_CMD = 30376 
util_bw = 7752 
Wasted_Col = 2662 
Wasted_Row = 809 
Idle = 19153 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 1600 
WTRc_limit = 203 
RTWc_limit = 1197 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1936 
WTRc_limit_alone = 171 
RTWc_limit_alone = 1092 

Commands details: 
total_CMD = 30376 
n_nop = 22272 
Read = 1080 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 2748 
total_req = 7752 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 7752 
Row_Bus_Util =  0.040953 
CoL_Bus_Util = 0.255201 
Either_Row_CoL_Bus_Util = 0.266790 
Issued_on_Two_Bus_Simul_Util = 0.029365 
issued_two_Eff = 0.110069 
queue_avg = 9.040097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.0401
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22323 n_act=653 n_pre=637 n_ref_event=0 n_req=2734 n_rd=1072 n_rd_L2_A=0 n_write=0 n_wr_bk=6648 bw_util=0.2541
n_activity=11874 dram_eff=0.6502
bk0: 64a 26020i bk1: 64a 26027i bk2: 64a 26081i bk3: 72a 26728i bk4: 64a 26959i bk5: 72a 26290i bk6: 72a 26719i bk7: 80a 26632i bk8: 128a 25614i bk9: 128a 25004i bk10: 112a 26343i bk11: 120a 26251i bk12: 16a 26789i bk13: 16a 26995i bk14: 0a 26754i bk15: 0a 26872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761156
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = 0.621540
Bank_Level_Parallism = 6.061091
Bank_Level_Parallism_Col = 5.370861
Bank_Level_Parallism_Ready = 3.979016
write_to_read_ratio_blp_rw_average = 0.849909
GrpLevelPara = 2.626371 

BW Util details:
bwutil = 0.254148 
total_CMD = 30376 
util_bw = 7720 
Wasted_Col = 2489 
Wasted_Row = 791 
Idle = 19376 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 1570 
WTRc_limit = 179 
RTWc_limit = 962 
CCDLc_limit = 1752 
rwq = 0 
CCDLc_limit_alone = 1637 
WTRc_limit_alone = 149 
RTWc_limit_alone = 877 

Commands details: 
total_CMD = 30376 
n_nop = 22323 
Read = 1072 
Write = 0 
L2_Alloc = 0 
L2_WB = 6648 
n_act = 653 
n_pre = 637 
n_ref = 0 
n_req = 2734 
total_req = 7720 

Dual Bus Interface Util: 
issued_total_row = 1290 
issued_total_col = 7720 
Row_Bus_Util =  0.042468 
CoL_Bus_Util = 0.254148 
Either_Row_CoL_Bus_Util = 0.265111 
Issued_on_Two_Bus_Simul_Util = 0.031505 
issued_two_Eff = 0.118838 
queue_avg = 8.868976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.86898
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22342 n_act=643 n_pre=627 n_ref_event=0 n_req=2718 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=6648 bw_util=0.2536
n_activity=11729 dram_eff=0.6568
bk0: 64a 26392i bk1: 64a 26078i bk2: 64a 26326i bk3: 72a 26856i bk4: 64a 27089i bk5: 64a 26158i bk6: 72a 26709i bk7: 80a 26638i bk8: 128a 25694i bk9: 128a 25159i bk10: 112a 26256i bk11: 112a 26532i bk12: 16a 26893i bk13: 16a 27077i bk14: 0a 26732i bk15: 0a 27082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763429
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 0.627557
Bank_Level_Parallism = 5.971822
Bank_Level_Parallism_Col = 5.257097
Bank_Level_Parallism_Ready = 3.858255
write_to_read_ratio_blp_rw_average = 0.844520
GrpLevelPara = 2.593012 

BW Util details:
bwutil = 0.253621 
total_CMD = 30376 
util_bw = 7704 
Wasted_Col = 2460 
Wasted_Row = 731 
Idle = 19481 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 1475 
WTRc_limit = 190 
RTWc_limit = 778 
CCDLc_limit = 1688 
rwq = 0 
CCDLc_limit_alone = 1613 
WTRc_limit_alone = 172 
RTWc_limit_alone = 721 

Commands details: 
total_CMD = 30376 
n_nop = 22342 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 6648 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 2718 
total_req = 7704 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 7704 
Row_Bus_Util =  0.041809 
CoL_Bus_Util = 0.253621 
Either_Row_CoL_Bus_Util = 0.264485 
Issued_on_Two_Bus_Simul_Util = 0.030945 
issued_two_Eff = 0.117003 
queue_avg = 8.829668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.82967
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22271 n_act=628 n_pre=612 n_ref_event=0 n_req=2762 n_rd=1096 n_rd_L2_A=0 n_write=0 n_wr_bk=6664 bw_util=0.2555
n_activity=11926 dram_eff=0.6507
bk0: 64a 26578i bk1: 64a 26596i bk2: 64a 26473i bk3: 80a 26826i bk4: 64a 27147i bk5: 72a 26657i bk6: 72a 26989i bk7: 88a 26487i bk8: 128a 25572i bk9: 128a 25109i bk10: 112a 26070i bk11: 128a 27012i bk12: 16a 27099i bk13: 16a 27357i bk14: 0a 26735i bk15: 0a 26967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772629
Row_Buffer_Locality_read = 0.977190
Row_Buffer_Locality_write = 0.638055
Bank_Level_Parallism = 5.683509
Bank_Level_Parallism_Col = 5.062038
Bank_Level_Parallism_Ready = 3.557603
write_to_read_ratio_blp_rw_average = 0.832896
GrpLevelPara = 2.586903 

BW Util details:
bwutil = 0.255465 
total_CMD = 30376 
util_bw = 7760 
Wasted_Col = 2479 
Wasted_Row = 864 
Idle = 19273 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 1517 
WTRc_limit = 229 
RTWc_limit = 1104 
CCDLc_limit = 1876 
rwq = 0 
CCDLc_limit_alone = 1705 
WTRc_limit_alone = 198 
RTWc_limit_alone = 964 

Commands details: 
total_CMD = 30376 
n_nop = 22271 
Read = 1096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6664 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 2762 
total_req = 7760 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 7760 
Row_Bus_Util =  0.040822 
CoL_Bus_Util = 0.255465 
Either_Row_CoL_Bus_Util = 0.266822 
Issued_on_Two_Bus_Simul_Util = 0.029464 
issued_two_Eff = 0.110426 
queue_avg = 9.053792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.05379
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22265 n_act=621 n_pre=605 n_ref_event=0 n_req=2762 n_rd=1096 n_rd_L2_A=0 n_write=0 n_wr_bk=6664 bw_util=0.2555
n_activity=12064 dram_eff=0.6432
bk0: 64a 26391i bk1: 64a 26665i bk2: 64a 26933i bk3: 72a 26677i bk4: 72a 27202i bk5: 72a 26929i bk6: 72a 27778i bk7: 88a 26268i bk8: 128a 25587i bk9: 128a 25098i bk10: 112a 26355i bk11: 128a 27072i bk12: 16a 26860i bk13: 16a 27086i bk14: 0a 26900i bk15: 0a 26709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775163
Row_Buffer_Locality_read = 0.976277
Row_Buffer_Locality_write = 0.642857
Bank_Level_Parallism = 5.580070
Bank_Level_Parallism_Col = 5.014029
Bank_Level_Parallism_Ready = 3.469072
write_to_read_ratio_blp_rw_average = 0.827223
GrpLevelPara = 2.575395 

BW Util details:
bwutil = 0.255465 
total_CMD = 30376 
util_bw = 7760 
Wasted_Col = 2519 
Wasted_Row = 880 
Idle = 19217 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 1511 
WTRc_limit = 250 
RTWc_limit = 1072 
CCDLc_limit = 1928 
rwq = 0 
CCDLc_limit_alone = 1741 
WTRc_limit_alone = 216 
RTWc_limit_alone = 919 

Commands details: 
total_CMD = 30376 
n_nop = 22265 
Read = 1096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6664 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 2762 
total_req = 7760 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 7760 
Row_Bus_Util =  0.040361 
CoL_Bus_Util = 0.255465 
Either_Row_CoL_Bus_Util = 0.267020 
Issued_on_Two_Bus_Simul_Util = 0.028806 
issued_two_Eff = 0.107878 
queue_avg = 9.075256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.07526
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22235 n_act=622 n_pre=606 n_ref_event=0 n_req=2772 n_rd=1104 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.256
n_activity=12262 dram_eff=0.6342
bk0: 64a 26286i bk1: 64a 26740i bk2: 64a 26741i bk3: 80a 26919i bk4: 72a 27120i bk5: 72a 26862i bk6: 72a 26962i bk7: 88a 26380i bk8: 128a 25868i bk9: 128a 25265i bk10: 112a 26416i bk11: 128a 26859i bk12: 16a 27304i bk13: 16a 27394i bk14: 0a 26786i bk15: 0a 26892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775613
Row_Buffer_Locality_read = 0.976449
Row_Buffer_Locality_write = 0.642686
Bank_Level_Parallism = 5.511558
Bank_Level_Parallism_Col = 4.926810
Bank_Level_Parallism_Ready = 3.553755
write_to_read_ratio_blp_rw_average = 0.834072
GrpLevelPara = 2.543390 

BW Util details:
bwutil = 0.255992 
total_CMD = 30376 
util_bw = 7776 
Wasted_Col = 2619 
Wasted_Row = 853 
Idle = 19128 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 1590 
WTRc_limit = 260 
RTWc_limit = 1062 
CCDLc_limit = 1961 
rwq = 0 
CCDLc_limit_alone = 1818 
WTRc_limit_alone = 229 
RTWc_limit_alone = 950 

Commands details: 
total_CMD = 30376 
n_nop = 22235 
Read = 1104 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 2772 
total_req = 7776 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 7776 
Row_Bus_Util =  0.040427 
CoL_Bus_Util = 0.255992 
Either_Row_CoL_Bus_Util = 0.268008 
Issued_on_Two_Bus_Simul_Util = 0.028411 
issued_two_Eff = 0.106007 
queue_avg = 9.008724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.00872
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30376 n_nop=22259 n_act=625 n_pre=609 n_ref_event=0 n_req=2756 n_rd=1088 n_rd_L2_A=0 n_write=0 n_wr_bk=6672 bw_util=0.2555
n_activity=12292 dram_eff=0.6313
bk0: 64a 26513i bk1: 64a 26595i bk2: 64a 26534i bk3: 72a 26679i bk4: 64a 27239i bk5: 72a 26793i bk6: 72a 27346i bk7: 88a 26571i bk8: 128a 25861i bk9: 128a 25246i bk10: 112a 26724i bk11: 128a 26901i bk12: 16a 27201i bk13: 16a 27257i bk14: 0a 26928i bk15: 0a 26725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773222
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = 0.639688
Bank_Level_Parallism = 5.432511
Bank_Level_Parallism_Col = 4.856152
Bank_Level_Parallism_Ready = 3.511469
write_to_read_ratio_blp_rw_average = 0.844482
GrpLevelPara = 2.499952 

BW Util details:
bwutil = 0.255465 
total_CMD = 30376 
util_bw = 7760 
Wasted_Col = 2711 
Wasted_Row = 879 
Idle = 19026 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 1619 
WTRc_limit = 217 
RTWc_limit = 1024 
CCDLc_limit = 2097 
rwq = 0 
CCDLc_limit_alone = 1972 
WTRc_limit_alone = 189 
RTWc_limit_alone = 927 

Commands details: 
total_CMD = 30376 
n_nop = 22259 
Read = 1088 
Write = 0 
L2_Alloc = 0 
L2_WB = 6672 
n_act = 625 
n_pre = 609 
n_ref = 0 
n_req = 2756 
total_req = 7760 

Dual Bus Interface Util: 
issued_total_row = 1234 
issued_total_col = 7760 
Row_Bus_Util =  0.040624 
CoL_Bus_Util = 0.255465 
Either_Row_CoL_Bus_Util = 0.267218 
Issued_on_Two_Bus_Simul_Util = 0.028871 
issued_two_Eff = 0.108045 
queue_avg = 8.980939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.98094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 10, Reservation_fails = 138
L2_cache_bank[3]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 7688, Miss = 6852, Miss_rate = 0.891, Pending_hits = 12, Reservation_fails = 41
L2_cache_bank[5]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 24, Reservation_fails = 1005
L2_cache_bank[7]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[8]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 7688, Miss = 6840, Miss_rate = 0.890, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 24, Reservation_fails = 49
L2_cache_bank[14]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[18]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 10, Reservation_fails = 77
L2_cache_bank[19]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[20]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[21]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 10, Reservation_fails = 34
L2_cache_bank[23]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[25]: Access = 7688, Miss = 6840, Miss_rate = 0.890, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[27]: Access = 7688, Miss = 6840, Miss_rate = 0.890, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 7688, Miss = 6840, Miss_rate = 0.890, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[29]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 24, Reservation_fails = 34
L2_cache_bank[30]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 7688, Miss = 6840, Miss_rate = 0.890, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[32]: Access = 7688, Miss = 6840, Miss_rate = 0.890, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[33]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[34]: Access = 7688, Miss = 6848, Miss_rate = 0.891, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[35]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[36]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[37]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[39]: Access = 7688, Miss = 6856, Miss_rate = 0.892, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[40]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[41]: Access = 7688, Miss = 6864, Miss_rate = 0.893, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[42]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 7688, Miss = 6864, Miss_rate = 0.893, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[44]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[45]: Access = 7688, Miss = 6864, Miss_rate = 0.893, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[46]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[47]: Access = 7688, Miss = 6864, Miss_rate = 0.893, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[48]: Access = 7688, Miss = 6792, Miss_rate = 0.883, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[49]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[50]: Access = 7688, Miss = 6800, Miss_rate = 0.884, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[51]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[52]: Access = 7688, Miss = 6800, Miss_rate = 0.884, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[53]: Access = 7688, Miss = 6816, Miss_rate = 0.887, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[54]: Access = 7688, Miss = 6784, Miss_rate = 0.882, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[55]: Access = 7688, Miss = 6816, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7688, Miss = 6816, Miss_rate = 0.887, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[57]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[58]: Access = 7688, Miss = 6808, Miss_rate = 0.886, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[59]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[60]: Access = 7688, Miss = 6816, Miss_rate = 0.887, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[61]: Access = 7688, Miss = 6832, Miss_rate = 0.889, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[62]: Access = 7688, Miss = 6808, Miss_rate = 0.886, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[63]: Access = 7688, Miss = 6824, Miss_rate = 0.888, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 492032
L2_total_cache_misses = 437540
L2_total_cache_miss_rate = 0.8893
L2_total_cache_pending_hits = 763
L2_total_cache_reservation_fails = 1378
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27099
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1378
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.014
average_pipeline_duty_cycle=2225.407471
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563872
	Total NON REG=128512
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812864
	Total NON REG=192768
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813344
	Total NON REG=192768
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812192
	Total NON REG=192768
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=809888
	Total NON REG=192768
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812352
	Total NON REG=192768
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813568
	Total NON REG=192768
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813184
	Total NON REG=192768
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2640
	Total REG Reads=1483008
	Total REG Writes=783552
	Total NON REG=192768
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812768
	Total NON REG=192768
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=811744
	Total NON REG=192768
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=810176
	Total NON REG=192768
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=809760
	Total NON REG=192768
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=561600
	Total NON REG=128512
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2640
	Total REG Reads=1483008
	Total REG Writes=782144
	Total NON REG=192768
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=811904
	Total NON REG=192768
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813440
	Total NON REG=192768
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812416
	Total NON REG=192768
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813312
	Total NON REG=192768
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=814784
	Total NON REG=192768
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812928
	Total NON REG=192768
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=814592
	Total NON REG=192768
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=815104
	Total NON REG=192768
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=815360
	Total NON REG=192768
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=811968
	Total NON REG=192768
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=814144
	Total NON REG=192768
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=814400
	Total NON REG=192768
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=815456
	Total NON REG=192768
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=814496
	Total NON REG=192768
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812864
	Total NON REG=192768
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813504
	Total NON REG=192768
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812256
	Total NON REG=192768
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562528
	Total NON REG=128512
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563552
	Total NON REG=128512
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813728
	Total NON REG=192768
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563968
	Total NON REG=128512
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=561024
	Total NON REG=128512
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562976
	Total NON REG=128512
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563104
	Total NON REG=128512
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=811296
	Total NON REG=192768
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563552
	Total NON REG=128512
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812960
	Total NON REG=192768
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=561920
	Total NON REG=128512
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562720
	Total NON REG=128512
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563776
	Total NON REG=128512
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=561568
	Total NON REG=128512
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562592
	Total NON REG=128512
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=812448
	Total NON REG=192768
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=561152
	Total NON REG=128512
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562816
	Total NON REG=128512
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563136
	Total NON REG=128512
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563936
	Total NON REG=128512
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563392
	Total NON REG=128512
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=564864
	Total NON REG=128512
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562624
	Total NON REG=128512
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562368
	Total NON REG=128512
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562272
	Total NON REG=128512
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563424
	Total NON REG=128512
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562784
	Total NON REG=128512
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=813408
	Total NON REG=192768
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=565440
	Total NON REG=128512
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=561408
	Total NON REG=128512
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563872
	Total NON REG=128512
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562976
	Total NON REG=128512
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=564128
	Total NON REG=128512
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563712
	Total NON REG=128512
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563104
	Total NON REG=128512
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562400
	Total NON REG=128512
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=564032
	Total NON REG=128512
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563968
	Total NON REG=128512
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563328
	Total NON REG=128512
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563232
	Total NON REG=128512
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=562688
	Total NON REG=128512
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=564448
	Total NON REG=128512
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563072
	Total NON REG=128512
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=565408
	Total NON REG=128512
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563264
	Total NON REG=128512
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=563296
	Total NON REG=128512
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22152
	Total FP Deocded Instructions=3648
	Total INT Deocded Instructions=16992
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12705792
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1043712
	Total MEM Acesses=78336
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=2544
	Total REG Reads=1483008
	Total REG Writes=810816
	Total NON REG=192768
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11328
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8470528
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=695808
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=988672
	Total REG Writes=564704
	Total NON REG=128512


==========Power Metrics -- Memory==========
Total memory controller accesses: 36132
Total memory controller reads: 36132
Total memory controller writes: 0
!!!Total Shared memory access: 132352
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 9728
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 90624
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 42489
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 100352
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 53729
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Cache_stats[GLOBAL_ACC_R][MISS] = 9033
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 1378
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 27099
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 90624
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=492032
icnt_total_pkts_simt_to_mem=492032
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 492032
Req_Network_cycles = 40454
Req_Network_injected_packets_per_cycle =      12.1628 
Req_Network_conflicts_per_cycle =      13.9416
Req_Network_conflicts_per_cycle_util =      19.4186
Req_Bank_Level_Parallism =      16.9409
Req_Network_in_buffer_full_per_cycle =       1.1538
Req_Network_in_buffer_avg_util =      66.9925
Req_Network_out_buffer_full_per_cycle =       0.0061
Req_Network_out_buffer_avg_util =       1.8684

Reply_Network_injected_packets_num = 492032
Reply_Network_cycles = 40454
Reply_Network_injected_packets_per_cycle =       12.1628
Reply_Network_conflicts_per_cycle =       13.7739
Reply_Network_conflicts_per_cycle_util =      18.5631
Reply_Bank_Level_Parallism =      16.3918
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.2125
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1520
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 220815 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 5603960x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
