

Implementation tool: Xilinx Vivado v.2013.3
Device target:       xc7z020clg484-1
Report date:         Thu Jun 19 17:21:48 +0800 2014

#=== Resource usage ===
SLICE:          587
LUT:           1770
FF:             986
DSP:             24
BRAM:             0
SRL:             72
#=== Final timing ===
CP required:    10.000
CP achieved:    7.827
Timing met
