# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ip/full_adder_1_bit_xup_xor2_0_0/sim/full_adder_1_bit_xup_xor2_0_0.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ip/full_adder_1_bit_xup_xor2_1_0/sim/full_adder_1_bit_xup_xor2_1_0.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ip/full_adder_1_bit_xup_nand2_0_0/sim/full_adder_1_bit_xup_nand2_0_0.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ip/full_adder_1_bit_xup_nand2_1_0/sim/full_adder_1_bit_xup_nand2_1_0.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/ip/full_adder_1_bit_xup_nand2_2_0/sim/full_adder_1_bit_xup_nand2_2_0.v"
verilog xil_defaultlib  "../../../adder.ip_user_files/bd/full_adder_1_bit/hdl/full_adder_1_bit.v"
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/full_adder_1_bit_ver.v"
verilog xil_defaultlib  "../../../adder.srcs/sources_1/new/full_adder_1_bit_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
