{"vcs1":{"timestamp_begin":1731840729.077987108, "rt":4.61, "ut":0.65, "st":0.23}}
{"vcselab":{"timestamp_begin":1731840733.763857356, "rt":1.25, "ut":0.31, "st":0.17}}
{"link":{"timestamp_begin":1731840735.083220378, "rt":0.45, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731840728.506362026}
{"VCS_COMP_START_TIME": 1731840728.506362026}
{"VCS_COMP_END_TIME": 1731841629.415520869}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331688}}
{"stitch_vcselab": {"peak_mem": 231548}}
