Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Oct 23 05:24:18 2020
| Host         : shebalin-XPS running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file QpixProtoTop_timing_summary_routed.rpt -pb QpixProtoTop_timing_summary_routed.pb -rpx QpixProtoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : QpixProtoTop
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.673        0.000                      0                29116        0.012        0.000                      0                29116        8.750        0.000                       0                 13373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.673        0.000                      0                29005        0.012        0.000                      0                29005        8.750        0.000                       0                 13373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.623        0.000                      0                  111        0.758        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 1.532ns (14.868%)  route 8.772ns (85.132%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.765    14.121    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][2]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    22.793    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][2]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 1.532ns (14.868%)  route 8.772ns (85.132%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.765    14.121    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][4]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    22.793    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][4]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 1.532ns (14.868%)  route 8.772ns (85.132%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.765    14.121    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][6]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    22.793    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][6]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 1.532ns (14.868%)  route 8.772ns (85.132%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.765    14.121    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X12Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][7]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.524    22.793    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][7]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 1.532ns (14.860%)  route 8.778ns (85.140%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.771    14.127    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][0]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X11Y84         FDRE (Setup_fdre_C_R)       -0.429    22.888    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][0]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 1.532ns (14.860%)  route 8.778ns (85.140%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.771    14.127    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X11Y84         FDRE (Setup_fdre_C_R)       -0.429    22.888    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 1.532ns (14.860%)  route 8.778ns (85.140%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.771    14.127    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X11Y84         FDRE (Setup_fdre_C_R)       -0.429    22.888    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 1.532ns (14.860%)  route 8.778ns (85.140%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 23.337 - 20.000 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.685     3.817    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X12Y2          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.478     4.295 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.899     6.194    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I2_O)        0.295     6.489 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.489    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_14_n_0
    SLICE_X28Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     6.703 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4/O
                         net (fo=1, routed)           1.025     7.727    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_4_n_0
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.297     8.024 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.917     8.942    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.066 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          4.166    13.231    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X11Y81         LUT3 (Prop_lut3_I1_O)        0.124    13.355 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.771    14.127    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.488    23.337    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X11Y84         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][5]/C
                         clock pessimism              0.282    23.619    
                         clock uncertainty           -0.302    23.317    
    SLICE_X11Y84         FDRE (Setup_fdre_C_R)       -0.429    22.888    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][5]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 1.482ns (14.715%)  route 8.589ns (85.285%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.430ns = ( 23.430 - 20.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.646     3.778    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X19Y78         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y78         FDRE (Prop_fdre_C_Q)         0.419     4.197 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.172     5.368    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X17Y81         LUT6 (Prop_lut6_I2_O)        0.299     5.667 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.667    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_16_n_0
    SLICE_X17Y81         MUXF7 (Prop_muxf7_I1_O)      0.217     5.884 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_5/O
                         net (fo=1, routed)           0.723     6.607    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I3_O)        0.299     6.906 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.815     7.721    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X19Y78         LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          5.216    13.061    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X38Y0          LUT3 (Prop_lut3_I1_O)        0.124    13.185 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.664    13.849    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.580    23.430    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X40Y1          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]/C
                         clock pessimism              0.282    23.712    
                         clock uncertainty           -0.302    23.410    
    SLICE_X40Y1          FDRE (Setup_fdre_C_R)       -0.429    22.981    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][1]
  -------------------------------------------------------------------
                         required time                         22.981    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  9.132    

Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 1.482ns (14.715%)  route 8.589ns (85.285%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.430ns = ( 23.430 - 20.000 ) 
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.646     3.778    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X19Y78         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y78         FDRE (Prop_fdre_C_Q)         0.419     4.197 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter][1]/Q
                         net (fo=22, routed)          1.172     5.368    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/curReg_reg[counter_n_0_][1]
    SLICE_X17Y81         LUT6 (Prop_lut6_I2_O)        0.299     5.667 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.667    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_16_n_0
    SLICE_X17Y81         MUXF7 (Prop_muxf7_I1_O)      0.217     5.884 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_5/O
                         net (fo=1, routed)           0.723     6.607    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_5_n_0
    SLICE_X18Y80         LUT6 (Prop_lut6_I3_O)        0.299     6.906 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1/O
                         net (fo=1, routed)           0.815     7.721    QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0_i_1_n_0
    SLICE_X19Y78         LUT5 (Prop_lut5_I0_O)        0.124     7.845 r  QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[2].QpixDummyTxRx_U/U_UartTx/uartTx_INST_0/O
                         net (fo=67, routed)          5.216    13.061    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/uartRx
    SLICE_X38Y0          LUT3 (Prop_lut3_I1_O)        0.124    13.185 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1/O
                         net (fo=8, routed)           0.664    13.849    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg[lowCount][7]_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.580    23.430    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/clk
    SLICE_X40Y1          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]/C
                         clock pessimism              0.282    23.712    
                         clock uncertainty           -0.302    23.410    
    SLICE_X40Y1          FDRE (Setup_fdre_C_R)       -0.429    22.981    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartRx/curReg_reg[lowCount][3]
  -------------------------------------------------------------------
                         required time                         22.981    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  9.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.893%)  route 0.180ns (56.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.566     1.485    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/clk
    SLICE_X26Y49         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr_reg[3][13]/Q
                         net (fo=1, routed)           0.180     1.807    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/txByte[13]
    SLICE_X26Y50         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.829     1.867    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X26Y50         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][13]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.046     1.795    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][13]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.003%)  route 0.156ns (54.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.553     1.472    QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/clk
    SLICE_X21Y29         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[1].outBytesArr_reg[1][56]/Q
                         net (fo=1, routed)           0.156     1.757    QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/txByte[56]
    SLICE_X22Y28         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.818     1.856    QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X22Y28         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]/C
                         clock pessimism             -0.123     1.733    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.012     1.745    QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/GEN_TXRX[1].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr_reg[0][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.437%)  route 0.208ns (59.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.560     1.479    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/clk
    SLICE_X21Y10         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr_reg[0][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[0].outBytesArr_reg[0][56]/Q
                         net (fo=1, routed)           0.208     1.828    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/txByte[56]
    SLICE_X22Y8          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.829     1.867    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X22Y8          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]/C
                         clock pessimism             -0.123     1.744    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.066     1.810    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/GEN_TXRX[0].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][56]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/doutb_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.929%)  route 0.178ns (52.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.565     1.484    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/clk
    SLICE_X34Y45         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/doutb_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/doutb_reg[45]/Q
                         net (fo=1, routed)           0.178     1.827    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/extFifoDout[45]
    SLICE_X32Y50         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.829     1.867    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/clk
    SLICE_X32Y50         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][45]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.059     1.808    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][45]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr_reg[0,1][TimeStamp][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.464%)  route 0.216ns (60.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.552     1.471    QpixHitsGen_U/clk
    SLICE_X18Y24         FDRE                                         r  QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr_reg[0,1][TimeStamp][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  QpixHitsGen_U/X_GEN[0].Y_GEN[1].inPortsArr_reg[0,1][TimeStamp][7]/Q
                         net (fo=1, routed)           0.216     1.829    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/inPorts[TimeStamp][7]
    SLICE_X22Y22         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.817     1.855    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/clk
    SLICE_X22Y22         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][7]/C
                         clock pessimism             -0.123     1.732    
    SLICE_X22Y22         FDRE (Hold_fdre_C_D)         0.076     1.808    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][7]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 QpixHitsGen_U/X_GEN[2].Y_GEN[1].inPortsArr_reg[2,1][TimeStamp][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.559     1.478    QpixHitsGen_U/clk
    SLICE_X19Y54         FDRE                                         r  QpixHitsGen_U/X_GEN[2].Y_GEN[1].inPortsArr_reg[2,1][TimeStamp][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  QpixHitsGen_U/X_GEN[2].Y_GEN[1].inPortsArr_reg[2,1][TimeStamp][23]/Q
                         net (fo=1, routed)           0.212     1.831    QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/inPorts[TimeStamp][23]
    SLICE_X23Y54         FDRE                                         r  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.825     1.863    QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/clk
    SLICE_X23Y54         FDRE                                         r  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][23]/C
                         clock pessimism             -0.123     1.740    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.070     1.810    QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][23]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/doutb_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.339%)  route 0.158ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.562     1.481    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/clk
    SLICE_X20Y6          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/doutb_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_fdre_C_Q)         0.148     1.629 r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/doutb_reg[54]/Q
                         net (fo=1, routed)           0.158     1.788    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/extFifoDout[54]
    SLICE_X23Y6          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.830     1.868    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/clk
    SLICE_X23Y6          FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][54]/C
                         clock pessimism             -0.123     1.745    
    SLICE_X23Y6          FDRE (Hold_fdre_C_D)         0.018     1.763    QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/curReg_reg[txData][Data][54]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 QpixHitsGen_U/X_GEN[0].Y_GEN[2].inPortsArr_reg[0,2][TimeStamp][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.548%)  route 0.196ns (54.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.552     1.471    QpixHitsGen_U/clk
    SLICE_X20Y22         FDRE                                         r  QpixHitsGen_U/X_GEN[0].Y_GEN[2].inPortsArr_reg[0,2][TimeStamp][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  QpixHitsGen_U/X_GEN[0].Y_GEN[2].inPortsArr_reg[0,2][TimeStamp][19]/Q
                         net (fo=1, routed)           0.196     1.831    QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/inPorts[TimeStamp][19]
    SLICE_X24Y23         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.815     1.853    QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/clk
    SLICE_X24Y23         FDRE                                         r  QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][19]/C
                         clock pessimism             -0.123     1.730    
    SLICE_X24Y23         FDRE (Hold_fdre_C_D)         0.076     1.806    QpixAsicArray_U/GEN_X[0].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][19]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 QpixHitsGen_U/X_GEN[2].Y_GEN[2].inPortsArr_reg[2,2][TimeStamp][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.845%)  route 0.222ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.552     1.471    QpixHitsGen_U/clk
    SLICE_X23Y21         FDRE                                         r  QpixHitsGen_U/X_GEN[2].Y_GEN[2].inPortsArr_reg[2,2][TimeStamp][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  QpixHitsGen_U/X_GEN[2].Y_GEN[2].inPortsArr_reg[2,2][TimeStamp][24]/Q
                         net (fo=1, routed)           0.222     1.834    QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/inPorts[TimeStamp][24]
    SLICE_X18Y23         FDRE                                         r  QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.818     1.856    QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/clk
    SLICE_X18Y23         FDRE                                         r  QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][24]/C
                         clock pessimism             -0.123     1.733    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.075     1.808    QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixDataProc_U/outData_reg[TimeStamp][24]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.432%)  route 0.181ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.566     1.485    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/clk
    SLICE_X26Y49         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/QpixParser_U/TX_GEN[3].outBytesArr_reg[3][4]/Q
                         net (fo=1, routed)           0.181     1.794    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/txByte[4]
    SLICE_X26Y50         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.829     1.867    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/clk
    SLICE_X26Y50         FDRE                                         r  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][4]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.018     1.767    QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixComm_U/GEN_TXRX[3].QpixDummyTxRx_U/U_UartTx/curReg_reg[byte][4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y16  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y16  QpixAsicArray_U/GEN_X[1].GEN_Y[2].QpixAsicTop_U/QpixRoute_U/FIFO_LOC_U/bram_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5   QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5   QpixAsicArray_U/GEN_X[2].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[2].FIFO_U/bram_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   QpixAsicArray_U/GEN_X[2].GEN_Y[2].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1   QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1   QpixAsicArray_U/GEN_X[0].GEN_Y[1].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   QpixAsicArray_U/GEN_X[1].GEN_Y[0].QpixAsicTop_U/QpixComm_U/RX_FIFO_GEN[1].FIFO_U/bram_i/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y73  QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y73  QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y73  QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y73  QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y73  QpixAsicArray_U/GEN_X[1].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y75   QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y75   QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y75   QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y75   QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y75   QpixAsicArray_U/GEN_X[0].GEN_Y[0].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_36_41/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y58  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y59  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y59  QpixAsicArray_U/GEN_X[2].GEN_Y[1].QpixAsicTop_U/QpixRoute_U/FIFO_EXT_U/bram_i/mem_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.580ns (16.236%)  route 2.992ns (83.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.166     7.381    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y51          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y51          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[14]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y51          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[14]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.580ns (16.236%)  route 2.992ns (83.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.166     7.381    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y51          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y51          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[28]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y51          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[28]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.580ns (16.236%)  route 2.992ns (83.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.166     7.381    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y51          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y51          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[8]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y51          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[8]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.762ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.580ns (16.891%)  route 2.854ns (83.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.027     7.243    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y50          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y50          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[10]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y50          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 15.762    

Slack (MET) :             15.762ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.580ns (16.891%)  route 2.854ns (83.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.027     7.243    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y50          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y50          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[25]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y50          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[25]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 15.762    

Slack (MET) :             15.762ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.580ns (16.891%)  route 2.854ns (83.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.027     7.243    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y50          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y50          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[27]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y50          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[27]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 15.762    

Slack (MET) :             15.762ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.580ns (16.891%)  route 2.854ns (83.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 23.343 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.027     7.243    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X6Y50          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.494    23.343    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X6Y50          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[31]/C
                         clock pessimism              0.282    23.625    
                         clock uncertainty           -0.302    23.323    
    SLICE_X6Y50          FDCE (Recov_fdce_C_CLR)     -0.319    23.004    AxiLiteSlaveSimple_U/s_axi_wdata_reg_r_reg[31]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 15.762    

Slack (MET) :             15.787ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.580ns (17.459%)  route 2.742ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 23.342 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         1.915     7.131    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X7Y53          FDCE                                         f  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.493    23.342    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X7Y53          FDCE                                         r  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]/C
                         clock pessimism              0.282    23.624    
                         clock uncertainty           -0.302    23.322    
    SLICE_X7Y53          FDCE (Recov_fdce_C_CLR)     -0.405    22.917    AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 15.787    

Slack (MET) :             15.787ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.580ns (17.459%)  route 2.742ns (82.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 23.342 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         1.915     7.131    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X7Y53          FDCE                                         f  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.493    23.342    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X7Y53          FDCE                                         r  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]/C
                         clock pessimism              0.282    23.624    
                         clock uncertainty           -0.302    23.322    
    SLICE_X7Y53          FDCE (Recov_fdce_C_CLR)     -0.405    22.917    AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 15.787    

Slack (MET) :             15.851ns  (required time - arrival time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_wstrb_reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.580ns (16.671%)  route 2.899ns (83.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 23.405 - 20.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.677     3.809    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.456     4.265 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.827     5.091    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.215 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         2.072     7.288    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X4Y48          FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_wstrb_reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       1.555    23.405    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X4Y48          FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_wstrb_reg_r_reg[1]/C
                         clock pessimism              0.397    23.802    
                         clock uncertainty           -0.302    23.500    
    SLICE_X4Y48          FDCE (Recov_fdce_C_CLR)     -0.361    23.139    AxiLiteSlaveSimple_U/s_axi_wstrb_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.139    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 15.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[0]__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.266%)  route 0.496ns (72.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.204     2.166    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X14Y41         FDCE                                         f  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[0]__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.832     1.870    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X14Y41         FDCE                                         r  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[0]__0/C
                         clock pessimism             -0.370     1.499    
    SLICE_X14Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.266%)  route 0.496ns (72.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.204     2.166    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X14Y41         FDCE                                         f  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.832     1.870    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X14Y41         FDCE                                         r  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]__0/C
                         clock pessimism             -0.370     1.499    
    SLICE_X14Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_arready_r_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.266%)  route 0.496ns (72.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.204     2.166    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X14Y41         FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_arready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.832     1.870    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X14Y41         FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_arready_r_reg/C
                         clock pessimism             -0.370     1.499    
    SLICE_X14Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    AxiLiteSlaveSimple_U/s_axi_arready_r_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/v_rdata_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.066%)  route 0.501ns (72.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.209     2.171    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X15Y42         FDCE                                         f  AxiLiteSlaveSimple_U/v_rdata_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.832     1.870    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X15Y42         FDCE                                         r  AxiLiteSlaveSimple_U/v_rdata_r_reg[12]/C
                         clock pessimism             -0.370     1.499    
    SLICE_X15Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    AxiLiteSlaveSimple_U/v_rdata_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/v_rdata_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.066%)  route 0.501ns (72.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.209     2.171    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X15Y42         FDCE                                         f  AxiLiteSlaveSimple_U/v_rdata_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.832     1.870    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X15Y42         FDCE                                         r  AxiLiteSlaveSimple_U/v_rdata_r_reg[8]/C
                         clock pessimism             -0.370     1.499    
    SLICE_X15Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    AxiLiteSlaveSimple_U/v_rdata_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.895%)  route 0.506ns (73.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.213     2.175    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X14Y42         FDCE                                         f  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.832     1.870    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X14Y42         FDCE                                         r  AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]__0/C
                         clock pessimism             -0.370     1.499    
    SLICE_X14Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    AxiLiteSlaveSimple_U/FSM_sequential_v_state_r_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.609%)  route 0.513ns (73.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.220     2.182    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X15Y43         FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.833     1.871    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X15Y43         FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[0]/C
                         clock pessimism             -0.370     1.500    
    SLICE_X15Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.609%)  route 0.513ns (73.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.220     2.182    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X15Y43         FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.833     1.871    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X15Y43         FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[15]/C
                         clock pessimism             -0.370     1.500    
    SLICE_X15Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.609%)  route 0.513ns (73.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.220     2.182    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X15Y43         FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.833     1.871    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X15Y43         FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[30]/C
                         clock pessimism             -0.370     1.500    
    SLICE_X15Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.609%)  route 0.513ns (73.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.564     1.483    GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X14Y40         FDRE                                         r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.293     1.917    AxiLiteSlaveSimple_U/axi_aresetn
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.962 f  AxiLiteSlaveSimple_U/s_axi_awready_r_i_2/O
                         net (fo=111, routed)         0.220     2.182    AxiLiteSlaveSimple_U/s_axi_awready_r_i_2_n_0
    SLICE_X15Y43         FDCE                                         f  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13373, routed)       0.833     1.871    AxiLiteSlaveSimple_U/axi_aclk
    SLICE_X15Y43         FDCE                                         r  AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[9]/C
                         clock pessimism             -0.370     1.500    
    SLICE_X15Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    AxiLiteSlaveSimple_U/s_axi_rdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.774    





