// Seed: 455604638
module module_0 (
    input wire id_0,
    input supply1 id_1
    , id_3
);
  always id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    output tri0 id_13,
    input wire id_14,
    input wand id_15,
    input tri id_16,
    input wire id_17,
    input uwire id_18,
    input wor id_19,
    output wor id_20,
    input tri id_21,
    input uwire id_22,
    input tri0 id_23,
    output wor id_24,
    output tri1 id_25
);
  assign id_12 = id_6;
  assign id_24 = -1'h0;
  logic   id_27 = {1, -1};
  supply1 id_28;
  module_0 modCall_1 (
      id_8,
      id_22
  );
  assign modCall_1.id_0 = 0;
  assign id_28 = 1'b0;
endmodule
