# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3.srcs/sim_1/new/eight_bits_binary_counter.vhd" \
"../../../../Lab_3.srcs/sim_1/new/jk_trigger.vhd" \
"../../../../Lab_3.srcs/sim_1/new/eight_bits_binary_counter_testbench.vhd" \

# Do not sort compile order
nosort
