/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [40:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [5:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [24:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_1z[0] & celloutsig_1_2z[2]);
  assign celloutsig_0_9z = ~celloutsig_0_7z;
  assign celloutsig_0_21z = celloutsig_0_0z[0] ^ celloutsig_0_19z[8];
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] + celloutsig_1_0z[3:1];
  assign celloutsig_1_2z = in_data[124:113] + { in_data[180], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[146:143] & in_data[182:179];
  assign celloutsig_1_10z = celloutsig_1_0z[2:0] / { 1'h1, celloutsig_1_7z[1], celloutsig_1_8z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[49:47] };
  assign celloutsig_1_19z = celloutsig_1_2z[4:1] / { 1'h1, celloutsig_1_2z[7:5] };
  assign celloutsig_0_30z = { in_data[92:84], celloutsig_0_1z } > { celloutsig_0_26z[4:0], celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_1_3z = { in_data[167:161], celloutsig_1_1z } && { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = ! { celloutsig_0_3z[0], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = ! { celloutsig_0_3z[0], celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z } % { 1'h1, in_data[149:145] };
  assign celloutsig_0_28z = { celloutsig_0_15z[4:2], celloutsig_0_12z } % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_21z };
  assign celloutsig_0_19z = { celloutsig_0_11z[19:5], celloutsig_0_1z } * { celloutsig_0_10z[2:1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign { celloutsig_0_11z[40:32], celloutsig_0_11z[30:0] } = celloutsig_0_7z ? { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z } : { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, 1'h0, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_15z = - { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_3z = - { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = & in_data[44:34];
  assign celloutsig_0_12z = & { celloutsig_0_6z[2:1], celloutsig_0_1z };
  assign celloutsig_0_5z = | { celloutsig_0_3z[7:3], celloutsig_0_1z };
  assign celloutsig_0_7z = | { celloutsig_0_4z, in_data[85:72] };
  assign celloutsig_0_1z = | in_data[16:6];
  assign celloutsig_0_29z = in_data[41:17] >> { in_data[88:76], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_1_7z = { in_data[148], celloutsig_1_1z } <<< celloutsig_1_0z;
  assign celloutsig_0_10z = { celloutsig_0_6z[7:4], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z } <<< { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_2z[9:0] - { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } - { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[65:63] ~^ in_data[80:78];
  assign celloutsig_1_8z = ~((celloutsig_1_7z[3] & in_data[129]) | in_data[130]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_26z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_26z = in_data[69:64];
  assign celloutsig_0_11z[31] = celloutsig_0_1z;
  assign { out_data[137:128], out_data[99:96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
