
miniprojetoSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008610  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  080087d0  080087d0  000187d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008940  08008940  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08008940  08008940  00018940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008948  08008948  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008948  08008948  00018948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800894c  0800894c  0001894c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008950  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b10  20000010  08008960  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b20  08008960  00021b20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fd13  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038be  00000000  00000000  0003fd53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  00043618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016e0  00000000  00000000  00044e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000439a  00000000  00000000  00046520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000198f5  00000000  00000000  0004a8ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114113  00000000  00000000  000641af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001782c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006638  00000000  00000000  00178318  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000010 	.word	0x20000010
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080087b8 	.word	0x080087b8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000014 	.word	0x20000014
 80001fc:	080087b8 	.word	0x080087b8

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b96e 	b.w	80004f4 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9d08      	ldr	r5, [sp, #32]
 8000236:	4604      	mov	r4, r0
 8000238:	468c      	mov	ip, r1
 800023a:	2b00      	cmp	r3, #0
 800023c:	f040 8083 	bne.w	8000346 <__udivmoddi4+0x116>
 8000240:	428a      	cmp	r2, r1
 8000242:	4617      	mov	r7, r2
 8000244:	d947      	bls.n	80002d6 <__udivmoddi4+0xa6>
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	b142      	cbz	r2, 800025e <__udivmoddi4+0x2e>
 800024c:	f1c2 0020 	rsb	r0, r2, #32
 8000250:	fa24 f000 	lsr.w	r0, r4, r0
 8000254:	4091      	lsls	r1, r2
 8000256:	4097      	lsls	r7, r2
 8000258:	ea40 0c01 	orr.w	ip, r0, r1
 800025c:	4094      	lsls	r4, r2
 800025e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000262:	0c23      	lsrs	r3, r4, #16
 8000264:	fbbc f6f8 	udiv	r6, ip, r8
 8000268:	fa1f fe87 	uxth.w	lr, r7
 800026c:	fb08 c116 	mls	r1, r8, r6, ip
 8000270:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000274:	fb06 f10e 	mul.w	r1, r6, lr
 8000278:	4299      	cmp	r1, r3
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x60>
 800027c:	18fb      	adds	r3, r7, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 8119 	bcs.w	80004b8 <__udivmoddi4+0x288>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 8116 	bls.w	80004b8 <__udivmoddi4+0x288>
 800028c:	3e02      	subs	r6, #2
 800028e:	443b      	add	r3, r7
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a4:	45a6      	cmp	lr, r4
 80002a6:	d909      	bls.n	80002bc <__udivmoddi4+0x8c>
 80002a8:	193c      	adds	r4, r7, r4
 80002aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ae:	f080 8105 	bcs.w	80004bc <__udivmoddi4+0x28c>
 80002b2:	45a6      	cmp	lr, r4
 80002b4:	f240 8102 	bls.w	80004bc <__udivmoddi4+0x28c>
 80002b8:	3802      	subs	r0, #2
 80002ba:	443c      	add	r4, r7
 80002bc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c0:	eba4 040e 	sub.w	r4, r4, lr
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa0>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	b902      	cbnz	r2, 80002da <__udivmoddi4+0xaa>
 80002d8:	deff      	udf	#255	; 0xff
 80002da:	fab2 f282 	clz	r2, r2
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d150      	bne.n	8000384 <__udivmoddi4+0x154>
 80002e2:	1bcb      	subs	r3, r1, r7
 80002e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e8:	fa1f f887 	uxth.w	r8, r7
 80002ec:	2601      	movs	r6, #1
 80002ee:	fbb3 fcfe 	udiv	ip, r3, lr
 80002f2:	0c21      	lsrs	r1, r4, #16
 80002f4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002fc:	fb08 f30c 	mul.w	r3, r8, ip
 8000300:	428b      	cmp	r3, r1
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0xe4>
 8000304:	1879      	adds	r1, r7, r1
 8000306:	f10c 30ff 	add.w	r0, ip, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0xe2>
 800030c:	428b      	cmp	r3, r1
 800030e:	f200 80e9 	bhi.w	80004e4 <__udivmoddi4+0x2b4>
 8000312:	4684      	mov	ip, r0
 8000314:	1ac9      	subs	r1, r1, r3
 8000316:	b2a3      	uxth	r3, r4
 8000318:	fbb1 f0fe 	udiv	r0, r1, lr
 800031c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000320:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000324:	fb08 f800 	mul.w	r8, r8, r0
 8000328:	45a0      	cmp	r8, r4
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x10c>
 800032c:	193c      	adds	r4, r7, r4
 800032e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x10a>
 8000334:	45a0      	cmp	r8, r4
 8000336:	f200 80d9 	bhi.w	80004ec <__udivmoddi4+0x2bc>
 800033a:	4618      	mov	r0, r3
 800033c:	eba4 0408 	sub.w	r4, r4, r8
 8000340:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000344:	e7bf      	b.n	80002c6 <__udivmoddi4+0x96>
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x12e>
 800034a:	2d00      	cmp	r5, #0
 800034c:	f000 80b1 	beq.w	80004b2 <__udivmoddi4+0x282>
 8000350:	2600      	movs	r6, #0
 8000352:	e9c5 0100 	strd	r0, r1, [r5]
 8000356:	4630      	mov	r0, r6
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f683 	clz	r6, r3
 8000362:	2e00      	cmp	r6, #0
 8000364:	d14a      	bne.n	80003fc <__udivmoddi4+0x1cc>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0x140>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80b8 	bhi.w	80004e0 <__udivmoddi4+0x2b0>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0103 	sbc.w	r1, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	468c      	mov	ip, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0a8      	beq.n	80002d0 <__udivmoddi4+0xa0>
 800037e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0xa0>
 8000384:	f1c2 0320 	rsb	r3, r2, #32
 8000388:	fa20 f603 	lsr.w	r6, r0, r3
 800038c:	4097      	lsls	r7, r2
 800038e:	fa01 f002 	lsl.w	r0, r1, r2
 8000392:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000396:	40d9      	lsrs	r1, r3
 8000398:	4330      	orrs	r0, r6
 800039a:	0c03      	lsrs	r3, r0, #16
 800039c:	fbb1 f6fe 	udiv	r6, r1, lr
 80003a0:	fa1f f887 	uxth.w	r8, r7
 80003a4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb06 f108 	mul.w	r1, r6, r8
 80003b0:	4299      	cmp	r1, r3
 80003b2:	fa04 f402 	lsl.w	r4, r4, r2
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x19c>
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	f106 3cff 	add.w	ip, r6, #4294967295
 80003be:	f080 808d 	bcs.w	80004dc <__udivmoddi4+0x2ac>
 80003c2:	4299      	cmp	r1, r3
 80003c4:	f240 808a 	bls.w	80004dc <__udivmoddi4+0x2ac>
 80003c8:	3e02      	subs	r6, #2
 80003ca:	443b      	add	r3, r7
 80003cc:	1a5b      	subs	r3, r3, r1
 80003ce:	b281      	uxth	r1, r0
 80003d0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb00 f308 	mul.w	r3, r0, r8
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x1c4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ea:	d273      	bcs.n	80004d4 <__udivmoddi4+0x2a4>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d971      	bls.n	80004d4 <__udivmoddi4+0x2a4>
 80003f0:	3802      	subs	r0, #2
 80003f2:	4439      	add	r1, r7
 80003f4:	1acb      	subs	r3, r1, r3
 80003f6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003fa:	e778      	b.n	80002ee <__udivmoddi4+0xbe>
 80003fc:	f1c6 0c20 	rsb	ip, r6, #32
 8000400:	fa03 f406 	lsl.w	r4, r3, r6
 8000404:	fa22 f30c 	lsr.w	r3, r2, ip
 8000408:	431c      	orrs	r4, r3
 800040a:	fa20 f70c 	lsr.w	r7, r0, ip
 800040e:	fa01 f306 	lsl.w	r3, r1, r6
 8000412:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000416:	fa21 f10c 	lsr.w	r1, r1, ip
 800041a:	431f      	orrs	r7, r3
 800041c:	0c3b      	lsrs	r3, r7, #16
 800041e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000422:	fa1f f884 	uxth.w	r8, r4
 8000426:	fb0e 1119 	mls	r1, lr, r9, r1
 800042a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800042e:	fb09 fa08 	mul.w	sl, r9, r8
 8000432:	458a      	cmp	sl, r1
 8000434:	fa02 f206 	lsl.w	r2, r2, r6
 8000438:	fa00 f306 	lsl.w	r3, r0, r6
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x220>
 800043e:	1861      	adds	r1, r4, r1
 8000440:	f109 30ff 	add.w	r0, r9, #4294967295
 8000444:	d248      	bcs.n	80004d8 <__udivmoddi4+0x2a8>
 8000446:	458a      	cmp	sl, r1
 8000448:	d946      	bls.n	80004d8 <__udivmoddi4+0x2a8>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4421      	add	r1, r4
 8000450:	eba1 010a 	sub.w	r1, r1, sl
 8000454:	b2bf      	uxth	r7, r7
 8000456:	fbb1 f0fe 	udiv	r0, r1, lr
 800045a:	fb0e 1110 	mls	r1, lr, r0, r1
 800045e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000462:	fb00 f808 	mul.w	r8, r0, r8
 8000466:	45b8      	cmp	r8, r7
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x24a>
 800046a:	19e7      	adds	r7, r4, r7
 800046c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000470:	d22e      	bcs.n	80004d0 <__udivmoddi4+0x2a0>
 8000472:	45b8      	cmp	r8, r7
 8000474:	d92c      	bls.n	80004d0 <__udivmoddi4+0x2a0>
 8000476:	3802      	subs	r0, #2
 8000478:	4427      	add	r7, r4
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	eba7 0708 	sub.w	r7, r7, r8
 8000482:	fba0 8902 	umull	r8, r9, r0, r2
 8000486:	454f      	cmp	r7, r9
 8000488:	46c6      	mov	lr, r8
 800048a:	4649      	mov	r1, r9
 800048c:	d31a      	bcc.n	80004c4 <__udivmoddi4+0x294>
 800048e:	d017      	beq.n	80004c0 <__udivmoddi4+0x290>
 8000490:	b15d      	cbz	r5, 80004aa <__udivmoddi4+0x27a>
 8000492:	ebb3 020e 	subs.w	r2, r3, lr
 8000496:	eb67 0701 	sbc.w	r7, r7, r1
 800049a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800049e:	40f2      	lsrs	r2, r6
 80004a0:	ea4c 0202 	orr.w	r2, ip, r2
 80004a4:	40f7      	lsrs	r7, r6
 80004a6:	e9c5 2700 	strd	r2, r7, [r5]
 80004aa:	2600      	movs	r6, #0
 80004ac:	4631      	mov	r1, r6
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	462e      	mov	r6, r5
 80004b4:	4628      	mov	r0, r5
 80004b6:	e70b      	b.n	80002d0 <__udivmoddi4+0xa0>
 80004b8:	4606      	mov	r6, r0
 80004ba:	e6e9      	b.n	8000290 <__udivmoddi4+0x60>
 80004bc:	4618      	mov	r0, r3
 80004be:	e6fd      	b.n	80002bc <__udivmoddi4+0x8c>
 80004c0:	4543      	cmp	r3, r8
 80004c2:	d2e5      	bcs.n	8000490 <__udivmoddi4+0x260>
 80004c4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c8:	eb69 0104 	sbc.w	r1, r9, r4
 80004cc:	3801      	subs	r0, #1
 80004ce:	e7df      	b.n	8000490 <__udivmoddi4+0x260>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e7d2      	b.n	800047a <__udivmoddi4+0x24a>
 80004d4:	4660      	mov	r0, ip
 80004d6:	e78d      	b.n	80003f4 <__udivmoddi4+0x1c4>
 80004d8:	4681      	mov	r9, r0
 80004da:	e7b9      	b.n	8000450 <__udivmoddi4+0x220>
 80004dc:	4666      	mov	r6, ip
 80004de:	e775      	b.n	80003cc <__udivmoddi4+0x19c>
 80004e0:	4630      	mov	r0, r6
 80004e2:	e74a      	b.n	800037a <__udivmoddi4+0x14a>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	4439      	add	r1, r7
 80004ea:	e713      	b.n	8000314 <__udivmoddi4+0xe4>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	e724      	b.n	800033c <__udivmoddi4+0x10c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f000 fcc5 	bl	8000e8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f862 	bl	80005c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 f9a2 	bl	800084c <MX_GPIO_Init>
  MX_DMA_Init();
 8000508:	f000 f976 	bl	80007f8 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800050c:	f000 f8d6 	bl	80006bc <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8000510:	f000 f920 	bl	8000754 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA (&hlpuart1, SR_BUFFER, BUFFER_LEN);
 8000514:	2201      	movs	r2, #1
 8000516:	491b      	ldr	r1, [pc, #108]	; (8000584 <main+0x8c>)
 8000518:	481b      	ldr	r0, [pc, #108]	; (8000588 <main+0x90>)
 800051a:	f003 fb87 	bl	8003c2c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart4, BT_BUFFER, BUFFER_LEN);
 800051e:	2201      	movs	r2, #1
 8000520:	491a      	ldr	r1, [pc, #104]	; (800058c <main+0x94>)
 8000522:	481b      	ldr	r0, [pc, #108]	; (8000590 <main+0x98>)
 8000524:	f003 fb3c 	bl	8003ba0 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000528:	f005 f964 	bl	80057f4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SR_Queue */
  SR_QueueHandle = osMessageQueueNew (64, 1, &SR_Queue_attributes);
 800052c:	4a19      	ldr	r2, [pc, #100]	; (8000594 <main+0x9c>)
 800052e:	2101      	movs	r1, #1
 8000530:	2040      	movs	r0, #64	; 0x40
 8000532:	f005 fa56 	bl	80059e2 <osMessageQueueNew>
 8000536:	4603      	mov	r3, r0
 8000538:	4a17      	ldr	r2, [pc, #92]	; (8000598 <main+0xa0>)
 800053a:	6013      	str	r3, [r2, #0]

  /* creation of BT_Queue */
  BT_QueueHandle = osMessageQueueNew (64, 1, &BT_Queue_attributes);
 800053c:	4a17      	ldr	r2, [pc, #92]	; (800059c <main+0xa4>)
 800053e:	2101      	movs	r1, #1
 8000540:	2040      	movs	r0, #64	; 0x40
 8000542:	f005 fa4e 	bl	80059e2 <osMessageQueueNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a15      	ldr	r2, [pc, #84]	; (80005a0 <main+0xa8>)
 800054a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TransmitTask_Se */
  TransmitTask_SeHandle = osThreadNew(StartTransmitTask_Serial, NULL, &TransmitTask_Se_attributes);
 800054c:	4a15      	ldr	r2, [pc, #84]	; (80005a4 <main+0xac>)
 800054e:	2100      	movs	r1, #0
 8000550:	4815      	ldr	r0, [pc, #84]	; (80005a8 <main+0xb0>)
 8000552:	f005 f999 	bl	8005888 <osThreadNew>
 8000556:	4603      	mov	r3, r0
 8000558:	4a14      	ldr	r2, [pc, #80]	; (80005ac <main+0xb4>)
 800055a:	6013      	str	r3, [r2, #0]

  /* creation of TransmitTask_BT */
  TransmitTask_BTHandle = osThreadNew(StartTransmitTask_BT, NULL, &TransmitTask_BT_attributes);
 800055c:	4a14      	ldr	r2, [pc, #80]	; (80005b0 <main+0xb8>)
 800055e:	2100      	movs	r1, #0
 8000560:	4814      	ldr	r0, [pc, #80]	; (80005b4 <main+0xbc>)
 8000562:	f005 f991 	bl	8005888 <osThreadNew>
 8000566:	4603      	mov	r3, r0
 8000568:	4a13      	ldr	r2, [pc, #76]	; (80005b8 <main+0xc0>)
 800056a:	6013      	str	r3, [r2, #0]

  /* creation of PingTask */
  PingTaskHandle = osThreadNew(StartPingTask, NULL, &PingTask_attributes);
 800056c:	4a13      	ldr	r2, [pc, #76]	; (80005bc <main+0xc4>)
 800056e:	2100      	movs	r1, #0
 8000570:	4813      	ldr	r0, [pc, #76]	; (80005c0 <main+0xc8>)
 8000572:	f005 f989 	bl	8005888 <osThreadNew>
 8000576:	4603      	mov	r3, r0
 8000578:	4a12      	ldr	r2, [pc, #72]	; (80005c4 <main+0xcc>)
 800057a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800057c:	f005 f95e 	bl	800583c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000580:	e7fe      	b.n	8000580 <main+0x88>
 8000582:	bf00      	nop
 8000584:	2000002c 	.word	0x2000002c
 8000588:	20001904 	.word	0x20001904
 800058c:	20001994 	.word	0x20001994
 8000590:	20001a00 	.word	0x20001a00
 8000594:	080088a0 	.word	0x080088a0
 8000598:	200019fc 	.word	0x200019fc
 800059c:	080088b8 	.word	0x080088b8
 80005a0:	200019f8 	.word	0x200019f8
 80005a4:	08008834 	.word	0x08008834
 80005a8:	08000931 	.word	0x08000931
 80005ac:	200018fc 	.word	0x200018fc
 80005b0:	08008858 	.word	0x08008858
 80005b4:	080009cd 	.word	0x080009cd
 80005b8:	200018f8 	.word	0x200018f8
 80005bc:	0800887c 	.word	0x0800887c
 80005c0:	08000a69 	.word	0x08000a69
 80005c4:	20001900 	.word	0x20001900

080005c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b0bc      	sub	sp, #240	; 0xf0
 80005cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ce:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80005d2:	2244      	movs	r2, #68	; 0x44
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f008 f8d2 	bl	8008780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005dc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2294      	movs	r2, #148	; 0x94
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f008 f8c4 	bl	8008780 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005fc:	f001 fa40 	bl	8001a80 <HAL_PWREx_ControlVoltageScaling>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0x42>
  {
    Error_Handler();
 8000606:	f000 fa61 	bl	8000acc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800060a:	2310      	movs	r3, #16
 800060c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800061c:	2360      	movs	r3, #96	; 0x60
 800061e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000628:	2301      	movs	r3, #1
 800062a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800062e:	2301      	movs	r3, #1
 8000630:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000634:	2320      	movs	r3, #32
 8000636:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000640:	2302      	movs	r3, #2
 8000642:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000650:	4618      	mov	r0, r3
 8000652:	f001 fac9 	bl	8001be8 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800065c:	f000 fa36 	bl	8000acc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000660:	230f      	movs	r3, #15
 8000662:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2303      	movs	r3, #3
 8000668:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800067e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000682:	2103      	movs	r1, #3
 8000684:	4618      	mov	r0, r3
 8000686:	f001 fed5 	bl	8002434 <HAL_RCC_ClockConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000690:	f000 fa1c 	bl	8000acc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_LPUART1;
 8000694:	2328      	movs	r3, #40	; 0x28
 8000696:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000698:	2300      	movs	r3, #0
 800069a:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800069c:	2300      	movs	r3, #0
 800069e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	4618      	mov	r0, r3
 80006a4:	f002 f9aa 	bl	80029fc <HAL_RCCEx_PeriphCLKConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80006ae:	f000 fa0d 	bl	8000acc <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	37f0      	adds	r7, #240	; 0xf0
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006c0:	4b22      	ldr	r3, [pc, #136]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006c2:	4a23      	ldr	r2, [pc, #140]	; (8000750 <MX_LPUART1_UART_Init+0x94>)
 80006c4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006c6:	4b21      	ldr	r3, [pc, #132]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006cc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006d4:	4b1d      	ldr	r3, [pc, #116]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006da:	4b1c      	ldr	r3, [pc, #112]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006e0:	4b1a      	ldr	r3, [pc, #104]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006e2:	220c      	movs	r2, #12
 80006e4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e6:	4b19      	ldr	r3, [pc, #100]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 8000700:	2200      	movs	r2, #0
 8000702:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000704:	4811      	ldr	r0, [pc, #68]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 8000706:	f003 f963 	bl	80039d0 <HAL_UART_Init>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000710:	f000 f9dc 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000714:	2100      	movs	r1, #0
 8000716:	480d      	ldr	r0, [pc, #52]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 8000718:	f004 ff5e 	bl	80055d8 <HAL_UARTEx_SetTxFifoThreshold>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000722:	f000 f9d3 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000726:	2100      	movs	r1, #0
 8000728:	4808      	ldr	r0, [pc, #32]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 800072a:	f004 ff93 	bl	8005654 <HAL_UARTEx_SetRxFifoThreshold>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000734:	f000 f9ca 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000738:	4804      	ldr	r0, [pc, #16]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 800073a:	f004 ff14 	bl	8005566 <HAL_UARTEx_DisableFifoMode>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000744:	f000 f9c2 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20001904 	.word	0x20001904
 8000750:	40008000 	.word	0x40008000

08000754 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000758:	4b25      	ldr	r3, [pc, #148]	; (80007f0 <MX_UART4_Init+0x9c>)
 800075a:	4a26      	ldr	r2, [pc, #152]	; (80007f4 <MX_UART4_Init+0xa0>)
 800075c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 800075e:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000760:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000764:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b20      	ldr	r3, [pc, #128]	; (80007f0 <MX_UART4_Init+0x9c>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000772:	4b1f      	ldr	r3, [pc, #124]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b1d      	ldr	r3, [pc, #116]	; (80007f0 <MX_UART4_Init+0x9c>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b1c      	ldr	r3, [pc, #112]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b1a      	ldr	r3, [pc, #104]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800078a:	4b19      	ldr	r3, [pc, #100]	; (80007f0 <MX_UART4_Init+0x9c>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000790:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000792:	2200      	movs	r2, #0
 8000794:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000796:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000798:	2200      	movs	r2, #0
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.FifoMode = UART_FIFOMODE_DISABLE;
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_UART4_Init+0x9c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_RS485Ex_Init(&huart4, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80007a2:	2300      	movs	r3, #0
 80007a4:	2200      	movs	r2, #0
 80007a6:	2100      	movs	r1, #0
 80007a8:	4811      	ldr	r0, [pc, #68]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007aa:	f004 fe55 	bl	8005458 <HAL_RS485Ex_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_UART4_Init+0x64>
  {
    Error_Handler();
 80007b4:	f000 f98a 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007b8:	2100      	movs	r1, #0
 80007ba:	480d      	ldr	r0, [pc, #52]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007bc:	f004 ff0c 	bl	80055d8 <HAL_UARTEx_SetTxFifoThreshold>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_UART4_Init+0x76>
  {
    Error_Handler();
 80007c6:	f000 f981 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ca:	2100      	movs	r1, #0
 80007cc:	4808      	ldr	r0, [pc, #32]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007ce:	f004 ff41 	bl	8005654 <HAL_UARTEx_SetRxFifoThreshold>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_UART4_Init+0x88>
  {
    Error_Handler();
 80007d8:	f000 f978 	bl	8000acc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007de:	f004 fec2 	bl	8005566 <HAL_UARTEx_DisableFifoMode>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_UART4_Init+0x98>
  {
    Error_Handler();
 80007e8:	f000 f970 	bl	8000acc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20001a00 	.word	0x20001a00
 80007f4:	40004c00 	.word	0x40004c00

080007f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007fe:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_DMA_Init+0x50>)
 8000800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000802:	4a11      	ldr	r2, [pc, #68]	; (8000848 <MX_DMA_Init+0x50>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	6493      	str	r3, [r2, #72]	; 0x48
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_DMA_Init+0x50>)
 800080c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_DMA_Init+0x50>)
 8000818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800081a:	4a0b      	ldr	r2, [pc, #44]	; (8000848 <MX_DMA_Init+0x50>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6493      	str	r3, [r2, #72]	; 0x48
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_DMA_Init+0x50>)
 8000824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2105      	movs	r1, #5
 8000832:	200f      	movs	r0, #15
 8000834:	f000 fc1a 	bl	800106c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000838:	200f      	movs	r0, #15
 800083a:	f000 fc33 	bl	80010a4 <HAL_NVIC_EnableIRQ>

}
 800083e:	bf00      	nop
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40021000 	.word	0x40021000

0800084c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000852:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a1a      	ldr	r2, [pc, #104]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 800086a:	f001 f9ad 	bl	8001bc8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a13      	ldr	r2, [pc, #76]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_GPIO_Init+0x74>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088a:	4a0d      	ldr	r2, [pc, #52]	; (80008c0 <MX_GPIO_Init+0x74>)
 800088c:	f043 0304 	orr.w	r3, r3, #4
 8000890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000896:	f003 0304 	and.w	r3, r3, #4
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <MX_GPIO_Init+0x74>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a2:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <MX_GPIO_Init+0x74>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008aa:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <MX_GPIO_Init+0x74>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

}
 80008b6:	bf00      	nop
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40021000 	.word	0x40021000

080008c4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1){
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a12      	ldr	r2, [pc, #72]	; (8000918 <HAL_UART_RxCpltCallback+0x54>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d10b      	bne.n	80008ec <HAL_UART_RxCpltCallback+0x28>
		osMessageQueuePut(SR_QueueHandle, SR_BUFFER, 0, 0);
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <HAL_UART_RxCpltCallback+0x58>)
 80008d6:	6818      	ldr	r0, [r3, #0]
 80008d8:	2300      	movs	r3, #0
 80008da:	2200      	movs	r2, #0
 80008dc:	4910      	ldr	r1, [pc, #64]	; (8000920 <HAL_UART_RxCpltCallback+0x5c>)
 80008de:	f005 f8f3 	bl	8005ac8 <osMessageQueuePut>
		HAL_UART_Receive_DMA(&hlpuart1, SR_BUFFER, BUFFER_LEN);
 80008e2:	2201      	movs	r2, #1
 80008e4:	490e      	ldr	r1, [pc, #56]	; (8000920 <HAL_UART_RxCpltCallback+0x5c>)
 80008e6:	480c      	ldr	r0, [pc, #48]	; (8000918 <HAL_UART_RxCpltCallback+0x54>)
 80008e8:	f003 f9a0 	bl	8003c2c <HAL_UART_Receive_DMA>
	}
	if(huart->Instance == huart4.Instance){
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <HAL_UART_RxCpltCallback+0x60>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d10b      	bne.n	8000910 <HAL_UART_RxCpltCallback+0x4c>
		osMessageQueuePut(BT_QueueHandle, BT_BUFFER, 0, 0);
 80008f8:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <HAL_UART_RxCpltCallback+0x64>)
 80008fa:	6818      	ldr	r0, [r3, #0]
 80008fc:	2300      	movs	r3, #0
 80008fe:	2200      	movs	r2, #0
 8000900:	490a      	ldr	r1, [pc, #40]	; (800092c <HAL_UART_RxCpltCallback+0x68>)
 8000902:	f005 f8e1 	bl	8005ac8 <osMessageQueuePut>
		HAL_UART_Receive_IT(&huart4, BT_BUFFER, BUFFER_LEN);
 8000906:	2201      	movs	r2, #1
 8000908:	4908      	ldr	r1, [pc, #32]	; (800092c <HAL_UART_RxCpltCallback+0x68>)
 800090a:	4806      	ldr	r0, [pc, #24]	; (8000924 <HAL_UART_RxCpltCallback+0x60>)
 800090c:	f003 f948 	bl	8003ba0 <HAL_UART_Receive_IT>
	}
}
 8000910:	bf00      	nop
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20001904 	.word	0x20001904
 800091c:	200019fc 	.word	0x200019fc
 8000920:	2000002c 	.word	0x2000002c
 8000924:	20001a00 	.word	0x20001a00
 8000928:	200019f8 	.word	0x200019f8
 800092c:	20001994 	.word	0x20001994

08000930 <StartTransmitTask_Serial>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTransmitTask_Serial */
void StartTransmitTask_Serial(void *argument)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b096      	sub	sp, #88	; 0x58
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	char msg_sr[64];
	uint16_t count_sr = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	char c[1];

  /* Infinite loop */
	for(;;)
	{
		memset(msg_sr,0,64);
 800093e:	f107 0310 	add.w	r3, r7, #16
 8000942:	2240      	movs	r2, #64	; 0x40
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f007 ff1a 	bl	8008780 <memset>
		count_sr = osMessageQueueGetCount(SR_QueueHandle);
 800094c:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <StartTransmitTask_Serial+0x90>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4618      	mov	r0, r3
 8000952:	f005 f977 	bl	8005c44 <osMessageQueueGetCount>
 8000956:	4603      	mov	r3, r0
 8000958:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if(count_sr > 0){
 800095c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000960:	2b00      	cmp	r3, #0
 8000962:	d028      	beq.n	80009b6 <StartTransmitTask_Serial+0x86>
			for (int i = 0; i < count_sr; i++) {
 8000964:	2300      	movs	r3, #0
 8000966:	657b      	str	r3, [r7, #84]	; 0x54
 8000968:	e012      	b.n	8000990 <StartTransmitTask_Serial+0x60>
				osMessageQueueGet(SR_QueueHandle, c, 0, 100);
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <StartTransmitTask_Serial+0x90>)
 800096c:	6818      	ldr	r0, [r3, #0]
 800096e:	f107 010c 	add.w	r1, r7, #12
 8000972:	2364      	movs	r3, #100	; 0x64
 8000974:	2200      	movs	r2, #0
 8000976:	f005 f907 	bl	8005b88 <osMessageQueueGet>
				strncat(msg_sr, c, 1);
 800097a:	f107 010c 	add.w	r1, r7, #12
 800097e:	f107 0310 	add.w	r3, r7, #16
 8000982:	2201      	movs	r2, #1
 8000984:	4618      	mov	r0, r3
 8000986:	f007 ff03 	bl	8008790 <strncat>
			for (int i = 0; i < count_sr; i++) {
 800098a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800098c:	3301      	adds	r3, #1
 800098e:	657b      	str	r3, [r7, #84]	; 0x54
 8000990:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000996:	429a      	cmp	r2, r3
 8000998:	dbe7      	blt.n	800096a <StartTransmitTask_Serial+0x3a>
			}
			HAL_UART_Transmit(&huart4, (uint8_t *)msg_sr, sizeof(msg_sr), 100);
 800099a:	f107 0110 	add.w	r1, r7, #16
 800099e:	2364      	movs	r3, #100	; 0x64
 80009a0:	2240      	movs	r2, #64	; 0x40
 80009a2:	4808      	ldr	r0, [pc, #32]	; (80009c4 <StartTransmitTask_Serial+0x94>)
 80009a4:	f003 f864 	bl	8003a70 <HAL_UART_Transmit>
			HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg_sr, sizeof(msg_sr), 100);
 80009a8:	f107 0110 	add.w	r1, r7, #16
 80009ac:	2364      	movs	r3, #100	; 0x64
 80009ae:	2240      	movs	r2, #64	; 0x40
 80009b0:	4805      	ldr	r0, [pc, #20]	; (80009c8 <StartTransmitTask_Serial+0x98>)
 80009b2:	f003 f85d 	bl	8003a70 <HAL_UART_Transmit>
		}
		osDelay(100);
 80009b6:	2064      	movs	r0, #100	; 0x64
 80009b8:	f004 fff8 	bl	80059ac <osDelay>
		memset(msg_sr,0,64);
 80009bc:	e7bf      	b.n	800093e <StartTransmitTask_Serial+0xe>
 80009be:	bf00      	nop
 80009c0:	200019fc 	.word	0x200019fc
 80009c4:	20001a00 	.word	0x20001a00
 80009c8:	20001904 	.word	0x20001904

080009cc <StartTransmitTask_BT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTransmitTask_BT */
void StartTransmitTask_BT(void *argument)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b096      	sub	sp, #88	; 0x58
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTransmitTask_BT */

	char msg_bt[64];
	uint16_t count_bt = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	char b[1];
  /* Infinite loop */
	for(;;)
	{
		memset(msg_bt,0,64);
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2240      	movs	r2, #64	; 0x40
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f007 fecc 	bl	8008780 <memset>
		count_bt = osMessageQueueGetCount(BT_QueueHandle);
 80009e8:	4b1c      	ldr	r3, [pc, #112]	; (8000a5c <StartTransmitTask_BT+0x90>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f005 f929 	bl	8005c44 <osMessageQueueGetCount>
 80009f2:	4603      	mov	r3, r0
 80009f4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if(count_bt > 0){
 80009f8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d028      	beq.n	8000a52 <StartTransmitTask_BT+0x86>
			for (int j = 0; j < count_bt; j++) {
 8000a00:	2300      	movs	r3, #0
 8000a02:	657b      	str	r3, [r7, #84]	; 0x54
 8000a04:	e012      	b.n	8000a2c <StartTransmitTask_BT+0x60>
				osMessageQueueGet(BT_QueueHandle, b, 0, 100);
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <StartTransmitTask_BT+0x90>)
 8000a08:	6818      	ldr	r0, [r3, #0]
 8000a0a:	f107 010c 	add.w	r1, r7, #12
 8000a0e:	2364      	movs	r3, #100	; 0x64
 8000a10:	2200      	movs	r2, #0
 8000a12:	f005 f8b9 	bl	8005b88 <osMessageQueueGet>
				strncat(msg_bt,b,1);
 8000a16:	f107 010c 	add.w	r1, r7, #12
 8000a1a:	f107 0310 	add.w	r3, r7, #16
 8000a1e:	2201      	movs	r2, #1
 8000a20:	4618      	mov	r0, r3
 8000a22:	f007 feb5 	bl	8008790 <strncat>
			for (int j = 0; j < count_bt; j++) {
 8000a26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a28:	3301      	adds	r3, #1
 8000a2a:	657b      	str	r3, [r7, #84]	; 0x54
 8000a2c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000a30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000a32:	429a      	cmp	r2, r3
 8000a34:	dbe7      	blt.n	8000a06 <StartTransmitTask_BT+0x3a>
			}
			HAL_UART_Transmit(&huart4, (uint8_t *)msg_bt, sizeof(msg_bt), 100);
 8000a36:	f107 0110 	add.w	r1, r7, #16
 8000a3a:	2364      	movs	r3, #100	; 0x64
 8000a3c:	2240      	movs	r2, #64	; 0x40
 8000a3e:	4808      	ldr	r0, [pc, #32]	; (8000a60 <StartTransmitTask_BT+0x94>)
 8000a40:	f003 f816 	bl	8003a70 <HAL_UART_Transmit>
			HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg_bt, sizeof(msg_bt), 100);
 8000a44:	f107 0110 	add.w	r1, r7, #16
 8000a48:	2364      	movs	r3, #100	; 0x64
 8000a4a:	2240      	movs	r2, #64	; 0x40
 8000a4c:	4805      	ldr	r0, [pc, #20]	; (8000a64 <StartTransmitTask_BT+0x98>)
 8000a4e:	f003 f80f 	bl	8003a70 <HAL_UART_Transmit>
		}
		osDelay(100);
 8000a52:	2064      	movs	r0, #100	; 0x64
 8000a54:	f004 ffaa 	bl	80059ac <osDelay>
		memset(msg_bt,0,64);
 8000a58:	e7bf      	b.n	80009da <StartTransmitTask_BT+0xe>
 8000a5a:	bf00      	nop
 8000a5c:	200019f8 	.word	0x200019f8
 8000a60:	20001a00 	.word	0x20001a00
 8000a64:	20001904 	.word	0x20001904

08000a68 <StartPingTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPingTask */
void StartPingTask(void *argument)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPingTask */
	uint8_t msg[7] = "543210\n";
 8000a70:	4a0b      	ldr	r2, [pc, #44]	; (8000aa0 <StartPingTask+0x38>)
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a7a:	6018      	str	r0, [r3, #0]
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	8019      	strh	r1, [r3, #0]
 8000a80:	3302      	adds	r3, #2
 8000a82:	0c0a      	lsrs	r2, r1, #16
 8000a84:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	HAL_UART_Transmit(&huart4, msg, 7, 100);
 8000a86:	f107 0108 	add.w	r1, r7, #8
 8000a8a:	2364      	movs	r3, #100	; 0x64
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	4805      	ldr	r0, [pc, #20]	; (8000aa4 <StartPingTask+0x3c>)
 8000a90:	f002 ffee 	bl	8003a70 <HAL_UART_Transmit>
    osDelay(5000);
 8000a94:	f241 3088 	movw	r0, #5000	; 0x1388
 8000a98:	f004 ff88 	bl	80059ac <osDelay>
	HAL_UART_Transmit(&huart4, msg, 7, 100);
 8000a9c:	e7f3      	b.n	8000a86 <StartPingTask+0x1e>
 8000a9e:	bf00      	nop
 8000aa0:	08008814 	.word	0x08008814
 8000aa4:	20001a00 	.word	0x20001a00

08000aa8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a04      	ldr	r2, [pc, #16]	; (8000ac8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d101      	bne.n	8000abe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aba:	f000 f9ff 	bl	8000ebc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40001000 	.word	0x40001000

08000acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad0:	b672      	cpsid	i
}
 8000ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <Error_Handler+0x8>
	...

08000ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <HAL_MspInit+0x4c>)
 8000ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae2:	4a10      	ldr	r2, [pc, #64]	; (8000b24 <HAL_MspInit+0x4c>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6613      	str	r3, [r2, #96]	; 0x60
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <HAL_MspInit+0x4c>)
 8000aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <HAL_MspInit+0x4c>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b00:	6593      	str	r3, [r2, #88]	; 0x58
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <HAL_MspInit+0x4c>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	210f      	movs	r1, #15
 8000b12:	f06f 0001 	mvn.w	r0, #1
 8000b16:	f000 faa9 	bl	800106c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40021000 	.word	0x40021000

08000b28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08c      	sub	sp, #48	; 0x30
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 031c 	add.w	r3, r7, #28
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a57      	ldr	r2, [pc, #348]	; (8000ca4 <HAL_UART_MspInit+0x17c>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d154      	bne.n	8000bf4 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b4a:	4b57      	ldr	r3, [pc, #348]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b4e:	4a56      	ldr	r2, [pc, #344]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000b56:	4b54      	ldr	r3, [pc, #336]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	61bb      	str	r3, [r7, #24]
 8000b60:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b62:	4b51      	ldr	r3, [pc, #324]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b66:	4a50      	ldr	r2, [pc, #320]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b6e:	4b4e      	ldr	r3, [pc, #312]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8000b7a:	f001 f825 	bl	8001bc8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000b7e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000b90:	2308      	movs	r3, #8
 8000b92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4844      	ldr	r0, [pc, #272]	; (8000cac <HAL_UART_MspInit+0x184>)
 8000b9c:	f000 fdbe 	bl	800171c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel5;
 8000ba0:	4b43      	ldr	r3, [pc, #268]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000ba2:	4a44      	ldr	r2, [pc, #272]	; (8000cb4 <HAL_UART_MspInit+0x18c>)
 8000ba4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000ba6:	4b42      	ldr	r3, [pc, #264]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000ba8:	2222      	movs	r2, #34	; 0x22
 8000baa:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bac:	4b40      	ldr	r3, [pc, #256]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bb2:	4b3f      	ldr	r3, [pc, #252]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bb8:	4b3d      	ldr	r3, [pc, #244]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bba:	2280      	movs	r2, #128	; 0x80
 8000bbc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bbe:	4b3c      	ldr	r3, [pc, #240]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bc4:	4b3a      	ldr	r3, [pc, #232]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8000bca:	4b39      	ldr	r3, [pc, #228]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bcc:	2220      	movs	r2, #32
 8000bce:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000bd0:	4b37      	ldr	r3, [pc, #220]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000bd6:	4836      	ldr	r0, [pc, #216]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bd8:	f000 fa72 	bl	80010c0 <HAL_DMA_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000be2:	f7ff ff73 	bl	8000acc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a31      	ldr	r2, [pc, #196]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bea:	67da      	str	r2, [r3, #124]	; 0x7c
 8000bec:	4a30      	ldr	r2, [pc, #192]	; (8000cb0 <HAL_UART_MspInit+0x188>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000bf2:	e053      	b.n	8000c9c <HAL_UART_MspInit+0x174>
  else if(huart->Instance==UART4)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a2f      	ldr	r2, [pc, #188]	; (8000cb8 <HAL_UART_MspInit+0x190>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d14e      	bne.n	8000c9c <HAL_UART_MspInit+0x174>
    __HAL_RCC_UART4_CLK_ENABLE();
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c02:	4a29      	ldr	r2, [pc, #164]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c08:	6593      	str	r3, [r2, #88]	; 0x58
 8000c0a:	4b27      	ldr	r3, [pc, #156]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	4b24      	ldr	r3, [pc, #144]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1a:	4a23      	ldr	r2, [pc, #140]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c22:	4b21      	ldr	r3, [pc, #132]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2e:	4b1e      	ldr	r3, [pc, #120]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c32:	4a1d      	ldr	r2, [pc, #116]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c34:	f043 0304 	orr.w	r3, r3, #4
 8000c38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c3a:	4b1b      	ldr	r3, [pc, #108]	; (8000ca8 <HAL_UART_MspInit+0x180>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c54:	2303      	movs	r3, #3
 8000c56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c58:	2308      	movs	r3, #8
 8000c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	f107 031c 	add.w	r3, r7, #28
 8000c60:	4619      	mov	r1, r3
 8000c62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c66:	f000 fd59 	bl	800171c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2302      	movs	r3, #2
 8000c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c7c:	2308      	movs	r3, #8
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c80:	f107 031c 	add.w	r3, r7, #28
 8000c84:	4619      	mov	r1, r3
 8000c86:	480d      	ldr	r0, [pc, #52]	; (8000cbc <HAL_UART_MspInit+0x194>)
 8000c88:	f000 fd48 	bl	800171c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2105      	movs	r1, #5
 8000c90:	2034      	movs	r0, #52	; 0x34
 8000c92:	f000 f9eb 	bl	800106c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000c96:	2034      	movs	r0, #52	; 0x34
 8000c98:	f000 fa04 	bl	80010a4 <HAL_NVIC_EnableIRQ>
}
 8000c9c:	bf00      	nop
 8000c9e:	3730      	adds	r7, #48	; 0x30
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40008000 	.word	0x40008000
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	48001800 	.word	0x48001800
 8000cb0:	20001998 	.word	0x20001998
 8000cb4:	40020058 	.word	0x40020058
 8000cb8:	40004c00 	.word	0x40004c00
 8000cbc:	48000800 	.word	0x48000800

08000cc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b08c      	sub	sp, #48	; 0x30
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	2036      	movs	r0, #54	; 0x36
 8000cd6:	f000 f9c9 	bl	800106c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cda:	2036      	movs	r0, #54	; 0x36
 8000cdc:	f000 f9e2 	bl	80010a4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ce0:	4b1e      	ldr	r3, [pc, #120]	; (8000d5c <HAL_InitTick+0x9c>)
 8000ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ce4:	4a1d      	ldr	r2, [pc, #116]	; (8000d5c <HAL_InitTick+0x9c>)
 8000ce6:	f043 0310 	orr.w	r3, r3, #16
 8000cea:	6593      	str	r3, [r2, #88]	; 0x58
 8000cec:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <HAL_InitTick+0x9c>)
 8000cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cf0:	f003 0310 	and.w	r3, r3, #16
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cf8:	f107 0210 	add.w	r2, r7, #16
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4611      	mov	r1, r2
 8000d02:	4618      	mov	r0, r3
 8000d04:	f001 fd86 	bl	8002814 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d08:	f001 fd58 	bl	80027bc <HAL_RCC_GetPCLK1Freq>
 8000d0c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d10:	4a13      	ldr	r2, [pc, #76]	; (8000d60 <HAL_InitTick+0xa0>)
 8000d12:	fba2 2303 	umull	r2, r3, r2, r3
 8000d16:	0c9b      	lsrs	r3, r3, #18
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d1e:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <HAL_InitTick+0xa8>)
 8000d20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d28:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d2a:	4a0e      	ldr	r2, [pc, #56]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d2e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d36:	4b0b      	ldr	r3, [pc, #44]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000d3c:	4809      	ldr	r0, [pc, #36]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d3e:	f002 fb75 	bl	800342c <HAL_TIM_Base_Init>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d104      	bne.n	8000d52 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000d48:	4806      	ldr	r0, [pc, #24]	; (8000d64 <HAL_InitTick+0xa4>)
 8000d4a:	f002 fbd1 	bl	80034f0 <HAL_TIM_Base_Start_IT>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	e000      	b.n	8000d54 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3730      	adds	r7, #48	; 0x30
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40021000 	.word	0x40021000
 8000d60:	431bde83 	.word	0x431bde83
 8000d64:	20001a90 	.word	0x20001a90
 8000d68:	40001000 	.word	0x40001000

08000d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <NMI_Handler+0x4>

08000d72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d76:	e7fe      	b.n	8000d76 <HardFault_Handler+0x4>

08000d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <MemManage_Handler+0x4>

08000d7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d82:	e7fe      	b.n	8000d82 <BusFault_Handler+0x4>

08000d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d88:	e7fe      	b.n	8000d88 <UsageFault_Handler+0x4>

08000d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000d9c:	4802      	ldr	r0, [pc, #8]	; (8000da8 <DMA1_Channel5_IRQHandler+0x10>)
 8000d9e:	f000 fb6d 	bl	800147c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20001998 	.word	0x20001998

08000dac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000db0:	4802      	ldr	r0, [pc, #8]	; (8000dbc <UART4_IRQHandler+0x10>)
 8000db2:	f002 ff81 	bl	8003cb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	20001a00 	.word	0x20001a00

08000dc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000dc4:	4802      	ldr	r0, [pc, #8]	; (8000dd0 <TIM6_DAC_IRQHandler+0x10>)
 8000dc6:	f002 fc03 	bl	80035d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	20001a90 	.word	0x20001a90

08000dd4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <SystemInit+0x5c>)
 8000dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dde:	4a14      	ldr	r2, [pc, #80]	; (8000e30 <SystemInit+0x5c>)
 8000de0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000de4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <SystemInit+0x60>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a11      	ldr	r2, [pc, #68]	; (8000e34 <SystemInit+0x60>)
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <SystemInit+0x60>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <SystemInit+0x60>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a0d      	ldr	r2, [pc, #52]	; (8000e34 <SystemInit+0x60>)
 8000e00:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000e04:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000e08:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000e0a:	4b0a      	ldr	r3, [pc, #40]	; (8000e34 <SystemInit+0x60>)
 8000e0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e10:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <SystemInit+0x60>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <SystemInit+0x60>)
 8000e18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000e1e:	4b05      	ldr	r3, [pc, #20]	; (8000e34 <SystemInit+0x60>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000ed00 	.word	0xe000ed00
 8000e34:	40021000 	.word	0x40021000

08000e38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e3c:	f7ff ffca 	bl	8000dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000e40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000e42:	e003      	b.n	8000e4c <LoopCopyDataInit>

08000e44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000e44:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000e46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000e48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000e4a:	3104      	adds	r1, #4

08000e4c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e4c:	480a      	ldr	r0, [pc, #40]	; (8000e78 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000e50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000e52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000e54:	d3f6      	bcc.n	8000e44 <CopyDataInit>
	ldr	r2, =_sbss
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000e58:	e002      	b.n	8000e60 <LoopFillZerobss>

08000e5a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000e5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000e5c:	f842 3b04 	str.w	r3, [r2], #4

08000e60 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000e60:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <LoopForever+0x16>)
	cmp	r2, r3
 8000e62:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000e64:	d3f9      	bcc.n	8000e5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e66:	f007 fc59 	bl	800871c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e6a:	f7ff fb45 	bl	80004f8 <main>

08000e6e <LoopForever>:

LoopForever:
    b LoopForever
 8000e6e:	e7fe      	b.n	8000e6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e70:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8000e74:	08008950 	.word	0x08008950
	ldr	r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000e7c:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000e80:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000e84:	20001b20 	.word	0x20001b20

08000e88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e88:	e7fe      	b.n	8000e88 <ADC1_IRQHandler>

08000e8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b082      	sub	sp, #8
 8000e8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e90:	2300      	movs	r3, #0
 8000e92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e94:	2003      	movs	r0, #3
 8000e96:	f000 f8de 	bl	8001056 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f7ff ff10 	bl	8000cc0 <HAL_InitTick>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d002      	beq.n	8000eac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	71fb      	strb	r3, [r7, #7]
 8000eaa:	e001      	b.n	8000eb0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eac:	f7ff fe14 	bl	8000ad8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x20>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_IncTick+0x24>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4413      	add	r3, r2
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <HAL_IncTick+0x24>)
 8000ece:	6013      	str	r3, [r2, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	20001adc 	.word	0x20001adc

08000ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <HAL_GetTick+0x14>)
 8000eea:	681b      	ldr	r3, [r3, #0]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20001adc 	.word	0x20001adc

08000efc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2e:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	60d3      	str	r3, [r2, #12]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <__NVIC_GetPriorityGrouping+0x18>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	0a1b      	lsrs	r3, r3, #8
 8000f4e:	f003 0307 	and.w	r3, r3, #7
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	db0b      	blt.n	8000f8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	f003 021f 	and.w	r2, r3, #31
 8000f78:	4907      	ldr	r1, [pc, #28]	; (8000f98 <__NVIC_EnableIRQ+0x38>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	095b      	lsrs	r3, r3, #5
 8000f80:	2001      	movs	r0, #1
 8000f82:	fa00 f202 	lsl.w	r2, r0, r2
 8000f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000e100 	.word	0xe000e100

08000f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	db0a      	blt.n	8000fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	490c      	ldr	r1, [pc, #48]	; (8000fe8 <__NVIC_SetPriority+0x4c>)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	0112      	lsls	r2, r2, #4
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc4:	e00a      	b.n	8000fdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4908      	ldr	r1, [pc, #32]	; (8000fec <__NVIC_SetPriority+0x50>)
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 030f 	and.w	r3, r3, #15
 8000fd2:	3b04      	subs	r3, #4
 8000fd4:	0112      	lsls	r2, r2, #4
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	440b      	add	r3, r1
 8000fda:	761a      	strb	r2, [r3, #24]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000e100 	.word	0xe000e100
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	f1c3 0307 	rsb	r3, r3, #7
 800100a:	2b04      	cmp	r3, #4
 800100c:	bf28      	it	cs
 800100e:	2304      	movcs	r3, #4
 8001010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3304      	adds	r3, #4
 8001016:	2b06      	cmp	r3, #6
 8001018:	d902      	bls.n	8001020 <NVIC_EncodePriority+0x30>
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3b03      	subs	r3, #3
 800101e:	e000      	b.n	8001022 <NVIC_EncodePriority+0x32>
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	f04f 32ff 	mov.w	r2, #4294967295
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43da      	mvns	r2, r3
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	401a      	ands	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001038:	f04f 31ff 	mov.w	r1, #4294967295
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	fa01 f303 	lsl.w	r3, r1, r3
 8001042:	43d9      	mvns	r1, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001048:	4313      	orrs	r3, r2
         );
}
 800104a:	4618      	mov	r0, r3
 800104c:	3724      	adds	r7, #36	; 0x24
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff ff4c 	bl	8000efc <__NVIC_SetPriorityGrouping>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
 8001078:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800107e:	f7ff ff61 	bl	8000f44 <__NVIC_GetPriorityGrouping>
 8001082:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	68b9      	ldr	r1, [r7, #8]
 8001088:	6978      	ldr	r0, [r7, #20]
 800108a:	f7ff ffb1 	bl	8000ff0 <NVIC_EncodePriority>
 800108e:	4602      	mov	r2, r0
 8001090:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001094:	4611      	mov	r1, r2
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ff80 	bl	8000f9c <__NVIC_SetPriority>
}
 800109c:	bf00      	nop
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff ff54 	bl	8000f60 <__NVIC_EnableIRQ>
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e08d      	b.n	80011ee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b47      	ldr	r3, [pc, #284]	; (80011f8 <HAL_DMA_Init+0x138>)
 80010da:	429a      	cmp	r2, r3
 80010dc:	d80f      	bhi.n	80010fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	4b45      	ldr	r3, [pc, #276]	; (80011fc <HAL_DMA_Init+0x13c>)
 80010e6:	4413      	add	r3, r2
 80010e8:	4a45      	ldr	r2, [pc, #276]	; (8001200 <HAL_DMA_Init+0x140>)
 80010ea:	fba2 2303 	umull	r2, r3, r2, r3
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	009a      	lsls	r2, r3, #2
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a42      	ldr	r2, [pc, #264]	; (8001204 <HAL_DMA_Init+0x144>)
 80010fa:	641a      	str	r2, [r3, #64]	; 0x40
 80010fc:	e00e      	b.n	800111c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	461a      	mov	r2, r3
 8001104:	4b40      	ldr	r3, [pc, #256]	; (8001208 <HAL_DMA_Init+0x148>)
 8001106:	4413      	add	r3, r2
 8001108:	4a3d      	ldr	r2, [pc, #244]	; (8001200 <HAL_DMA_Init+0x140>)
 800110a:	fba2 2303 	umull	r2, r3, r2, r3
 800110e:	091b      	lsrs	r3, r3, #4
 8001110:	009a      	lsls	r2, r3, #2
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a3c      	ldr	r2, [pc, #240]	; (800120c <HAL_DMA_Init+0x14c>)
 800111a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2202      	movs	r2, #2
 8001120:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001136:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001140:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	691b      	ldr	r3, [r3, #16]
 8001146:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800114c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001158:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6a1b      	ldr	r3, [r3, #32]
 800115e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001160:	68fa      	ldr	r2, [r7, #12]
 8001162:	4313      	orrs	r3, r2
 8001164:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 fa72 	bl	8001658 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800117c:	d102      	bne.n	8001184 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2200      	movs	r2, #0
 8001182:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001198:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d010      	beq.n	80011c4 <HAL_DMA_Init+0x104>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	d80c      	bhi.n	80011c4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f000 fa92 	bl	80016d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	e008      	b.n	80011d6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40020407 	.word	0x40020407
 80011fc:	bffdfff8 	.word	0xbffdfff8
 8001200:	cccccccd 	.word	0xcccccccd
 8001204:	40020000 	.word	0x40020000
 8001208:	bffdfbf8 	.word	0xbffdfbf8
 800120c:	40020400 	.word	0x40020400

08001210 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001228:	2b01      	cmp	r3, #1
 800122a:	d101      	bne.n	8001230 <HAL_DMA_Start_IT+0x20>
 800122c:	2302      	movs	r3, #2
 800122e:	e066      	b.n	80012fe <HAL_DMA_Start_IT+0xee>
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2201      	movs	r2, #1
 8001234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b01      	cmp	r3, #1
 8001242:	d155      	bne.n	80012f0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2202      	movs	r2, #2
 8001248:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2200      	movs	r2, #0
 8001250:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f022 0201 	bic.w	r2, r2, #1
 8001260:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	68b9      	ldr	r1, [r7, #8]
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f000 f9b6 	bl	80015da <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	2b00      	cmp	r3, #0
 8001274:	d008      	beq.n	8001288 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f042 020e 	orr.w	r2, r2, #14
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	e00f      	b.n	80012a8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f022 0204 	bic.w	r2, r2, #4
 8001296:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f042 020a 	orr.w	r2, r2, #10
 80012a6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d007      	beq.n	80012c6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012c4:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d007      	beq.n	80012de <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012dc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	e005      	b.n	80012fc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2200      	movs	r2, #0
 80012f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80012f8:	2302      	movs	r3, #2
 80012fa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3718      	adds	r7, #24
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001306:	b480      	push	{r7}
 8001308:	b085      	sub	sp, #20
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800130e:	2300      	movs	r3, #0
 8001310:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d008      	beq.n	8001330 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2204      	movs	r2, #4
 8001322:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e040      	b.n	80013b2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f022 020e 	bic.w	r2, r2, #14
 800133e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800134a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800134e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f022 0201 	bic.w	r2, r2, #1
 800135e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001364:	f003 021c 	and.w	r2, r3, #28
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136c:	2101      	movs	r1, #1
 800136e:	fa01 f202 	lsl.w	r2, r1, r2
 8001372:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800137c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00c      	beq.n	80013a0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001390:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001394:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800139e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b084      	sub	sp, #16
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d005      	beq.n	80013e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2204      	movs	r2, #4
 80013da:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	e047      	b.n	8001472 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f022 020e 	bic.w	r2, r2, #14
 80013f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 0201 	bic.w	r2, r2, #1
 8001400:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800140c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001410:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	f003 021c 	and.w	r2, r3, #28
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	2101      	movs	r1, #1
 8001420:	fa01 f202 	lsl.w	r2, r1, r2
 8001424:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800142e:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001434:	2b00      	cmp	r3, #0
 8001436:	d00c      	beq.n	8001452 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001442:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001446:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001450:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	4798      	blx	r3
    }
  }
  return status;
 8001472:	7bfb      	ldrb	r3, [r7, #15]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001498:	f003 031c 	and.w	r3, r3, #28
 800149c:	2204      	movs	r2, #4
 800149e:	409a      	lsls	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4013      	ands	r3, r2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d026      	beq.n	80014f6 <HAL_DMA_IRQHandler+0x7a>
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	f003 0304 	and.w	r3, r3, #4
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d021      	beq.n	80014f6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0320 	and.w	r3, r3, #32
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d107      	bne.n	80014d0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f022 0204 	bic.w	r2, r2, #4
 80014ce:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d4:	f003 021c 	and.w	r2, r3, #28
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	2104      	movs	r1, #4
 80014de:	fa01 f202 	lsl.w	r2, r1, r2
 80014e2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d071      	beq.n	80015d0 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80014f4:	e06c      	b.n	80015d0 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	f003 031c 	and.w	r3, r3, #28
 80014fe:	2202      	movs	r2, #2
 8001500:	409a      	lsls	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	4013      	ands	r3, r2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d02e      	beq.n	8001568 <HAL_DMA_IRQHandler+0xec>
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d029      	beq.n	8001568 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0320 	and.w	r3, r3, #32
 800151e:	2b00      	cmp	r3, #0
 8001520:	d10b      	bne.n	800153a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f022 020a 	bic.w	r2, r2, #10
 8001530:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153e:	f003 021c 	and.w	r2, r3, #28
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	2102      	movs	r1, #2
 8001548:	fa01 f202 	lsl.w	r2, r1, r2
 800154c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155a:	2b00      	cmp	r3, #0
 800155c:	d038      	beq.n	80015d0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001566:	e033      	b.n	80015d0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156c:	f003 031c 	and.w	r3, r3, #28
 8001570:	2208      	movs	r2, #8
 8001572:	409a      	lsls	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4013      	ands	r3, r2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d02a      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x156>
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b00      	cmp	r3, #0
 8001584:	d025      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f022 020e 	bic.w	r2, r2, #14
 8001594:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	f003 021c 	and.w	r2, r3, #28
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	2101      	movs	r1, #1
 80015a4:	fa01 f202 	lsl.w	r2, r1, r2
 80015a8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2201      	movs	r2, #1
 80015ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d004      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80015d0:	bf00      	nop
 80015d2:	bf00      	nop
}
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015da:	b480      	push	{r7}
 80015dc:	b085      	sub	sp, #20
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
 80015e6:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015f0:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d004      	beq.n	8001604 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001602:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001608:	f003 021c 	and.w	r2, r3, #28
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	2101      	movs	r1, #1
 8001612:	fa01 f202 	lsl.w	r2, r1, r2
 8001616:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b10      	cmp	r3, #16
 8001626:	d108      	bne.n	800163a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68ba      	ldr	r2, [r7, #8]
 8001636:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001638:	e007      	b.n	800164a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	60da      	str	r2, [r3, #12]
}
 800164a:	bf00      	nop
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	4b17      	ldr	r3, [pc, #92]	; (80016c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001668:	429a      	cmp	r2, r3
 800166a:	d80a      	bhi.n	8001682 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001670:	089b      	lsrs	r3, r3, #2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001678:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	6493      	str	r3, [r2, #72]	; 0x48
 8001680:	e007      	b.n	8001692 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	089b      	lsrs	r3, r3, #2
 8001688:	009a      	lsls	r2, r3, #2
 800168a:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800168c:	4413      	add	r3, r2
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	b2db      	uxtb	r3, r3
 8001698:	3b08      	subs	r3, #8
 800169a:	4a0c      	ldr	r2, [pc, #48]	; (80016cc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800169c:	fba2 2303 	umull	r2, r3, r2, r3
 80016a0:	091b      	lsrs	r3, r3, #4
 80016a2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80016a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f003 031f 	and.w	r3, r3, #31
 80016b0:	2201      	movs	r2, #1
 80016b2:	409a      	lsls	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80016b8:	bf00      	nop
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40020407 	.word	0x40020407
 80016c8:	4002081c 	.word	0x4002081c
 80016cc:	cccccccd 	.word	0xcccccccd
 80016d0:	40020880 	.word	0x40020880

080016d4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016e8:	4413      	add	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	461a      	mov	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a08      	ldr	r2, [pc, #32]	; (8001718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80016f6:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	2201      	movs	r2, #1
 8001702:	409a      	lsls	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	1000823f 	.word	0x1000823f
 8001718:	40020940 	.word	0x40020940

0800171c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800171c:	b480      	push	{r7}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800172a:	e166      	b.n	80019fa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2101      	movs	r1, #1
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	4013      	ands	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 8158 	beq.w	80019f4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d00b      	beq.n	8001764 <HAL_GPIO_Init+0x48>
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b02      	cmp	r3, #2
 8001752:	d007      	beq.n	8001764 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001758:	2b11      	cmp	r3, #17
 800175a:	d003      	beq.n	8001764 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	2b12      	cmp	r3, #18
 8001762:	d130      	bne.n	80017c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	2203      	movs	r2, #3
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	4013      	ands	r3, r2
 800177a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	68da      	ldr	r2, [r3, #12]
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800179a:	2201      	movs	r2, #1
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	091b      	lsrs	r3, r3, #4
 80017b0:	f003 0201 	and.w	r2, r3, #1
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	4313      	orrs	r3, r2
 80017be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	2203      	movs	r2, #3
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	43db      	mvns	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d003      	beq.n	8001806 <HAL_GPIO_Init+0xea>
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b12      	cmp	r3, #18
 8001804:	d123      	bne.n	800184e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	08da      	lsrs	r2, r3, #3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3208      	adds	r2, #8
 800180e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001812:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4013      	ands	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	691a      	ldr	r2, [r3, #16]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	08da      	lsrs	r2, r3, #3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3208      	adds	r2, #8
 8001848:	6939      	ldr	r1, [r7, #16]
 800184a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0203 	and.w	r2, r3, #3
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80b2 	beq.w	80019f4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001890:	4b61      	ldr	r3, [pc, #388]	; (8001a18 <HAL_GPIO_Init+0x2fc>)
 8001892:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001894:	4a60      	ldr	r2, [pc, #384]	; (8001a18 <HAL_GPIO_Init+0x2fc>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6613      	str	r3, [r2, #96]	; 0x60
 800189c:	4b5e      	ldr	r3, [pc, #376]	; (8001a18 <HAL_GPIO_Init+0x2fc>)
 800189e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018a8:	4a5c      	ldr	r2, [pc, #368]	; (8001a1c <HAL_GPIO_Init+0x300>)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	220f      	movs	r2, #15
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018d2:	d02b      	beq.n	800192c <HAL_GPIO_Init+0x210>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a52      	ldr	r2, [pc, #328]	; (8001a20 <HAL_GPIO_Init+0x304>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d025      	beq.n	8001928 <HAL_GPIO_Init+0x20c>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a51      	ldr	r2, [pc, #324]	; (8001a24 <HAL_GPIO_Init+0x308>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d01f      	beq.n	8001924 <HAL_GPIO_Init+0x208>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a50      	ldr	r2, [pc, #320]	; (8001a28 <HAL_GPIO_Init+0x30c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d019      	beq.n	8001920 <HAL_GPIO_Init+0x204>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a4f      	ldr	r2, [pc, #316]	; (8001a2c <HAL_GPIO_Init+0x310>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d013      	beq.n	800191c <HAL_GPIO_Init+0x200>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a4e      	ldr	r2, [pc, #312]	; (8001a30 <HAL_GPIO_Init+0x314>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d00d      	beq.n	8001918 <HAL_GPIO_Init+0x1fc>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a4d      	ldr	r2, [pc, #308]	; (8001a34 <HAL_GPIO_Init+0x318>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d007      	beq.n	8001914 <HAL_GPIO_Init+0x1f8>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a4c      	ldr	r2, [pc, #304]	; (8001a38 <HAL_GPIO_Init+0x31c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d101      	bne.n	8001910 <HAL_GPIO_Init+0x1f4>
 800190c:	2307      	movs	r3, #7
 800190e:	e00e      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001910:	2308      	movs	r3, #8
 8001912:	e00c      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001914:	2306      	movs	r3, #6
 8001916:	e00a      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001918:	2305      	movs	r3, #5
 800191a:	e008      	b.n	800192e <HAL_GPIO_Init+0x212>
 800191c:	2304      	movs	r3, #4
 800191e:	e006      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001920:	2303      	movs	r3, #3
 8001922:	e004      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001924:	2302      	movs	r3, #2
 8001926:	e002      	b.n	800192e <HAL_GPIO_Init+0x212>
 8001928:	2301      	movs	r3, #1
 800192a:	e000      	b.n	800192e <HAL_GPIO_Init+0x212>
 800192c:	2300      	movs	r3, #0
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	f002 0203 	and.w	r2, r2, #3
 8001934:	0092      	lsls	r2, r2, #2
 8001936:	4093      	lsls	r3, r2
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	4313      	orrs	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800193e:	4937      	ldr	r1, [pc, #220]	; (8001a1c <HAL_GPIO_Init+0x300>)
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	089b      	lsrs	r3, r3, #2
 8001944:	3302      	adds	r3, #2
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800194c:	4b3b      	ldr	r3, [pc, #236]	; (8001a3c <HAL_GPIO_Init+0x320>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001970:	4a32      	ldr	r2, [pc, #200]	; (8001a3c <HAL_GPIO_Init+0x320>)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001976:	4b31      	ldr	r3, [pc, #196]	; (8001a3c <HAL_GPIO_Init+0x320>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800199a:	4a28      	ldr	r2, [pc, #160]	; (8001a3c <HAL_GPIO_Init+0x320>)
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019a0:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4013      	ands	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019c4:	4a1d      	ldr	r2, [pc, #116]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019ca:	4b1c      	ldr	r3, [pc, #112]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	43db      	mvns	r3, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4013      	ands	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80019ee:	4a13      	ldr	r2, [pc, #76]	; (8001a3c <HAL_GPIO_Init+0x320>)
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	3301      	adds	r3, #1
 80019f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa22 f303 	lsr.w	r3, r2, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f47f ae91 	bne.w	800172c <HAL_GPIO_Init+0x10>
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	bf00      	nop
 8001a0e:	371c      	adds	r7, #28
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010000 	.word	0x40010000
 8001a20:	48000400 	.word	0x48000400
 8001a24:	48000800 	.word	0x48000800
 8001a28:	48000c00 	.word	0x48000c00
 8001a2c:	48001000 	.word	0x48001000
 8001a30:	48001400 	.word	0x48001400
 8001a34:	48001800 	.word	0x48001800
 8001a38:	48001c00 	.word	0x48001c00
 8001a3c:	40010400 	.word	0x40010400

08001a40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a44:	4b0d      	ldr	r3, [pc, #52]	; (8001a7c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a50:	d102      	bne.n	8001a58 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001a52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a56:	e00b      	b.n	8001a70 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001a58:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a66:	d102      	bne.n	8001a6e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001a68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a6c:	e000      	b.n	8001a70 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001a6e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	40007000 	.word	0x40007000

08001a80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d141      	bne.n	8001b12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a8e:	4b4b      	ldr	r3, [pc, #300]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a9a:	d131      	bne.n	8001b00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a9c:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001aa2:	4a46      	ldr	r2, [pc, #280]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001aa8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aac:	4b43      	ldr	r3, [pc, #268]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ab4:	4a41      	ldr	r2, [pc, #260]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001abc:	4b40      	ldr	r3, [pc, #256]	; (8001bc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2232      	movs	r2, #50	; 0x32
 8001ac2:	fb02 f303 	mul.w	r3, r2, r3
 8001ac6:	4a3f      	ldr	r2, [pc, #252]	; (8001bc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8001acc:	0c9b      	lsrs	r3, r3, #18
 8001ace:	3301      	adds	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ad2:	e002      	b.n	8001ada <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ada:	4b38      	ldr	r3, [pc, #224]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ae2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ae6:	d102      	bne.n	8001aee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f2      	bne.n	8001ad4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001aee:	4b33      	ldr	r3, [pc, #204]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001afa:	d158      	bne.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e057      	b.n	8001bb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b00:	4b2e      	ldr	r3, [pc, #184]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b06:	4a2d      	ldr	r2, [pc, #180]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b10:	e04d      	b.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b18:	d141      	bne.n	8001b9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b1a:	4b28      	ldr	r3, [pc, #160]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b26:	d131      	bne.n	8001b8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b28:	4b24      	ldr	r3, [pc, #144]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b2e:	4a23      	ldr	r2, [pc, #140]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b38:	4b20      	ldr	r3, [pc, #128]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b40:	4a1e      	ldr	r2, [pc, #120]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001b48:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2232      	movs	r2, #50	; 0x32
 8001b4e:	fb02 f303 	mul.w	r3, r2, r3
 8001b52:	4a1c      	ldr	r2, [pc, #112]	; (8001bc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b54:	fba2 2303 	umull	r2, r3, r2, r3
 8001b58:	0c9b      	lsrs	r3, r3, #18
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b5e:	e002      	b.n	8001b66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	3b01      	subs	r3, #1
 8001b64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b72:	d102      	bne.n	8001b7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f2      	bne.n	8001b60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b7a:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b86:	d112      	bne.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e011      	b.n	8001bb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b92:	4a0a      	ldr	r2, [pc, #40]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b9c:	e007      	b.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ba6:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bac:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40007000 	.word	0x40007000
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	431bde83 	.word	0x431bde83

08001bc8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001bcc:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	4a04      	ldr	r2, [pc, #16]	; (8001be4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bd6:	6053      	str	r3, [r2, #4]
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40007000 	.word	0x40007000

08001be8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d102      	bne.n	8001bfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	f000 bc16 	b.w	8002428 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bfc:	4ba0      	ldr	r3, [pc, #640]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 030c 	and.w	r3, r3, #12
 8001c04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c06:	4b9e      	ldr	r3, [pc, #632]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0310 	and.w	r3, r3, #16
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f000 80e4 	beq.w	8001de6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d007      	beq.n	8001c34 <HAL_RCC_OscConfig+0x4c>
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	2b0c      	cmp	r3, #12
 8001c28:	f040 808b 	bne.w	8001d42 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	f040 8087 	bne.w	8001d42 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c34:	4b92      	ldr	r3, [pc, #584]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d005      	beq.n	8001c4c <HAL_RCC_OscConfig+0x64>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d101      	bne.n	8001c4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e3ed      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a1a      	ldr	r2, [r3, #32]
 8001c50:	4b8b      	ldr	r3, [pc, #556]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0308 	and.w	r3, r3, #8
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d004      	beq.n	8001c66 <HAL_RCC_OscConfig+0x7e>
 8001c5c:	4b88      	ldr	r3, [pc, #544]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c64:	e005      	b.n	8001c72 <HAL_RCC_OscConfig+0x8a>
 8001c66:	4b86      	ldr	r3, [pc, #536]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d223      	bcs.n	8001cbe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 fdfc 	bl	8002878 <RCC_SetFlashLatencyFromMSIRange>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e3ce      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c8a:	4b7d      	ldr	r3, [pc, #500]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a7c      	ldr	r2, [pc, #496]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c90:	f043 0308 	orr.w	r3, r3, #8
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	4b7a      	ldr	r3, [pc, #488]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4977      	ldr	r1, [pc, #476]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ca8:	4b75      	ldr	r3, [pc, #468]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	021b      	lsls	r3, r3, #8
 8001cb6:	4972      	ldr	r1, [pc, #456]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	604b      	str	r3, [r1, #4]
 8001cbc:	e025      	b.n	8001d0a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cbe:	4b70      	ldr	r3, [pc, #448]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a6f      	ldr	r2, [pc, #444]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001cc4:	f043 0308 	orr.w	r3, r3, #8
 8001cc8:	6013      	str	r3, [r2, #0]
 8001cca:	4b6d      	ldr	r3, [pc, #436]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	496a      	ldr	r1, [pc, #424]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cdc:	4b68      	ldr	r3, [pc, #416]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69db      	ldr	r3, [r3, #28]
 8001ce8:	021b      	lsls	r3, r3, #8
 8001cea:	4965      	ldr	r1, [pc, #404]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d109      	bne.n	8001d0a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 fdbc 	bl	8002878 <RCC_SetFlashLatencyFromMSIRange>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e38e      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d0a:	f000 fcbf 	bl	800268c <HAL_RCC_GetSysClockFreq>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	4b5b      	ldr	r3, [pc, #364]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	091b      	lsrs	r3, r3, #4
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	495a      	ldr	r1, [pc, #360]	; (8001e84 <HAL_RCC_OscConfig+0x29c>)
 8001d1c:	5ccb      	ldrb	r3, [r1, r3]
 8001d1e:	f003 031f 	and.w	r3, r3, #31
 8001d22:	fa22 f303 	lsr.w	r3, r2, r3
 8001d26:	4a58      	ldr	r2, [pc, #352]	; (8001e88 <HAL_RCC_OscConfig+0x2a0>)
 8001d28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d2a:	4b58      	ldr	r3, [pc, #352]	; (8001e8c <HAL_RCC_OscConfig+0x2a4>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe ffc6 	bl	8000cc0 <HAL_InitTick>
 8001d34:	4603      	mov	r3, r0
 8001d36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d052      	beq.n	8001de4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	e372      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d032      	beq.n	8001db0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d4a:	4b4d      	ldr	r3, [pc, #308]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a4c      	ldr	r2, [pc, #304]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d56:	f7ff f8c5 	bl	8000ee4 <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d5c:	e008      	b.n	8001d70 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d5e:	f7ff f8c1 	bl	8000ee4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e35b      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d70:	4b43      	ldr	r3, [pc, #268]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0f0      	beq.n	8001d5e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d7c:	4b40      	ldr	r3, [pc, #256]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a3f      	ldr	r2, [pc, #252]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d82:	f043 0308 	orr.w	r3, r3, #8
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	4b3d      	ldr	r3, [pc, #244]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	493a      	ldr	r1, [pc, #232]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d9a:	4b39      	ldr	r3, [pc, #228]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	021b      	lsls	r3, r3, #8
 8001da8:	4935      	ldr	r1, [pc, #212]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001daa:	4313      	orrs	r3, r2
 8001dac:	604b      	str	r3, [r1, #4]
 8001dae:	e01a      	b.n	8001de6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001db0:	4b33      	ldr	r3, [pc, #204]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a32      	ldr	r2, [pc, #200]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dbc:	f7ff f892 	bl	8000ee4 <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dc4:	f7ff f88e 	bl	8000ee4 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e328      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dd6:	4b2a      	ldr	r3, [pc, #168]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x1dc>
 8001de2:	e000      	b.n	8001de6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001de4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d073      	beq.n	8001eda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d005      	beq.n	8001e04 <HAL_RCC_OscConfig+0x21c>
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	2b0c      	cmp	r3, #12
 8001dfc:	d10e      	bne.n	8001e1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d10b      	bne.n	8001e1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e04:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d063      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x2f0>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d15f      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e305      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e24:	d106      	bne.n	8001e34 <HAL_RCC_OscConfig+0x24c>
 8001e26:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a15      	ldr	r2, [pc, #84]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	e01d      	b.n	8001e70 <HAL_RCC_OscConfig+0x288>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x270>
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a0f      	ldr	r2, [pc, #60]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0x288>
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <HAL_RCC_OscConfig+0x298>)
 8001e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d01b      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e78:	f7ff f834 	bl	8000ee4 <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e7e:	e010      	b.n	8001ea2 <HAL_RCC_OscConfig+0x2ba>
 8001e80:	40021000 	.word	0x40021000
 8001e84:	080088d0 	.word	0x080088d0
 8001e88:	20000000 	.word	0x20000000
 8001e8c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e90:	f7ff f828 	bl	8000ee4 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b64      	cmp	r3, #100	; 0x64
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e2c2      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ea2:	4baf      	ldr	r3, [pc, #700]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0f0      	beq.n	8001e90 <HAL_RCC_OscConfig+0x2a8>
 8001eae:	e014      	b.n	8001eda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb0:	f7ff f818 	bl	8000ee4 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb8:	f7ff f814 	bl	8000ee4 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b64      	cmp	r3, #100	; 0x64
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e2ae      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eca:	4ba5      	ldr	r3, [pc, #660]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f0      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x2d0>
 8001ed6:	e000      	b.n	8001eda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d060      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d005      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x310>
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	2b0c      	cmp	r3, #12
 8001ef0:	d119      	bne.n	8001f26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d116      	bne.n	8001f26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ef8:	4b99      	ldr	r3, [pc, #612]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <HAL_RCC_OscConfig+0x328>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d101      	bne.n	8001f10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e28b      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f10:	4b93      	ldr	r3, [pc, #588]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	061b      	lsls	r3, r3, #24
 8001f1e:	4990      	ldr	r1, [pc, #576]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f24:	e040      	b.n	8001fa8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d023      	beq.n	8001f76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f2e:	4b8c      	ldr	r3, [pc, #560]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a8b      	ldr	r2, [pc, #556]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3a:	f7fe ffd3 	bl	8000ee4 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f42:	f7fe ffcf 	bl	8000ee4 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e269      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f54:	4b82      	ldr	r3, [pc, #520]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f0      	beq.n	8001f42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f60:	4b7f      	ldr	r3, [pc, #508]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	061b      	lsls	r3, r3, #24
 8001f6e:	497c      	ldr	r1, [pc, #496]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
 8001f74:	e018      	b.n	8001fa8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f76:	4b7a      	ldr	r3, [pc, #488]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a79      	ldr	r2, [pc, #484]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f82:	f7fe ffaf 	bl	8000ee4 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f8a:	f7fe ffab 	bl	8000ee4 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e245      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f9c:	4b70      	ldr	r3, [pc, #448]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1f0      	bne.n	8001f8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d03c      	beq.n	800202e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	695b      	ldr	r3, [r3, #20]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01c      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fbc:	4b68      	ldr	r3, [pc, #416]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fc2:	4a67      	ldr	r2, [pc, #412]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fcc:	f7fe ff8a 	bl	8000ee4 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7fe ff86 	bl	8000ee4 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e220      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fe6:	4b5e      	ldr	r3, [pc, #376]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001fe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0ef      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x3ec>
 8001ff4:	e01b      	b.n	800202e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ff6:	4b5a      	ldr	r3, [pc, #360]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ffc:	4a58      	ldr	r2, [pc, #352]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8001ffe:	f023 0301 	bic.w	r3, r3, #1
 8002002:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002006:	f7fe ff6d 	bl	8000ee4 <HAL_GetTick>
 800200a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800200c:	e008      	b.n	8002020 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800200e:	f7fe ff69 	bl	8000ee4 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	2b02      	cmp	r3, #2
 800201a:	d901      	bls.n	8002020 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e203      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002020:	4b4f      	ldr	r3, [pc, #316]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8002022:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1ef      	bne.n	800200e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0304 	and.w	r3, r3, #4
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 80a6 	beq.w	8002188 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800203c:	2300      	movs	r3, #0
 800203e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002040:	4b47      	ldr	r3, [pc, #284]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10d      	bne.n	8002068 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800204c:	4b44      	ldr	r3, [pc, #272]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 800204e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002050:	4a43      	ldr	r2, [pc, #268]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8002052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002056:	6593      	str	r3, [r2, #88]	; 0x58
 8002058:	4b41      	ldr	r3, [pc, #260]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 800205a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002064:	2301      	movs	r3, #1
 8002066:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002068:	4b3e      	ldr	r3, [pc, #248]	; (8002164 <HAL_RCC_OscConfig+0x57c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002070:	2b00      	cmp	r3, #0
 8002072:	d118      	bne.n	80020a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002074:	4b3b      	ldr	r3, [pc, #236]	; (8002164 <HAL_RCC_OscConfig+0x57c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a3a      	ldr	r2, [pc, #232]	; (8002164 <HAL_RCC_OscConfig+0x57c>)
 800207a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800207e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002080:	f7fe ff30 	bl	8000ee4 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002088:	f7fe ff2c 	bl	8000ee4 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e1c6      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800209a:	4b32      	ldr	r3, [pc, #200]	; (8002164 <HAL_RCC_OscConfig+0x57c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0f0      	beq.n	8002088 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d108      	bne.n	80020c0 <HAL_RCC_OscConfig+0x4d8>
 80020ae:	4b2c      	ldr	r3, [pc, #176]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b4:	4a2a      	ldr	r2, [pc, #168]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020be:	e024      	b.n	800210a <HAL_RCC_OscConfig+0x522>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	2b05      	cmp	r3, #5
 80020c6:	d110      	bne.n	80020ea <HAL_RCC_OscConfig+0x502>
 80020c8:	4b25      	ldr	r3, [pc, #148]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ce:	4a24      	ldr	r2, [pc, #144]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020d8:	4b21      	ldr	r3, [pc, #132]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020de:	4a20      	ldr	r2, [pc, #128]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020e8:	e00f      	b.n	800210a <HAL_RCC_OscConfig+0x522>
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f0:	4a1b      	ldr	r2, [pc, #108]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020f2:	f023 0301 	bic.w	r3, r3, #1
 80020f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 80020fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002100:	4a17      	ldr	r2, [pc, #92]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8002102:	f023 0304 	bic.w	r3, r3, #4
 8002106:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d016      	beq.n	8002140 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002112:	f7fe fee7 	bl	8000ee4 <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002118:	e00a      	b.n	8002130 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211a:	f7fe fee3 	bl	8000ee4 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	f241 3288 	movw	r2, #5000	; 0x1388
 8002128:	4293      	cmp	r3, r2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e17b      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002130:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <HAL_RCC_OscConfig+0x578>)
 8002132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0ed      	beq.n	800211a <HAL_RCC_OscConfig+0x532>
 800213e:	e01a      	b.n	8002176 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002140:	f7fe fed0 	bl	8000ee4 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002146:	e00f      	b.n	8002168 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002148:	f7fe fecc 	bl	8000ee4 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	f241 3288 	movw	r2, #5000	; 0x1388
 8002156:	4293      	cmp	r3, r2
 8002158:	d906      	bls.n	8002168 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e164      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000
 8002164:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002168:	4ba8      	ldr	r3, [pc, #672]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800216a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1e8      	bne.n	8002148 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002176:	7ffb      	ldrb	r3, [r7, #31]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d105      	bne.n	8002188 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800217c:	4ba3      	ldr	r3, [pc, #652]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800217e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002180:	4aa2      	ldr	r2, [pc, #648]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002186:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0320 	and.w	r3, r3, #32
 8002190:	2b00      	cmp	r3, #0
 8002192:	d03c      	beq.n	800220e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	2b00      	cmp	r3, #0
 800219a:	d01c      	beq.n	80021d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800219c:	4b9b      	ldr	r3, [pc, #620]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800219e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021a2:	4a9a      	ldr	r2, [pc, #616]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ac:	f7fe fe9a 	bl	8000ee4 <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021b4:	f7fe fe96 	bl	8000ee4 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e130      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021c6:	4b91      	ldr	r3, [pc, #580]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80021c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0ef      	beq.n	80021b4 <HAL_RCC_OscConfig+0x5cc>
 80021d4:	e01b      	b.n	800220e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80021d6:	4b8d      	ldr	r3, [pc, #564]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80021d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021dc:	4a8b      	ldr	r2, [pc, #556]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80021de:	f023 0301 	bic.w	r3, r3, #1
 80021e2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e6:	f7fe fe7d 	bl	8000ee4 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021ee:	f7fe fe79 	bl	8000ee4 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e113      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002200:	4b82      	ldr	r3, [pc, #520]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002202:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1ef      	bne.n	80021ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002212:	2b00      	cmp	r3, #0
 8002214:	f000 8107 	beq.w	8002426 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221c:	2b02      	cmp	r3, #2
 800221e:	f040 80cb 	bne.w	80023b8 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002222:	4b7a      	ldr	r3, [pc, #488]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f003 0203 	and.w	r2, r3, #3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002232:	429a      	cmp	r2, r3
 8002234:	d12c      	bne.n	8002290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	3b01      	subs	r3, #1
 8002242:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002244:	429a      	cmp	r2, r3
 8002246:	d123      	bne.n	8002290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002252:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002254:	429a      	cmp	r2, r3
 8002256:	d11b      	bne.n	8002290 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002262:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002264:	429a      	cmp	r2, r3
 8002266:	d113      	bne.n	8002290 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	3b01      	subs	r3, #1
 8002276:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002278:	429a      	cmp	r2, r3
 800227a:	d109      	bne.n	8002290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	085b      	lsrs	r3, r3, #1
 8002288:	3b01      	subs	r3, #1
 800228a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800228c:	429a      	cmp	r2, r3
 800228e:	d06d      	beq.n	800236c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	2b0c      	cmp	r3, #12
 8002294:	d068      	beq.n	8002368 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002296:	4b5d      	ldr	r3, [pc, #372]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d105      	bne.n	80022ae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80022a2:	4b5a      	ldr	r3, [pc, #360]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e0ba      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80022b2:	4b56      	ldr	r3, [pc, #344]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a55      	ldr	r2, [pc, #340]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80022b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022bc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022be:	f7fe fe11 	bl	8000ee4 <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c6:	f7fe fe0d 	bl	8000ee4 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e0a7      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022d8:	4b4c      	ldr	r3, [pc, #304]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1f0      	bne.n	80022c6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e4:	4b49      	ldr	r3, [pc, #292]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80022e6:	68da      	ldr	r2, [r3, #12]
 80022e8:	4b49      	ldr	r3, [pc, #292]	; (8002410 <HAL_RCC_OscConfig+0x828>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80022f4:	3a01      	subs	r2, #1
 80022f6:	0112      	lsls	r2, r2, #4
 80022f8:	4311      	orrs	r1, r2
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80022fe:	0212      	lsls	r2, r2, #8
 8002300:	4311      	orrs	r1, r2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002306:	0852      	lsrs	r2, r2, #1
 8002308:	3a01      	subs	r2, #1
 800230a:	0552      	lsls	r2, r2, #21
 800230c:	4311      	orrs	r1, r2
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002312:	0852      	lsrs	r2, r2, #1
 8002314:	3a01      	subs	r2, #1
 8002316:	0652      	lsls	r2, r2, #25
 8002318:	4311      	orrs	r1, r2
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800231e:	06d2      	lsls	r2, r2, #27
 8002320:	430a      	orrs	r2, r1
 8002322:	493a      	ldr	r1, [pc, #232]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002324:	4313      	orrs	r3, r2
 8002326:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002328:	4b38      	ldr	r3, [pc, #224]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a37      	ldr	r2, [pc, #220]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800232e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002332:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002334:	4b35      	ldr	r3, [pc, #212]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	4a34      	ldr	r2, [pc, #208]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800233a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800233e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002340:	f7fe fdd0 	bl	8000ee4 <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002348:	f7fe fdcc 	bl	8000ee4 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e066      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800235a:	4b2c      	ldr	r3, [pc, #176]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0f0      	beq.n	8002348 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002366:	e05e      	b.n	8002426 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e05d      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800236c:	4b27      	ldr	r3, [pc, #156]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d156      	bne.n	8002426 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002378:	4b24      	ldr	r3, [pc, #144]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a23      	ldr	r2, [pc, #140]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800237e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002382:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002384:	4b21      	ldr	r3, [pc, #132]	; (800240c <HAL_RCC_OscConfig+0x824>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	4a20      	ldr	r2, [pc, #128]	; (800240c <HAL_RCC_OscConfig+0x824>)
 800238a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800238e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002390:	f7fe fda8 	bl	8000ee4 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002398:	f7fe fda4 	bl	8000ee4 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e03e      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023aa:	4b18      	ldr	r3, [pc, #96]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f0      	beq.n	8002398 <HAL_RCC_OscConfig+0x7b0>
 80023b6:	e036      	b.n	8002426 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	2b0c      	cmp	r3, #12
 80023bc:	d031      	beq.n	8002422 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023be:	4b13      	ldr	r3, [pc, #76]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a12      	ldr	r2, [pc, #72]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023c8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80023ca:	4b10      	ldr	r3, [pc, #64]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d105      	bne.n	80023e2 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80023d6:	4b0d      	ldr	r3, [pc, #52]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	4a0c      	ldr	r2, [pc, #48]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023dc:	f023 0303 	bic.w	r3, r3, #3
 80023e0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	4a09      	ldr	r2, [pc, #36]	; (800240c <HAL_RCC_OscConfig+0x824>)
 80023e8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80023ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023f0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f2:	f7fe fd77 	bl	8000ee4 <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023f8:	e00c      	b.n	8002414 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fa:	f7fe fd73 	bl	8000ee4 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d905      	bls.n	8002414 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e00d      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
 800240c:	40021000 	.word	0x40021000
 8002410:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002414:	4b06      	ldr	r3, [pc, #24]	; (8002430 <HAL_RCC_OscConfig+0x848>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1ec      	bne.n	80023fa <HAL_RCC_OscConfig+0x812>
 8002420:	e001      	b.n	8002426 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e000      	b.n	8002428 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3720      	adds	r7, #32
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40021000 	.word	0x40021000

08002434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e10f      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800244c:	4b89      	ldr	r3, [pc, #548]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 030f 	and.w	r3, r3, #15
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d910      	bls.n	800247c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245a:	4b86      	ldr	r3, [pc, #536]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f023 020f 	bic.w	r2, r3, #15
 8002462:	4984      	ldr	r1, [pc, #528]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	4313      	orrs	r3, r2
 8002468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800246a:	4b82      	ldr	r3, [pc, #520]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 030f 	and.w	r3, r3, #15
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d001      	beq.n	800247c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e0f7      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	f000 8089 	beq.w	800259c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b03      	cmp	r3, #3
 8002490:	d133      	bne.n	80024fa <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002492:	4b79      	ldr	r3, [pc, #484]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e0e4      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80024a2:	f000 fa43 	bl	800292c <RCC_GetSysClockFreqFromPLLSource>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a74      	ldr	r2, [pc, #464]	; (800267c <HAL_RCC_ClockConfig+0x248>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d955      	bls.n	800255a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80024ae:	4b72      	ldr	r3, [pc, #456]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10a      	bne.n	80024d0 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024ba:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024c2:	4a6d      	ldr	r2, [pc, #436]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80024c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80024ca:	2380      	movs	r3, #128	; 0x80
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	e044      	b.n	800255a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d03e      	beq.n	800255a <HAL_RCC_ClockConfig+0x126>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d13a      	bne.n	800255a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024e4:	4b64      	ldr	r3, [pc, #400]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ec:	4a62      	ldr	r2, [pc, #392]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80024ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024f2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	e02f      	b.n	800255a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d107      	bne.n	8002512 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002502:	4b5d      	ldr	r3, [pc, #372]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d115      	bne.n	800253a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e0ac      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d107      	bne.n	800252a <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800251a:	4b57      	ldr	r3, [pc, #348]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d109      	bne.n	800253a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e0a0      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800252a:	4b53      	ldr	r3, [pc, #332]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e098      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800253a:	f000 f8a7 	bl	800268c <HAL_RCC_GetSysClockFreq>
 800253e:	4603      	mov	r3, r0
 8002540:	4a4e      	ldr	r2, [pc, #312]	; (800267c <HAL_RCC_ClockConfig+0x248>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d909      	bls.n	800255a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002546:	4b4c      	ldr	r3, [pc, #304]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800254e:	4a4a      	ldr	r2, [pc, #296]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002554:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800255a:	4b47      	ldr	r3, [pc, #284]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f023 0203 	bic.w	r2, r3, #3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	4944      	ldr	r1, [pc, #272]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002568:	4313      	orrs	r3, r2
 800256a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800256c:	f7fe fcba 	bl	8000ee4 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002572:	e00a      	b.n	800258a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002574:	f7fe fcb6 	bl	8000ee4 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002582:	4293      	cmp	r3, r2
 8002584:	d901      	bls.n	800258a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e070      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258a:	4b3b      	ldr	r3, [pc, #236]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 020c 	and.w	r2, r3, #12
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	429a      	cmp	r2, r3
 800259a:	d1eb      	bne.n	8002574 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d009      	beq.n	80025bc <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a8:	4b33      	ldr	r3, [pc, #204]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4930      	ldr	r1, [pc, #192]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	608b      	str	r3, [r1, #8]
 80025ba:	e008      	b.n	80025ce <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b80      	cmp	r3, #128	; 0x80
 80025c0:	d105      	bne.n	80025ce <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80025c2:	4b2d      	ldr	r3, [pc, #180]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	4a2c      	ldr	r2, [pc, #176]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80025c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025cc:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025ce:	4b29      	ldr	r3, [pc, #164]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d210      	bcs.n	80025fe <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025dc:	4b25      	ldr	r3, [pc, #148]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f023 020f 	bic.w	r2, r3, #15
 80025e4:	4923      	ldr	r1, [pc, #140]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ec:	4b21      	ldr	r3, [pc, #132]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 030f 	and.w	r3, r3, #15
 80025f4:	683a      	ldr	r2, [r7, #0]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d001      	beq.n	80025fe <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e036      	b.n	800266c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0304 	and.w	r3, r3, #4
 8002606:	2b00      	cmp	r3, #0
 8002608:	d008      	beq.n	800261c <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800260a:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	4918      	ldr	r1, [pc, #96]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002618:	4313      	orrs	r3, r2
 800261a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0308 	and.w	r3, r3, #8
 8002624:	2b00      	cmp	r3, #0
 8002626:	d009      	beq.n	800263c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002628:	4b13      	ldr	r3, [pc, #76]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	4910      	ldr	r1, [pc, #64]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800263c:	f000 f826 	bl	800268c <HAL_RCC_GetSysClockFreq>
 8002640:	4602      	mov	r2, r0
 8002642:	4b0d      	ldr	r3, [pc, #52]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	091b      	lsrs	r3, r3, #4
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	490c      	ldr	r1, [pc, #48]	; (8002680 <HAL_RCC_ClockConfig+0x24c>)
 800264e:	5ccb      	ldrb	r3, [r1, r3]
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	fa22 f303 	lsr.w	r3, r2, r3
 8002658:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <HAL_RCC_ClockConfig+0x250>)
 800265a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800265c:	4b0a      	ldr	r3, [pc, #40]	; (8002688 <HAL_RCC_ClockConfig+0x254>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4618      	mov	r0, r3
 8002662:	f7fe fb2d 	bl	8000cc0 <HAL_InitTick>
 8002666:	4603      	mov	r3, r0
 8002668:	73fb      	strb	r3, [r7, #15]

  return status;
 800266a:	7bfb      	ldrb	r3, [r7, #15]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40022000 	.word	0x40022000
 8002678:	40021000 	.word	0x40021000
 800267c:	04c4b400 	.word	0x04c4b400
 8002680:	080088d0 	.word	0x080088d0
 8002684:	20000000 	.word	0x20000000
 8002688:	20000004 	.word	0x20000004

0800268c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800268c:	b480      	push	{r7}
 800268e:	b089      	sub	sp, #36	; 0x24
 8002690:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800269a:	4b3e      	ldr	r3, [pc, #248]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026a4:	4b3b      	ldr	r3, [pc, #236]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d005      	beq.n	80026c0 <HAL_RCC_GetSysClockFreq+0x34>
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	2b0c      	cmp	r3, #12
 80026b8:	d121      	bne.n	80026fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d11e      	bne.n	80026fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026c0:	4b34      	ldr	r3, [pc, #208]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d107      	bne.n	80026dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026cc:	4b31      	ldr	r3, [pc, #196]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d2:	0a1b      	lsrs	r3, r3, #8
 80026d4:	f003 030f 	and.w	r3, r3, #15
 80026d8:	61fb      	str	r3, [r7, #28]
 80026da:	e005      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80026dc:	4b2d      	ldr	r3, [pc, #180]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	091b      	lsrs	r3, r3, #4
 80026e2:	f003 030f 	and.w	r3, r3, #15
 80026e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80026e8:	4a2b      	ldr	r2, [pc, #172]	; (8002798 <HAL_RCC_GetSysClockFreq+0x10c>)
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10d      	bne.n	8002714 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026fc:	e00a      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2b04      	cmp	r3, #4
 8002702:	d102      	bne.n	800270a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002704:	4b25      	ldr	r3, [pc, #148]	; (800279c <HAL_RCC_GetSysClockFreq+0x110>)
 8002706:	61bb      	str	r3, [r7, #24]
 8002708:	e004      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	2b08      	cmp	r3, #8
 800270e:	d101      	bne.n	8002714 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002710:	4b23      	ldr	r3, [pc, #140]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002712:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	2b0c      	cmp	r3, #12
 8002718:	d134      	bne.n	8002784 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800271a:	4b1e      	ldr	r3, [pc, #120]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2b02      	cmp	r3, #2
 8002728:	d003      	beq.n	8002732 <HAL_RCC_GetSysClockFreq+0xa6>
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	2b03      	cmp	r3, #3
 800272e:	d003      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0xac>
 8002730:	e005      	b.n	800273e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <HAL_RCC_GetSysClockFreq+0x110>)
 8002734:	617b      	str	r3, [r7, #20]
      break;
 8002736:	e005      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002738:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800273a:	617b      	str	r3, [r7, #20]
      break;
 800273c:	e002      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	617b      	str	r3, [r7, #20]
      break;
 8002742:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002744:	4b13      	ldr	r3, [pc, #76]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	091b      	lsrs	r3, r3, #4
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	3301      	adds	r3, #1
 8002750:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002752:	4b10      	ldr	r3, [pc, #64]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	0a1b      	lsrs	r3, r3, #8
 8002758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	fb02 f203 	mul.w	r2, r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	fbb2 f3f3 	udiv	r3, r2, r3
 8002768:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800276a:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <HAL_RCC_GetSysClockFreq+0x108>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	0e5b      	lsrs	r3, r3, #25
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	3301      	adds	r3, #1
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002782:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002784:	69bb      	ldr	r3, [r7, #24]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3724      	adds	r7, #36	; 0x24
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40021000 	.word	0x40021000
 8002798:	080088e8 	.word	0x080088e8
 800279c:	00f42400 	.word	0x00f42400
 80027a0:	007a1200 	.word	0x007a1200

080027a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a8:	4b03      	ldr	r3, [pc, #12]	; (80027b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027aa:	681b      	ldr	r3, [r3, #0]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20000000 	.word	0x20000000

080027bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027c0:	f7ff fff0 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	0a1b      	lsrs	r3, r3, #8
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	4904      	ldr	r1, [pc, #16]	; (80027e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027d2:	5ccb      	ldrb	r3, [r1, r3]
 80027d4:	f003 031f 	and.w	r3, r3, #31
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027dc:	4618      	mov	r0, r3
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40021000 	.word	0x40021000
 80027e4:	080088e0 	.word	0x080088e0

080027e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027ec:	f7ff ffda 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027f0:	4602      	mov	r2, r0
 80027f2:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_RCC_GetPCLK2Freq+0x24>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	0adb      	lsrs	r3, r3, #11
 80027f8:	f003 0307 	and.w	r3, r3, #7
 80027fc:	4904      	ldr	r1, [pc, #16]	; (8002810 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027fe:	5ccb      	ldrb	r3, [r1, r3]
 8002800:	f003 031f 	and.w	r3, r3, #31
 8002804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002808:	4618      	mov	r0, r3
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40021000 	.word	0x40021000
 8002810:	080088e0 	.word	0x080088e0

08002814 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	220f      	movs	r2, #15
 8002822:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002824:	4b12      	ldr	r3, [pc, #72]	; (8002870 <HAL_RCC_GetClockConfig+0x5c>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 0203 	and.w	r2, r3, #3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002830:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <HAL_RCC_GetClockConfig+0x5c>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800283c:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <HAL_RCC_GetClockConfig+0x5c>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002848:	4b09      	ldr	r3, [pc, #36]	; (8002870 <HAL_RCC_GetClockConfig+0x5c>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	08db      	lsrs	r3, r3, #3
 800284e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002856:	4b07      	ldr	r3, [pc, #28]	; (8002874 <HAL_RCC_GetClockConfig+0x60>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 020f 	and.w	r2, r3, #15
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	601a      	str	r2, [r3, #0]
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	40021000 	.word	0x40021000
 8002874:	40022000 	.word	0x40022000

08002878 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002880:	2300      	movs	r3, #0
 8002882:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002884:	4b27      	ldr	r3, [pc, #156]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002890:	f7ff f8d6 	bl	8001a40 <HAL_PWREx_GetVoltageRange>
 8002894:	6178      	str	r0, [r7, #20]
 8002896:	e014      	b.n	80028c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002898:	4b22      	ldr	r3, [pc, #136]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800289a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800289c:	4a21      	ldr	r2, [pc, #132]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800289e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a2:	6593      	str	r3, [r2, #88]	; 0x58
 80028a4:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80028a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028b0:	f7ff f8c6 	bl	8001a40 <HAL_PWREx_GetVoltageRange>
 80028b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028b6:	4b1b      	ldr	r3, [pc, #108]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80028b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ba:	4a1a      	ldr	r2, [pc, #104]	; (8002924 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80028bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028c8:	d10b      	bne.n	80028e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b80      	cmp	r3, #128	; 0x80
 80028ce:	d913      	bls.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2ba0      	cmp	r3, #160	; 0xa0
 80028d4:	d902      	bls.n	80028dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028d6:	2302      	movs	r3, #2
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	e00d      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028dc:	2301      	movs	r3, #1
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	e00a      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b7f      	cmp	r3, #127	; 0x7f
 80028e6:	d902      	bls.n	80028ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80028e8:	2302      	movs	r3, #2
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	e004      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b70      	cmp	r3, #112	; 0x70
 80028f2:	d101      	bne.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028f4:	2301      	movs	r3, #1
 80028f6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028f8:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f023 020f 	bic.w	r2, r3, #15
 8002900:	4909      	ldr	r1, [pc, #36]	; (8002928 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002908:	4b07      	ldr	r3, [pc, #28]	; (8002928 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	429a      	cmp	r2, r3
 8002914:	d001      	beq.n	800291a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000
 8002928:	40022000 	.word	0x40022000

0800292c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800292c:	b480      	push	{r7}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8002936:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b01      	cmp	r3, #1
 8002940:	d118      	bne.n	8002974 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002942:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0308 	and.w	r3, r3, #8
 800294a:	2b00      	cmp	r3, #0
 800294c:	d107      	bne.n	800295e <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800294e:	4b27      	ldr	r3, [pc, #156]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002950:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002954:	0a1b      	lsrs	r3, r3, #8
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	e005      	b.n	800296a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800295e:	4b23      	ldr	r3, [pc, #140]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	091b      	lsrs	r3, r3, #4
 8002964:	f003 030f 	and.w	r3, r3, #15
 8002968:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800296a:	4a21      	ldr	r2, [pc, #132]	; (80029f0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002972:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002974:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2b02      	cmp	r3, #2
 8002982:	d003      	beq.n	800298c <RCC_GetSysClockFreqFromPLLSource+0x60>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d003      	beq.n	8002992 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800298a:	e005      	b.n	8002998 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800298c:	4b19      	ldr	r3, [pc, #100]	; (80029f4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800298e:	613b      	str	r3, [r7, #16]
    break;
 8002990:	e005      	b.n	800299e <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002992:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002994:	613b      	str	r3, [r7, #16]
    break;
 8002996:	e002      	b.n	800299e <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	613b      	str	r3, [r7, #16]
    break;
 800299c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800299e:	4b13      	ldr	r3, [pc, #76]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	091b      	lsrs	r3, r3, #4
 80029a4:	f003 030f 	and.w	r3, r3, #15
 80029a8:	3301      	adds	r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029ac:	4b0f      	ldr	r3, [pc, #60]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	0a1b      	lsrs	r3, r3, #8
 80029b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	fb02 f203 	mul.w	r2, r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029c4:	4b09      	ldr	r3, [pc, #36]	; (80029ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	0e5b      	lsrs	r3, r3, #25
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	3301      	adds	r3, #1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029dc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80029de:	683b      	ldr	r3, [r7, #0]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	371c      	adds	r7, #28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	40021000 	.word	0x40021000
 80029f0:	080088e8 	.word	0x080088e8
 80029f4:	00f42400 	.word	0x00f42400
 80029f8:	007a1200 	.word	0x007a1200

080029fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a04:	2300      	movs	r3, #0
 8002a06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a08:	2300      	movs	r3, #0
 8002a0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d040      	beq.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a1c:	2b80      	cmp	r3, #128	; 0x80
 8002a1e:	d02a      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002a20:	2b80      	cmp	r3, #128	; 0x80
 8002a22:	d825      	bhi.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002a24:	2b60      	cmp	r3, #96	; 0x60
 8002a26:	d026      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002a28:	2b60      	cmp	r3, #96	; 0x60
 8002a2a:	d821      	bhi.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002a2c:	2b40      	cmp	r3, #64	; 0x40
 8002a2e:	d006      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002a30:	2b40      	cmp	r3, #64	; 0x40
 8002a32:	d81d      	bhi.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d009      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d010      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002a3c:	e018      	b.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a3e:	4b89      	ldr	r3, [pc, #548]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	4a88      	ldr	r2, [pc, #544]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a48:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a4a:	e015      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3304      	adds	r3, #4
 8002a50:	2100      	movs	r1, #0
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 fb02 	bl	800305c <RCCEx_PLLSAI1_Config>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a5c:	e00c      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3320      	adds	r3, #32
 8002a62:	2100      	movs	r1, #0
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 fbed 	bl	8003244 <RCCEx_PLLSAI2_Config>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a6e:	e003      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	74fb      	strb	r3, [r7, #19]
      break;
 8002a74:	e000      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002a76:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a78:	7cfb      	ldrb	r3, [r7, #19]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10b      	bne.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a7e:	4b79      	ldr	r3, [pc, #484]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a80:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a84:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a8c:	4975      	ldr	r1, [pc, #468]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002a94:	e001      	b.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a96:	7cfb      	ldrb	r3, [r7, #19]
 8002a98:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d047      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aae:	d030      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab4:	d82a      	bhi.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ab6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002aba:	d02a      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002abc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ac0:	d824      	bhi.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ac2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ac6:	d008      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002ac8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002acc:	d81e      	bhi.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00a      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ad6:	d010      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002ad8:	e018      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ada:	4b62      	ldr	r3, [pc, #392]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	4a61      	ldr	r2, [pc, #388]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ae6:	e015      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3304      	adds	r3, #4
 8002aec:	2100      	movs	r1, #0
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 fab4 	bl	800305c <RCCEx_PLLSAI1_Config>
 8002af4:	4603      	mov	r3, r0
 8002af6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002af8:	e00c      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3320      	adds	r3, #32
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 fb9f 	bl	8003244 <RCCEx_PLLSAI2_Config>
 8002b06:	4603      	mov	r3, r0
 8002b08:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b0a:	e003      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	74fb      	strb	r3, [r7, #19]
      break;
 8002b10:	e000      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002b12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b14:	7cfb      	ldrb	r3, [r7, #19]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10b      	bne.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b1a:	4b52      	ldr	r3, [pc, #328]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002b20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b28:	494e      	ldr	r1, [pc, #312]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002b30:	e001      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b32:	7cfb      	ldrb	r3, [r7, #19]
 8002b34:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 809f 	beq.w	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b44:	2300      	movs	r3, #0
 8002b46:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b48:	4b46      	ldr	r3, [pc, #280]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002b54:	2301      	movs	r3, #1
 8002b56:	e000      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002b58:	2300      	movs	r3, #0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00d      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5e:	4b41      	ldr	r3, [pc, #260]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b62:	4a40      	ldr	r2, [pc, #256]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b68:	6593      	str	r3, [r2, #88]	; 0x58
 8002b6a:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b76:	2301      	movs	r3, #1
 8002b78:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b7a:	4b3b      	ldr	r3, [pc, #236]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a3a      	ldr	r2, [pc, #232]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b86:	f7fe f9ad 	bl	8000ee4 <HAL_GetTick>
 8002b8a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b8c:	e009      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8e:	f7fe f9a9 	bl	8000ee4 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d902      	bls.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	74fb      	strb	r3, [r7, #19]
        break;
 8002ba0:	e005      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ba2:	4b31      	ldr	r3, [pc, #196]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0ef      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002bae:	7cfb      	ldrb	r3, [r7, #19]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d15b      	bne.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bb4:	4b2b      	ldr	r3, [pc, #172]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bbe:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d01f      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d019      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bd2:	4b24      	ldr	r3, [pc, #144]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bdc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bde:	4b21      	ldr	r3, [pc, #132]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be4:	4a1f      	ldr	r2, [pc, #124]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bee:	4b1d      	ldr	r3, [pc, #116]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf4:	4a1b      	ldr	r2, [pc, #108]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bfe:	4a19      	ldr	r2, [pc, #100]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d016      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7fe f968 	bl	8000ee4 <HAL_GetTick>
 8002c14:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c16:	e00b      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c18:	f7fe f964 	bl	8000ee4 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d902      	bls.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	74fb      	strb	r3, [r7, #19]
            break;
 8002c2e:	e006      	b.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c30:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0ec      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002c3e:	7cfb      	ldrb	r3, [r7, #19]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10c      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c44:	4b07      	ldr	r3, [pc, #28]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c54:	4903      	ldr	r1, [pc, #12]	; (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c5c:	e008      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c5e:	7cfb      	ldrb	r3, [r7, #19]
 8002c60:	74bb      	strb	r3, [r7, #18]
 8002c62:	e005      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002c64:	40021000 	.word	0x40021000
 8002c68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c6c:	7cfb      	ldrb	r3, [r7, #19]
 8002c6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c70:	7c7b      	ldrb	r3, [r7, #17]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d105      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c76:	4ba0      	ldr	r3, [pc, #640]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7a:	4a9f      	ldr	r2, [pc, #636]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c80:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00a      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c8e:	4b9a      	ldr	r3, [pc, #616]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c94:	f023 0203 	bic.w	r2, r3, #3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c9c:	4996      	ldr	r1, [pc, #600]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00a      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cb0:	4b91      	ldr	r3, [pc, #580]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cb6:	f023 020c 	bic.w	r2, r3, #12
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	498e      	ldr	r1, [pc, #568]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0304 	and.w	r3, r3, #4
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d00a      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cd2:	4b89      	ldr	r3, [pc, #548]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce0:	4985      	ldr	r1, [pc, #532]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00a      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cf4:	4b80      	ldr	r3, [pc, #512]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cfa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d02:	497d      	ldr	r1, [pc, #500]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0310 	and.w	r3, r3, #16
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00a      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d16:	4b78      	ldr	r3, [pc, #480]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d24:	4974      	ldr	r1, [pc, #464]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0320 	and.w	r3, r3, #32
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00a      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d38:	4b6f      	ldr	r3, [pc, #444]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d3e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d46:	496c      	ldr	r1, [pc, #432]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d5a:	4b67      	ldr	r3, [pc, #412]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d68:	4963      	ldr	r1, [pc, #396]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00a      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d7c:	4b5e      	ldr	r3, [pc, #376]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d8a:	495b      	ldr	r1, [pc, #364]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d9e:	4b56      	ldr	r3, [pc, #344]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dac:	4952      	ldr	r1, [pc, #328]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00a      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dc0:	4b4d      	ldr	r3, [pc, #308]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dce:	494a      	ldr	r1, [pc, #296]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00a      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002de2:	4b45      	ldr	r3, [pc, #276]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df0:	4941      	ldr	r1, [pc, #260]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00a      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e04:	4b3c      	ldr	r3, [pc, #240]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e0a:	f023 0203 	bic.w	r2, r3, #3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e12:	4939      	ldr	r1, [pc, #228]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d028      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e26:	4b34      	ldr	r3, [pc, #208]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e34:	4930      	ldr	r1, [pc, #192]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e44:	d106      	bne.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e46:	4b2c      	ldr	r3, [pc, #176]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	4a2b      	ldr	r2, [pc, #172]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e50:	60d3      	str	r3, [r2, #12]
 8002e52:	e011      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3304      	adds	r3, #4
 8002e62:	2101      	movs	r1, #1
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 f8f9 	bl	800305c <RCCEx_PLLSAI1_Config>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e6e:	7cfb      	ldrb	r3, [r7, #19]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002e74:	7cfb      	ldrb	r3, [r7, #19]
 8002e76:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d04d      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e8c:	d108      	bne.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002e8e:	4b1a      	ldr	r3, [pc, #104]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e90:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e94:	4a18      	ldr	r2, [pc, #96]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e9a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002e9e:	e012      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002ea0:	4b15      	ldr	r3, [pc, #84]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ea2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ea6:	4a14      	ldr	r2, [pc, #80]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ea8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002eac:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002eb0:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ebe:	490e      	ldr	r1, [pc, #56]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002eca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ece:	d106      	bne.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ed0:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	4a08      	ldr	r2, [pc, #32]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eda:	60d3      	str	r3, [r2, #12]
 8002edc:	e020      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ee2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ee6:	d109      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ee8:	4b03      	ldr	r3, [pc, #12]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4a02      	ldr	r2, [pc, #8]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef2:	60d3      	str	r3, [r2, #12]
 8002ef4:	e014      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002ef6:	bf00      	nop
 8002ef8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f04:	d10c      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 f8a5 	bl	800305c <RCCEx_PLLSAI1_Config>
 8002f12:	4603      	mov	r3, r0
 8002f14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f16:	7cfb      	ldrb	r3, [r7, #19]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8002f1c:	7cfb      	ldrb	r3, [r7, #19]
 8002f1e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d028      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f2c:	4b4a      	ldr	r3, [pc, #296]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f3a:	4947      	ldr	r1, [pc, #284]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f4a:	d106      	bne.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f4c:	4b42      	ldr	r3, [pc, #264]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	4a41      	ldr	r2, [pc, #260]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f56:	60d3      	str	r3, [r2, #12]
 8002f58:	e011      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f62:	d10c      	bne.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3304      	adds	r3, #4
 8002f68:	2101      	movs	r1, #1
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 f876 	bl	800305c <RCCEx_PLLSAI1_Config>
 8002f70:	4603      	mov	r3, r0
 8002f72:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f74:	7cfb      	ldrb	r3, [r7, #19]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002f7a:	7cfb      	ldrb	r3, [r7, #19]
 8002f7c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d01e      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f8a:	4b33      	ldr	r3, [pc, #204]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f90:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f9a:	492f      	ldr	r1, [pc, #188]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fa8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	2102      	movs	r1, #2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f000 f851 	bl	800305c <RCCEx_PLLSAI1_Config>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fbe:	7cfb      	ldrb	r3, [r7, #19]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8002fc4:	7cfb      	ldrb	r3, [r7, #19]
 8002fc6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00b      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fd4:	4b20      	ldr	r3, [pc, #128]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fda:	f023 0204 	bic.w	r2, r3, #4
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fe4:	491c      	ldr	r1, [pc, #112]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d00b      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002ff8:	4b17      	ldr	r3, [pc, #92]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ffa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ffe:	f023 0218 	bic.w	r2, r3, #24
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003008:	4913      	ldr	r1, [pc, #76]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800300a:	4313      	orrs	r3, r2
 800300c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d017      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800301c:	4b0e      	ldr	r3, [pc, #56]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800301e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003022:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800302c:	490a      	ldr	r1, [pc, #40]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800303a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800303e:	d105      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4a04      	ldr	r2, [pc, #16]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003046:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800304a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800304c:	7cbb      	ldrb	r3, [r7, #18]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000

0800305c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800306a:	4b72      	ldr	r3, [pc, #456]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	f003 0303 	and.w	r3, r3, #3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00e      	beq.n	8003094 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003076:	4b6f      	ldr	r3, [pc, #444]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f003 0203 	and.w	r2, r3, #3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	429a      	cmp	r2, r3
 8003084:	d103      	bne.n	800308e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
       ||
 800308a:	2b00      	cmp	r3, #0
 800308c:	d142      	bne.n	8003114 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	73fb      	strb	r3, [r7, #15]
 8003092:	e03f      	b.n	8003114 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2b03      	cmp	r3, #3
 800309a:	d018      	beq.n	80030ce <RCCEx_PLLSAI1_Config+0x72>
 800309c:	2b03      	cmp	r3, #3
 800309e:	d825      	bhi.n	80030ec <RCCEx_PLLSAI1_Config+0x90>
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d002      	beq.n	80030aa <RCCEx_PLLSAI1_Config+0x4e>
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d009      	beq.n	80030bc <RCCEx_PLLSAI1_Config+0x60>
 80030a8:	e020      	b.n	80030ec <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80030aa:	4b62      	ldr	r3, [pc, #392]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d11d      	bne.n	80030f2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030ba:	e01a      	b.n	80030f2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80030bc:	4b5d      	ldr	r3, [pc, #372]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d116      	bne.n	80030f6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030cc:	e013      	b.n	80030f6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80030ce:	4b59      	ldr	r3, [pc, #356]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10f      	bne.n	80030fa <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030da:	4b56      	ldr	r3, [pc, #344]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d109      	bne.n	80030fa <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030ea:	e006      	b.n	80030fa <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	73fb      	strb	r3, [r7, #15]
      break;
 80030f0:	e004      	b.n	80030fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80030f2:	bf00      	nop
 80030f4:	e002      	b.n	80030fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80030f6:	bf00      	nop
 80030f8:	e000      	b.n	80030fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80030fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d108      	bne.n	8003114 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003102:	4b4c      	ldr	r3, [pc, #304]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f023 0203 	bic.w	r2, r3, #3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4949      	ldr	r1, [pc, #292]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003110:	4313      	orrs	r3, r2
 8003112:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003114:	7bfb      	ldrb	r3, [r7, #15]
 8003116:	2b00      	cmp	r3, #0
 8003118:	f040 8086 	bne.w	8003228 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800311c:	4b45      	ldr	r3, [pc, #276]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a44      	ldr	r2, [pc, #272]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003122:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003126:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003128:	f7fd fedc 	bl	8000ee4 <HAL_GetTick>
 800312c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800312e:	e009      	b.n	8003144 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003130:	f7fd fed8 	bl	8000ee4 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d902      	bls.n	8003144 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	73fb      	strb	r3, [r7, #15]
        break;
 8003142:	e005      	b.n	8003150 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003144:	4b3b      	ldr	r3, [pc, #236]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1ef      	bne.n	8003130 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003150:	7bfb      	ldrb	r3, [r7, #15]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d168      	bne.n	8003228 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d113      	bne.n	8003184 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800315c:	4b35      	ldr	r3, [pc, #212]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	4b35      	ldr	r3, [pc, #212]	; (8003238 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003162:	4013      	ands	r3, r2
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6892      	ldr	r2, [r2, #8]
 8003168:	0211      	lsls	r1, r2, #8
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	68d2      	ldr	r2, [r2, #12]
 800316e:	06d2      	lsls	r2, r2, #27
 8003170:	4311      	orrs	r1, r2
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6852      	ldr	r2, [r2, #4]
 8003176:	3a01      	subs	r2, #1
 8003178:	0112      	lsls	r2, r2, #4
 800317a:	430a      	orrs	r2, r1
 800317c:	492d      	ldr	r1, [pc, #180]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800317e:	4313      	orrs	r3, r2
 8003180:	610b      	str	r3, [r1, #16]
 8003182:	e02d      	b.n	80031e0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d115      	bne.n	80031b6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800318a:	4b2a      	ldr	r3, [pc, #168]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800318c:	691a      	ldr	r2, [r3, #16]
 800318e:	4b2b      	ldr	r3, [pc, #172]	; (800323c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003190:	4013      	ands	r3, r2
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6892      	ldr	r2, [r2, #8]
 8003196:	0211      	lsls	r1, r2, #8
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6912      	ldr	r2, [r2, #16]
 800319c:	0852      	lsrs	r2, r2, #1
 800319e:	3a01      	subs	r2, #1
 80031a0:	0552      	lsls	r2, r2, #21
 80031a2:	4311      	orrs	r1, r2
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6852      	ldr	r2, [r2, #4]
 80031a8:	3a01      	subs	r2, #1
 80031aa:	0112      	lsls	r2, r2, #4
 80031ac:	430a      	orrs	r2, r1
 80031ae:	4921      	ldr	r1, [pc, #132]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	610b      	str	r3, [r1, #16]
 80031b4:	e014      	b.n	80031e0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031b6:	4b1f      	ldr	r3, [pc, #124]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	4b21      	ldr	r3, [pc, #132]	; (8003240 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031bc:	4013      	ands	r3, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6892      	ldr	r2, [r2, #8]
 80031c2:	0211      	lsls	r1, r2, #8
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	6952      	ldr	r2, [r2, #20]
 80031c8:	0852      	lsrs	r2, r2, #1
 80031ca:	3a01      	subs	r2, #1
 80031cc:	0652      	lsls	r2, r2, #25
 80031ce:	4311      	orrs	r1, r2
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6852      	ldr	r2, [r2, #4]
 80031d4:	3a01      	subs	r2, #1
 80031d6:	0112      	lsls	r2, r2, #4
 80031d8:	430a      	orrs	r2, r1
 80031da:	4916      	ldr	r1, [pc, #88]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80031e0:	4b14      	ldr	r3, [pc, #80]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a13      	ldr	r2, [pc, #76]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ec:	f7fd fe7a 	bl	8000ee4 <HAL_GetTick>
 80031f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031f2:	e009      	b.n	8003208 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031f4:	f7fd fe76 	bl	8000ee4 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d902      	bls.n	8003208 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	73fb      	strb	r3, [r7, #15]
          break;
 8003206:	e005      	b.n	8003214 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003208:	4b0a      	ldr	r3, [pc, #40]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0ef      	beq.n	80031f4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003214:	7bfb      	ldrb	r3, [r7, #15]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d106      	bne.n	8003228 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800321a:	4b06      	ldr	r3, [pc, #24]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 800321c:	691a      	ldr	r2, [r3, #16]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	4904      	ldr	r1, [pc, #16]	; (8003234 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003224:	4313      	orrs	r3, r2
 8003226:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003228:	7bfb      	ldrb	r3, [r7, #15]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40021000 	.word	0x40021000
 8003238:	07ff800f 	.word	0x07ff800f
 800323c:	ff9f800f 	.word	0xff9f800f
 8003240:	f9ff800f 	.word	0xf9ff800f

08003244 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800324e:	2300      	movs	r3, #0
 8003250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003252:	4b72      	ldr	r3, [pc, #456]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00e      	beq.n	800327c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800325e:	4b6f      	ldr	r3, [pc, #444]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0203 	and.w	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	429a      	cmp	r2, r3
 800326c:	d103      	bne.n	8003276 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
       ||
 8003272:	2b00      	cmp	r3, #0
 8003274:	d142      	bne.n	80032fc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	73fb      	strb	r3, [r7, #15]
 800327a:	e03f      	b.n	80032fc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b03      	cmp	r3, #3
 8003282:	d018      	beq.n	80032b6 <RCCEx_PLLSAI2_Config+0x72>
 8003284:	2b03      	cmp	r3, #3
 8003286:	d825      	bhi.n	80032d4 <RCCEx_PLLSAI2_Config+0x90>
 8003288:	2b01      	cmp	r3, #1
 800328a:	d002      	beq.n	8003292 <RCCEx_PLLSAI2_Config+0x4e>
 800328c:	2b02      	cmp	r3, #2
 800328e:	d009      	beq.n	80032a4 <RCCEx_PLLSAI2_Config+0x60>
 8003290:	e020      	b.n	80032d4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003292:	4b62      	ldr	r3, [pc, #392]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d11d      	bne.n	80032da <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032a2:	e01a      	b.n	80032da <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032a4:	4b5d      	ldr	r3, [pc, #372]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d116      	bne.n	80032de <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032b4:	e013      	b.n	80032de <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80032b6:	4b59      	ldr	r3, [pc, #356]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10f      	bne.n	80032e2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80032c2:	4b56      	ldr	r3, [pc, #344]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d109      	bne.n	80032e2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80032d2:	e006      	b.n	80032e2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
      break;
 80032d8:	e004      	b.n	80032e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80032da:	bf00      	nop
 80032dc:	e002      	b.n	80032e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80032de:	bf00      	nop
 80032e0:	e000      	b.n	80032e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80032e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d108      	bne.n	80032fc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80032ea:	4b4c      	ldr	r3, [pc, #304]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	f023 0203 	bic.w	r2, r3, #3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4949      	ldr	r1, [pc, #292]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f040 8086 	bne.w	8003410 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003304:	4b45      	ldr	r3, [pc, #276]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a44      	ldr	r2, [pc, #272]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 800330a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800330e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003310:	f7fd fde8 	bl	8000ee4 <HAL_GetTick>
 8003314:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003316:	e009      	b.n	800332c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003318:	f7fd fde4 	bl	8000ee4 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d902      	bls.n	800332c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	73fb      	strb	r3, [r7, #15]
        break;
 800332a:	e005      	b.n	8003338 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800332c:	4b3b      	ldr	r3, [pc, #236]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1ef      	bne.n	8003318 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003338:	7bfb      	ldrb	r3, [r7, #15]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d168      	bne.n	8003410 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d113      	bne.n	800336c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003344:	4b35      	ldr	r3, [pc, #212]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003346:	695a      	ldr	r2, [r3, #20]
 8003348:	4b35      	ldr	r3, [pc, #212]	; (8003420 <RCCEx_PLLSAI2_Config+0x1dc>)
 800334a:	4013      	ands	r3, r2
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6892      	ldr	r2, [r2, #8]
 8003350:	0211      	lsls	r1, r2, #8
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	68d2      	ldr	r2, [r2, #12]
 8003356:	06d2      	lsls	r2, r2, #27
 8003358:	4311      	orrs	r1, r2
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6852      	ldr	r2, [r2, #4]
 800335e:	3a01      	subs	r2, #1
 8003360:	0112      	lsls	r2, r2, #4
 8003362:	430a      	orrs	r2, r1
 8003364:	492d      	ldr	r1, [pc, #180]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003366:	4313      	orrs	r3, r2
 8003368:	614b      	str	r3, [r1, #20]
 800336a:	e02d      	b.n	80033c8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d115      	bne.n	800339e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003372:	4b2a      	ldr	r3, [pc, #168]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	4b2b      	ldr	r3, [pc, #172]	; (8003424 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003378:	4013      	ands	r3, r2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6892      	ldr	r2, [r2, #8]
 800337e:	0211      	lsls	r1, r2, #8
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6912      	ldr	r2, [r2, #16]
 8003384:	0852      	lsrs	r2, r2, #1
 8003386:	3a01      	subs	r2, #1
 8003388:	0552      	lsls	r2, r2, #21
 800338a:	4311      	orrs	r1, r2
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	6852      	ldr	r2, [r2, #4]
 8003390:	3a01      	subs	r2, #1
 8003392:	0112      	lsls	r2, r2, #4
 8003394:	430a      	orrs	r2, r1
 8003396:	4921      	ldr	r1, [pc, #132]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003398:	4313      	orrs	r3, r2
 800339a:	614b      	str	r3, [r1, #20]
 800339c:	e014      	b.n	80033c8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800339e:	4b1f      	ldr	r3, [pc, #124]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80033a0:	695a      	ldr	r2, [r3, #20]
 80033a2:	4b21      	ldr	r3, [pc, #132]	; (8003428 <RCCEx_PLLSAI2_Config+0x1e4>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6892      	ldr	r2, [r2, #8]
 80033aa:	0211      	lsls	r1, r2, #8
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6952      	ldr	r2, [r2, #20]
 80033b0:	0852      	lsrs	r2, r2, #1
 80033b2:	3a01      	subs	r2, #1
 80033b4:	0652      	lsls	r2, r2, #25
 80033b6:	4311      	orrs	r1, r2
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6852      	ldr	r2, [r2, #4]
 80033bc:	3a01      	subs	r2, #1
 80033be:	0112      	lsls	r2, r2, #4
 80033c0:	430a      	orrs	r2, r1
 80033c2:	4916      	ldr	r1, [pc, #88]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80033c8:	4b14      	ldr	r3, [pc, #80]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a13      	ldr	r2, [pc, #76]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80033ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d4:	f7fd fd86 	bl	8000ee4 <HAL_GetTick>
 80033d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80033da:	e009      	b.n	80033f0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80033dc:	f7fd fd82 	bl	8000ee4 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d902      	bls.n	80033f0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	73fb      	strb	r3, [r7, #15]
          break;
 80033ee:	e005      	b.n	80033fc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80033f0:	4b0a      	ldr	r3, [pc, #40]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0ef      	beq.n	80033dc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80033fc:	7bfb      	ldrb	r3, [r7, #15]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d106      	bne.n	8003410 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003402:	4b06      	ldr	r3, [pc, #24]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003404:	695a      	ldr	r2, [r3, #20]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	4904      	ldr	r1, [pc, #16]	; (800341c <RCCEx_PLLSAI2_Config+0x1d8>)
 800340c:	4313      	orrs	r3, r2
 800340e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003410:	7bfb      	ldrb	r3, [r7, #15]
}
 8003412:	4618      	mov	r0, r3
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40021000 	.word	0x40021000
 8003420:	07ff800f 	.word	0x07ff800f
 8003424:	ff9f800f 	.word	0xff9f800f
 8003428:	f9ff800f 	.word	0xf9ff800f

0800342c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e049      	b.n	80034d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f841 	bl	80034da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3304      	adds	r3, #4
 8003468:	4619      	mov	r1, r3
 800346a:	4610      	mov	r0, r2
 800346c:	f000 f9f8 	bl	8003860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034da:	b480      	push	{r7}
 80034dc:	b083      	sub	sp, #12
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
	...

080034f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d001      	beq.n	8003508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e04f      	b.n	80035a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 0201 	orr.w	r2, r2, #1
 800351e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a23      	ldr	r2, [pc, #140]	; (80035b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d01d      	beq.n	8003566 <HAL_TIM_Base_Start_IT+0x76>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003532:	d018      	beq.n	8003566 <HAL_TIM_Base_Start_IT+0x76>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a1f      	ldr	r2, [pc, #124]	; (80035b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d013      	beq.n	8003566 <HAL_TIM_Base_Start_IT+0x76>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a1e      	ldr	r2, [pc, #120]	; (80035bc <HAL_TIM_Base_Start_IT+0xcc>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d00e      	beq.n	8003566 <HAL_TIM_Base_Start_IT+0x76>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a1c      	ldr	r2, [pc, #112]	; (80035c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d009      	beq.n	8003566 <HAL_TIM_Base_Start_IT+0x76>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a1b      	ldr	r2, [pc, #108]	; (80035c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_TIM_Base_Start_IT+0x76>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a19      	ldr	r2, [pc, #100]	; (80035c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d115      	bne.n	8003592 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	4b17      	ldr	r3, [pc, #92]	; (80035cc <HAL_TIM_Base_Start_IT+0xdc>)
 800356e:	4013      	ands	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2b06      	cmp	r3, #6
 8003576:	d015      	beq.n	80035a4 <HAL_TIM_Base_Start_IT+0xb4>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800357e:	d011      	beq.n	80035a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0201 	orr.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003590:	e008      	b.n	80035a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	e000      	b.n	80035a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	40012c00 	.word	0x40012c00
 80035b8:	40000400 	.word	0x40000400
 80035bc:	40000800 	.word	0x40000800
 80035c0:	40000c00 	.word	0x40000c00
 80035c4:	40013400 	.word	0x40013400
 80035c8:	40014000 	.word	0x40014000
 80035cc:	00010007 	.word	0x00010007

080035d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d122      	bne.n	800362c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d11b      	bne.n	800362c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f06f 0202 	mvn.w	r2, #2
 80035fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f905 	bl	8003822 <HAL_TIM_IC_CaptureCallback>
 8003618:	e005      	b.n	8003626 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f8f7 	bl	800380e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f908 	bl	8003836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b04      	cmp	r3, #4
 8003638:	d122      	bne.n	8003680 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b04      	cmp	r3, #4
 8003646:	d11b      	bne.n	8003680 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f06f 0204 	mvn.w	r2, #4
 8003650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2202      	movs	r2, #2
 8003656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f8db 	bl	8003822 <HAL_TIM_IC_CaptureCallback>
 800366c:	e005      	b.n	800367a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f8cd 	bl	800380e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f8de 	bl	8003836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	2b08      	cmp	r3, #8
 800368c:	d122      	bne.n	80036d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f003 0308 	and.w	r3, r3, #8
 8003698:	2b08      	cmp	r3, #8
 800369a:	d11b      	bne.n	80036d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0208 	mvn.w	r2, #8
 80036a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2204      	movs	r2, #4
 80036aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f003 0303 	and.w	r3, r3, #3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f8b1 	bl	8003822 <HAL_TIM_IC_CaptureCallback>
 80036c0:	e005      	b.n	80036ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f8a3 	bl	800380e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f8b4 	bl	8003836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	f003 0310 	and.w	r3, r3, #16
 80036de:	2b10      	cmp	r3, #16
 80036e0:	d122      	bne.n	8003728 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b10      	cmp	r3, #16
 80036ee:	d11b      	bne.n	8003728 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0210 	mvn.w	r2, #16
 80036f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2208      	movs	r2, #8
 80036fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f887 	bl	8003822 <HAL_TIM_IC_CaptureCallback>
 8003714:	e005      	b.n	8003722 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f879 	bl	800380e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 f88a 	bl	8003836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b01      	cmp	r3, #1
 8003734:	d10e      	bne.n	8003754 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b01      	cmp	r3, #1
 8003742:	d107      	bne.n	8003754 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f06f 0201 	mvn.w	r2, #1
 800374c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fd f9aa 	bl	8000aa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375e:	2b80      	cmp	r3, #128	; 0x80
 8003760:	d10e      	bne.n	8003780 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376c:	2b80      	cmp	r3, #128	; 0x80
 800376e:	d107      	bne.n	8003780 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f914 	bl	80039a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800378e:	d10e      	bne.n	80037ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800379a:	2b80      	cmp	r3, #128	; 0x80
 800379c:	d107      	bne.n	80037ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80037a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 f907 	bl	80039bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b8:	2b40      	cmp	r3, #64	; 0x40
 80037ba:	d10e      	bne.n	80037da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c6:	2b40      	cmp	r3, #64	; 0x40
 80037c8:	d107      	bne.n	80037da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f000 f838 	bl	800384a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b20      	cmp	r3, #32
 80037e6:	d10e      	bne.n	8003806 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b20      	cmp	r3, #32
 80037f4:	d107      	bne.n	8003806 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f06f 0220 	mvn.w	r2, #32
 80037fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 f8c7 	bl	8003994 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003806:	bf00      	nop
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
	...

08003860 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a40      	ldr	r2, [pc, #256]	; (8003974 <TIM_Base_SetConfig+0x114>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d013      	beq.n	80038a0 <TIM_Base_SetConfig+0x40>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800387e:	d00f      	beq.n	80038a0 <TIM_Base_SetConfig+0x40>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a3d      	ldr	r2, [pc, #244]	; (8003978 <TIM_Base_SetConfig+0x118>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d00b      	beq.n	80038a0 <TIM_Base_SetConfig+0x40>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a3c      	ldr	r2, [pc, #240]	; (800397c <TIM_Base_SetConfig+0x11c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d007      	beq.n	80038a0 <TIM_Base_SetConfig+0x40>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a3b      	ldr	r2, [pc, #236]	; (8003980 <TIM_Base_SetConfig+0x120>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d003      	beq.n	80038a0 <TIM_Base_SetConfig+0x40>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a3a      	ldr	r2, [pc, #232]	; (8003984 <TIM_Base_SetConfig+0x124>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d108      	bne.n	80038b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a2f      	ldr	r2, [pc, #188]	; (8003974 <TIM_Base_SetConfig+0x114>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d01f      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038c0:	d01b      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a2c      	ldr	r2, [pc, #176]	; (8003978 <TIM_Base_SetConfig+0x118>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d017      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a2b      	ldr	r2, [pc, #172]	; (800397c <TIM_Base_SetConfig+0x11c>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d013      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a2a      	ldr	r2, [pc, #168]	; (8003980 <TIM_Base_SetConfig+0x120>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00f      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a29      	ldr	r2, [pc, #164]	; (8003984 <TIM_Base_SetConfig+0x124>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d00b      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a28      	ldr	r2, [pc, #160]	; (8003988 <TIM_Base_SetConfig+0x128>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d007      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a27      	ldr	r2, [pc, #156]	; (800398c <TIM_Base_SetConfig+0x12c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d003      	beq.n	80038fa <TIM_Base_SetConfig+0x9a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a26      	ldr	r2, [pc, #152]	; (8003990 <TIM_Base_SetConfig+0x130>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d108      	bne.n	800390c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4313      	orrs	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	4313      	orrs	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a10      	ldr	r2, [pc, #64]	; (8003974 <TIM_Base_SetConfig+0x114>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00f      	beq.n	8003958 <TIM_Base_SetConfig+0xf8>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a12      	ldr	r2, [pc, #72]	; (8003984 <TIM_Base_SetConfig+0x124>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d00b      	beq.n	8003958 <TIM_Base_SetConfig+0xf8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a11      	ldr	r2, [pc, #68]	; (8003988 <TIM_Base_SetConfig+0x128>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d007      	beq.n	8003958 <TIM_Base_SetConfig+0xf8>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a10      	ldr	r2, [pc, #64]	; (800398c <TIM_Base_SetConfig+0x12c>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d003      	beq.n	8003958 <TIM_Base_SetConfig+0xf8>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a0f      	ldr	r2, [pc, #60]	; (8003990 <TIM_Base_SetConfig+0x130>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d103      	bne.n	8003960 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	691a      	ldr	r2, [r3, #16]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	615a      	str	r2, [r3, #20]
}
 8003966:	bf00      	nop
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	40012c00 	.word	0x40012c00
 8003978:	40000400 	.word	0x40000400
 800397c:	40000800 	.word	0x40000800
 8003980:	40000c00 	.word	0x40000c00
 8003984:	40013400 	.word	0x40013400
 8003988:	40014000 	.word	0x40014000
 800398c:	40014400 	.word	0x40014400
 8003990:	40014800 	.word	0x40014800

08003994 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e042      	b.n	8003a68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d106      	bne.n	80039fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f7fd f897 	bl	8000b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2224      	movs	r2, #36	; 0x24
 80039fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0201 	bic.w	r2, r2, #1
 8003a10:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 fbae 	bl	8004174 <UART_SetConfig>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d101      	bne.n	8003a22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e022      	b.n	8003a68 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d002      	beq.n	8003a30 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 fe6c 	bl	8004708 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f042 0201 	orr.w	r2, r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fef3 	bl	800484c <UART_CheckIdleState>
 8003a66:	4603      	mov	r3, r0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08a      	sub	sp, #40	; 0x28
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a86:	2b20      	cmp	r3, #32
 8003a88:	f040 8084 	bne.w	8003b94 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d002      	beq.n	8003a98 <HAL_UART_Transmit+0x28>
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e07c      	b.n	8003b96 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d101      	bne.n	8003aaa <HAL_UART_Transmit+0x3a>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e075      	b.n	8003b96 <HAL_UART_Transmit+0x126>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2221      	movs	r2, #33	; 0x21
 8003abe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ac2:	f7fd fa0f 	bl	8000ee4 <HAL_GetTick>
 8003ac6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	88fa      	ldrh	r2, [r7, #6]
 8003acc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	88fa      	ldrh	r2, [r7, #6]
 8003ad4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ae0:	d108      	bne.n	8003af4 <HAL_UART_Transmit+0x84>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d104      	bne.n	8003af4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	61bb      	str	r3, [r7, #24]
 8003af2:	e003      	b.n	8003afc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003af8:	2300      	movs	r3, #0
 8003afa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003b04:	e02d      	b.n	8003b62 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2180      	movs	r1, #128	; 0x80
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fee6 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e03a      	b.n	8003b96 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10b      	bne.n	8003b3e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	881a      	ldrh	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b32:	b292      	uxth	r2, r2
 8003b34:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	3302      	adds	r3, #2
 8003b3a:	61bb      	str	r3, [r7, #24]
 8003b3c:	e008      	b.n	8003b50 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	781a      	ldrb	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	b292      	uxth	r2, r2
 8003b48:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1cb      	bne.n	8003b06 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2200      	movs	r2, #0
 8003b76:	2140      	movs	r1, #64	; 0x40
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f000 feb2 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e006      	b.n	8003b96 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003b90:	2300      	movs	r3, #0
 8003b92:	e000      	b.n	8003b96 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003b94:	2302      	movs	r3, #2
  }
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3720      	adds	r7, #32
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	4613      	mov	r3, r2
 8003bac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	d131      	bne.n	8003c1c <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <HAL_UART_Receive_IT+0x24>
 8003bbe:	88fb      	ldrh	r3, [r7, #6]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e02a      	b.n	8003c1e <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d101      	bne.n	8003bd6 <HAL_UART_Receive_IT+0x36>
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e023      	b.n	8003c1e <HAL_UART_Receive_IT+0x7e>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a0f      	ldr	r2, [pc, #60]	; (8003c28 <HAL_UART_Receive_IT+0x88>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d00e      	beq.n	8003c0c <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d007      	beq.n	8003c0c <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c0a:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003c0c:	88fb      	ldrh	r3, [r7, #6]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 fee6 	bl	80049e4 <UART_Start_Receive_IT>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	e000      	b.n	8003c1e <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003c1c:	2302      	movs	r3, #2
  }
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40008000 	.word	0x40008000

08003c2c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	4613      	mov	r3, r2
 8003c38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d131      	bne.n	8003ca8 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d002      	beq.n	8003c50 <HAL_UART_Receive_DMA+0x24>
 8003c4a:	88fb      	ldrh	r3, [r7, #6]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e02a      	b.n	8003caa <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d101      	bne.n	8003c62 <HAL_UART_Receive_DMA+0x36>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	e023      	b.n	8003caa <HAL_UART_Receive_DMA+0x7e>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a0f      	ldr	r2, [pc, #60]	; (8003cb4 <HAL_UART_Receive_DMA+0x88>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d00e      	beq.n	8003c98 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c96:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003c98:	88fb      	ldrh	r3, [r7, #6]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	68b9      	ldr	r1, [r7, #8]
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 ff5e 	bl	8004b60 <UART_Start_Receive_DMA>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	e000      	b.n	8003caa <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003ca8:	2302      	movs	r3, #2
  }
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	40008000 	.word	0x40008000

08003cb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cd8:	69fa      	ldr	r2, [r7, #28]
 8003cda:	f640 030f 	movw	r3, #2063	; 0x80f
 8003cde:	4013      	ands	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d118      	bne.n	8003d1a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	f003 0320 	and.w	r3, r3, #32
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d013      	beq.n	8003d1a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	f003 0320 	and.w	r3, r3, #32
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d104      	bne.n	8003d06 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d009      	beq.n	8003d1a <HAL_UART_IRQHandler+0x62>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 81fb 	beq.w	8004106 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	4798      	blx	r3
      }
      return;
 8003d18:	e1f5      	b.n	8004106 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 80ef 	beq.w	8003f00 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4b73      	ldr	r3, [pc, #460]	; (8003ef4 <HAL_UART_IRQHandler+0x23c>)
 8003d26:	4013      	ands	r3, r2
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d105      	bne.n	8003d38 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4b72      	ldr	r3, [pc, #456]	; (8003ef8 <HAL_UART_IRQHandler+0x240>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 80e4 	beq.w	8003f00 <HAL_UART_IRQHandler+0x248>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d010      	beq.n	8003d64 <HAL_UART_IRQHandler+0xac>
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00b      	beq.n	8003d64 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2201      	movs	r2, #1
 8003d52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d5a:	f043 0201 	orr.w	r2, r3, #1
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d010      	beq.n	8003d90 <HAL_UART_IRQHandler+0xd8>
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00b      	beq.n	8003d90 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d86:	f043 0204 	orr.w	r2, r3, #4
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f003 0304 	and.w	r3, r3, #4
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d010      	beq.n	8003dbc <HAL_UART_IRQHandler+0x104>
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00b      	beq.n	8003dbc <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2204      	movs	r2, #4
 8003daa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003db2:	f043 0202 	orr.w	r2, r3, #2
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d015      	beq.n	8003df2 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d104      	bne.n	8003dda <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	4b48      	ldr	r3, [pc, #288]	; (8003ef4 <HAL_UART_IRQHandler+0x23c>)
 8003dd4:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2208      	movs	r2, #8
 8003de0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003de8:	f043 0208 	orr.w	r2, r3, #8
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d011      	beq.n	8003e20 <HAL_UART_IRQHandler+0x168>
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00c      	beq.n	8003e20 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e16:	f043 0220 	orr.w	r2, r3, #32
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 816f 	beq.w	800410a <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d011      	beq.n	8003e5a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d104      	bne.n	8003e4a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d007      	beq.n	8003e5a <HAL_UART_IRQHandler+0x1a2>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e60:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6c:	2b40      	cmp	r3, #64	; 0x40
 8003e6e:	d004      	beq.n	8003e7a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d031      	beq.n	8003ede <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 fefc 	bl	8004c78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8a:	2b40      	cmp	r3, #64	; 0x40
 8003e8c:	d123      	bne.n	8003ed6 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e9c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d013      	beq.n	8003ece <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eaa:	4a14      	ldr	r2, [pc, #80]	; (8003efc <HAL_UART_IRQHandler+0x244>)
 8003eac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fd fa83 	bl	80013be <HAL_DMA_Abort_IT>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d017      	beq.n	8003eee <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8003ec8:	4610      	mov	r0, r2
 8003eca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ecc:	e00f      	b.n	8003eee <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f93a 	bl	8004148 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ed4:	e00b      	b.n	8003eee <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f936 	bl	8004148 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003edc:	e007      	b.n	8003eee <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f932 	bl	8004148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8003eec:	e10d      	b.n	800410a <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003eee:	bf00      	nop
    return;
 8003ef0:	e10b      	b.n	800410a <HAL_UART_IRQHandler+0x452>
 8003ef2:	bf00      	nop
 8003ef4:	10000001 	.word	0x10000001
 8003ef8:	04000120 	.word	0x04000120
 8003efc:	08004e2f 	.word	0x08004e2f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	f040 80ab 	bne.w	8004060 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f003 0310 	and.w	r3, r3, #16
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 80a5 	beq.w	8004060 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 809f 	beq.w	8004060 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2210      	movs	r2, #16
 8003f28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f34:	2b40      	cmp	r3, #64	; 0x40
 8003f36:	d155      	bne.n	8003fe4 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8003f42:	893b      	ldrh	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80e2 	beq.w	800410e <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f50:	893a      	ldrh	r2, [r7, #8]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	f080 80db 	bcs.w	800410e <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	893a      	ldrh	r2, [r7, #8]
 8003f5c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0320 	and.w	r3, r3, #32
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d12b      	bne.n	8003fc8 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f7e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689a      	ldr	r2, [r3, #8]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f9e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0210 	bic.w	r2, r2, #16
 8003fbc:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fd f99f 	bl	8001306 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	4619      	mov	r1, r3
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f000 f8bd 	bl	800415c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003fe2:	e094      	b.n	800410e <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 8087 	beq.w	8004112 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8004004:	897b      	ldrh	r3, [r7, #10]
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 8083 	beq.w	8004112 <HAL_UART_IRQHandler+0x45a>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800401a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6812      	ldr	r2, [r2, #0]
 8004026:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800402a:	f023 0301 	bic.w	r3, r3, #1
 800402e:	6093      	str	r3, [r2, #8]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0210 	bic.w	r2, r2, #16
 8004052:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004054:	897b      	ldrh	r3, [r7, #10]
 8004056:	4619      	mov	r1, r3
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 f87f 	bl	800415c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800405e:	e058      	b.n	8004112 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00d      	beq.n	8004086 <HAL_UART_IRQHandler+0x3ce>
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d008      	beq.n	8004086 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800407c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f001 fa53 	bl	800552a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004084:	e048      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408c:	2b00      	cmp	r3, #0
 800408e:	d012      	beq.n	80040b6 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004096:	2b00      	cmp	r3, #0
 8004098:	d104      	bne.n	80040a4 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d008      	beq.n	80040b6 <HAL_UART_IRQHandler+0x3fe>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d034      	beq.n	8004116 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
    }
    return;
 80040b4:	e02f      	b.n	8004116 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d008      	beq.n	80040d2 <HAL_UART_IRQHandler+0x41a>
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 fec5 	bl	8004e5a <UART_EndTransmit_IT>
    return;
 80040d0:	e022      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d008      	beq.n	80040ee <HAL_UART_IRQHandler+0x436>
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f001 fa33 	bl	8005552 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040ec:	e014      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00f      	beq.n	8004118 <HAL_UART_IRQHandler+0x460>
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	da0c      	bge.n	8004118 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f001 fa1d 	bl	800553e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004104:	e008      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
      return;
 8004106:	bf00      	nop
 8004108:	e006      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
    return;
 800410a:	bf00      	nop
 800410c:	e004      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
      return;
 800410e:	bf00      	nop
 8004110:	e002      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
      return;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <HAL_UART_IRQHandler+0x460>
    return;
 8004116:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8004118:	3720      	adds	r7, #32
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop

08004120 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004174:	b5b0      	push	{r4, r5, r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	431a      	orrs	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	4313      	orrs	r3, r2
 8004196:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	4bb1      	ldr	r3, [pc, #708]	; (8004464 <UART_SetConfig+0x2f0>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6812      	ldr	r2, [r2, #0]
 80041a6:	69f9      	ldr	r1, [r7, #28]
 80041a8:	430b      	orrs	r3, r1
 80041aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4aa6      	ldr	r2, [pc, #664]	; (8004468 <UART_SetConfig+0x2f4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	69fa      	ldr	r2, [r7, #28]
 80041d8:	4313      	orrs	r3, r2
 80041da:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80041e6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	69f9      	ldr	r1, [r7, #28]
 80041f0:	430b      	orrs	r3, r1
 80041f2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041fa:	f023 010f 	bic.w	r1, r3, #15
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a97      	ldr	r2, [pc, #604]	; (800446c <UART_SetConfig+0x2f8>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d120      	bne.n	8004256 <UART_SetConfig+0xe2>
 8004214:	4b96      	ldr	r3, [pc, #600]	; (8004470 <UART_SetConfig+0x2fc>)
 8004216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b03      	cmp	r3, #3
 8004220:	d816      	bhi.n	8004250 <UART_SetConfig+0xdc>
 8004222:	a201      	add	r2, pc, #4	; (adr r2, 8004228 <UART_SetConfig+0xb4>)
 8004224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004228:	08004239 	.word	0x08004239
 800422c:	08004245 	.word	0x08004245
 8004230:	0800423f 	.word	0x0800423f
 8004234:	0800424b 	.word	0x0800424b
 8004238:	2301      	movs	r3, #1
 800423a:	76fb      	strb	r3, [r7, #27]
 800423c:	e0e7      	b.n	800440e <UART_SetConfig+0x29a>
 800423e:	2302      	movs	r3, #2
 8004240:	76fb      	strb	r3, [r7, #27]
 8004242:	e0e4      	b.n	800440e <UART_SetConfig+0x29a>
 8004244:	2304      	movs	r3, #4
 8004246:	76fb      	strb	r3, [r7, #27]
 8004248:	e0e1      	b.n	800440e <UART_SetConfig+0x29a>
 800424a:	2308      	movs	r3, #8
 800424c:	76fb      	strb	r3, [r7, #27]
 800424e:	e0de      	b.n	800440e <UART_SetConfig+0x29a>
 8004250:	2310      	movs	r3, #16
 8004252:	76fb      	strb	r3, [r7, #27]
 8004254:	e0db      	b.n	800440e <UART_SetConfig+0x29a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a86      	ldr	r2, [pc, #536]	; (8004474 <UART_SetConfig+0x300>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d132      	bne.n	80042c6 <UART_SetConfig+0x152>
 8004260:	4b83      	ldr	r3, [pc, #524]	; (8004470 <UART_SetConfig+0x2fc>)
 8004262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	2b0c      	cmp	r3, #12
 800426c:	d828      	bhi.n	80042c0 <UART_SetConfig+0x14c>
 800426e:	a201      	add	r2, pc, #4	; (adr r2, 8004274 <UART_SetConfig+0x100>)
 8004270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004274:	080042a9 	.word	0x080042a9
 8004278:	080042c1 	.word	0x080042c1
 800427c:	080042c1 	.word	0x080042c1
 8004280:	080042c1 	.word	0x080042c1
 8004284:	080042b5 	.word	0x080042b5
 8004288:	080042c1 	.word	0x080042c1
 800428c:	080042c1 	.word	0x080042c1
 8004290:	080042c1 	.word	0x080042c1
 8004294:	080042af 	.word	0x080042af
 8004298:	080042c1 	.word	0x080042c1
 800429c:	080042c1 	.word	0x080042c1
 80042a0:	080042c1 	.word	0x080042c1
 80042a4:	080042bb 	.word	0x080042bb
 80042a8:	2300      	movs	r3, #0
 80042aa:	76fb      	strb	r3, [r7, #27]
 80042ac:	e0af      	b.n	800440e <UART_SetConfig+0x29a>
 80042ae:	2302      	movs	r3, #2
 80042b0:	76fb      	strb	r3, [r7, #27]
 80042b2:	e0ac      	b.n	800440e <UART_SetConfig+0x29a>
 80042b4:	2304      	movs	r3, #4
 80042b6:	76fb      	strb	r3, [r7, #27]
 80042b8:	e0a9      	b.n	800440e <UART_SetConfig+0x29a>
 80042ba:	2308      	movs	r3, #8
 80042bc:	76fb      	strb	r3, [r7, #27]
 80042be:	e0a6      	b.n	800440e <UART_SetConfig+0x29a>
 80042c0:	2310      	movs	r3, #16
 80042c2:	76fb      	strb	r3, [r7, #27]
 80042c4:	e0a3      	b.n	800440e <UART_SetConfig+0x29a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a6b      	ldr	r2, [pc, #428]	; (8004478 <UART_SetConfig+0x304>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d120      	bne.n	8004312 <UART_SetConfig+0x19e>
 80042d0:	4b67      	ldr	r3, [pc, #412]	; (8004470 <UART_SetConfig+0x2fc>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80042da:	2b30      	cmp	r3, #48	; 0x30
 80042dc:	d013      	beq.n	8004306 <UART_SetConfig+0x192>
 80042de:	2b30      	cmp	r3, #48	; 0x30
 80042e0:	d814      	bhi.n	800430c <UART_SetConfig+0x198>
 80042e2:	2b20      	cmp	r3, #32
 80042e4:	d009      	beq.n	80042fa <UART_SetConfig+0x186>
 80042e6:	2b20      	cmp	r3, #32
 80042e8:	d810      	bhi.n	800430c <UART_SetConfig+0x198>
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <UART_SetConfig+0x180>
 80042ee:	2b10      	cmp	r3, #16
 80042f0:	d006      	beq.n	8004300 <UART_SetConfig+0x18c>
 80042f2:	e00b      	b.n	800430c <UART_SetConfig+0x198>
 80042f4:	2300      	movs	r3, #0
 80042f6:	76fb      	strb	r3, [r7, #27]
 80042f8:	e089      	b.n	800440e <UART_SetConfig+0x29a>
 80042fa:	2302      	movs	r3, #2
 80042fc:	76fb      	strb	r3, [r7, #27]
 80042fe:	e086      	b.n	800440e <UART_SetConfig+0x29a>
 8004300:	2304      	movs	r3, #4
 8004302:	76fb      	strb	r3, [r7, #27]
 8004304:	e083      	b.n	800440e <UART_SetConfig+0x29a>
 8004306:	2308      	movs	r3, #8
 8004308:	76fb      	strb	r3, [r7, #27]
 800430a:	e080      	b.n	800440e <UART_SetConfig+0x29a>
 800430c:	2310      	movs	r3, #16
 800430e:	76fb      	strb	r3, [r7, #27]
 8004310:	e07d      	b.n	800440e <UART_SetConfig+0x29a>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a59      	ldr	r2, [pc, #356]	; (800447c <UART_SetConfig+0x308>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d120      	bne.n	800435e <UART_SetConfig+0x1ea>
 800431c:	4b54      	ldr	r3, [pc, #336]	; (8004470 <UART_SetConfig+0x2fc>)
 800431e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004322:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004326:	2bc0      	cmp	r3, #192	; 0xc0
 8004328:	d013      	beq.n	8004352 <UART_SetConfig+0x1de>
 800432a:	2bc0      	cmp	r3, #192	; 0xc0
 800432c:	d814      	bhi.n	8004358 <UART_SetConfig+0x1e4>
 800432e:	2b80      	cmp	r3, #128	; 0x80
 8004330:	d009      	beq.n	8004346 <UART_SetConfig+0x1d2>
 8004332:	2b80      	cmp	r3, #128	; 0x80
 8004334:	d810      	bhi.n	8004358 <UART_SetConfig+0x1e4>
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <UART_SetConfig+0x1cc>
 800433a:	2b40      	cmp	r3, #64	; 0x40
 800433c:	d006      	beq.n	800434c <UART_SetConfig+0x1d8>
 800433e:	e00b      	b.n	8004358 <UART_SetConfig+0x1e4>
 8004340:	2300      	movs	r3, #0
 8004342:	76fb      	strb	r3, [r7, #27]
 8004344:	e063      	b.n	800440e <UART_SetConfig+0x29a>
 8004346:	2302      	movs	r3, #2
 8004348:	76fb      	strb	r3, [r7, #27]
 800434a:	e060      	b.n	800440e <UART_SetConfig+0x29a>
 800434c:	2304      	movs	r3, #4
 800434e:	76fb      	strb	r3, [r7, #27]
 8004350:	e05d      	b.n	800440e <UART_SetConfig+0x29a>
 8004352:	2308      	movs	r3, #8
 8004354:	76fb      	strb	r3, [r7, #27]
 8004356:	e05a      	b.n	800440e <UART_SetConfig+0x29a>
 8004358:	2310      	movs	r3, #16
 800435a:	76fb      	strb	r3, [r7, #27]
 800435c:	e057      	b.n	800440e <UART_SetConfig+0x29a>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a47      	ldr	r2, [pc, #284]	; (8004480 <UART_SetConfig+0x30c>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d125      	bne.n	80043b4 <UART_SetConfig+0x240>
 8004368:	4b41      	ldr	r3, [pc, #260]	; (8004470 <UART_SetConfig+0x2fc>)
 800436a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800436e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004372:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004376:	d017      	beq.n	80043a8 <UART_SetConfig+0x234>
 8004378:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800437c:	d817      	bhi.n	80043ae <UART_SetConfig+0x23a>
 800437e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004382:	d00b      	beq.n	800439c <UART_SetConfig+0x228>
 8004384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004388:	d811      	bhi.n	80043ae <UART_SetConfig+0x23a>
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <UART_SetConfig+0x222>
 800438e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004392:	d006      	beq.n	80043a2 <UART_SetConfig+0x22e>
 8004394:	e00b      	b.n	80043ae <UART_SetConfig+0x23a>
 8004396:	2300      	movs	r3, #0
 8004398:	76fb      	strb	r3, [r7, #27]
 800439a:	e038      	b.n	800440e <UART_SetConfig+0x29a>
 800439c:	2302      	movs	r3, #2
 800439e:	76fb      	strb	r3, [r7, #27]
 80043a0:	e035      	b.n	800440e <UART_SetConfig+0x29a>
 80043a2:	2304      	movs	r3, #4
 80043a4:	76fb      	strb	r3, [r7, #27]
 80043a6:	e032      	b.n	800440e <UART_SetConfig+0x29a>
 80043a8:	2308      	movs	r3, #8
 80043aa:	76fb      	strb	r3, [r7, #27]
 80043ac:	e02f      	b.n	800440e <UART_SetConfig+0x29a>
 80043ae:	2310      	movs	r3, #16
 80043b0:	76fb      	strb	r3, [r7, #27]
 80043b2:	e02c      	b.n	800440e <UART_SetConfig+0x29a>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a2b      	ldr	r2, [pc, #172]	; (8004468 <UART_SetConfig+0x2f4>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d125      	bne.n	800440a <UART_SetConfig+0x296>
 80043be:	4b2c      	ldr	r3, [pc, #176]	; (8004470 <UART_SetConfig+0x2fc>)
 80043c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043cc:	d017      	beq.n	80043fe <UART_SetConfig+0x28a>
 80043ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043d2:	d817      	bhi.n	8004404 <UART_SetConfig+0x290>
 80043d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043d8:	d00b      	beq.n	80043f2 <UART_SetConfig+0x27e>
 80043da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043de:	d811      	bhi.n	8004404 <UART_SetConfig+0x290>
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <UART_SetConfig+0x278>
 80043e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e8:	d006      	beq.n	80043f8 <UART_SetConfig+0x284>
 80043ea:	e00b      	b.n	8004404 <UART_SetConfig+0x290>
 80043ec:	2300      	movs	r3, #0
 80043ee:	76fb      	strb	r3, [r7, #27]
 80043f0:	e00d      	b.n	800440e <UART_SetConfig+0x29a>
 80043f2:	2302      	movs	r3, #2
 80043f4:	76fb      	strb	r3, [r7, #27]
 80043f6:	e00a      	b.n	800440e <UART_SetConfig+0x29a>
 80043f8:	2304      	movs	r3, #4
 80043fa:	76fb      	strb	r3, [r7, #27]
 80043fc:	e007      	b.n	800440e <UART_SetConfig+0x29a>
 80043fe:	2308      	movs	r3, #8
 8004400:	76fb      	strb	r3, [r7, #27]
 8004402:	e004      	b.n	800440e <UART_SetConfig+0x29a>
 8004404:	2310      	movs	r3, #16
 8004406:	76fb      	strb	r3, [r7, #27]
 8004408:	e001      	b.n	800440e <UART_SetConfig+0x29a>
 800440a:	2310      	movs	r3, #16
 800440c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a15      	ldr	r2, [pc, #84]	; (8004468 <UART_SetConfig+0x2f4>)
 8004414:	4293      	cmp	r3, r2
 8004416:	f040 809f 	bne.w	8004558 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800441a:	7efb      	ldrb	r3, [r7, #27]
 800441c:	2b08      	cmp	r3, #8
 800441e:	d837      	bhi.n	8004490 <UART_SetConfig+0x31c>
 8004420:	a201      	add	r2, pc, #4	; (adr r2, 8004428 <UART_SetConfig+0x2b4>)
 8004422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004426:	bf00      	nop
 8004428:	0800444d 	.word	0x0800444d
 800442c:	08004491 	.word	0x08004491
 8004430:	08004455 	.word	0x08004455
 8004434:	08004491 	.word	0x08004491
 8004438:	0800445b 	.word	0x0800445b
 800443c:	08004491 	.word	0x08004491
 8004440:	08004491 	.word	0x08004491
 8004444:	08004491 	.word	0x08004491
 8004448:	08004489 	.word	0x08004489
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800444c:	f7fe f9b6 	bl	80027bc <HAL_RCC_GetPCLK1Freq>
 8004450:	6178      	str	r0, [r7, #20]
        break;
 8004452:	e022      	b.n	800449a <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004454:	4b0b      	ldr	r3, [pc, #44]	; (8004484 <UART_SetConfig+0x310>)
 8004456:	617b      	str	r3, [r7, #20]
        break;
 8004458:	e01f      	b.n	800449a <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800445a:	f7fe f917 	bl	800268c <HAL_RCC_GetSysClockFreq>
 800445e:	6178      	str	r0, [r7, #20]
        break;
 8004460:	e01b      	b.n	800449a <UART_SetConfig+0x326>
 8004462:	bf00      	nop
 8004464:	cfff69f3 	.word	0xcfff69f3
 8004468:	40008000 	.word	0x40008000
 800446c:	40013800 	.word	0x40013800
 8004470:	40021000 	.word	0x40021000
 8004474:	40004400 	.word	0x40004400
 8004478:	40004800 	.word	0x40004800
 800447c:	40004c00 	.word	0x40004c00
 8004480:	40005000 	.word	0x40005000
 8004484:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800448c:	617b      	str	r3, [r7, #20]
        break;
 800448e:	e004      	b.n	800449a <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	76bb      	strb	r3, [r7, #26]
        break;
 8004498:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 811b 	beq.w	80046d8 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	4a96      	ldr	r2, [pc, #600]	; (8004700 <UART_SetConfig+0x58c>)
 80044a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044ac:	461a      	mov	r2, r3
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80044b4:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	4413      	add	r3, r2
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d305      	bcc.n	80044d2 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d902      	bls.n	80044d8 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	76bb      	strb	r3, [r7, #26]
 80044d6:	e0ff      	b.n	80046d8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	4618      	mov	r0, r3
 80044dc:	f04f 0100 	mov.w	r1, #0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	4a86      	ldr	r2, [pc, #536]	; (8004700 <UART_SetConfig+0x58c>)
 80044e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	f04f 0300 	mov.w	r3, #0
 80044f0:	f7fb fe86 	bl	8000200 <__aeabi_uldivmod>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4610      	mov	r0, r2
 80044fa:	4619      	mov	r1, r3
 80044fc:	f04f 0200 	mov.w	r2, #0
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	020b      	lsls	r3, r1, #8
 8004506:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800450a:	0202      	lsls	r2, r0, #8
 800450c:	6879      	ldr	r1, [r7, #4]
 800450e:	6849      	ldr	r1, [r1, #4]
 8004510:	0849      	lsrs	r1, r1, #1
 8004512:	4608      	mov	r0, r1
 8004514:	f04f 0100 	mov.w	r1, #0
 8004518:	1814      	adds	r4, r2, r0
 800451a:	eb43 0501 	adc.w	r5, r3, r1
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	461a      	mov	r2, r3
 8004524:	f04f 0300 	mov.w	r3, #0
 8004528:	4620      	mov	r0, r4
 800452a:	4629      	mov	r1, r5
 800452c:	f7fb fe68 	bl	8000200 <__aeabi_uldivmod>
 8004530:	4602      	mov	r2, r0
 8004532:	460b      	mov	r3, r1
 8004534:	4613      	mov	r3, r2
 8004536:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800453e:	d308      	bcc.n	8004552 <UART_SetConfig+0x3de>
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004546:	d204      	bcs.n	8004552 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	60da      	str	r2, [r3, #12]
 8004550:	e0c2      	b.n	80046d8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	76bb      	strb	r3, [r7, #26]
 8004556:	e0bf      	b.n	80046d8 <UART_SetConfig+0x564>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004560:	d165      	bne.n	800462e <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 8004562:	7efb      	ldrb	r3, [r7, #27]
 8004564:	2b08      	cmp	r3, #8
 8004566:	d828      	bhi.n	80045ba <UART_SetConfig+0x446>
 8004568:	a201      	add	r2, pc, #4	; (adr r2, 8004570 <UART_SetConfig+0x3fc>)
 800456a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456e:	bf00      	nop
 8004570:	08004595 	.word	0x08004595
 8004574:	0800459d 	.word	0x0800459d
 8004578:	080045a5 	.word	0x080045a5
 800457c:	080045bb 	.word	0x080045bb
 8004580:	080045ab 	.word	0x080045ab
 8004584:	080045bb 	.word	0x080045bb
 8004588:	080045bb 	.word	0x080045bb
 800458c:	080045bb 	.word	0x080045bb
 8004590:	080045b3 	.word	0x080045b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004594:	f7fe f912 	bl	80027bc <HAL_RCC_GetPCLK1Freq>
 8004598:	6178      	str	r0, [r7, #20]
        break;
 800459a:	e013      	b.n	80045c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800459c:	f7fe f924 	bl	80027e8 <HAL_RCC_GetPCLK2Freq>
 80045a0:	6178      	str	r0, [r7, #20]
        break;
 80045a2:	e00f      	b.n	80045c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045a4:	4b57      	ldr	r3, [pc, #348]	; (8004704 <UART_SetConfig+0x590>)
 80045a6:	617b      	str	r3, [r7, #20]
        break;
 80045a8:	e00c      	b.n	80045c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045aa:	f7fe f86f 	bl	800268c <HAL_RCC_GetSysClockFreq>
 80045ae:	6178      	str	r0, [r7, #20]
        break;
 80045b0:	e008      	b.n	80045c4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045b6:	617b      	str	r3, [r7, #20]
        break;
 80045b8:	e004      	b.n	80045c4 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	76bb      	strb	r3, [r7, #26]
        break;
 80045c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 8086 	beq.w	80046d8 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	4a4b      	ldr	r2, [pc, #300]	; (8004700 <UART_SetConfig+0x58c>)
 80045d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045d6:	461a      	mov	r2, r3
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	fbb3 f3f2 	udiv	r3, r3, r2
 80045de:	005a      	lsls	r2, r3, #1
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	085b      	lsrs	r3, r3, #1
 80045e6:	441a      	add	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	2b0f      	cmp	r3, #15
 80045f8:	d916      	bls.n	8004628 <UART_SetConfig+0x4b4>
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004600:	d212      	bcs.n	8004628 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	b29b      	uxth	r3, r3
 8004606:	f023 030f 	bic.w	r3, r3, #15
 800460a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	085b      	lsrs	r3, r3, #1
 8004610:	b29b      	uxth	r3, r3
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	b29a      	uxth	r2, r3
 8004618:	89fb      	ldrh	r3, [r7, #14]
 800461a:	4313      	orrs	r3, r2
 800461c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	89fa      	ldrh	r2, [r7, #14]
 8004624:	60da      	str	r2, [r3, #12]
 8004626:	e057      	b.n	80046d8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	76bb      	strb	r3, [r7, #26]
 800462c:	e054      	b.n	80046d8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800462e:	7efb      	ldrb	r3, [r7, #27]
 8004630:	2b08      	cmp	r3, #8
 8004632:	d828      	bhi.n	8004686 <UART_SetConfig+0x512>
 8004634:	a201      	add	r2, pc, #4	; (adr r2, 800463c <UART_SetConfig+0x4c8>)
 8004636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800463a:	bf00      	nop
 800463c:	08004661 	.word	0x08004661
 8004640:	08004669 	.word	0x08004669
 8004644:	08004671 	.word	0x08004671
 8004648:	08004687 	.word	0x08004687
 800464c:	08004677 	.word	0x08004677
 8004650:	08004687 	.word	0x08004687
 8004654:	08004687 	.word	0x08004687
 8004658:	08004687 	.word	0x08004687
 800465c:	0800467f 	.word	0x0800467f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004660:	f7fe f8ac 	bl	80027bc <HAL_RCC_GetPCLK1Freq>
 8004664:	6178      	str	r0, [r7, #20]
        break;
 8004666:	e013      	b.n	8004690 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004668:	f7fe f8be 	bl	80027e8 <HAL_RCC_GetPCLK2Freq>
 800466c:	6178      	str	r0, [r7, #20]
        break;
 800466e:	e00f      	b.n	8004690 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004670:	4b24      	ldr	r3, [pc, #144]	; (8004704 <UART_SetConfig+0x590>)
 8004672:	617b      	str	r3, [r7, #20]
        break;
 8004674:	e00c      	b.n	8004690 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004676:	f7fe f809 	bl	800268c <HAL_RCC_GetSysClockFreq>
 800467a:	6178      	str	r0, [r7, #20]
        break;
 800467c:	e008      	b.n	8004690 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800467e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004682:	617b      	str	r3, [r7, #20]
        break;
 8004684:	e004      	b.n	8004690 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 8004686:	2300      	movs	r3, #0
 8004688:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	76bb      	strb	r3, [r7, #26]
        break;
 800468e:	bf00      	nop
    }

    if (pclk != 0U)
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d020      	beq.n	80046d8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469a:	4a19      	ldr	r2, [pc, #100]	; (8004700 <UART_SetConfig+0x58c>)
 800469c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046a0:	461a      	mov	r2, r3
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	fbb3 f2f2 	udiv	r2, r3, r2
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	085b      	lsrs	r3, r3, #1
 80046ae:	441a      	add	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	2b0f      	cmp	r3, #15
 80046c0:	d908      	bls.n	80046d4 <UART_SetConfig+0x560>
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046c8:	d204      	bcs.n	80046d4 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	60da      	str	r2, [r3, #12]
 80046d2:	e001      	b.n	80046d8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80046f4:	7ebb      	ldrb	r3, [r7, #26]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3720      	adds	r7, #32
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bdb0      	pop	{r4, r5, r7, pc}
 80046fe:	bf00      	nop
 8004700:	08008918 	.word	0x08008918
 8004704:	00f42400 	.word	0x00f42400

08004708 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00a      	beq.n	8004732 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00a      	beq.n	8004776 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477a:	f003 0308 	and.w	r3, r3, #8
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00a      	beq.n	8004798 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800479c:	f003 0310 	and.w	r3, r3, #16
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00a      	beq.n	80047ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047be:	f003 0320 	and.w	r3, r3, #32
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00a      	beq.n	80047dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d01a      	beq.n	800481e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004806:	d10a      	bne.n	800481e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	605a      	str	r2, [r3, #4]
  }
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af02      	add	r7, sp, #8
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800485c:	f7fc fb42 	bl	8000ee4 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b08      	cmp	r3, #8
 800486e:	d10e      	bne.n	800488e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004870:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f82f 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e025      	b.n	80048da <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b04      	cmp	r3, #4
 800489a:	d10e      	bne.n	80048ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800489c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 f819 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e00f      	b.n	80048da <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b084      	sub	sp, #16
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	603b      	str	r3, [r7, #0]
 80048ee:	4613      	mov	r3, r2
 80048f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f2:	e062      	b.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fa:	d05e      	beq.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fc:	f7fc faf2 	bl	8000ee4 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	429a      	cmp	r2, r3
 800490a:	d302      	bcc.n	8004912 <UART_WaitOnFlagUntilTimeout+0x30>
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d11d      	bne.n	800494e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004920:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 0201 	bic.w	r2, r2, #1
 8004930:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2220      	movs	r2, #32
 8004936:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2220      	movs	r2, #32
 800493e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e045      	b.n	80049da <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0304 	and.w	r3, r3, #4
 8004958:	2b00      	cmp	r3, #0
 800495a:	d02e      	beq.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800496a:	d126      	bne.n	80049ba <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004974:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004984:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0201 	bic.w	r2, r2, #1
 8004994:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2220      	movs	r2, #32
 80049a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2220      	movs	r2, #32
 80049aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e00f      	b.n	80049da <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	69da      	ldr	r2, [r3, #28]
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	4013      	ands	r3, r2
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	bf0c      	ite	eq
 80049ca:	2301      	moveq	r3, #1
 80049cc:	2300      	movne	r3, #0
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	461a      	mov	r2, r3
 80049d2:	79fb      	ldrb	r3, [r7, #7]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d08d      	beq.n	80048f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
	...

080049e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	4613      	mov	r3, r2
 80049f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	88fa      	ldrh	r2, [r7, #6]
 80049fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	88fa      	ldrh	r2, [r7, #6]
 8004a04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a16:	d10e      	bne.n	8004a36 <UART_Start_Receive_IT+0x52>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d105      	bne.n	8004a2c <UART_Start_Receive_IT+0x48>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004a26:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004a2a:	e02d      	b.n	8004a88 <UART_Start_Receive_IT+0xa4>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	22ff      	movs	r2, #255	; 0xff
 8004a30:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004a34:	e028      	b.n	8004a88 <UART_Start_Receive_IT+0xa4>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10d      	bne.n	8004a5a <UART_Start_Receive_IT+0x76>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d104      	bne.n	8004a50 <UART_Start_Receive_IT+0x6c>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	22ff      	movs	r2, #255	; 0xff
 8004a4a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004a4e:	e01b      	b.n	8004a88 <UART_Start_Receive_IT+0xa4>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	227f      	movs	r2, #127	; 0x7f
 8004a54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004a58:	e016      	b.n	8004a88 <UART_Start_Receive_IT+0xa4>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a62:	d10d      	bne.n	8004a80 <UART_Start_Receive_IT+0x9c>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d104      	bne.n	8004a76 <UART_Start_Receive_IT+0x92>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	227f      	movs	r2, #127	; 0x7f
 8004a70:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004a74:	e008      	b.n	8004a88 <UART_Start_Receive_IT+0xa4>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	223f      	movs	r2, #63	; 0x3f
 8004a7a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004a7e:	e003      	b.n	8004a88 <UART_Start_Receive_IT+0xa4>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2222      	movs	r2, #34	; 0x22
 8004a94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	689a      	ldr	r2, [r3, #8]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0201 	orr.w	r2, r2, #1
 8004aa6:	609a      	str	r2, [r3, #8]

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004aac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ab0:	d12a      	bne.n	8004b08 <UART_Start_Receive_IT+0x124>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004ab8:	88fa      	ldrh	r2, [r7, #6]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d324      	bcc.n	8004b08 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ac6:	d107      	bne.n	8004ad8 <UART_Start_Receive_IT+0xf4>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d103      	bne.n	8004ad8 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4a1f      	ldr	r2, [pc, #124]	; (8004b50 <UART_Start_Receive_IT+0x16c>)
 8004ad4:	671a      	str	r2, [r3, #112]	; 0x70
 8004ad6:	e002      	b.n	8004ade <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	4a1e      	ldr	r2, [pc, #120]	; (8004b54 <UART_Start_Receive_IT+0x170>)
 8004adc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004af4:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004b04:	609a      	str	r2, [r3, #8]
 8004b06:	e01b      	b.n	8004b40 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b10:	d107      	bne.n	8004b22 <UART_Start_Receive_IT+0x13e>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d103      	bne.n	8004b22 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4a0e      	ldr	r2, [pc, #56]	; (8004b58 <UART_Start_Receive_IT+0x174>)
 8004b1e:	671a      	str	r2, [r3, #112]	; 0x70
 8004b20:	e002      	b.n	8004b28 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	4a0d      	ldr	r2, [pc, #52]	; (8004b5c <UART_Start_Receive_IT+0x178>)
 8004b26:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004b3e:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(huart);

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	08005251 	.word	0x08005251
 8004b54:	08005049 	.word	0x08005049
 8004b58:	08004f6b 	.word	0x08004f6b
 8004b5c:	08004e8f 	.word	0x08004e8f

08004b60 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	88fa      	ldrh	r2, [r7, #6]
 8004b78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2222      	movs	r2, #34	; 0x22
 8004b88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d02c      	beq.n	8004bee <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b98:	4a25      	ldr	r2, [pc, #148]	; (8004c30 <UART_Start_Receive_DMA+0xd0>)
 8004b9a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ba0:	4a24      	ldr	r2, [pc, #144]	; (8004c34 <UART_Start_Receive_DMA+0xd4>)
 8004ba2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ba8:	4a23      	ldr	r2, [pc, #140]	; (8004c38 <UART_Start_Receive_DMA+0xd8>)
 8004baa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	3324      	adds	r3, #36	; 0x24
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	f7fc fb22 	bl	8001210 <HAL_DMA_Start_IT>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00d      	beq.n	8004bee <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2210      	movs	r2, #16
 8004bd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2220      	movs	r2, #32
 8004be6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e01c      	b.n	8004c28 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c04:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 0201 	orr.w	r2, r2, #1
 8004c14:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c24:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	08004cdd 	.word	0x08004cdd
 8004c34:	08004d77 	.word	0x08004d77
 8004c38:	08004daf 	.word	0x08004daf

08004c3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004c52:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004c62:	609a      	str	r2, [r3, #8]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2220      	movs	r2, #32
 8004c68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c8e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	6812      	ldr	r2, [r2, #0]
 8004c9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c9e:	f023 0301 	bic.w	r3, r3, #1
 8004ca2:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d107      	bne.n	8004cbc <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0210 	bic.w	r2, r2, #16
 8004cba:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	671a      	str	r2, [r3, #112]	; 0x70
}
 8004cd0:	bf00      	nop
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0320 	and.w	r3, r3, #32
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d12b      	bne.n	8004d50 <UART_DMAReceiveCplt+0x74>
  {
    huart->RxXferCount = 0U;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d0e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689a      	ldr	r2, [r3, #8]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	689a      	ldr	r2, [r3, #8]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d2e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2220      	movs	r2, #32
 8004d34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d107      	bne.n	8004d50 <UART_DMAReceiveCplt+0x74>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0210 	bic.w	r2, r2, #16
 8004d4e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d107      	bne.n	8004d68 <UART_DMAReceiveCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d5e:	4619      	mov	r1, r3
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7ff f9fb 	bl	800415c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d66:	e002      	b.n	8004d6e <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f7fb fdab 	bl	80008c4 <HAL_UART_RxCpltCallback>
}
 8004d6e:	bf00      	nop
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b084      	sub	sp, #16
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d109      	bne.n	8004da0 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d92:	085b      	lsrs	r3, r3, #1
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	4619      	mov	r1, r3
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f7ff f9df 	bl	800415c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d9e:	e002      	b.n	8004da6 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f7ff f9c7 	bl	8004134 <HAL_UART_RxHalfCpltCallback>
}
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b086      	sub	sp, #24
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dba:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dc2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd6:	2b80      	cmp	r3, #128	; 0x80
 8004dd8:	d109      	bne.n	8004dee <UART_DMAError+0x40>
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b21      	cmp	r3, #33	; 0x21
 8004dde:	d106      	bne.n	8004dee <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8004de8:	6978      	ldr	r0, [r7, #20]
 8004dea:	f7ff ff27 	bl	8004c3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df8:	2b40      	cmp	r3, #64	; 0x40
 8004dfa:	d109      	bne.n	8004e10 <UART_DMAError+0x62>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2b22      	cmp	r3, #34	; 0x22
 8004e00:	d106      	bne.n	8004e10 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8004e0a:	6978      	ldr	r0, [r7, #20]
 8004e0c:	f7ff ff34 	bl	8004c78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e16:	f043 0210 	orr.w	r2, r3, #16
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e20:	6978      	ldr	r0, [r7, #20]
 8004e22:	f7ff f991 	bl	8004148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e26:	bf00      	nop
 8004e28:	3718      	adds	r7, #24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b084      	sub	sp, #16
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f7ff f97b 	bl	8004148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e52:	bf00      	nop
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b082      	sub	sp, #8
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e70:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2220      	movs	r2, #32
 8004e76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f7ff f94d 	bl	8004120 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e86:	bf00      	nop
 8004e88:	3708      	adds	r7, #8
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b084      	sub	sp, #16
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004e9c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea4:	2b22      	cmp	r3, #34	; 0x22
 8004ea6:	d152      	bne.n	8004f4e <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004eae:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004eb0:	89bb      	ldrh	r3, [r7, #12]
 8004eb2:	b2d9      	uxtb	r1, r3
 8004eb4:	89fb      	ldrh	r3, [r7, #14]
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ebc:	400a      	ands	r2, r1
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec6:	1c5a      	adds	r2, r3, #1
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d13b      	bne.n	8004f62 <UART_RxISR_8BIT+0xd4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004ef8:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2220      	movs	r2, #32
 8004f0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d10f      	bne.n	8004f40 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0210 	bic.w	r2, r2, #16
 8004f2e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004f36:	4619      	mov	r1, r3
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7ff f90f 	bl	800415c <HAL_UARTEx_RxEventCallback>
 8004f3e:	e002      	b.n	8004f46 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7fb fcbf 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004f4c:	e009      	b.n	8004f62 <UART_RxISR_8BIT+0xd4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	8b1b      	ldrh	r3, [r3, #24]
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0208 	orr.w	r2, r2, #8
 8004f5e:	b292      	uxth	r2, r2
 8004f60:	831a      	strh	r2, [r3, #24]
}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b084      	sub	sp, #16
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004f78:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	2b22      	cmp	r3, #34	; 0x22
 8004f82:	d152      	bne.n	800502a <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004f8a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f90:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004f92:	89ba      	ldrh	r2, [r7, #12]
 8004f94:	89fb      	ldrh	r3, [r7, #14]
 8004f96:	4013      	ands	r3, r2
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa2:	1c9a      	adds	r2, r3, #2
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d13b      	bne.n	800503e <UART_RxISR_16BIT+0xd4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004fd4:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689a      	ldr	r2, [r3, #8]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f022 0201 	bic.w	r2, r2, #1
 8004fe4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d10f      	bne.n	800501c <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f022 0210 	bic.w	r2, r2, #16
 800500a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005012:	4619      	mov	r1, r3
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f7ff f8a1 	bl	800415c <HAL_UARTEx_RxEventCallback>
 800501a:	e002      	b.n	8005022 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7fb fc51 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005028:	e009      	b.n	800503e <UART_RxISR_16BIT+0xd4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	8b1b      	ldrh	r3, [r3, #24]
 8005030:	b29a      	uxth	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f042 0208 	orr.w	r2, r2, #8
 800503a:	b292      	uxth	r2, r2
 800503c:	831a      	strh	r2, [r3, #24]
}
 800503e:	bf00      	nop
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b088      	sub	sp, #32
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005056:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005076:	2b22      	cmp	r3, #34	; 0x22
 8005078:	f040 80da 	bne.w	8005230 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005082:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005084:	e0aa      	b.n	80051dc <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800508c:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800508e:	89bb      	ldrh	r3, [r7, #12]
 8005090:	b2d9      	uxtb	r1, r3
 8005092:	8b7b      	ldrh	r3, [r7, #26]
 8005094:	b2da      	uxtb	r2, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800509a:	400a      	ands	r2, r1
 800509c:	b2d2      	uxtb	r2, r2
 800509e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d04d      	beq.n	800516a <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d010      	beq.n	80050fa <UART_RxISR_8BIT_FIFOEN+0xb2>
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2201      	movs	r2, #1
 80050e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050f0:	f043 0201 	orr.w	r2, r3, #1
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d010      	beq.n	8005126 <UART_RxISR_8BIT_FIFOEN+0xde>
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b00      	cmp	r3, #0
 800510c:	d00b      	beq.n	8005126 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2202      	movs	r2, #2
 8005114:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800511c:	f043 0204 	orr.w	r2, r3, #4
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	f003 0304 	and.w	r3, r3, #4
 800512c:	2b00      	cmp	r3, #0
 800512e:	d010      	beq.n	8005152 <UART_RxISR_8BIT_FIFOEN+0x10a>
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00b      	beq.n	8005152 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2204      	movs	r2, #4
 8005140:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005148:	f043 0202 	orr.w	r2, r3, #2
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d006      	beq.n	800516a <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7fe fff3 	bl	8004148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005170:	b29b      	uxth	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d132      	bne.n	80051dc <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005184:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6812      	ldr	r2, [r2, #0]
 8005190:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005194:	f023 0301 	bic.w	r3, r3, #1
 8005198:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2220      	movs	r2, #32
 800519e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d10f      	bne.n	80051d0 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 0210 	bic.w	r2, r2, #16
 80051be:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80051c6:	4619      	mov	r1, r3
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7fe ffc7 	bl	800415c <HAL_UARTEx_RxEventCallback>
 80051ce:	e002      	b.n	80051d6 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f7fb fb77 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80051dc:	89fb      	ldrh	r3, [r7, #14]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d005      	beq.n	80051ee <UART_RxISR_8BIT_FIFOEN+0x1a6>
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f003 0320 	and.w	r3, r3, #32
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f47f af4c 	bne.w	8005086 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80051f4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80051f6:	897b      	ldrh	r3, [r7, #10]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d023      	beq.n	8005244 <UART_RxISR_8BIT_FIFOEN+0x1fc>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005202:	897a      	ldrh	r2, [r7, #10]
 8005204:	429a      	cmp	r2, r3
 8005206:	d21d      	bcs.n	8005244 <UART_RxISR_8BIT_FIFOEN+0x1fc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005216:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a0c      	ldr	r2, [pc, #48]	; (800524c <UART_RxISR_8BIT_FIFOEN+0x204>)
 800521c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f042 0220 	orr.w	r2, r2, #32
 800522c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800522e:	e009      	b.n	8005244 <UART_RxISR_8BIT_FIFOEN+0x1fc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	8b1b      	ldrh	r3, [r3, #24]
 8005236:	b29a      	uxth	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f042 0208 	orr.w	r2, r2, #8
 8005240:	b292      	uxth	r2, r2
 8005242:	831a      	strh	r2, [r3, #24]
}
 8005244:	bf00      	nop
 8005246:	3720      	adds	r7, #32
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	08004e8f 	.word	0x08004e8f

08005250 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08a      	sub	sp, #40	; 0x28
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800525e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800527e:	2b22      	cmp	r3, #34	; 0x22
 8005280:	f040 80da 	bne.w	8005438 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800528a:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800528c:	e0aa      	b.n	80053e4 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005294:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800529a:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800529c:	8aba      	ldrh	r2, [r7, #20]
 800529e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80052a0:	4013      	ands	r3, r2
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ac:	1c9a      	adds	r2, r3, #2
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	b29a      	uxth	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80052cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d04d      	beq.n	8005372 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80052d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d010      	beq.n	8005302 <UART_RxISR_16BIT_FIFOEN+0xb2>
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00b      	beq.n	8005302 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2201      	movs	r2, #1
 80052f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052f8:	f043 0201 	orr.w	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d010      	beq.n	800532e <UART_RxISR_16BIT_FIFOEN+0xde>
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00b      	beq.n	800532e <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2202      	movs	r2, #2
 800531c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005324:	f043 0204 	orr.w	r2, r3, #4
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005330:	f003 0304 	and.w	r3, r3, #4
 8005334:	2b00      	cmp	r3, #0
 8005336:	d010      	beq.n	800535a <UART_RxISR_16BIT_FIFOEN+0x10a>
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2204      	movs	r2, #4
 8005348:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005350:	f043 0202 	orr.w	r2, r3, #2
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005360:	2b00      	cmp	r3, #0
 8005362:	d006      	beq.n	8005372 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f7fe feef 	bl	8004148 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005378:	b29b      	uxth	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d132      	bne.n	80053e4 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800538c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	6812      	ldr	r2, [r2, #0]
 8005398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800539c:	f023 0301 	bic.w	r3, r3, #1
 80053a0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2220      	movs	r2, #32
 80053a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d10f      	bne.n	80053d8 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0210 	bic.w	r2, r2, #16
 80053c6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80053ce:	4619      	mov	r1, r3
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7fe fec3 	bl	800415c <HAL_UARTEx_RxEventCallback>
 80053d6:	e002      	b.n	80053de <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f7fb fa73 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80053e4:	8afb      	ldrh	r3, [r7, #22]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	f003 0320 	and.w	r3, r3, #32
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f47f af4c 	bne.w	800528e <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80053fc:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80053fe:	89fb      	ldrh	r3, [r7, #14]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d023      	beq.n	800544c <UART_RxISR_16BIT_FIFOEN+0x1fc>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800540a:	89fa      	ldrh	r2, [r7, #14]
 800540c:	429a      	cmp	r2, r3
 800540e:	d21d      	bcs.n	800544c <UART_RxISR_16BIT_FIFOEN+0x1fc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800541e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a0c      	ldr	r2, [pc, #48]	; (8005454 <UART_RxISR_16BIT_FIFOEN+0x204>)
 8005424:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0220 	orr.w	r2, r2, #32
 8005434:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005436:	e009      	b.n	800544c <UART_RxISR_16BIT_FIFOEN+0x1fc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	8b1b      	ldrh	r3, [r3, #24]
 800543e:	b29a      	uxth	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0208 	orr.w	r2, r2, #8
 8005448:	b292      	uxth	r2, r2
 800544a:	831a      	strh	r2, [r3, #24]
}
 800544c:	bf00      	nop
 800544e:	3728      	adds	r7, #40	; 0x28
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	08004f6b 	.word	0x08004f6b

08005458 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
 8005464:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e058      	b.n	8005522 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f7fb fb50 	bl	8000b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2224      	movs	r2, #36	; 0x24
 800548c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f022 0201 	bic.w	r2, r2, #1
 800549e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	f7fe fe67 	bl	8004174 <UART_SetConfig>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e038      	b.n	8005522 <HAL_RS485Ex_Init+0xca>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d002      	beq.n	80054be <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f7ff f925 	bl	8004708 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054cc:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	430a      	orrs	r2, r1
 80054e0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	055b      	lsls	r3, r3, #21
 80054e6:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	041b      	lsls	r3, r3, #16
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 80054fc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	6812      	ldr	r2, [r2, #0]
 8005504:	6979      	ldr	r1, [r7, #20]
 8005506:	430b      	orrs	r3, r1
 8005508:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f042 0201 	orr.w	r2, r2, #1
 8005518:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f7ff f996 	bl	800484c <UART_CheckIdleState>
 8005520:	4603      	mov	r3, r0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005532:	bf00      	nop
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005566:	b480      	push	{r7}
 8005568:	b085      	sub	sp, #20
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005574:	2b01      	cmp	r3, #1
 8005576:	d101      	bne.n	800557c <HAL_UARTEx_DisableFifoMode+0x16>
 8005578:	2302      	movs	r3, #2
 800557a:	e027      	b.n	80055cc <HAL_UARTEx_DisableFifoMode+0x66>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2224      	movs	r2, #36	; 0x24
 8005588:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0201 	bic.w	r2, r2, #1
 80055a2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80055aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3714      	adds	r7, #20
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d101      	bne.n	80055f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80055ec:	2302      	movs	r3, #2
 80055ee:	e02d      	b.n	800564c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2224      	movs	r2, #36	; 0x24
 80055fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 0201 	bic.w	r2, r2, #1
 8005616:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 f84f 	bl	80056d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2220      	movs	r2, #32
 800563e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005664:	2b01      	cmp	r3, #1
 8005666:	d101      	bne.n	800566c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005668:	2302      	movs	r3, #2
 800566a:	e02d      	b.n	80056c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2224      	movs	r2, #36	; 0x24
 8005678:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	430a      	orrs	r2, r1
 80056a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 f811 	bl	80056d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2220      	movs	r2, #32
 80056ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d108      	bne.n	80056f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80056f0:	e031      	b.n	8005756 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80056f2:	2308      	movs	r3, #8
 80056f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80056f6:	2308      	movs	r3, #8
 80056f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	0e5b      	lsrs	r3, r3, #25
 8005702:	b2db      	uxtb	r3, r3
 8005704:	f003 0307 	and.w	r3, r3, #7
 8005708:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	0f5b      	lsrs	r3, r3, #29
 8005712:	b2db      	uxtb	r3, r3
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800571a:	7bbb      	ldrb	r3, [r7, #14]
 800571c:	7b3a      	ldrb	r2, [r7, #12]
 800571e:	4911      	ldr	r1, [pc, #68]	; (8005764 <UARTEx_SetNbDataToProcess+0x94>)
 8005720:	5c8a      	ldrb	r2, [r1, r2]
 8005722:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005726:	7b3a      	ldrb	r2, [r7, #12]
 8005728:	490f      	ldr	r1, [pc, #60]	; (8005768 <UARTEx_SetNbDataToProcess+0x98>)
 800572a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800572c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005730:	b29a      	uxth	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005738:	7bfb      	ldrb	r3, [r7, #15]
 800573a:	7b7a      	ldrb	r2, [r7, #13]
 800573c:	4909      	ldr	r1, [pc, #36]	; (8005764 <UARTEx_SetNbDataToProcess+0x94>)
 800573e:	5c8a      	ldrb	r2, [r1, r2]
 8005740:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005744:	7b7a      	ldrb	r2, [r7, #13]
 8005746:	4908      	ldr	r1, [pc, #32]	; (8005768 <UARTEx_SetNbDataToProcess+0x98>)
 8005748:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800574a:	fb93 f3f2 	sdiv	r3, r3, r2
 800574e:	b29a      	uxth	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005756:	bf00      	nop
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	08008930 	.word	0x08008930
 8005768:	08008938 	.word	0x08008938

0800576c <__NVIC_SetPriority>:
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	4603      	mov	r3, r0
 8005774:	6039      	str	r1, [r7, #0]
 8005776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800577c:	2b00      	cmp	r3, #0
 800577e:	db0a      	blt.n	8005796 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	b2da      	uxtb	r2, r3
 8005784:	490c      	ldr	r1, [pc, #48]	; (80057b8 <__NVIC_SetPriority+0x4c>)
 8005786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800578a:	0112      	lsls	r2, r2, #4
 800578c:	b2d2      	uxtb	r2, r2
 800578e:	440b      	add	r3, r1
 8005790:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005794:	e00a      	b.n	80057ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	b2da      	uxtb	r2, r3
 800579a:	4908      	ldr	r1, [pc, #32]	; (80057bc <__NVIC_SetPriority+0x50>)
 800579c:	79fb      	ldrb	r3, [r7, #7]
 800579e:	f003 030f 	and.w	r3, r3, #15
 80057a2:	3b04      	subs	r3, #4
 80057a4:	0112      	lsls	r2, r2, #4
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	440b      	add	r3, r1
 80057aa:	761a      	strb	r2, [r3, #24]
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	e000e100 	.word	0xe000e100
 80057bc:	e000ed00 	.word	0xe000ed00

080057c0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80057c0:	b580      	push	{r7, lr}
 80057c2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80057c4:	4b05      	ldr	r3, [pc, #20]	; (80057dc <SysTick_Handler+0x1c>)
 80057c6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80057c8:	f001 ff44 	bl	8007654 <xTaskGetSchedulerState>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d001      	beq.n	80057d6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80057d2:	f002 fd29 	bl	8008228 <xPortSysTickHandler>
  }
}
 80057d6:	bf00      	nop
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	e000e010 	.word	0xe000e010

080057e0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80057e4:	2100      	movs	r1, #0
 80057e6:	f06f 0004 	mvn.w	r0, #4
 80057ea:	f7ff ffbf 	bl	800576c <__NVIC_SetPriority>
#endif
}
 80057ee:	bf00      	nop
 80057f0:	bd80      	pop	{r7, pc}
	...

080057f4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057fa:	f3ef 8305 	mrs	r3, IPSR
 80057fe:	603b      	str	r3, [r7, #0]
  return(result);
 8005800:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005806:	f06f 0305 	mvn.w	r3, #5
 800580a:	607b      	str	r3, [r7, #4]
 800580c:	e00c      	b.n	8005828 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800580e:	4b0a      	ldr	r3, [pc, #40]	; (8005838 <osKernelInitialize+0x44>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d105      	bne.n	8005822 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005816:	4b08      	ldr	r3, [pc, #32]	; (8005838 <osKernelInitialize+0x44>)
 8005818:	2201      	movs	r2, #1
 800581a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800581c:	2300      	movs	r3, #0
 800581e:	607b      	str	r3, [r7, #4]
 8005820:	e002      	b.n	8005828 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005822:	f04f 33ff 	mov.w	r3, #4294967295
 8005826:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005828:	687b      	ldr	r3, [r7, #4]
}
 800582a:	4618      	mov	r0, r3
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	20000030 	.word	0x20000030

0800583c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005842:	f3ef 8305 	mrs	r3, IPSR
 8005846:	603b      	str	r3, [r7, #0]
  return(result);
 8005848:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <osKernelStart+0x1a>
    stat = osErrorISR;
 800584e:	f06f 0305 	mvn.w	r3, #5
 8005852:	607b      	str	r3, [r7, #4]
 8005854:	e010      	b.n	8005878 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005856:	4b0b      	ldr	r3, [pc, #44]	; (8005884 <osKernelStart+0x48>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2b01      	cmp	r3, #1
 800585c:	d109      	bne.n	8005872 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800585e:	f7ff ffbf 	bl	80057e0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005862:	4b08      	ldr	r3, [pc, #32]	; (8005884 <osKernelStart+0x48>)
 8005864:	2202      	movs	r2, #2
 8005866:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005868:	f001 faac 	bl	8006dc4 <vTaskStartScheduler>
      stat = osOK;
 800586c:	2300      	movs	r3, #0
 800586e:	607b      	str	r3, [r7, #4]
 8005870:	e002      	b.n	8005878 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005872:	f04f 33ff 	mov.w	r3, #4294967295
 8005876:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005878:	687b      	ldr	r3, [r7, #4]
}
 800587a:	4618      	mov	r0, r3
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20000030 	.word	0x20000030

08005888 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005888:	b580      	push	{r7, lr}
 800588a:	b08e      	sub	sp, #56	; 0x38
 800588c:	af04      	add	r7, sp, #16
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005894:	2300      	movs	r3, #0
 8005896:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005898:	f3ef 8305 	mrs	r3, IPSR
 800589c:	617b      	str	r3, [r7, #20]
  return(result);
 800589e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d17e      	bne.n	80059a2 <osThreadNew+0x11a>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d07b      	beq.n	80059a2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80058aa:	2380      	movs	r3, #128	; 0x80
 80058ac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80058ae:	2318      	movs	r3, #24
 80058b0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80058b2:	2300      	movs	r3, #0
 80058b4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80058b6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d045      	beq.n	800594e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d002      	beq.n	80058d0 <osThreadNew+0x48>
        name = attr->name;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d002      	beq.n	80058de <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d008      	beq.n	80058f6 <osThreadNew+0x6e>
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	2b38      	cmp	r3, #56	; 0x38
 80058e8:	d805      	bhi.n	80058f6 <osThreadNew+0x6e>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <osThreadNew+0x72>
        return (NULL);
 80058f6:	2300      	movs	r3, #0
 80058f8:	e054      	b.n	80059a4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d003      	beq.n	800590a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	089b      	lsrs	r3, r3, #2
 8005908:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00e      	beq.n	8005930 <osThreadNew+0xa8>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	2b5b      	cmp	r3, #91	; 0x5b
 8005918:	d90a      	bls.n	8005930 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800591e:	2b00      	cmp	r3, #0
 8005920:	d006      	beq.n	8005930 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d002      	beq.n	8005930 <osThreadNew+0xa8>
        mem = 1;
 800592a:	2301      	movs	r3, #1
 800592c:	61bb      	str	r3, [r7, #24]
 800592e:	e010      	b.n	8005952 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10c      	bne.n	8005952 <osThreadNew+0xca>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d108      	bne.n	8005952 <osThreadNew+0xca>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d104      	bne.n	8005952 <osThreadNew+0xca>
          mem = 0;
 8005948:	2300      	movs	r3, #0
 800594a:	61bb      	str	r3, [r7, #24]
 800594c:	e001      	b.n	8005952 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800594e:	2300      	movs	r3, #0
 8005950:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	2b01      	cmp	r3, #1
 8005956:	d110      	bne.n	800597a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005960:	9202      	str	r2, [sp, #8]
 8005962:	9301      	str	r3, [sp, #4]
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	9300      	str	r3, [sp, #0]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	6a3a      	ldr	r2, [r7, #32]
 800596c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	f001 f852 	bl	8006a18 <xTaskCreateStatic>
 8005974:	4603      	mov	r3, r0
 8005976:	613b      	str	r3, [r7, #16]
 8005978:	e013      	b.n	80059a2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d110      	bne.n	80059a2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	b29a      	uxth	r2, r3
 8005984:	f107 0310 	add.w	r3, r7, #16
 8005988:	9301      	str	r3, [sp, #4]
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f001 f89d 	bl	8006ad2 <xTaskCreate>
 8005998:	4603      	mov	r3, r0
 800599a:	2b01      	cmp	r3, #1
 800599c:	d001      	beq.n	80059a2 <osThreadNew+0x11a>
            hTask = NULL;
 800599e:	2300      	movs	r3, #0
 80059a0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80059a2:	693b      	ldr	r3, [r7, #16]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3728      	adds	r7, #40	; 0x28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059b4:	f3ef 8305 	mrs	r3, IPSR
 80059b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80059ba:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d003      	beq.n	80059c8 <osDelay+0x1c>
    stat = osErrorISR;
 80059c0:	f06f 0305 	mvn.w	r3, #5
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	e007      	b.n	80059d8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f001 f9c2 	bl	8006d5c <vTaskDelay>
    }
  }

  return (stat);
 80059d8:	68fb      	ldr	r3, [r7, #12]
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b08a      	sub	sp, #40	; 0x28
 80059e6:	af02      	add	r7, sp, #8
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80059ee:	2300      	movs	r3, #0
 80059f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059f2:	f3ef 8305 	mrs	r3, IPSR
 80059f6:	613b      	str	r3, [r7, #16]
  return(result);
 80059f8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d15f      	bne.n	8005abe <osMessageQueueNew+0xdc>
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d05c      	beq.n	8005abe <osMessageQueueNew+0xdc>
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d059      	beq.n	8005abe <osMessageQueueNew+0xdc>
    mem = -1;
 8005a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a0e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d029      	beq.n	8005a6a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d012      	beq.n	8005a44 <osMessageQueueNew+0x62>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	2b4f      	cmp	r3, #79	; 0x4f
 8005a24:	d90e      	bls.n	8005a44 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00a      	beq.n	8005a44 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	68b9      	ldr	r1, [r7, #8]
 8005a36:	fb01 f303 	mul.w	r3, r1, r3
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d302      	bcc.n	8005a44 <osMessageQueueNew+0x62>
        mem = 1;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	61bb      	str	r3, [r7, #24]
 8005a42:	e014      	b.n	8005a6e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d110      	bne.n	8005a6e <osMessageQueueNew+0x8c>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10c      	bne.n	8005a6e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d108      	bne.n	8005a6e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d104      	bne.n	8005a6e <osMessageQueueNew+0x8c>
          mem = 0;
 8005a64:	2300      	movs	r3, #0
 8005a66:	61bb      	str	r3, [r7, #24]
 8005a68:	e001      	b.n	8005a6e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d10b      	bne.n	8005a8c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	9100      	str	r1, [sp, #0]
 8005a80:	68b9      	ldr	r1, [r7, #8]
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 fa4e 	bl	8005f24 <xQueueGenericCreateStatic>
 8005a88:	61f8      	str	r0, [r7, #28]
 8005a8a:	e008      	b.n	8005a9e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d105      	bne.n	8005a9e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005a92:	2200      	movs	r2, #0
 8005a94:	68b9      	ldr	r1, [r7, #8]
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 fabc 	bl	8006014 <xQueueGenericCreate>
 8005a9c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00c      	beq.n	8005abe <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	617b      	str	r3, [r7, #20]
 8005ab0:	e001      	b.n	8005ab6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005ab6:	6979      	ldr	r1, [r7, #20]
 8005ab8:	69f8      	ldr	r0, [r7, #28]
 8005aba:	f000 ff4f 	bl	800695c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005abe:	69fb      	ldr	r3, [r7, #28]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3720      	adds	r7, #32
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b088      	sub	sp, #32
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005adc:	2300      	movs	r3, #0
 8005ade:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ae0:	f3ef 8305 	mrs	r3, IPSR
 8005ae4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ae6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d028      	beq.n	8005b3e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <osMessageQueuePut+0x36>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <osMessageQueuePut+0x36>
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d003      	beq.n	8005b06 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005afe:	f06f 0303 	mvn.w	r3, #3
 8005b02:	61fb      	str	r3, [r7, #28]
 8005b04:	e038      	b.n	8005b78 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005b06:	2300      	movs	r3, #0
 8005b08:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005b0a:	f107 0210 	add.w	r2, r7, #16
 8005b0e:	2300      	movs	r3, #0
 8005b10:	68b9      	ldr	r1, [r7, #8]
 8005b12:	69b8      	ldr	r0, [r7, #24]
 8005b14:	f000 fbda 	bl	80062cc <xQueueGenericSendFromISR>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d003      	beq.n	8005b26 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005b1e:	f06f 0302 	mvn.w	r3, #2
 8005b22:	61fb      	str	r3, [r7, #28]
 8005b24:	e028      	b.n	8005b78 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d025      	beq.n	8005b78 <osMessageQueuePut+0xb0>
 8005b2c:	4b15      	ldr	r3, [pc, #84]	; (8005b84 <osMessageQueuePut+0xbc>)
 8005b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	e01c      	b.n	8005b78 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b3e:	69bb      	ldr	r3, [r7, #24]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <osMessageQueuePut+0x82>
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d103      	bne.n	8005b52 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005b4a:	f06f 0303 	mvn.w	r3, #3
 8005b4e:	61fb      	str	r3, [r7, #28]
 8005b50:	e012      	b.n	8005b78 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b52:	2300      	movs	r3, #0
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	68b9      	ldr	r1, [r7, #8]
 8005b58:	69b8      	ldr	r0, [r7, #24]
 8005b5a:	f000 fab9 	bl	80060d0 <xQueueGenericSend>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d009      	beq.n	8005b78 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005b6a:	f06f 0301 	mvn.w	r3, #1
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	e002      	b.n	8005b78 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005b72:	f06f 0302 	mvn.w	r3, #2
 8005b76:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005b78:	69fb      	ldr	r3, [r7, #28]
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3720      	adds	r7, #32
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	e000ed04 	.word	0xe000ed04

08005b88 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b088      	sub	sp, #32
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b9e:	f3ef 8305 	mrs	r3, IPSR
 8005ba2:	617b      	str	r3, [r7, #20]
  return(result);
 8005ba4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d028      	beq.n	8005bfc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d005      	beq.n	8005bbc <osMessageQueueGet+0x34>
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <osMessageQueueGet+0x34>
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d003      	beq.n	8005bc4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005bbc:	f06f 0303 	mvn.w	r3, #3
 8005bc0:	61fb      	str	r3, [r7, #28]
 8005bc2:	e037      	b.n	8005c34 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005bc8:	f107 0310 	add.w	r3, r7, #16
 8005bcc:	461a      	mov	r2, r3
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	69b8      	ldr	r0, [r7, #24]
 8005bd2:	f000 fcf7 	bl	80065c4 <xQueueReceiveFromISR>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d003      	beq.n	8005be4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005bdc:	f06f 0302 	mvn.w	r3, #2
 8005be0:	61fb      	str	r3, [r7, #28]
 8005be2:	e027      	b.n	8005c34 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d024      	beq.n	8005c34 <osMessageQueueGet+0xac>
 8005bea:	4b15      	ldr	r3, [pc, #84]	; (8005c40 <osMessageQueueGet+0xb8>)
 8005bec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	e01b      	b.n	8005c34 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d002      	beq.n	8005c08 <osMessageQueueGet+0x80>
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d103      	bne.n	8005c10 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005c08:	f06f 0303 	mvn.w	r3, #3
 8005c0c:	61fb      	str	r3, [r7, #28]
 8005c0e:	e011      	b.n	8005c34 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c10:	683a      	ldr	r2, [r7, #0]
 8005c12:	68b9      	ldr	r1, [r7, #8]
 8005c14:	69b8      	ldr	r0, [r7, #24]
 8005c16:	f000 fbf5 	bl	8006404 <xQueueReceive>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d009      	beq.n	8005c34 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005c26:	f06f 0301 	mvn.w	r3, #1
 8005c2a:	61fb      	str	r3, [r7, #28]
 8005c2c:	e002      	b.n	8005c34 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005c2e:	f06f 0302 	mvn.w	r3, #2
 8005c32:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c34:	69fb      	ldr	r3, [r7, #28]
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3720      	adds	r7, #32
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	e000ed04 	.word	0xe000ed04

08005c44 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d102      	bne.n	8005c5c <osMessageQueueGetCount+0x18>
    count = 0U;
 8005c56:	2300      	movs	r3, #0
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	e00e      	b.n	8005c7a <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c5c:	f3ef 8305 	mrs	r3, IPSR
 8005c60:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c62:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d004      	beq.n	8005c72 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8005c68:	6938      	ldr	r0, [r7, #16]
 8005c6a:	f000 fd49 	bl	8006700 <uxQueueMessagesWaitingFromISR>
 8005c6e:	6178      	str	r0, [r7, #20]
 8005c70:	e003      	b.n	8005c7a <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8005c72:	6938      	ldr	r0, [r7, #16]
 8005c74:	f000 fd26 	bl	80066c4 <uxQueueMessagesWaiting>
 8005c78:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8005c7a:	697b      	ldr	r3, [r7, #20]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4a07      	ldr	r2, [pc, #28]	; (8005cb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	4a06      	ldr	r2, [pc, #24]	; (8005cb4 <vApplicationGetIdleTaskMemory+0x30>)
 8005c9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2280      	movs	r2, #128	; 0x80
 8005ca0:	601a      	str	r2, [r3, #0]
}
 8005ca2:	bf00      	nop
 8005ca4:	3714      	adds	r7, #20
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	20000034 	.word	0x20000034
 8005cb4:	20000090 	.word	0x20000090

08005cb8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4a07      	ldr	r2, [pc, #28]	; (8005ce4 <vApplicationGetTimerTaskMemory+0x2c>)
 8005cc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	4a06      	ldr	r2, [pc, #24]	; (8005ce8 <vApplicationGetTimerTaskMemory+0x30>)
 8005cce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cd6:	601a      	str	r2, [r3, #0]
}
 8005cd8:	bf00      	nop
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	20000290 	.word	0x20000290
 8005ce8:	200002ec 	.word	0x200002ec

08005cec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f103 0208 	add.w	r2, r3, #8
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f04f 32ff 	mov.w	r2, #4294967295
 8005d04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f103 0208 	add.w	r2, r3, #8
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f103 0208 	add.w	r2, r3, #8
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d46:	b480      	push	{r7}
 8005d48:	b085      	sub	sp, #20
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
 8005d4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	683a      	ldr	r2, [r7, #0]
 8005d6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	601a      	str	r2, [r3, #0]
}
 8005d82:	bf00      	nop
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b085      	sub	sp, #20
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da4:	d103      	bne.n	8005dae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	e00c      	b.n	8005dc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	3308      	adds	r3, #8
 8005db2:	60fb      	str	r3, [r7, #12]
 8005db4:	e002      	b.n	8005dbc <vListInsert+0x2e>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	60fb      	str	r3, [r7, #12]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d2f6      	bcs.n	8005db6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	683a      	ldr	r2, [r7, #0]
 8005dd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	601a      	str	r2, [r3, #0]
}
 8005df4:	bf00      	nop
 8005df6:	3714      	adds	r7, #20
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6892      	ldr	r2, [r2, #8]
 8005e16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6852      	ldr	r2, [r2, #4]
 8005e20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d103      	bne.n	8005e34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	1e5a      	subs	r2, r3, #1
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10a      	bne.n	8005e7e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e6c:	f383 8811 	msr	BASEPRI, r3
 8005e70:	f3bf 8f6f 	isb	sy
 8005e74:	f3bf 8f4f 	dsb	sy
 8005e78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e7a:	bf00      	nop
 8005e7c:	e7fe      	b.n	8005e7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e7e:	f002 f941 	bl	8008104 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8a:	68f9      	ldr	r1, [r7, #12]
 8005e8c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e8e:	fb01 f303 	mul.w	r3, r1, r3
 8005e92:	441a      	add	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	68f9      	ldr	r1, [r7, #12]
 8005eb2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005eb4:	fb01 f303 	mul.w	r3, r1, r3
 8005eb8:	441a      	add	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	22ff      	movs	r2, #255	; 0xff
 8005ec2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	22ff      	movs	r2, #255	; 0xff
 8005eca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d114      	bne.n	8005efe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d01a      	beq.n	8005f12 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	3310      	adds	r3, #16
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f001 f9f9 	bl	80072d8 <xTaskRemoveFromEventList>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d012      	beq.n	8005f12 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005eec:	4b0c      	ldr	r3, [pc, #48]	; (8005f20 <xQueueGenericReset+0xcc>)
 8005eee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	f3bf 8f6f 	isb	sy
 8005efc:	e009      	b.n	8005f12 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3310      	adds	r3, #16
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7ff fef2 	bl	8005cec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	3324      	adds	r3, #36	; 0x24
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff feed 	bl	8005cec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f12:	f002 f927 	bl	8008164 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f16:	2301      	movs	r3, #1
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	e000ed04 	.word	0xe000ed04

08005f24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b08e      	sub	sp, #56	; 0x38
 8005f28:	af02      	add	r7, sp, #8
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
 8005f30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d10a      	bne.n	8005f4e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f3c:	f383 8811 	msr	BASEPRI, r3
 8005f40:	f3bf 8f6f 	isb	sy
 8005f44:	f3bf 8f4f 	dsb	sy
 8005f48:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f4a:	bf00      	nop
 8005f4c:	e7fe      	b.n	8005f4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10a      	bne.n	8005f6a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f58:	f383 8811 	msr	BASEPRI, r3
 8005f5c:	f3bf 8f6f 	isb	sy
 8005f60:	f3bf 8f4f 	dsb	sy
 8005f64:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005f66:	bf00      	nop
 8005f68:	e7fe      	b.n	8005f68 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d002      	beq.n	8005f76 <xQueueGenericCreateStatic+0x52>
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <xQueueGenericCreateStatic+0x56>
 8005f76:	2301      	movs	r3, #1
 8005f78:	e000      	b.n	8005f7c <xQueueGenericCreateStatic+0x58>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10a      	bne.n	8005f96 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f84:	f383 8811 	msr	BASEPRI, r3
 8005f88:	f3bf 8f6f 	isb	sy
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	623b      	str	r3, [r7, #32]
}
 8005f92:	bf00      	nop
 8005f94:	e7fe      	b.n	8005f94 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d102      	bne.n	8005fa2 <xQueueGenericCreateStatic+0x7e>
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d101      	bne.n	8005fa6 <xQueueGenericCreateStatic+0x82>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <xQueueGenericCreateStatic+0x84>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10a      	bne.n	8005fc2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	61fb      	str	r3, [r7, #28]
}
 8005fbe:	bf00      	nop
 8005fc0:	e7fe      	b.n	8005fc0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fc2:	2350      	movs	r3, #80	; 0x50
 8005fc4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b50      	cmp	r3, #80	; 0x50
 8005fca:	d00a      	beq.n	8005fe2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd0:	f383 8811 	msr	BASEPRI, r3
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	61bb      	str	r3, [r7, #24]
}
 8005fde:	bf00      	nop
 8005fe0:	e7fe      	b.n	8005fe0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005fe2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00d      	beq.n	800600a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ff6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	4613      	mov	r3, r2
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	68b9      	ldr	r1, [r7, #8]
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 f83f 	bl	8006088 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800600a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800600c:	4618      	mov	r0, r3
 800600e:	3730      	adds	r7, #48	; 0x30
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006014:	b580      	push	{r7, lr}
 8006016:	b08a      	sub	sp, #40	; 0x28
 8006018:	af02      	add	r7, sp, #8
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	4613      	mov	r3, r2
 8006020:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d10a      	bne.n	800603e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602c:	f383 8811 	msr	BASEPRI, r3
 8006030:	f3bf 8f6f 	isb	sy
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	613b      	str	r3, [r7, #16]
}
 800603a:	bf00      	nop
 800603c:	e7fe      	b.n	800603c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	fb02 f303 	mul.w	r3, r2, r3
 8006046:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	3350      	adds	r3, #80	; 0x50
 800604c:	4618      	mov	r0, r3
 800604e:	f002 f97b 	bl	8008348 <pvPortMalloc>
 8006052:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d011      	beq.n	800607e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	3350      	adds	r3, #80	; 0x50
 8006062:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800606c:	79fa      	ldrb	r2, [r7, #7]
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	9300      	str	r3, [sp, #0]
 8006072:	4613      	mov	r3, r2
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	68b9      	ldr	r1, [r7, #8]
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f000 f805 	bl	8006088 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800607e:	69bb      	ldr	r3, [r7, #24]
	}
 8006080:	4618      	mov	r0, r3
 8006082:	3720      	adds	r7, #32
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	607a      	str	r2, [r7, #4]
 8006094:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d103      	bne.n	80060a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	601a      	str	r2, [r3, #0]
 80060a2:	e002      	b.n	80060aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	68ba      	ldr	r2, [r7, #8]
 80060b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060b6:	2101      	movs	r1, #1
 80060b8:	69b8      	ldr	r0, [r7, #24]
 80060ba:	f7ff fecb 	bl	8005e54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	78fa      	ldrb	r2, [r7, #3]
 80060c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060c6:	bf00      	nop
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
	...

080060d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08e      	sub	sp, #56	; 0x38
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
 80060dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80060de:	2300      	movs	r3, #0
 80060e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80060e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d10a      	bne.n	8006102 <xQueueGenericSend+0x32>
	__asm volatile
 80060ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f0:	f383 8811 	msr	BASEPRI, r3
 80060f4:	f3bf 8f6f 	isb	sy
 80060f8:	f3bf 8f4f 	dsb	sy
 80060fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80060fe:	bf00      	nop
 8006100:	e7fe      	b.n	8006100 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d103      	bne.n	8006110 <xQueueGenericSend+0x40>
 8006108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800610a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610c:	2b00      	cmp	r3, #0
 800610e:	d101      	bne.n	8006114 <xQueueGenericSend+0x44>
 8006110:	2301      	movs	r3, #1
 8006112:	e000      	b.n	8006116 <xQueueGenericSend+0x46>
 8006114:	2300      	movs	r3, #0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10a      	bne.n	8006130 <xQueueGenericSend+0x60>
	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800612c:	bf00      	nop
 800612e:	e7fe      	b.n	800612e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	2b02      	cmp	r3, #2
 8006134:	d103      	bne.n	800613e <xQueueGenericSend+0x6e>
 8006136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <xQueueGenericSend+0x72>
 800613e:	2301      	movs	r3, #1
 8006140:	e000      	b.n	8006144 <xQueueGenericSend+0x74>
 8006142:	2300      	movs	r3, #0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10a      	bne.n	800615e <xQueueGenericSend+0x8e>
	__asm volatile
 8006148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614c:	f383 8811 	msr	BASEPRI, r3
 8006150:	f3bf 8f6f 	isb	sy
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	623b      	str	r3, [r7, #32]
}
 800615a:	bf00      	nop
 800615c:	e7fe      	b.n	800615c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800615e:	f001 fa79 	bl	8007654 <xTaskGetSchedulerState>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d102      	bne.n	800616e <xQueueGenericSend+0x9e>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <xQueueGenericSend+0xa2>
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <xQueueGenericSend+0xa4>
 8006172:	2300      	movs	r3, #0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10a      	bne.n	800618e <xQueueGenericSend+0xbe>
	__asm volatile
 8006178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	61fb      	str	r3, [r7, #28]
}
 800618a:	bf00      	nop
 800618c:	e7fe      	b.n	800618c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800618e:	f001 ffb9 	bl	8008104 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006194:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800619a:	429a      	cmp	r2, r3
 800619c:	d302      	bcc.n	80061a4 <xQueueGenericSend+0xd4>
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	2b02      	cmp	r3, #2
 80061a2:	d129      	bne.n	80061f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061a4:	683a      	ldr	r2, [r7, #0]
 80061a6:	68b9      	ldr	r1, [r7, #8]
 80061a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061aa:	f000 fac7 	bl	800673c <prvCopyDataToQueue>
 80061ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d010      	beq.n	80061da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ba:	3324      	adds	r3, #36	; 0x24
 80061bc:	4618      	mov	r0, r3
 80061be:	f001 f88b 	bl	80072d8 <xTaskRemoveFromEventList>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d013      	beq.n	80061f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80061c8:	4b3f      	ldr	r3, [pc, #252]	; (80062c8 <xQueueGenericSend+0x1f8>)
 80061ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ce:	601a      	str	r2, [r3, #0]
 80061d0:	f3bf 8f4f 	dsb	sy
 80061d4:	f3bf 8f6f 	isb	sy
 80061d8:	e00a      	b.n	80061f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80061da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80061e0:	4b39      	ldr	r3, [pc, #228]	; (80062c8 <xQueueGenericSend+0x1f8>)
 80061e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061e6:	601a      	str	r2, [r3, #0]
 80061e8:	f3bf 8f4f 	dsb	sy
 80061ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80061f0:	f001 ffb8 	bl	8008164 <vPortExitCritical>
				return pdPASS;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e063      	b.n	80062c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d103      	bne.n	8006206 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061fe:	f001 ffb1 	bl	8008164 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006202:	2300      	movs	r3, #0
 8006204:	e05c      	b.n	80062c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006208:	2b00      	cmp	r3, #0
 800620a:	d106      	bne.n	800621a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800620c:	f107 0314 	add.w	r3, r7, #20
 8006210:	4618      	mov	r0, r3
 8006212:	f001 f8c5 	bl	80073a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006216:	2301      	movs	r3, #1
 8006218:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800621a:	f001 ffa3 	bl	8008164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800621e:	f000 fe37 	bl	8006e90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006222:	f001 ff6f 	bl	8008104 <vPortEnterCritical>
 8006226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006228:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800622c:	b25b      	sxtb	r3, r3
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006232:	d103      	bne.n	800623c <xQueueGenericSend+0x16c>
 8006234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006236:	2200      	movs	r2, #0
 8006238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800623c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006242:	b25b      	sxtb	r3, r3
 8006244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006248:	d103      	bne.n	8006252 <xQueueGenericSend+0x182>
 800624a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624c:	2200      	movs	r2, #0
 800624e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006252:	f001 ff87 	bl	8008164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006256:	1d3a      	adds	r2, r7, #4
 8006258:	f107 0314 	add.w	r3, r7, #20
 800625c:	4611      	mov	r1, r2
 800625e:	4618      	mov	r0, r3
 8006260:	f001 f8b4 	bl	80073cc <xTaskCheckForTimeOut>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d124      	bne.n	80062b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800626a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800626c:	f000 fb5e 	bl	800692c <prvIsQueueFull>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d018      	beq.n	80062a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006278:	3310      	adds	r3, #16
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	4611      	mov	r1, r2
 800627e:	4618      	mov	r0, r3
 8006280:	f000 ffda 	bl	8007238 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006284:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006286:	f000 fae9 	bl	800685c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800628a:	f000 fe0f 	bl	8006eac <xTaskResumeAll>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	f47f af7c 	bne.w	800618e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006296:	4b0c      	ldr	r3, [pc, #48]	; (80062c8 <xQueueGenericSend+0x1f8>)
 8006298:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	e772      	b.n	800618e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80062a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062aa:	f000 fad7 	bl	800685c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062ae:	f000 fdfd 	bl	8006eac <xTaskResumeAll>
 80062b2:	e76c      	b.n	800618e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80062b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062b6:	f000 fad1 	bl	800685c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062ba:	f000 fdf7 	bl	8006eac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3738      	adds	r7, #56	; 0x38
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	e000ed04 	.word	0xe000ed04

080062cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b090      	sub	sp, #64	; 0x40
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80062de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10a      	bne.n	80062fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80062e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e8:	f383 8811 	msr	BASEPRI, r3
 80062ec:	f3bf 8f6f 	isb	sy
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062f6:	bf00      	nop
 80062f8:	e7fe      	b.n	80062f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d103      	bne.n	8006308 <xQueueGenericSendFromISR+0x3c>
 8006300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <xQueueGenericSendFromISR+0x40>
 8006308:	2301      	movs	r3, #1
 800630a:	e000      	b.n	800630e <xQueueGenericSendFromISR+0x42>
 800630c:	2300      	movs	r3, #0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10a      	bne.n	8006328 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006324:	bf00      	nop
 8006326:	e7fe      	b.n	8006326 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d103      	bne.n	8006336 <xQueueGenericSendFromISR+0x6a>
 800632e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006332:	2b01      	cmp	r3, #1
 8006334:	d101      	bne.n	800633a <xQueueGenericSendFromISR+0x6e>
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <xQueueGenericSendFromISR+0x70>
 800633a:	2300      	movs	r3, #0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10a      	bne.n	8006356 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	623b      	str	r3, [r7, #32]
}
 8006352:	bf00      	nop
 8006354:	e7fe      	b.n	8006354 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006356:	f001 ffb7 	bl	80082c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800635a:	f3ef 8211 	mrs	r2, BASEPRI
 800635e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	61fa      	str	r2, [r7, #28]
 8006370:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006372:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006374:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006378:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800637a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800637c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800637e:	429a      	cmp	r2, r3
 8006380:	d302      	bcc.n	8006388 <xQueueGenericSendFromISR+0xbc>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b02      	cmp	r3, #2
 8006386:	d12f      	bne.n	80063e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800638e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006396:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	68b9      	ldr	r1, [r7, #8]
 800639c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800639e:	f000 f9cd 	bl	800673c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80063a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80063a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063aa:	d112      	bne.n	80063d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d016      	beq.n	80063e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b6:	3324      	adds	r3, #36	; 0x24
 80063b8:	4618      	mov	r0, r3
 80063ba:	f000 ff8d 	bl	80072d8 <xTaskRemoveFromEventList>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00e      	beq.n	80063e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00b      	beq.n	80063e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	e007      	b.n	80063e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80063d6:	3301      	adds	r3, #1
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	b25a      	sxtb	r2, r3
 80063dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80063e2:	2301      	movs	r3, #1
 80063e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80063e6:	e001      	b.n	80063ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80063e8:	2300      	movs	r3, #0
 80063ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80063f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3740      	adds	r7, #64	; 0x40
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
	...

08006404 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b08c      	sub	sp, #48	; 0x30
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006410:	2300      	movs	r3, #0
 8006412:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <xQueueReceive+0x30>
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	623b      	str	r3, [r7, #32]
}
 8006430:	bf00      	nop
 8006432:	e7fe      	b.n	8006432 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d103      	bne.n	8006442 <xQueueReceive+0x3e>
 800643a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800643c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <xQueueReceive+0x42>
 8006442:	2301      	movs	r3, #1
 8006444:	e000      	b.n	8006448 <xQueueReceive+0x44>
 8006446:	2300      	movs	r3, #0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <xQueueReceive+0x5e>
	__asm volatile
 800644c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006450:	f383 8811 	msr	BASEPRI, r3
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	61fb      	str	r3, [r7, #28]
}
 800645e:	bf00      	nop
 8006460:	e7fe      	b.n	8006460 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006462:	f001 f8f7 	bl	8007654 <xTaskGetSchedulerState>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d102      	bne.n	8006472 <xQueueReceive+0x6e>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <xQueueReceive+0x72>
 8006472:	2301      	movs	r3, #1
 8006474:	e000      	b.n	8006478 <xQueueReceive+0x74>
 8006476:	2300      	movs	r3, #0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10a      	bne.n	8006492 <xQueueReceive+0x8e>
	__asm volatile
 800647c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	61bb      	str	r3, [r7, #24]
}
 800648e:	bf00      	nop
 8006490:	e7fe      	b.n	8006490 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006492:	f001 fe37 	bl	8008104 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d01f      	beq.n	80064e2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80064a2:	68b9      	ldr	r1, [r7, #8]
 80064a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064a6:	f000 f9b3 	bl	8006810 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	1e5a      	subs	r2, r3, #1
 80064ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00f      	beq.n	80064da <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064bc:	3310      	adds	r3, #16
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 ff0a 	bl	80072d8 <xTaskRemoveFromEventList>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d007      	beq.n	80064da <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064ca:	4b3d      	ldr	r3, [pc, #244]	; (80065c0 <xQueueReceive+0x1bc>)
 80064cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d0:	601a      	str	r2, [r3, #0]
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064da:	f001 fe43 	bl	8008164 <vPortExitCritical>
				return pdPASS;
 80064de:	2301      	movs	r3, #1
 80064e0:	e069      	b.n	80065b6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d103      	bne.n	80064f0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80064e8:	f001 fe3c 	bl	8008164 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064ec:	2300      	movs	r3, #0
 80064ee:	e062      	b.n	80065b6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d106      	bne.n	8006504 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064f6:	f107 0310 	add.w	r3, r7, #16
 80064fa:	4618      	mov	r0, r3
 80064fc:	f000 ff50 	bl	80073a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006500:	2301      	movs	r3, #1
 8006502:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006504:	f001 fe2e 	bl	8008164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006508:	f000 fcc2 	bl	8006e90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800650c:	f001 fdfa 	bl	8008104 <vPortEnterCritical>
 8006510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006512:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006516:	b25b      	sxtb	r3, r3
 8006518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651c:	d103      	bne.n	8006526 <xQueueReceive+0x122>
 800651e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006520:	2200      	movs	r2, #0
 8006522:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006528:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800652c:	b25b      	sxtb	r3, r3
 800652e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006532:	d103      	bne.n	800653c <xQueueReceive+0x138>
 8006534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006536:	2200      	movs	r2, #0
 8006538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800653c:	f001 fe12 	bl	8008164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006540:	1d3a      	adds	r2, r7, #4
 8006542:	f107 0310 	add.w	r3, r7, #16
 8006546:	4611      	mov	r1, r2
 8006548:	4618      	mov	r0, r3
 800654a:	f000 ff3f 	bl	80073cc <xTaskCheckForTimeOut>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d123      	bne.n	800659c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006554:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006556:	f000 f9d3 	bl	8006900 <prvIsQueueEmpty>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d017      	beq.n	8006590 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006562:	3324      	adds	r3, #36	; 0x24
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	4611      	mov	r1, r2
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fe65 	bl	8007238 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800656e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006570:	f000 f974 	bl	800685c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006574:	f000 fc9a 	bl	8006eac <xTaskResumeAll>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d189      	bne.n	8006492 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800657e:	4b10      	ldr	r3, [pc, #64]	; (80065c0 <xQueueReceive+0x1bc>)
 8006580:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006584:	601a      	str	r2, [r3, #0]
 8006586:	f3bf 8f4f 	dsb	sy
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	e780      	b.n	8006492 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006590:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006592:	f000 f963 	bl	800685c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006596:	f000 fc89 	bl	8006eac <xTaskResumeAll>
 800659a:	e77a      	b.n	8006492 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800659c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800659e:	f000 f95d 	bl	800685c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065a2:	f000 fc83 	bl	8006eac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065a8:	f000 f9aa 	bl	8006900 <prvIsQueueEmpty>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f43f af6f 	beq.w	8006492 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3730      	adds	r7, #48	; 0x30
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	e000ed04 	.word	0xe000ed04

080065c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b08e      	sub	sp, #56	; 0x38
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80065d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10a      	bne.n	80065f0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80065da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	623b      	str	r3, [r7, #32]
}
 80065ec:	bf00      	nop
 80065ee:	e7fe      	b.n	80065ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d103      	bne.n	80065fe <xQueueReceiveFromISR+0x3a>
 80065f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <xQueueReceiveFromISR+0x3e>
 80065fe:	2301      	movs	r3, #1
 8006600:	e000      	b.n	8006604 <xQueueReceiveFromISR+0x40>
 8006602:	2300      	movs	r3, #0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d10a      	bne.n	800661e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800660c:	f383 8811 	msr	BASEPRI, r3
 8006610:	f3bf 8f6f 	isb	sy
 8006614:	f3bf 8f4f 	dsb	sy
 8006618:	61fb      	str	r3, [r7, #28]
}
 800661a:	bf00      	nop
 800661c:	e7fe      	b.n	800661c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800661e:	f001 fe53 	bl	80082c8 <vPortValidateInterruptPriority>
	__asm volatile
 8006622:	f3ef 8211 	mrs	r2, BASEPRI
 8006626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800662a:	f383 8811 	msr	BASEPRI, r3
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	61ba      	str	r2, [r7, #24]
 8006638:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800663a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800663c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800663e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006642:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006646:	2b00      	cmp	r3, #0
 8006648:	d02f      	beq.n	80066aa <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800664a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006650:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006654:	68b9      	ldr	r1, [r7, #8]
 8006656:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006658:	f000 f8da 	bl	8006810 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800665c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800665e:	1e5a      	subs	r2, r3, #1
 8006660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006662:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006664:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666c:	d112      	bne.n	8006694 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800666e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d016      	beq.n	80066a4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006678:	3310      	adds	r3, #16
 800667a:	4618      	mov	r0, r3
 800667c:	f000 fe2c 	bl	80072d8 <xTaskRemoveFromEventList>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00e      	beq.n	80066a4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	601a      	str	r2, [r3, #0]
 8006692:	e007      	b.n	80066a4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006698:	3301      	adds	r3, #1
 800669a:	b2db      	uxtb	r3, r3
 800669c:	b25a      	sxtb	r2, r3
 800669e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80066a4:	2301      	movs	r3, #1
 80066a6:	637b      	str	r3, [r7, #52]	; 0x34
 80066a8:	e001      	b.n	80066ae <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	637b      	str	r3, [r7, #52]	; 0x34
 80066ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	f383 8811 	msr	BASEPRI, r3
}
 80066b8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3738      	adds	r7, #56	; 0x38
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10a      	bne.n	80066e8 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	60bb      	str	r3, [r7, #8]
}
 80066e4:	bf00      	nop
 80066e6:	e7fe      	b.n	80066e6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80066e8:	f001 fd0c 	bl	8008104 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80066f2:	f001 fd37 	bl	8008164 <vPortExitCritical>

	return uxReturn;
 80066f6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80066f8:	4618      	mov	r0, r3
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10a      	bne.n	8006728 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8006712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006716:	f383 8811 	msr	BASEPRI, r3
 800671a:	f3bf 8f6f 	isb	sy
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	60fb      	str	r3, [r7, #12]
}
 8006724:	bf00      	nop
 8006726:	e7fe      	b.n	8006726 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800672c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800672e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006730:	4618      	mov	r0, r3
 8006732:	371c      	adds	r7, #28
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006748:	2300      	movs	r3, #0
 800674a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006750:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10d      	bne.n	8006776 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d14d      	bne.n	80067fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	4618      	mov	r0, r3
 8006768:	f000 ff92 	bl	8007690 <xTaskPriorityDisinherit>
 800676c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	609a      	str	r2, [r3, #8]
 8006774:	e043      	b.n	80067fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d119      	bne.n	80067b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6858      	ldr	r0, [r3, #4]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006784:	461a      	mov	r2, r3
 8006786:	68b9      	ldr	r1, [r7, #8]
 8006788:	f001 ffec 	bl	8008764 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006794:	441a      	add	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d32b      	bcc.n	80067fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	605a      	str	r2, [r3, #4]
 80067ae:	e026      	b.n	80067fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	68d8      	ldr	r0, [r3, #12]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b8:	461a      	mov	r2, r3
 80067ba:	68b9      	ldr	r1, [r7, #8]
 80067bc:	f001 ffd2 	bl	8008764 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	68da      	ldr	r2, [r3, #12]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c8:	425b      	negs	r3, r3
 80067ca:	441a      	add	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	68da      	ldr	r2, [r3, #12]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d207      	bcs.n	80067ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689a      	ldr	r2, [r3, #8]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e4:	425b      	negs	r3, r3
 80067e6:	441a      	add	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d105      	bne.n	80067fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d002      	beq.n	80067fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006806:	697b      	ldr	r3, [r7, #20]
}
 8006808:	4618      	mov	r0, r3
 800680a:	3718      	adds	r7, #24
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681e:	2b00      	cmp	r3, #0
 8006820:	d018      	beq.n	8006854 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	68da      	ldr	r2, [r3, #12]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682a:	441a      	add	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	68da      	ldr	r2, [r3, #12]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	429a      	cmp	r2, r3
 800683a:	d303      	bcc.n	8006844 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68d9      	ldr	r1, [r3, #12]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684c:	461a      	mov	r2, r3
 800684e:	6838      	ldr	r0, [r7, #0]
 8006850:	f001 ff88 	bl	8008764 <memcpy>
	}
}
 8006854:	bf00      	nop
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006864:	f001 fc4e 	bl	8008104 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800686e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006870:	e011      	b.n	8006896 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006876:	2b00      	cmp	r3, #0
 8006878:	d012      	beq.n	80068a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	3324      	adds	r3, #36	; 0x24
 800687e:	4618      	mov	r0, r3
 8006880:	f000 fd2a 	bl	80072d8 <xTaskRemoveFromEventList>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800688a:	f000 fe01 	bl	8007490 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800688e:	7bfb      	ldrb	r3, [r7, #15]
 8006890:	3b01      	subs	r3, #1
 8006892:	b2db      	uxtb	r3, r3
 8006894:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800689a:	2b00      	cmp	r3, #0
 800689c:	dce9      	bgt.n	8006872 <prvUnlockQueue+0x16>
 800689e:	e000      	b.n	80068a2 <prvUnlockQueue+0x46>
					break;
 80068a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	22ff      	movs	r2, #255	; 0xff
 80068a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80068aa:	f001 fc5b 	bl	8008164 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80068ae:	f001 fc29 	bl	8008104 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068ba:	e011      	b.n	80068e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d012      	beq.n	80068ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	3310      	adds	r3, #16
 80068c8:	4618      	mov	r0, r3
 80068ca:	f000 fd05 	bl	80072d8 <xTaskRemoveFromEventList>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d001      	beq.n	80068d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80068d4:	f000 fddc 	bl	8007490 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80068d8:	7bbb      	ldrb	r3, [r7, #14]
 80068da:	3b01      	subs	r3, #1
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	dce9      	bgt.n	80068bc <prvUnlockQueue+0x60>
 80068e8:	e000      	b.n	80068ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80068ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	22ff      	movs	r2, #255	; 0xff
 80068f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80068f4:	f001 fc36 	bl	8008164 <vPortExitCritical>
}
 80068f8:	bf00      	nop
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006908:	f001 fbfc 	bl	8008104 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006910:	2b00      	cmp	r3, #0
 8006912:	d102      	bne.n	800691a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006914:	2301      	movs	r3, #1
 8006916:	60fb      	str	r3, [r7, #12]
 8006918:	e001      	b.n	800691e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800691a:	2300      	movs	r3, #0
 800691c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800691e:	f001 fc21 	bl	8008164 <vPortExitCritical>

	return xReturn;
 8006922:	68fb      	ldr	r3, [r7, #12]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006934:	f001 fbe6 	bl	8008104 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006940:	429a      	cmp	r2, r3
 8006942:	d102      	bne.n	800694a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006944:	2301      	movs	r3, #1
 8006946:	60fb      	str	r3, [r7, #12]
 8006948:	e001      	b.n	800694e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800694a:	2300      	movs	r3, #0
 800694c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800694e:	f001 fc09 	bl	8008164 <vPortExitCritical>

	return xReturn;
 8006952:	68fb      	ldr	r3, [r7, #12]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006966:	2300      	movs	r3, #0
 8006968:	60fb      	str	r3, [r7, #12]
 800696a:	e014      	b.n	8006996 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800696c:	4a0f      	ldr	r2, [pc, #60]	; (80069ac <vQueueAddToRegistry+0x50>)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d10b      	bne.n	8006990 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006978:	490c      	ldr	r1, [pc, #48]	; (80069ac <vQueueAddToRegistry+0x50>)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006982:	4a0a      	ldr	r2, [pc, #40]	; (80069ac <vQueueAddToRegistry+0x50>)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	4413      	add	r3, r2
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800698e:	e006      	b.n	800699e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	3301      	adds	r3, #1
 8006994:	60fb      	str	r3, [r7, #12]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2b07      	cmp	r3, #7
 800699a:	d9e7      	bls.n	800696c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800699c:	bf00      	nop
 800699e:	bf00      	nop
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	20001ae0 	.word	0x20001ae0

080069b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80069c0:	f001 fba0 	bl	8008104 <vPortEnterCritical>
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069ca:	b25b      	sxtb	r3, r3
 80069cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d0:	d103      	bne.n	80069da <vQueueWaitForMessageRestricted+0x2a>
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	2200      	movs	r2, #0
 80069d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069e0:	b25b      	sxtb	r3, r3
 80069e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e6:	d103      	bne.n	80069f0 <vQueueWaitForMessageRestricted+0x40>
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80069f0:	f001 fbb8 	bl	8008164 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d106      	bne.n	8006a0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	3324      	adds	r3, #36	; 0x24
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	68b9      	ldr	r1, [r7, #8]
 8006a04:	4618      	mov	r0, r3
 8006a06:	f000 fc3b 	bl	8007280 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006a0a:	6978      	ldr	r0, [r7, #20]
 8006a0c:	f7ff ff26 	bl	800685c <prvUnlockQueue>
	}
 8006a10:	bf00      	nop
 8006a12:	3718      	adds	r7, #24
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b08e      	sub	sp, #56	; 0x38
 8006a1c:	af04      	add	r7, sp, #16
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10a      	bne.n	8006a42 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a30:	f383 8811 	msr	BASEPRI, r3
 8006a34:	f3bf 8f6f 	isb	sy
 8006a38:	f3bf 8f4f 	dsb	sy
 8006a3c:	623b      	str	r3, [r7, #32]
}
 8006a3e:	bf00      	nop
 8006a40:	e7fe      	b.n	8006a40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10a      	bne.n	8006a5e <xTaskCreateStatic+0x46>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	61fb      	str	r3, [r7, #28]
}
 8006a5a:	bf00      	nop
 8006a5c:	e7fe      	b.n	8006a5c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a5e:	235c      	movs	r3, #92	; 0x5c
 8006a60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	2b5c      	cmp	r3, #92	; 0x5c
 8006a66:	d00a      	beq.n	8006a7e <xTaskCreateStatic+0x66>
	__asm volatile
 8006a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a6c:	f383 8811 	msr	BASEPRI, r3
 8006a70:	f3bf 8f6f 	isb	sy
 8006a74:	f3bf 8f4f 	dsb	sy
 8006a78:	61bb      	str	r3, [r7, #24]
}
 8006a7a:	bf00      	nop
 8006a7c:	e7fe      	b.n	8006a7c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01e      	beq.n	8006ac4 <xTaskCreateStatic+0xac>
 8006a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d01b      	beq.n	8006ac4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a98:	2202      	movs	r2, #2
 8006a9a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	9303      	str	r3, [sp, #12]
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa4:	9302      	str	r3, [sp, #8]
 8006aa6:	f107 0314 	add.w	r3, r7, #20
 8006aaa:	9301      	str	r3, [sp, #4]
 8006aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	68b9      	ldr	r1, [r7, #8]
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 f850 	bl	8006b5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006abc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006abe:	f000 f8dd 	bl	8006c7c <prvAddNewTaskToReadyList>
 8006ac2:	e001      	b.n	8006ac8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ac8:	697b      	ldr	r3, [r7, #20]
	}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3728      	adds	r7, #40	; 0x28
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b08c      	sub	sp, #48	; 0x30
 8006ad6:	af04      	add	r7, sp, #16
 8006ad8:	60f8      	str	r0, [r7, #12]
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	603b      	str	r3, [r7, #0]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ae2:	88fb      	ldrh	r3, [r7, #6]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f001 fc2e 	bl	8008348 <pvPortMalloc>
 8006aec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00e      	beq.n	8006b12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006af4:	205c      	movs	r0, #92	; 0x5c
 8006af6:	f001 fc27 	bl	8008348 <pvPortMalloc>
 8006afa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	631a      	str	r2, [r3, #48]	; 0x30
 8006b08:	e005      	b.n	8006b16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b0a:	6978      	ldr	r0, [r7, #20]
 8006b0c:	f001 fce8 	bl	80084e0 <vPortFree>
 8006b10:	e001      	b.n	8006b16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b12:	2300      	movs	r3, #0
 8006b14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d017      	beq.n	8006b4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b24:	88fa      	ldrh	r2, [r7, #6]
 8006b26:	2300      	movs	r3, #0
 8006b28:	9303      	str	r3, [sp, #12]
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	9302      	str	r3, [sp, #8]
 8006b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b30:	9301      	str	r3, [sp, #4]
 8006b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68b9      	ldr	r1, [r7, #8]
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 f80e 	bl	8006b5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b40:	69f8      	ldr	r0, [r7, #28]
 8006b42:	f000 f89b 	bl	8006c7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b46:	2301      	movs	r3, #1
 8006b48:	61bb      	str	r3, [r7, #24]
 8006b4a:	e002      	b.n	8006b52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b52:	69bb      	ldr	r3, [r7, #24]
	}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3720      	adds	r7, #32
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
 8006b68:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	461a      	mov	r2, r3
 8006b74:	21a5      	movs	r1, #165	; 0xa5
 8006b76:	f001 fe03 	bl	8008780 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b84:	3b01      	subs	r3, #1
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	f023 0307 	bic.w	r3, r3, #7
 8006b92:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	f003 0307 	and.w	r3, r3, #7
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00a      	beq.n	8006bb4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	617b      	str	r3, [r7, #20]
}
 8006bb0:	bf00      	nop
 8006bb2:	e7fe      	b.n	8006bb2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d01f      	beq.n	8006bfa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bba:	2300      	movs	r3, #0
 8006bbc:	61fb      	str	r3, [r7, #28]
 8006bbe:	e012      	b.n	8006be6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006bc0:	68ba      	ldr	r2, [r7, #8]
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	7819      	ldrb	r1, [r3, #0]
 8006bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	4413      	add	r3, r2
 8006bce:	3334      	adds	r3, #52	; 0x34
 8006bd0:	460a      	mov	r2, r1
 8006bd2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	4413      	add	r3, r2
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d006      	beq.n	8006bee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	3301      	adds	r3, #1
 8006be4:	61fb      	str	r3, [r7, #28]
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	2b0f      	cmp	r3, #15
 8006bea:	d9e9      	bls.n	8006bc0 <prvInitialiseNewTask+0x64>
 8006bec:	e000      	b.n	8006bf0 <prvInitialiseNewTask+0x94>
			{
				break;
 8006bee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bf8:	e003      	b.n	8006c02 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c04:	2b37      	cmp	r3, #55	; 0x37
 8006c06:	d901      	bls.n	8006c0c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006c08:	2337      	movs	r3, #55	; 0x37
 8006c0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c16:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c20:	3304      	adds	r3, #4
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7ff f882 	bl	8005d2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2a:	3318      	adds	r3, #24
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7ff f87d 	bl	8005d2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	68f9      	ldr	r1, [r7, #12]
 8006c5a:	69b8      	ldr	r0, [r7, #24]
 8006c5c:	f001 f928 	bl	8007eb0 <pxPortInitialiseStack>
 8006c60:	4602      	mov	r2, r0
 8006c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d002      	beq.n	8006c72 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c72:	bf00      	nop
 8006c74:	3720      	adds	r7, #32
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
	...

08006c7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c84:	f001 fa3e 	bl	8008104 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c88:	4b2d      	ldr	r3, [pc, #180]	; (8006d40 <prvAddNewTaskToReadyList+0xc4>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	4a2c      	ldr	r2, [pc, #176]	; (8006d40 <prvAddNewTaskToReadyList+0xc4>)
 8006c90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c92:	4b2c      	ldr	r3, [pc, #176]	; (8006d44 <prvAddNewTaskToReadyList+0xc8>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d109      	bne.n	8006cae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c9a:	4a2a      	ldr	r2, [pc, #168]	; (8006d44 <prvAddNewTaskToReadyList+0xc8>)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ca0:	4b27      	ldr	r3, [pc, #156]	; (8006d40 <prvAddNewTaskToReadyList+0xc4>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d110      	bne.n	8006cca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ca8:	f000 fc16 	bl	80074d8 <prvInitialiseTaskLists>
 8006cac:	e00d      	b.n	8006cca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006cae:	4b26      	ldr	r3, [pc, #152]	; (8006d48 <prvAddNewTaskToReadyList+0xcc>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006cb6:	4b23      	ldr	r3, [pc, #140]	; (8006d44 <prvAddNewTaskToReadyList+0xc8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d802      	bhi.n	8006cca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006cc4:	4a1f      	ldr	r2, [pc, #124]	; (8006d44 <prvAddNewTaskToReadyList+0xc8>)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006cca:	4b20      	ldr	r3, [pc, #128]	; (8006d4c <prvAddNewTaskToReadyList+0xd0>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	4a1e      	ldr	r2, [pc, #120]	; (8006d4c <prvAddNewTaskToReadyList+0xd0>)
 8006cd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006cd4:	4b1d      	ldr	r3, [pc, #116]	; (8006d4c <prvAddNewTaskToReadyList+0xd0>)
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ce0:	4b1b      	ldr	r3, [pc, #108]	; (8006d50 <prvAddNewTaskToReadyList+0xd4>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d903      	bls.n	8006cf0 <prvAddNewTaskToReadyList+0x74>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cec:	4a18      	ldr	r2, [pc, #96]	; (8006d50 <prvAddNewTaskToReadyList+0xd4>)
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4a15      	ldr	r2, [pc, #84]	; (8006d54 <prvAddNewTaskToReadyList+0xd8>)
 8006cfe:	441a      	add	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3304      	adds	r3, #4
 8006d04:	4619      	mov	r1, r3
 8006d06:	4610      	mov	r0, r2
 8006d08:	f7ff f81d 	bl	8005d46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d0c:	f001 fa2a 	bl	8008164 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d10:	4b0d      	ldr	r3, [pc, #52]	; (8006d48 <prvAddNewTaskToReadyList+0xcc>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00e      	beq.n	8006d36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d18:	4b0a      	ldr	r3, [pc, #40]	; (8006d44 <prvAddNewTaskToReadyList+0xc8>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d207      	bcs.n	8006d36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d26:	4b0c      	ldr	r3, [pc, #48]	; (8006d58 <prvAddNewTaskToReadyList+0xdc>)
 8006d28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	f3bf 8f4f 	dsb	sy
 8006d32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d36:	bf00      	nop
 8006d38:	3708      	adds	r7, #8
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20000bc0 	.word	0x20000bc0
 8006d44:	200006ec 	.word	0x200006ec
 8006d48:	20000bcc 	.word	0x20000bcc
 8006d4c:	20000bdc 	.word	0x20000bdc
 8006d50:	20000bc8 	.word	0x20000bc8
 8006d54:	200006f0 	.word	0x200006f0
 8006d58:	e000ed04 	.word	0xe000ed04

08006d5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d64:	2300      	movs	r3, #0
 8006d66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d017      	beq.n	8006d9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d6e:	4b13      	ldr	r3, [pc, #76]	; (8006dbc <vTaskDelay+0x60>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00a      	beq.n	8006d8c <vTaskDelay+0x30>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	60bb      	str	r3, [r7, #8]
}
 8006d88:	bf00      	nop
 8006d8a:	e7fe      	b.n	8006d8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d8c:	f000 f880 	bl	8006e90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d90:	2100      	movs	r1, #0
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fcea 	bl	800776c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d98:	f000 f888 	bl	8006eac <xTaskResumeAll>
 8006d9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d107      	bne.n	8006db4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006da4:	4b06      	ldr	r3, [pc, #24]	; (8006dc0 <vTaskDelay+0x64>)
 8006da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006daa:	601a      	str	r2, [r3, #0]
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006db4:	bf00      	nop
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	20000be8 	.word	0x20000be8
 8006dc0:	e000ed04 	.word	0xe000ed04

08006dc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08a      	sub	sp, #40	; 0x28
 8006dc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006dd2:	463a      	mov	r2, r7
 8006dd4:	1d39      	adds	r1, r7, #4
 8006dd6:	f107 0308 	add.w	r3, r7, #8
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fe ff52 	bl	8005c84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006de0:	6839      	ldr	r1, [r7, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	9202      	str	r2, [sp, #8]
 8006de8:	9301      	str	r3, [sp, #4]
 8006dea:	2300      	movs	r3, #0
 8006dec:	9300      	str	r3, [sp, #0]
 8006dee:	2300      	movs	r3, #0
 8006df0:	460a      	mov	r2, r1
 8006df2:	4921      	ldr	r1, [pc, #132]	; (8006e78 <vTaskStartScheduler+0xb4>)
 8006df4:	4821      	ldr	r0, [pc, #132]	; (8006e7c <vTaskStartScheduler+0xb8>)
 8006df6:	f7ff fe0f 	bl	8006a18 <xTaskCreateStatic>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	4a20      	ldr	r2, [pc, #128]	; (8006e80 <vTaskStartScheduler+0xbc>)
 8006dfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e00:	4b1f      	ldr	r3, [pc, #124]	; (8006e80 <vTaskStartScheduler+0xbc>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d002      	beq.n	8006e0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	617b      	str	r3, [r7, #20]
 8006e0c:	e001      	b.n	8006e12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d102      	bne.n	8006e1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e18:	f000 fcfc 	bl	8007814 <xTimerCreateTimerTask>
 8006e1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d116      	bne.n	8006e52 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
 8006e34:	613b      	str	r3, [r7, #16]
}
 8006e36:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e38:	4b12      	ldr	r3, [pc, #72]	; (8006e84 <vTaskStartScheduler+0xc0>)
 8006e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e40:	4b11      	ldr	r3, [pc, #68]	; (8006e88 <vTaskStartScheduler+0xc4>)
 8006e42:	2201      	movs	r2, #1
 8006e44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e46:	4b11      	ldr	r3, [pc, #68]	; (8006e8c <vTaskStartScheduler+0xc8>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e4c:	f001 f8b8 	bl	8007fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e50:	e00e      	b.n	8006e70 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e58:	d10a      	bne.n	8006e70 <vTaskStartScheduler+0xac>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	60fb      	str	r3, [r7, #12]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <vTaskStartScheduler+0xaa>
}
 8006e70:	bf00      	nop
 8006e72:	3718      	adds	r7, #24
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	0800881c 	.word	0x0800881c
 8006e7c:	080074a9 	.word	0x080074a9
 8006e80:	20000be4 	.word	0x20000be4
 8006e84:	20000be0 	.word	0x20000be0
 8006e88:	20000bcc 	.word	0x20000bcc
 8006e8c:	20000bc4 	.word	0x20000bc4

08006e90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e90:	b480      	push	{r7}
 8006e92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e94:	4b04      	ldr	r3, [pc, #16]	; (8006ea8 <vTaskSuspendAll+0x18>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	4a03      	ldr	r2, [pc, #12]	; (8006ea8 <vTaskSuspendAll+0x18>)
 8006e9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e9e:	bf00      	nop
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr
 8006ea8:	20000be8 	.word	0x20000be8

08006eac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006eba:	4b42      	ldr	r3, [pc, #264]	; (8006fc4 <xTaskResumeAll+0x118>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10a      	bne.n	8006ed8 <xTaskResumeAll+0x2c>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	603b      	str	r3, [r7, #0]
}
 8006ed4:	bf00      	nop
 8006ed6:	e7fe      	b.n	8006ed6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ed8:	f001 f914 	bl	8008104 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006edc:	4b39      	ldr	r3, [pc, #228]	; (8006fc4 <xTaskResumeAll+0x118>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	4a38      	ldr	r2, [pc, #224]	; (8006fc4 <xTaskResumeAll+0x118>)
 8006ee4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ee6:	4b37      	ldr	r3, [pc, #220]	; (8006fc4 <xTaskResumeAll+0x118>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d162      	bne.n	8006fb4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006eee:	4b36      	ldr	r3, [pc, #216]	; (8006fc8 <xTaskResumeAll+0x11c>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d05e      	beq.n	8006fb4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ef6:	e02f      	b.n	8006f58 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ef8:	4b34      	ldr	r3, [pc, #208]	; (8006fcc <xTaskResumeAll+0x120>)
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	3318      	adds	r3, #24
 8006f04:	4618      	mov	r0, r3
 8006f06:	f7fe ff7b 	bl	8005e00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	3304      	adds	r3, #4
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7fe ff76 	bl	8005e00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f18:	4b2d      	ldr	r3, [pc, #180]	; (8006fd0 <xTaskResumeAll+0x124>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d903      	bls.n	8006f28 <xTaskResumeAll+0x7c>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f24:	4a2a      	ldr	r2, [pc, #168]	; (8006fd0 <xTaskResumeAll+0x124>)
 8006f26:	6013      	str	r3, [r2, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4a27      	ldr	r2, [pc, #156]	; (8006fd4 <xTaskResumeAll+0x128>)
 8006f36:	441a      	add	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	3304      	adds	r3, #4
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	4610      	mov	r0, r2
 8006f40:	f7fe ff01 	bl	8005d46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f48:	4b23      	ldr	r3, [pc, #140]	; (8006fd8 <xTaskResumeAll+0x12c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d302      	bcc.n	8006f58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006f52:	4b22      	ldr	r3, [pc, #136]	; (8006fdc <xTaskResumeAll+0x130>)
 8006f54:	2201      	movs	r2, #1
 8006f56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f58:	4b1c      	ldr	r3, [pc, #112]	; (8006fcc <xTaskResumeAll+0x120>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1cb      	bne.n	8006ef8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d001      	beq.n	8006f6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f66:	f000 fb55 	bl	8007614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f6a:	4b1d      	ldr	r3, [pc, #116]	; (8006fe0 <xTaskResumeAll+0x134>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d010      	beq.n	8006f98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f76:	f000 f847 	bl	8007008 <xTaskIncrementTick>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006f80:	4b16      	ldr	r3, [pc, #88]	; (8006fdc <xTaskResumeAll+0x130>)
 8006f82:	2201      	movs	r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1f1      	bne.n	8006f76 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006f92:	4b13      	ldr	r3, [pc, #76]	; (8006fe0 <xTaskResumeAll+0x134>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f98:	4b10      	ldr	r3, [pc, #64]	; (8006fdc <xTaskResumeAll+0x130>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d009      	beq.n	8006fb4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006fa4:	4b0f      	ldr	r3, [pc, #60]	; (8006fe4 <xTaskResumeAll+0x138>)
 8006fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006faa:	601a      	str	r2, [r3, #0]
 8006fac:	f3bf 8f4f 	dsb	sy
 8006fb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006fb4:	f001 f8d6 	bl	8008164 <vPortExitCritical>

	return xAlreadyYielded;
 8006fb8:	68bb      	ldr	r3, [r7, #8]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	20000be8 	.word	0x20000be8
 8006fc8:	20000bc0 	.word	0x20000bc0
 8006fcc:	20000b80 	.word	0x20000b80
 8006fd0:	20000bc8 	.word	0x20000bc8
 8006fd4:	200006f0 	.word	0x200006f0
 8006fd8:	200006ec 	.word	0x200006ec
 8006fdc:	20000bd4 	.word	0x20000bd4
 8006fe0:	20000bd0 	.word	0x20000bd0
 8006fe4:	e000ed04 	.word	0xe000ed04

08006fe8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006fee:	4b05      	ldr	r3, [pc, #20]	; (8007004 <xTaskGetTickCount+0x1c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ff4:	687b      	ldr	r3, [r7, #4]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	370c      	adds	r7, #12
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop
 8007004:	20000bc4 	.word	0x20000bc4

08007008 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b086      	sub	sp, #24
 800700c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800700e:	2300      	movs	r3, #0
 8007010:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007012:	4b4f      	ldr	r3, [pc, #316]	; (8007150 <xTaskIncrementTick+0x148>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	f040 808f 	bne.w	800713a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800701c:	4b4d      	ldr	r3, [pc, #308]	; (8007154 <xTaskIncrementTick+0x14c>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3301      	adds	r3, #1
 8007022:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007024:	4a4b      	ldr	r2, [pc, #300]	; (8007154 <xTaskIncrementTick+0x14c>)
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d120      	bne.n	8007072 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007030:	4b49      	ldr	r3, [pc, #292]	; (8007158 <xTaskIncrementTick+0x150>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00a      	beq.n	8007050 <xTaskIncrementTick+0x48>
	__asm volatile
 800703a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703e:	f383 8811 	msr	BASEPRI, r3
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	603b      	str	r3, [r7, #0]
}
 800704c:	bf00      	nop
 800704e:	e7fe      	b.n	800704e <xTaskIncrementTick+0x46>
 8007050:	4b41      	ldr	r3, [pc, #260]	; (8007158 <xTaskIncrementTick+0x150>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	60fb      	str	r3, [r7, #12]
 8007056:	4b41      	ldr	r3, [pc, #260]	; (800715c <xTaskIncrementTick+0x154>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a3f      	ldr	r2, [pc, #252]	; (8007158 <xTaskIncrementTick+0x150>)
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	4a3f      	ldr	r2, [pc, #252]	; (800715c <xTaskIncrementTick+0x154>)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6013      	str	r3, [r2, #0]
 8007064:	4b3e      	ldr	r3, [pc, #248]	; (8007160 <xTaskIncrementTick+0x158>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3301      	adds	r3, #1
 800706a:	4a3d      	ldr	r2, [pc, #244]	; (8007160 <xTaskIncrementTick+0x158>)
 800706c:	6013      	str	r3, [r2, #0]
 800706e:	f000 fad1 	bl	8007614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007072:	4b3c      	ldr	r3, [pc, #240]	; (8007164 <xTaskIncrementTick+0x15c>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	429a      	cmp	r2, r3
 800707a:	d349      	bcc.n	8007110 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800707c:	4b36      	ldr	r3, [pc, #216]	; (8007158 <xTaskIncrementTick+0x150>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d104      	bne.n	8007090 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007086:	4b37      	ldr	r3, [pc, #220]	; (8007164 <xTaskIncrementTick+0x15c>)
 8007088:	f04f 32ff 	mov.w	r2, #4294967295
 800708c:	601a      	str	r2, [r3, #0]
					break;
 800708e:	e03f      	b.n	8007110 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007090:	4b31      	ldr	r3, [pc, #196]	; (8007158 <xTaskIncrementTick+0x150>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80070a0:	693a      	ldr	r2, [r7, #16]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d203      	bcs.n	80070b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80070a8:	4a2e      	ldr	r2, [pc, #184]	; (8007164 <xTaskIncrementTick+0x15c>)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80070ae:	e02f      	b.n	8007110 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	3304      	adds	r3, #4
 80070b4:	4618      	mov	r0, r3
 80070b6:	f7fe fea3 	bl	8005e00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d004      	beq.n	80070cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	3318      	adds	r3, #24
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7fe fe9a 	bl	8005e00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d0:	4b25      	ldr	r3, [pc, #148]	; (8007168 <xTaskIncrementTick+0x160>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d903      	bls.n	80070e0 <xTaskIncrementTick+0xd8>
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070dc:	4a22      	ldr	r2, [pc, #136]	; (8007168 <xTaskIncrementTick+0x160>)
 80070de:	6013      	str	r3, [r2, #0]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e4:	4613      	mov	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	4a1f      	ldr	r2, [pc, #124]	; (800716c <xTaskIncrementTick+0x164>)
 80070ee:	441a      	add	r2, r3
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	3304      	adds	r3, #4
 80070f4:	4619      	mov	r1, r3
 80070f6:	4610      	mov	r0, r2
 80070f8:	f7fe fe25 	bl	8005d46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007100:	4b1b      	ldr	r3, [pc, #108]	; (8007170 <xTaskIncrementTick+0x168>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007106:	429a      	cmp	r2, r3
 8007108:	d3b8      	bcc.n	800707c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800710a:	2301      	movs	r3, #1
 800710c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800710e:	e7b5      	b.n	800707c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007110:	4b17      	ldr	r3, [pc, #92]	; (8007170 <xTaskIncrementTick+0x168>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007116:	4915      	ldr	r1, [pc, #84]	; (800716c <xTaskIncrementTick+0x164>)
 8007118:	4613      	mov	r3, r2
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4413      	add	r3, r2
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	440b      	add	r3, r1
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d901      	bls.n	800712c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007128:	2301      	movs	r3, #1
 800712a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800712c:	4b11      	ldr	r3, [pc, #68]	; (8007174 <xTaskIncrementTick+0x16c>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d007      	beq.n	8007144 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007134:	2301      	movs	r3, #1
 8007136:	617b      	str	r3, [r7, #20]
 8007138:	e004      	b.n	8007144 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800713a:	4b0f      	ldr	r3, [pc, #60]	; (8007178 <xTaskIncrementTick+0x170>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	3301      	adds	r3, #1
 8007140:	4a0d      	ldr	r2, [pc, #52]	; (8007178 <xTaskIncrementTick+0x170>)
 8007142:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007144:	697b      	ldr	r3, [r7, #20]
}
 8007146:	4618      	mov	r0, r3
 8007148:	3718      	adds	r7, #24
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	20000be8 	.word	0x20000be8
 8007154:	20000bc4 	.word	0x20000bc4
 8007158:	20000b78 	.word	0x20000b78
 800715c:	20000b7c 	.word	0x20000b7c
 8007160:	20000bd8 	.word	0x20000bd8
 8007164:	20000be0 	.word	0x20000be0
 8007168:	20000bc8 	.word	0x20000bc8
 800716c:	200006f0 	.word	0x200006f0
 8007170:	200006ec 	.word	0x200006ec
 8007174:	20000bd4 	.word	0x20000bd4
 8007178:	20000bd0 	.word	0x20000bd0

0800717c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007182:	4b28      	ldr	r3, [pc, #160]	; (8007224 <vTaskSwitchContext+0xa8>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800718a:	4b27      	ldr	r3, [pc, #156]	; (8007228 <vTaskSwitchContext+0xac>)
 800718c:	2201      	movs	r2, #1
 800718e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007190:	e041      	b.n	8007216 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007192:	4b25      	ldr	r3, [pc, #148]	; (8007228 <vTaskSwitchContext+0xac>)
 8007194:	2200      	movs	r2, #0
 8007196:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007198:	4b24      	ldr	r3, [pc, #144]	; (800722c <vTaskSwitchContext+0xb0>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	60fb      	str	r3, [r7, #12]
 800719e:	e010      	b.n	80071c2 <vTaskSwitchContext+0x46>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10a      	bne.n	80071bc <vTaskSwitchContext+0x40>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	607b      	str	r3, [r7, #4]
}
 80071b8:	bf00      	nop
 80071ba:	e7fe      	b.n	80071ba <vTaskSwitchContext+0x3e>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	3b01      	subs	r3, #1
 80071c0:	60fb      	str	r3, [r7, #12]
 80071c2:	491b      	ldr	r1, [pc, #108]	; (8007230 <vTaskSwitchContext+0xb4>)
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	440b      	add	r3, r1
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d0e4      	beq.n	80071a0 <vTaskSwitchContext+0x24>
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	4613      	mov	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	4a13      	ldr	r2, [pc, #76]	; (8007230 <vTaskSwitchContext+0xb4>)
 80071e2:	4413      	add	r3, r2
 80071e4:	60bb      	str	r3, [r7, #8]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	685a      	ldr	r2, [r3, #4]
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	605a      	str	r2, [r3, #4]
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	685a      	ldr	r2, [r3, #4]
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	3308      	adds	r3, #8
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d104      	bne.n	8007206 <vTaskSwitchContext+0x8a>
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	685a      	ldr	r2, [r3, #4]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	605a      	str	r2, [r3, #4]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	4a09      	ldr	r2, [pc, #36]	; (8007234 <vTaskSwitchContext+0xb8>)
 800720e:	6013      	str	r3, [r2, #0]
 8007210:	4a06      	ldr	r2, [pc, #24]	; (800722c <vTaskSwitchContext+0xb0>)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6013      	str	r3, [r2, #0]
}
 8007216:	bf00      	nop
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	20000be8 	.word	0x20000be8
 8007228:	20000bd4 	.word	0x20000bd4
 800722c:	20000bc8 	.word	0x20000bc8
 8007230:	200006f0 	.word	0x200006f0
 8007234:	200006ec 	.word	0x200006ec

08007238 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d10a      	bne.n	800725e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	60fb      	str	r3, [r7, #12]
}
 800725a:	bf00      	nop
 800725c:	e7fe      	b.n	800725c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800725e:	4b07      	ldr	r3, [pc, #28]	; (800727c <vTaskPlaceOnEventList+0x44>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3318      	adds	r3, #24
 8007264:	4619      	mov	r1, r3
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f7fe fd91 	bl	8005d8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800726c:	2101      	movs	r1, #1
 800726e:	6838      	ldr	r0, [r7, #0]
 8007270:	f000 fa7c 	bl	800776c <prvAddCurrentTaskToDelayedList>
}
 8007274:	bf00      	nop
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	200006ec 	.word	0x200006ec

08007280 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d10a      	bne.n	80072a8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007296:	f383 8811 	msr	BASEPRI, r3
 800729a:	f3bf 8f6f 	isb	sy
 800729e:	f3bf 8f4f 	dsb	sy
 80072a2:	617b      	str	r3, [r7, #20]
}
 80072a4:	bf00      	nop
 80072a6:	e7fe      	b.n	80072a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072a8:	4b0a      	ldr	r3, [pc, #40]	; (80072d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	3318      	adds	r3, #24
 80072ae:	4619      	mov	r1, r3
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f7fe fd48 	bl	8005d46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d002      	beq.n	80072c2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80072bc:	f04f 33ff 	mov.w	r3, #4294967295
 80072c0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80072c2:	6879      	ldr	r1, [r7, #4]
 80072c4:	68b8      	ldr	r0, [r7, #8]
 80072c6:	f000 fa51 	bl	800776c <prvAddCurrentTaskToDelayedList>
	}
 80072ca:	bf00      	nop
 80072cc:	3718      	adds	r7, #24
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	200006ec 	.word	0x200006ec

080072d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d10a      	bne.n	8007304 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80072ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f2:	f383 8811 	msr	BASEPRI, r3
 80072f6:	f3bf 8f6f 	isb	sy
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	60fb      	str	r3, [r7, #12]
}
 8007300:	bf00      	nop
 8007302:	e7fe      	b.n	8007302 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	3318      	adds	r3, #24
 8007308:	4618      	mov	r0, r3
 800730a:	f7fe fd79 	bl	8005e00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800730e:	4b1e      	ldr	r3, [pc, #120]	; (8007388 <xTaskRemoveFromEventList+0xb0>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d11d      	bne.n	8007352 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	3304      	adds	r3, #4
 800731a:	4618      	mov	r0, r3
 800731c:	f7fe fd70 	bl	8005e00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007324:	4b19      	ldr	r3, [pc, #100]	; (800738c <xTaskRemoveFromEventList+0xb4>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	429a      	cmp	r2, r3
 800732a:	d903      	bls.n	8007334 <xTaskRemoveFromEventList+0x5c>
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007330:	4a16      	ldr	r2, [pc, #88]	; (800738c <xTaskRemoveFromEventList+0xb4>)
 8007332:	6013      	str	r3, [r2, #0]
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007338:	4613      	mov	r3, r2
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	4a13      	ldr	r2, [pc, #76]	; (8007390 <xTaskRemoveFromEventList+0xb8>)
 8007342:	441a      	add	r2, r3
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	3304      	adds	r3, #4
 8007348:	4619      	mov	r1, r3
 800734a:	4610      	mov	r0, r2
 800734c:	f7fe fcfb 	bl	8005d46 <vListInsertEnd>
 8007350:	e005      	b.n	800735e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	3318      	adds	r3, #24
 8007356:	4619      	mov	r1, r3
 8007358:	480e      	ldr	r0, [pc, #56]	; (8007394 <xTaskRemoveFromEventList+0xbc>)
 800735a:	f7fe fcf4 	bl	8005d46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007362:	4b0d      	ldr	r3, [pc, #52]	; (8007398 <xTaskRemoveFromEventList+0xc0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007368:	429a      	cmp	r2, r3
 800736a:	d905      	bls.n	8007378 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800736c:	2301      	movs	r3, #1
 800736e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007370:	4b0a      	ldr	r3, [pc, #40]	; (800739c <xTaskRemoveFromEventList+0xc4>)
 8007372:	2201      	movs	r2, #1
 8007374:	601a      	str	r2, [r3, #0]
 8007376:	e001      	b.n	800737c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007378:	2300      	movs	r3, #0
 800737a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800737c:	697b      	ldr	r3, [r7, #20]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3718      	adds	r7, #24
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	20000be8 	.word	0x20000be8
 800738c:	20000bc8 	.word	0x20000bc8
 8007390:	200006f0 	.word	0x200006f0
 8007394:	20000b80 	.word	0x20000b80
 8007398:	200006ec 	.word	0x200006ec
 800739c:	20000bd4 	.word	0x20000bd4

080073a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80073a8:	4b06      	ldr	r3, [pc, #24]	; (80073c4 <vTaskInternalSetTimeOutState+0x24>)
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80073b0:	4b05      	ldr	r3, [pc, #20]	; (80073c8 <vTaskInternalSetTimeOutState+0x28>)
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	605a      	str	r2, [r3, #4]
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr
 80073c4:	20000bd8 	.word	0x20000bd8
 80073c8:	20000bc4 	.word	0x20000bc4

080073cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b088      	sub	sp, #32
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10a      	bne.n	80073f2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80073dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e0:	f383 8811 	msr	BASEPRI, r3
 80073e4:	f3bf 8f6f 	isb	sy
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	613b      	str	r3, [r7, #16]
}
 80073ee:	bf00      	nop
 80073f0:	e7fe      	b.n	80073f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80073f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fc:	f383 8811 	msr	BASEPRI, r3
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	60fb      	str	r3, [r7, #12]
}
 800740a:	bf00      	nop
 800740c:	e7fe      	b.n	800740c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800740e:	f000 fe79 	bl	8008104 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007412:	4b1d      	ldr	r3, [pc, #116]	; (8007488 <xTaskCheckForTimeOut+0xbc>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	69ba      	ldr	r2, [r7, #24]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800742a:	d102      	bne.n	8007432 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800742c:	2300      	movs	r3, #0
 800742e:	61fb      	str	r3, [r7, #28]
 8007430:	e023      	b.n	800747a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	4b15      	ldr	r3, [pc, #84]	; (800748c <xTaskCheckForTimeOut+0xc0>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	429a      	cmp	r2, r3
 800743c:	d007      	beq.n	800744e <xTaskCheckForTimeOut+0x82>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	429a      	cmp	r2, r3
 8007446:	d302      	bcc.n	800744e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007448:	2301      	movs	r3, #1
 800744a:	61fb      	str	r3, [r7, #28]
 800744c:	e015      	b.n	800747a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	697a      	ldr	r2, [r7, #20]
 8007454:	429a      	cmp	r2, r3
 8007456:	d20b      	bcs.n	8007470 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	1ad2      	subs	r2, r2, r3
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f7ff ff9b 	bl	80073a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800746a:	2300      	movs	r3, #0
 800746c:	61fb      	str	r3, [r7, #28]
 800746e:	e004      	b.n	800747a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	2200      	movs	r2, #0
 8007474:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007476:	2301      	movs	r3, #1
 8007478:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800747a:	f000 fe73 	bl	8008164 <vPortExitCritical>

	return xReturn;
 800747e:	69fb      	ldr	r3, [r7, #28]
}
 8007480:	4618      	mov	r0, r3
 8007482:	3720      	adds	r7, #32
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	20000bc4 	.word	0x20000bc4
 800748c:	20000bd8 	.word	0x20000bd8

08007490 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007490:	b480      	push	{r7}
 8007492:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007494:	4b03      	ldr	r3, [pc, #12]	; (80074a4 <vTaskMissedYield+0x14>)
 8007496:	2201      	movs	r2, #1
 8007498:	601a      	str	r2, [r3, #0]
}
 800749a:	bf00      	nop
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr
 80074a4:	20000bd4 	.word	0x20000bd4

080074a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80074b0:	f000 f852 	bl	8007558 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80074b4:	4b06      	ldr	r3, [pc, #24]	; (80074d0 <prvIdleTask+0x28>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d9f9      	bls.n	80074b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80074bc:	4b05      	ldr	r3, [pc, #20]	; (80074d4 <prvIdleTask+0x2c>)
 80074be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074c2:	601a      	str	r2, [r3, #0]
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80074cc:	e7f0      	b.n	80074b0 <prvIdleTask+0x8>
 80074ce:	bf00      	nop
 80074d0:	200006f0 	.word	0x200006f0
 80074d4:	e000ed04 	.word	0xe000ed04

080074d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074de:	2300      	movs	r3, #0
 80074e0:	607b      	str	r3, [r7, #4]
 80074e2:	e00c      	b.n	80074fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	4613      	mov	r3, r2
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	4413      	add	r3, r2
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	4a12      	ldr	r2, [pc, #72]	; (8007538 <prvInitialiseTaskLists+0x60>)
 80074f0:	4413      	add	r3, r2
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7fe fbfa 	bl	8005cec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	3301      	adds	r3, #1
 80074fc:	607b      	str	r3, [r7, #4]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2b37      	cmp	r3, #55	; 0x37
 8007502:	d9ef      	bls.n	80074e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007504:	480d      	ldr	r0, [pc, #52]	; (800753c <prvInitialiseTaskLists+0x64>)
 8007506:	f7fe fbf1 	bl	8005cec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800750a:	480d      	ldr	r0, [pc, #52]	; (8007540 <prvInitialiseTaskLists+0x68>)
 800750c:	f7fe fbee 	bl	8005cec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007510:	480c      	ldr	r0, [pc, #48]	; (8007544 <prvInitialiseTaskLists+0x6c>)
 8007512:	f7fe fbeb 	bl	8005cec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007516:	480c      	ldr	r0, [pc, #48]	; (8007548 <prvInitialiseTaskLists+0x70>)
 8007518:	f7fe fbe8 	bl	8005cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800751c:	480b      	ldr	r0, [pc, #44]	; (800754c <prvInitialiseTaskLists+0x74>)
 800751e:	f7fe fbe5 	bl	8005cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007522:	4b0b      	ldr	r3, [pc, #44]	; (8007550 <prvInitialiseTaskLists+0x78>)
 8007524:	4a05      	ldr	r2, [pc, #20]	; (800753c <prvInitialiseTaskLists+0x64>)
 8007526:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007528:	4b0a      	ldr	r3, [pc, #40]	; (8007554 <prvInitialiseTaskLists+0x7c>)
 800752a:	4a05      	ldr	r2, [pc, #20]	; (8007540 <prvInitialiseTaskLists+0x68>)
 800752c:	601a      	str	r2, [r3, #0]
}
 800752e:	bf00      	nop
 8007530:	3708      	adds	r7, #8
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	200006f0 	.word	0x200006f0
 800753c:	20000b50 	.word	0x20000b50
 8007540:	20000b64 	.word	0x20000b64
 8007544:	20000b80 	.word	0x20000b80
 8007548:	20000b94 	.word	0x20000b94
 800754c:	20000bac 	.word	0x20000bac
 8007550:	20000b78 	.word	0x20000b78
 8007554:	20000b7c 	.word	0x20000b7c

08007558 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800755e:	e019      	b.n	8007594 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007560:	f000 fdd0 	bl	8008104 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007564:	4b10      	ldr	r3, [pc, #64]	; (80075a8 <prvCheckTasksWaitingTermination+0x50>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	3304      	adds	r3, #4
 8007570:	4618      	mov	r0, r3
 8007572:	f7fe fc45 	bl	8005e00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007576:	4b0d      	ldr	r3, [pc, #52]	; (80075ac <prvCheckTasksWaitingTermination+0x54>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	3b01      	subs	r3, #1
 800757c:	4a0b      	ldr	r2, [pc, #44]	; (80075ac <prvCheckTasksWaitingTermination+0x54>)
 800757e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007580:	4b0b      	ldr	r3, [pc, #44]	; (80075b0 <prvCheckTasksWaitingTermination+0x58>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3b01      	subs	r3, #1
 8007586:	4a0a      	ldr	r2, [pc, #40]	; (80075b0 <prvCheckTasksWaitingTermination+0x58>)
 8007588:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800758a:	f000 fdeb 	bl	8008164 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f810 	bl	80075b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007594:	4b06      	ldr	r3, [pc, #24]	; (80075b0 <prvCheckTasksWaitingTermination+0x58>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1e1      	bne.n	8007560 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800759c:	bf00      	nop
 800759e:	bf00      	nop
 80075a0:	3708      	adds	r7, #8
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	20000b94 	.word	0x20000b94
 80075ac:	20000bc0 	.word	0x20000bc0
 80075b0:	20000ba8 	.word	0x20000ba8

080075b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d108      	bne.n	80075d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 ff88 	bl	80084e0 <vPortFree>
				vPortFree( pxTCB );
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 ff85 	bl	80084e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80075d6:	e018      	b.n	800760a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d103      	bne.n	80075ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 ff7c 	bl	80084e0 <vPortFree>
	}
 80075e8:	e00f      	b.n	800760a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	d00a      	beq.n	800760a <prvDeleteTCB+0x56>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	60fb      	str	r3, [r7, #12]
}
 8007606:	bf00      	nop
 8007608:	e7fe      	b.n	8007608 <prvDeleteTCB+0x54>
	}
 800760a:	bf00      	nop
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
	...

08007614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800761a:	4b0c      	ldr	r3, [pc, #48]	; (800764c <prvResetNextTaskUnblockTime+0x38>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d104      	bne.n	800762e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007624:	4b0a      	ldr	r3, [pc, #40]	; (8007650 <prvResetNextTaskUnblockTime+0x3c>)
 8007626:	f04f 32ff 	mov.w	r2, #4294967295
 800762a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800762c:	e008      	b.n	8007640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800762e:	4b07      	ldr	r3, [pc, #28]	; (800764c <prvResetNextTaskUnblockTime+0x38>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	4a04      	ldr	r2, [pc, #16]	; (8007650 <prvResetNextTaskUnblockTime+0x3c>)
 800763e:	6013      	str	r3, [r2, #0]
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	20000b78 	.word	0x20000b78
 8007650:	20000be0 	.word	0x20000be0

08007654 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800765a:	4b0b      	ldr	r3, [pc, #44]	; (8007688 <xTaskGetSchedulerState+0x34>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d102      	bne.n	8007668 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007662:	2301      	movs	r3, #1
 8007664:	607b      	str	r3, [r7, #4]
 8007666:	e008      	b.n	800767a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007668:	4b08      	ldr	r3, [pc, #32]	; (800768c <xTaskGetSchedulerState+0x38>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d102      	bne.n	8007676 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007670:	2302      	movs	r3, #2
 8007672:	607b      	str	r3, [r7, #4]
 8007674:	e001      	b.n	800767a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007676:	2300      	movs	r3, #0
 8007678:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800767a:	687b      	ldr	r3, [r7, #4]
	}
 800767c:	4618      	mov	r0, r3
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr
 8007688:	20000bcc 	.word	0x20000bcc
 800768c:	20000be8 	.word	0x20000be8

08007690 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007690:	b580      	push	{r7, lr}
 8007692:	b086      	sub	sp, #24
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800769c:	2300      	movs	r3, #0
 800769e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d056      	beq.n	8007754 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80076a6:	4b2e      	ldr	r3, [pc, #184]	; (8007760 <xTaskPriorityDisinherit+0xd0>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d00a      	beq.n	80076c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80076b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b4:	f383 8811 	msr	BASEPRI, r3
 80076b8:	f3bf 8f6f 	isb	sy
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	60fb      	str	r3, [r7, #12]
}
 80076c2:	bf00      	nop
 80076c4:	e7fe      	b.n	80076c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10a      	bne.n	80076e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80076ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	60bb      	str	r3, [r7, #8]
}
 80076e0:	bf00      	nop
 80076e2:	e7fe      	b.n	80076e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076e8:	1e5a      	subs	r2, r3, #1
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d02c      	beq.n	8007754 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d128      	bne.n	8007754 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	3304      	adds	r3, #4
 8007706:	4618      	mov	r0, r3
 8007708:	f7fe fb7a 	bl	8005e00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007718:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007724:	4b0f      	ldr	r3, [pc, #60]	; (8007764 <xTaskPriorityDisinherit+0xd4>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	429a      	cmp	r2, r3
 800772a:	d903      	bls.n	8007734 <xTaskPriorityDisinherit+0xa4>
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007730:	4a0c      	ldr	r2, [pc, #48]	; (8007764 <xTaskPriorityDisinherit+0xd4>)
 8007732:	6013      	str	r3, [r2, #0]
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007738:	4613      	mov	r3, r2
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	4413      	add	r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4a09      	ldr	r2, [pc, #36]	; (8007768 <xTaskPriorityDisinherit+0xd8>)
 8007742:	441a      	add	r2, r3
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	3304      	adds	r3, #4
 8007748:	4619      	mov	r1, r3
 800774a:	4610      	mov	r0, r2
 800774c:	f7fe fafb 	bl	8005d46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007750:	2301      	movs	r3, #1
 8007752:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007754:	697b      	ldr	r3, [r7, #20]
	}
 8007756:	4618      	mov	r0, r3
 8007758:	3718      	adds	r7, #24
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	200006ec 	.word	0x200006ec
 8007764:	20000bc8 	.word	0x20000bc8
 8007768:	200006f0 	.word	0x200006f0

0800776c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007776:	4b21      	ldr	r3, [pc, #132]	; (80077fc <prvAddCurrentTaskToDelayedList+0x90>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800777c:	4b20      	ldr	r3, [pc, #128]	; (8007800 <prvAddCurrentTaskToDelayedList+0x94>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3304      	adds	r3, #4
 8007782:	4618      	mov	r0, r3
 8007784:	f7fe fb3c 	bl	8005e00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800778e:	d10a      	bne.n	80077a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d007      	beq.n	80077a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007796:	4b1a      	ldr	r3, [pc, #104]	; (8007800 <prvAddCurrentTaskToDelayedList+0x94>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3304      	adds	r3, #4
 800779c:	4619      	mov	r1, r3
 800779e:	4819      	ldr	r0, [pc, #100]	; (8007804 <prvAddCurrentTaskToDelayedList+0x98>)
 80077a0:	f7fe fad1 	bl	8005d46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80077a4:	e026      	b.n	80077f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4413      	add	r3, r2
 80077ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80077ae:	4b14      	ldr	r3, [pc, #80]	; (8007800 <prvAddCurrentTaskToDelayedList+0x94>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68ba      	ldr	r2, [r7, #8]
 80077b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d209      	bcs.n	80077d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077be:	4b12      	ldr	r3, [pc, #72]	; (8007808 <prvAddCurrentTaskToDelayedList+0x9c>)
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	4b0f      	ldr	r3, [pc, #60]	; (8007800 <prvAddCurrentTaskToDelayedList+0x94>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3304      	adds	r3, #4
 80077c8:	4619      	mov	r1, r3
 80077ca:	4610      	mov	r0, r2
 80077cc:	f7fe fadf 	bl	8005d8e <vListInsert>
}
 80077d0:	e010      	b.n	80077f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077d2:	4b0e      	ldr	r3, [pc, #56]	; (800780c <prvAddCurrentTaskToDelayedList+0xa0>)
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	4b0a      	ldr	r3, [pc, #40]	; (8007800 <prvAddCurrentTaskToDelayedList+0x94>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3304      	adds	r3, #4
 80077dc:	4619      	mov	r1, r3
 80077de:	4610      	mov	r0, r2
 80077e0:	f7fe fad5 	bl	8005d8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80077e4:	4b0a      	ldr	r3, [pc, #40]	; (8007810 <prvAddCurrentTaskToDelayedList+0xa4>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d202      	bcs.n	80077f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80077ee:	4a08      	ldr	r2, [pc, #32]	; (8007810 <prvAddCurrentTaskToDelayedList+0xa4>)
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	6013      	str	r3, [r2, #0]
}
 80077f4:	bf00      	nop
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	20000bc4 	.word	0x20000bc4
 8007800:	200006ec 	.word	0x200006ec
 8007804:	20000bac 	.word	0x20000bac
 8007808:	20000b7c 	.word	0x20000b7c
 800780c:	20000b78 	.word	0x20000b78
 8007810:	20000be0 	.word	0x20000be0

08007814 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b08a      	sub	sp, #40	; 0x28
 8007818:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800781a:	2300      	movs	r3, #0
 800781c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800781e:	f000 fb07 	bl	8007e30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007822:	4b1c      	ldr	r3, [pc, #112]	; (8007894 <xTimerCreateTimerTask+0x80>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d021      	beq.n	800786e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800782a:	2300      	movs	r3, #0
 800782c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800782e:	2300      	movs	r3, #0
 8007830:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007832:	1d3a      	adds	r2, r7, #4
 8007834:	f107 0108 	add.w	r1, r7, #8
 8007838:	f107 030c 	add.w	r3, r7, #12
 800783c:	4618      	mov	r0, r3
 800783e:	f7fe fa3b 	bl	8005cb8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007842:	6879      	ldr	r1, [r7, #4]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	9202      	str	r2, [sp, #8]
 800784a:	9301      	str	r3, [sp, #4]
 800784c:	2302      	movs	r3, #2
 800784e:	9300      	str	r3, [sp, #0]
 8007850:	2300      	movs	r3, #0
 8007852:	460a      	mov	r2, r1
 8007854:	4910      	ldr	r1, [pc, #64]	; (8007898 <xTimerCreateTimerTask+0x84>)
 8007856:	4811      	ldr	r0, [pc, #68]	; (800789c <xTimerCreateTimerTask+0x88>)
 8007858:	f7ff f8de 	bl	8006a18 <xTaskCreateStatic>
 800785c:	4603      	mov	r3, r0
 800785e:	4a10      	ldr	r2, [pc, #64]	; (80078a0 <xTimerCreateTimerTask+0x8c>)
 8007860:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007862:	4b0f      	ldr	r3, [pc, #60]	; (80078a0 <xTimerCreateTimerTask+0x8c>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d001      	beq.n	800786e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800786a:	2301      	movs	r3, #1
 800786c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d10a      	bne.n	800788a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007878:	f383 8811 	msr	BASEPRI, r3
 800787c:	f3bf 8f6f 	isb	sy
 8007880:	f3bf 8f4f 	dsb	sy
 8007884:	613b      	str	r3, [r7, #16]
}
 8007886:	bf00      	nop
 8007888:	e7fe      	b.n	8007888 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800788a:	697b      	ldr	r3, [r7, #20]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3718      	adds	r7, #24
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	20000c1c 	.word	0x20000c1c
 8007898:	08008824 	.word	0x08008824
 800789c:	080079d9 	.word	0x080079d9
 80078a0:	20000c20 	.word	0x20000c20

080078a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b08a      	sub	sp, #40	; 0x28
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
 80078b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80078b2:	2300      	movs	r3, #0
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10a      	bne.n	80078d2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	623b      	str	r3, [r7, #32]
}
 80078ce:	bf00      	nop
 80078d0:	e7fe      	b.n	80078d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80078d2:	4b1a      	ldr	r3, [pc, #104]	; (800793c <xTimerGenericCommand+0x98>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d02a      	beq.n	8007930 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	2b05      	cmp	r3, #5
 80078ea:	dc18      	bgt.n	800791e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80078ec:	f7ff feb2 	bl	8007654 <xTaskGetSchedulerState>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b02      	cmp	r3, #2
 80078f4:	d109      	bne.n	800790a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80078f6:	4b11      	ldr	r3, [pc, #68]	; (800793c <xTimerGenericCommand+0x98>)
 80078f8:	6818      	ldr	r0, [r3, #0]
 80078fa:	f107 0110 	add.w	r1, r7, #16
 80078fe:	2300      	movs	r3, #0
 8007900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007902:	f7fe fbe5 	bl	80060d0 <xQueueGenericSend>
 8007906:	6278      	str	r0, [r7, #36]	; 0x24
 8007908:	e012      	b.n	8007930 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800790a:	4b0c      	ldr	r3, [pc, #48]	; (800793c <xTimerGenericCommand+0x98>)
 800790c:	6818      	ldr	r0, [r3, #0]
 800790e:	f107 0110 	add.w	r1, r7, #16
 8007912:	2300      	movs	r3, #0
 8007914:	2200      	movs	r2, #0
 8007916:	f7fe fbdb 	bl	80060d0 <xQueueGenericSend>
 800791a:	6278      	str	r0, [r7, #36]	; 0x24
 800791c:	e008      	b.n	8007930 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800791e:	4b07      	ldr	r3, [pc, #28]	; (800793c <xTimerGenericCommand+0x98>)
 8007920:	6818      	ldr	r0, [r3, #0]
 8007922:	f107 0110 	add.w	r1, r7, #16
 8007926:	2300      	movs	r3, #0
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	f7fe fccf 	bl	80062cc <xQueueGenericSendFromISR>
 800792e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007932:	4618      	mov	r0, r3
 8007934:	3728      	adds	r7, #40	; 0x28
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	20000c1c 	.word	0x20000c1c

08007940 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b088      	sub	sp, #32
 8007944:	af02      	add	r7, sp, #8
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800794a:	4b22      	ldr	r3, [pc, #136]	; (80079d4 <prvProcessExpiredTimer+0x94>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	3304      	adds	r3, #4
 8007958:	4618      	mov	r0, r3
 800795a:	f7fe fa51 	bl	8005e00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007964:	f003 0304 	and.w	r3, r3, #4
 8007968:	2b00      	cmp	r3, #0
 800796a:	d022      	beq.n	80079b2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	699a      	ldr	r2, [r3, #24]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	18d1      	adds	r1, r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	683a      	ldr	r2, [r7, #0]
 8007978:	6978      	ldr	r0, [r7, #20]
 800797a:	f000 f8d1 	bl	8007b20 <prvInsertTimerInActiveList>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d01f      	beq.n	80079c4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007984:	2300      	movs	r3, #0
 8007986:	9300      	str	r3, [sp, #0]
 8007988:	2300      	movs	r3, #0
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	2100      	movs	r1, #0
 800798e:	6978      	ldr	r0, [r7, #20]
 8007990:	f7ff ff88 	bl	80078a4 <xTimerGenericCommand>
 8007994:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d113      	bne.n	80079c4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	60fb      	str	r3, [r7, #12]
}
 80079ae:	bf00      	nop
 80079b0:	e7fe      	b.n	80079b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80079b8:	f023 0301 	bic.w	r3, r3, #1
 80079bc:	b2da      	uxtb	r2, r3
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	6978      	ldr	r0, [r7, #20]
 80079ca:	4798      	blx	r3
}
 80079cc:	bf00      	nop
 80079ce:	3718      	adds	r7, #24
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	20000c14 	.word	0x20000c14

080079d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079e0:	f107 0308 	add.w	r3, r7, #8
 80079e4:	4618      	mov	r0, r3
 80079e6:	f000 f857 	bl	8007a98 <prvGetNextExpireTime>
 80079ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4619      	mov	r1, r3
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f000 f803 	bl	80079fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80079f6:	f000 f8d5 	bl	8007ba4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079fa:	e7f1      	b.n	80079e0 <prvTimerTask+0x8>

080079fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007a06:	f7ff fa43 	bl	8006e90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a0a:	f107 0308 	add.w	r3, r7, #8
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f000 f866 	bl	8007ae0 <prvSampleTimeNow>
 8007a14:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d130      	bne.n	8007a7e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10a      	bne.n	8007a38 <prvProcessTimerOrBlockTask+0x3c>
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d806      	bhi.n	8007a38 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007a2a:	f7ff fa3f 	bl	8006eac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007a2e:	68f9      	ldr	r1, [r7, #12]
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7ff ff85 	bl	8007940 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007a36:	e024      	b.n	8007a82 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d008      	beq.n	8007a50 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007a3e:	4b13      	ldr	r3, [pc, #76]	; (8007a8c <prvProcessTimerOrBlockTask+0x90>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <prvProcessTimerOrBlockTask+0x50>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e000      	b.n	8007a4e <prvProcessTimerOrBlockTask+0x52>
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007a50:	4b0f      	ldr	r3, [pc, #60]	; (8007a90 <prvProcessTimerOrBlockTask+0x94>)
 8007a52:	6818      	ldr	r0, [r3, #0]
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	f7fe ffa7 	bl	80069b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007a62:	f7ff fa23 	bl	8006eac <xTaskResumeAll>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d10a      	bne.n	8007a82 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007a6c:	4b09      	ldr	r3, [pc, #36]	; (8007a94 <prvProcessTimerOrBlockTask+0x98>)
 8007a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	f3bf 8f6f 	isb	sy
}
 8007a7c:	e001      	b.n	8007a82 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007a7e:	f7ff fa15 	bl	8006eac <xTaskResumeAll>
}
 8007a82:	bf00      	nop
 8007a84:	3710      	adds	r7, #16
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20000c18 	.word	0x20000c18
 8007a90:	20000c1c 	.word	0x20000c1c
 8007a94:	e000ed04 	.word	0xe000ed04

08007a98 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007aa0:	4b0e      	ldr	r3, [pc, #56]	; (8007adc <prvGetNextExpireTime+0x44>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <prvGetNextExpireTime+0x16>
 8007aaa:	2201      	movs	r2, #1
 8007aac:	e000      	b.n	8007ab0 <prvGetNextExpireTime+0x18>
 8007aae:	2200      	movs	r2, #0
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d105      	bne.n	8007ac8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007abc:	4b07      	ldr	r3, [pc, #28]	; (8007adc <prvGetNextExpireTime+0x44>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	e001      	b.n	8007acc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007acc:	68fb      	ldr	r3, [r7, #12]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3714      	adds	r7, #20
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	20000c14 	.word	0x20000c14

08007ae0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007ae8:	f7ff fa7e 	bl	8006fe8 <xTaskGetTickCount>
 8007aec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007aee:	4b0b      	ldr	r3, [pc, #44]	; (8007b1c <prvSampleTimeNow+0x3c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d205      	bcs.n	8007b04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007af8:	f000 f936 	bl	8007d68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	e002      	b.n	8007b0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007b0a:	4a04      	ldr	r2, [pc, #16]	; (8007b1c <prvSampleTimeNow+0x3c>)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007b10:	68fb      	ldr	r3, [r7, #12]
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3710      	adds	r7, #16
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	20000c24 	.word	0x20000c24

08007b20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007b3e:	68ba      	ldr	r2, [r7, #8]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d812      	bhi.n	8007b6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	1ad2      	subs	r2, r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d302      	bcc.n	8007b5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007b54:	2301      	movs	r3, #1
 8007b56:	617b      	str	r3, [r7, #20]
 8007b58:	e01b      	b.n	8007b92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007b5a:	4b10      	ldr	r3, [pc, #64]	; (8007b9c <prvInsertTimerInActiveList+0x7c>)
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	3304      	adds	r3, #4
 8007b62:	4619      	mov	r1, r3
 8007b64:	4610      	mov	r0, r2
 8007b66:	f7fe f912 	bl	8005d8e <vListInsert>
 8007b6a:	e012      	b.n	8007b92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d206      	bcs.n	8007b82 <prvInsertTimerInActiveList+0x62>
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d302      	bcc.n	8007b82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	617b      	str	r3, [r7, #20]
 8007b80:	e007      	b.n	8007b92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b82:	4b07      	ldr	r3, [pc, #28]	; (8007ba0 <prvInsertTimerInActiveList+0x80>)
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	3304      	adds	r3, #4
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	4610      	mov	r0, r2
 8007b8e:	f7fe f8fe 	bl	8005d8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007b92:	697b      	ldr	r3, [r7, #20]
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3718      	adds	r7, #24
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	20000c18 	.word	0x20000c18
 8007ba0:	20000c14 	.word	0x20000c14

08007ba4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b08e      	sub	sp, #56	; 0x38
 8007ba8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007baa:	e0ca      	b.n	8007d42 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	da18      	bge.n	8007be4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007bb2:	1d3b      	adds	r3, r7, #4
 8007bb4:	3304      	adds	r3, #4
 8007bb6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10a      	bne.n	8007bd4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc2:	f383 8811 	msr	BASEPRI, r3
 8007bc6:	f3bf 8f6f 	isb	sy
 8007bca:	f3bf 8f4f 	dsb	sy
 8007bce:	61fb      	str	r3, [r7, #28]
}
 8007bd0:	bf00      	nop
 8007bd2:	e7fe      	b.n	8007bd2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bda:	6850      	ldr	r0, [r2, #4]
 8007bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bde:	6892      	ldr	r2, [r2, #8]
 8007be0:	4611      	mov	r1, r2
 8007be2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f2c0 80aa 	blt.w	8007d40 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d004      	beq.n	8007c02 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bfa:	3304      	adds	r3, #4
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7fe f8ff 	bl	8005e00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007c02:	463b      	mov	r3, r7
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7ff ff6b 	bl	8007ae0 <prvSampleTimeNow>
 8007c0a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2b09      	cmp	r3, #9
 8007c10:	f200 8097 	bhi.w	8007d42 <prvProcessReceivedCommands+0x19e>
 8007c14:	a201      	add	r2, pc, #4	; (adr r2, 8007c1c <prvProcessReceivedCommands+0x78>)
 8007c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c1a:	bf00      	nop
 8007c1c:	08007c45 	.word	0x08007c45
 8007c20:	08007c45 	.word	0x08007c45
 8007c24:	08007c45 	.word	0x08007c45
 8007c28:	08007cb9 	.word	0x08007cb9
 8007c2c:	08007ccd 	.word	0x08007ccd
 8007c30:	08007d17 	.word	0x08007d17
 8007c34:	08007c45 	.word	0x08007c45
 8007c38:	08007c45 	.word	0x08007c45
 8007c3c:	08007cb9 	.word	0x08007cb9
 8007c40:	08007ccd 	.word	0x08007ccd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c4a:	f043 0301 	orr.w	r3, r3, #1
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c5a:	699b      	ldr	r3, [r3, #24]
 8007c5c:	18d1      	adds	r1, r2, r3
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c64:	f7ff ff5c 	bl	8007b20 <prvInsertTimerInActiveList>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d069      	beq.n	8007d42 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c74:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c7c:	f003 0304 	and.w	r3, r3, #4
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d05e      	beq.n	8007d42 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	441a      	add	r2, r3
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	2300      	movs	r3, #0
 8007c92:	2100      	movs	r1, #0
 8007c94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c96:	f7ff fe05 	bl	80078a4 <xTimerGenericCommand>
 8007c9a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d14f      	bne.n	8007d42 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca6:	f383 8811 	msr	BASEPRI, r3
 8007caa:	f3bf 8f6f 	isb	sy
 8007cae:	f3bf 8f4f 	dsb	sy
 8007cb2:	61bb      	str	r3, [r7, #24]
}
 8007cb4:	bf00      	nop
 8007cb6:	e7fe      	b.n	8007cb6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cbe:	f023 0301 	bic.w	r3, r3, #1
 8007cc2:	b2da      	uxtb	r2, r3
 8007cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007cca:	e03a      	b.n	8007d42 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cd2:	f043 0301 	orr.w	r3, r3, #1
 8007cd6:	b2da      	uxtb	r2, r3
 8007cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce6:	699b      	ldr	r3, [r3, #24]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10a      	bne.n	8007d02 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	617b      	str	r3, [r7, #20]
}
 8007cfe:	bf00      	nop
 8007d00:	e7fe      	b.n	8007d00 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d04:	699a      	ldr	r2, [r3, #24]
 8007d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d08:	18d1      	adds	r1, r2, r3
 8007d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d10:	f7ff ff06 	bl	8007b20 <prvInsertTimerInActiveList>
					break;
 8007d14:	e015      	b.n	8007d42 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d1c:	f003 0302 	and.w	r3, r3, #2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d103      	bne.n	8007d2c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d26:	f000 fbdb 	bl	80084e0 <vPortFree>
 8007d2a:	e00a      	b.n	8007d42 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d32:	f023 0301 	bic.w	r3, r3, #1
 8007d36:	b2da      	uxtb	r2, r3
 8007d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007d3e:	e000      	b.n	8007d42 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007d40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d42:	4b08      	ldr	r3, [pc, #32]	; (8007d64 <prvProcessReceivedCommands+0x1c0>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	1d39      	adds	r1, r7, #4
 8007d48:	2200      	movs	r2, #0
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7fe fb5a 	bl	8006404 <xQueueReceive>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f47f af2a 	bne.w	8007bac <prvProcessReceivedCommands+0x8>
	}
}
 8007d58:	bf00      	nop
 8007d5a:	bf00      	nop
 8007d5c:	3730      	adds	r7, #48	; 0x30
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	20000c1c 	.word	0x20000c1c

08007d68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b088      	sub	sp, #32
 8007d6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d6e:	e048      	b.n	8007e02 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d70:	4b2d      	ldr	r3, [pc, #180]	; (8007e28 <prvSwitchTimerLists+0xc0>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d7a:	4b2b      	ldr	r3, [pc, #172]	; (8007e28 <prvSwitchTimerLists+0xc0>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	3304      	adds	r3, #4
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7fe f839 	bl	8005e00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d9c:	f003 0304 	and.w	r3, r3, #4
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d02e      	beq.n	8007e02 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	693a      	ldr	r2, [r7, #16]
 8007daa:	4413      	add	r3, r2
 8007dac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d90e      	bls.n	8007dd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	68ba      	ldr	r2, [r7, #8]
 8007dba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007dc2:	4b19      	ldr	r3, [pc, #100]	; (8007e28 <prvSwitchTimerLists+0xc0>)
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	3304      	adds	r3, #4
 8007dca:	4619      	mov	r1, r3
 8007dcc:	4610      	mov	r0, r2
 8007dce:	f7fd ffde 	bl	8005d8e <vListInsert>
 8007dd2:	e016      	b.n	8007e02 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	2300      	movs	r3, #0
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	2100      	movs	r1, #0
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f7ff fd60 	bl	80078a4 <xTimerGenericCommand>
 8007de4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10a      	bne.n	8007e02 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df0:	f383 8811 	msr	BASEPRI, r3
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	603b      	str	r3, [r7, #0]
}
 8007dfe:	bf00      	nop
 8007e00:	e7fe      	b.n	8007e00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e02:	4b09      	ldr	r3, [pc, #36]	; (8007e28 <prvSwitchTimerLists+0xc0>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1b1      	bne.n	8007d70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007e0c:	4b06      	ldr	r3, [pc, #24]	; (8007e28 <prvSwitchTimerLists+0xc0>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007e12:	4b06      	ldr	r3, [pc, #24]	; (8007e2c <prvSwitchTimerLists+0xc4>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a04      	ldr	r2, [pc, #16]	; (8007e28 <prvSwitchTimerLists+0xc0>)
 8007e18:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007e1a:	4a04      	ldr	r2, [pc, #16]	; (8007e2c <prvSwitchTimerLists+0xc4>)
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	6013      	str	r3, [r2, #0]
}
 8007e20:	bf00      	nop
 8007e22:	3718      	adds	r7, #24
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	20000c14 	.word	0x20000c14
 8007e2c:	20000c18 	.word	0x20000c18

08007e30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b082      	sub	sp, #8
 8007e34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007e36:	f000 f965 	bl	8008104 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007e3a:	4b15      	ldr	r3, [pc, #84]	; (8007e90 <prvCheckForValidListAndQueue+0x60>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d120      	bne.n	8007e84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007e42:	4814      	ldr	r0, [pc, #80]	; (8007e94 <prvCheckForValidListAndQueue+0x64>)
 8007e44:	f7fd ff52 	bl	8005cec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007e48:	4813      	ldr	r0, [pc, #76]	; (8007e98 <prvCheckForValidListAndQueue+0x68>)
 8007e4a:	f7fd ff4f 	bl	8005cec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007e4e:	4b13      	ldr	r3, [pc, #76]	; (8007e9c <prvCheckForValidListAndQueue+0x6c>)
 8007e50:	4a10      	ldr	r2, [pc, #64]	; (8007e94 <prvCheckForValidListAndQueue+0x64>)
 8007e52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007e54:	4b12      	ldr	r3, [pc, #72]	; (8007ea0 <prvCheckForValidListAndQueue+0x70>)
 8007e56:	4a10      	ldr	r2, [pc, #64]	; (8007e98 <prvCheckForValidListAndQueue+0x68>)
 8007e58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	4b11      	ldr	r3, [pc, #68]	; (8007ea4 <prvCheckForValidListAndQueue+0x74>)
 8007e60:	4a11      	ldr	r2, [pc, #68]	; (8007ea8 <prvCheckForValidListAndQueue+0x78>)
 8007e62:	2110      	movs	r1, #16
 8007e64:	200a      	movs	r0, #10
 8007e66:	f7fe f85d 	bl	8005f24 <xQueueGenericCreateStatic>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	4a08      	ldr	r2, [pc, #32]	; (8007e90 <prvCheckForValidListAndQueue+0x60>)
 8007e6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007e70:	4b07      	ldr	r3, [pc, #28]	; (8007e90 <prvCheckForValidListAndQueue+0x60>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d005      	beq.n	8007e84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007e78:	4b05      	ldr	r3, [pc, #20]	; (8007e90 <prvCheckForValidListAndQueue+0x60>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	490b      	ldr	r1, [pc, #44]	; (8007eac <prvCheckForValidListAndQueue+0x7c>)
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f7fe fd6c 	bl	800695c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e84:	f000 f96e 	bl	8008164 <vPortExitCritical>
}
 8007e88:	bf00      	nop
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
 8007e8e:	bf00      	nop
 8007e90:	20000c1c 	.word	0x20000c1c
 8007e94:	20000bec 	.word	0x20000bec
 8007e98:	20000c00 	.word	0x20000c00
 8007e9c:	20000c14 	.word	0x20000c14
 8007ea0:	20000c18 	.word	0x20000c18
 8007ea4:	20000cc8 	.word	0x20000cc8
 8007ea8:	20000c28 	.word	0x20000c28
 8007eac:	0800882c 	.word	0x0800882c

08007eb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	3b04      	subs	r3, #4
 8007ec0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	3b04      	subs	r3, #4
 8007ece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f023 0201 	bic.w	r2, r3, #1
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	3b04      	subs	r3, #4
 8007ede:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ee0:	4a0c      	ldr	r2, [pc, #48]	; (8007f14 <pxPortInitialiseStack+0x64>)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	3b14      	subs	r3, #20
 8007eea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	3b04      	subs	r3, #4
 8007ef6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f06f 0202 	mvn.w	r2, #2
 8007efe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3b20      	subs	r3, #32
 8007f04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f06:	68fb      	ldr	r3, [r7, #12]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr
 8007f14:	08007f19 	.word	0x08007f19

08007f18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f22:	4b12      	ldr	r3, [pc, #72]	; (8007f6c <prvTaskExitError+0x54>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f2a:	d00a      	beq.n	8007f42 <prvTaskExitError+0x2a>
	__asm volatile
 8007f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f30:	f383 8811 	msr	BASEPRI, r3
 8007f34:	f3bf 8f6f 	isb	sy
 8007f38:	f3bf 8f4f 	dsb	sy
 8007f3c:	60fb      	str	r3, [r7, #12]
}
 8007f3e:	bf00      	nop
 8007f40:	e7fe      	b.n	8007f40 <prvTaskExitError+0x28>
	__asm volatile
 8007f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f46:	f383 8811 	msr	BASEPRI, r3
 8007f4a:	f3bf 8f6f 	isb	sy
 8007f4e:	f3bf 8f4f 	dsb	sy
 8007f52:	60bb      	str	r3, [r7, #8]
}
 8007f54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f56:	bf00      	nop
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d0fc      	beq.n	8007f58 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f5e:	bf00      	nop
 8007f60:	bf00      	nop
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr
 8007f6c:	2000000c 	.word	0x2000000c

08007f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f70:	4b07      	ldr	r3, [pc, #28]	; (8007f90 <pxCurrentTCBConst2>)
 8007f72:	6819      	ldr	r1, [r3, #0]
 8007f74:	6808      	ldr	r0, [r1, #0]
 8007f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7a:	f380 8809 	msr	PSP, r0
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f04f 0000 	mov.w	r0, #0
 8007f86:	f380 8811 	msr	BASEPRI, r0
 8007f8a:	4770      	bx	lr
 8007f8c:	f3af 8000 	nop.w

08007f90 <pxCurrentTCBConst2>:
 8007f90:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f94:	bf00      	nop
 8007f96:	bf00      	nop

08007f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f98:	4808      	ldr	r0, [pc, #32]	; (8007fbc <prvPortStartFirstTask+0x24>)
 8007f9a:	6800      	ldr	r0, [r0, #0]
 8007f9c:	6800      	ldr	r0, [r0, #0]
 8007f9e:	f380 8808 	msr	MSP, r0
 8007fa2:	f04f 0000 	mov.w	r0, #0
 8007fa6:	f380 8814 	msr	CONTROL, r0
 8007faa:	b662      	cpsie	i
 8007fac:	b661      	cpsie	f
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	f3bf 8f6f 	isb	sy
 8007fb6:	df00      	svc	0
 8007fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007fba:	bf00      	nop
 8007fbc:	e000ed08 	.word	0xe000ed08

08007fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007fc6:	4b46      	ldr	r3, [pc, #280]	; (80080e0 <xPortStartScheduler+0x120>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a46      	ldr	r2, [pc, #280]	; (80080e4 <xPortStartScheduler+0x124>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d10a      	bne.n	8007fe6 <xPortStartScheduler+0x26>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	613b      	str	r3, [r7, #16]
}
 8007fe2:	bf00      	nop
 8007fe4:	e7fe      	b.n	8007fe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007fe6:	4b3e      	ldr	r3, [pc, #248]	; (80080e0 <xPortStartScheduler+0x120>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a3f      	ldr	r2, [pc, #252]	; (80080e8 <xPortStartScheduler+0x128>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d10a      	bne.n	8008006 <xPortStartScheduler+0x46>
	__asm volatile
 8007ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff4:	f383 8811 	msr	BASEPRI, r3
 8007ff8:	f3bf 8f6f 	isb	sy
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	60fb      	str	r3, [r7, #12]
}
 8008002:	bf00      	nop
 8008004:	e7fe      	b.n	8008004 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008006:	4b39      	ldr	r3, [pc, #228]	; (80080ec <xPortStartScheduler+0x12c>)
 8008008:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	b2db      	uxtb	r3, r3
 8008010:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	22ff      	movs	r2, #255	; 0xff
 8008016:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	b2db      	uxtb	r3, r3
 800801e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	b2db      	uxtb	r3, r3
 8008024:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008028:	b2da      	uxtb	r2, r3
 800802a:	4b31      	ldr	r3, [pc, #196]	; (80080f0 <xPortStartScheduler+0x130>)
 800802c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800802e:	4b31      	ldr	r3, [pc, #196]	; (80080f4 <xPortStartScheduler+0x134>)
 8008030:	2207      	movs	r2, #7
 8008032:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008034:	e009      	b.n	800804a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008036:	4b2f      	ldr	r3, [pc, #188]	; (80080f4 <xPortStartScheduler+0x134>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3b01      	subs	r3, #1
 800803c:	4a2d      	ldr	r2, [pc, #180]	; (80080f4 <xPortStartScheduler+0x134>)
 800803e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008040:	78fb      	ldrb	r3, [r7, #3]
 8008042:	b2db      	uxtb	r3, r3
 8008044:	005b      	lsls	r3, r3, #1
 8008046:	b2db      	uxtb	r3, r3
 8008048:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800804a:	78fb      	ldrb	r3, [r7, #3]
 800804c:	b2db      	uxtb	r3, r3
 800804e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008052:	2b80      	cmp	r3, #128	; 0x80
 8008054:	d0ef      	beq.n	8008036 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008056:	4b27      	ldr	r3, [pc, #156]	; (80080f4 <xPortStartScheduler+0x134>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f1c3 0307 	rsb	r3, r3, #7
 800805e:	2b04      	cmp	r3, #4
 8008060:	d00a      	beq.n	8008078 <xPortStartScheduler+0xb8>
	__asm volatile
 8008062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008066:	f383 8811 	msr	BASEPRI, r3
 800806a:	f3bf 8f6f 	isb	sy
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	60bb      	str	r3, [r7, #8]
}
 8008074:	bf00      	nop
 8008076:	e7fe      	b.n	8008076 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008078:	4b1e      	ldr	r3, [pc, #120]	; (80080f4 <xPortStartScheduler+0x134>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	021b      	lsls	r3, r3, #8
 800807e:	4a1d      	ldr	r2, [pc, #116]	; (80080f4 <xPortStartScheduler+0x134>)
 8008080:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008082:	4b1c      	ldr	r3, [pc, #112]	; (80080f4 <xPortStartScheduler+0x134>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800808a:	4a1a      	ldr	r2, [pc, #104]	; (80080f4 <xPortStartScheduler+0x134>)
 800808c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	b2da      	uxtb	r2, r3
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008096:	4b18      	ldr	r3, [pc, #96]	; (80080f8 <xPortStartScheduler+0x138>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a17      	ldr	r2, [pc, #92]	; (80080f8 <xPortStartScheduler+0x138>)
 800809c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80080a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80080a2:	4b15      	ldr	r3, [pc, #84]	; (80080f8 <xPortStartScheduler+0x138>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a14      	ldr	r2, [pc, #80]	; (80080f8 <xPortStartScheduler+0x138>)
 80080a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80080ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80080ae:	f000 f8dd 	bl	800826c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80080b2:	4b12      	ldr	r3, [pc, #72]	; (80080fc <xPortStartScheduler+0x13c>)
 80080b4:	2200      	movs	r2, #0
 80080b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80080b8:	f000 f8fc 	bl	80082b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80080bc:	4b10      	ldr	r3, [pc, #64]	; (8008100 <xPortStartScheduler+0x140>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a0f      	ldr	r2, [pc, #60]	; (8008100 <xPortStartScheduler+0x140>)
 80080c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80080c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80080c8:	f7ff ff66 	bl	8007f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80080cc:	f7ff f856 	bl	800717c <vTaskSwitchContext>
	prvTaskExitError();
 80080d0:	f7ff ff22 	bl	8007f18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3718      	adds	r7, #24
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	e000ed00 	.word	0xe000ed00
 80080e4:	410fc271 	.word	0x410fc271
 80080e8:	410fc270 	.word	0x410fc270
 80080ec:	e000e400 	.word	0xe000e400
 80080f0:	20000d18 	.word	0x20000d18
 80080f4:	20000d1c 	.word	0x20000d1c
 80080f8:	e000ed20 	.word	0xe000ed20
 80080fc:	2000000c 	.word	0x2000000c
 8008100:	e000ef34 	.word	0xe000ef34

08008104 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	607b      	str	r3, [r7, #4]
}
 800811c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800811e:	4b0f      	ldr	r3, [pc, #60]	; (800815c <vPortEnterCritical+0x58>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3301      	adds	r3, #1
 8008124:	4a0d      	ldr	r2, [pc, #52]	; (800815c <vPortEnterCritical+0x58>)
 8008126:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008128:	4b0c      	ldr	r3, [pc, #48]	; (800815c <vPortEnterCritical+0x58>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2b01      	cmp	r3, #1
 800812e:	d10f      	bne.n	8008150 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008130:	4b0b      	ldr	r3, [pc, #44]	; (8008160 <vPortEnterCritical+0x5c>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00a      	beq.n	8008150 <vPortEnterCritical+0x4c>
	__asm volatile
 800813a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800813e:	f383 8811 	msr	BASEPRI, r3
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	f3bf 8f4f 	dsb	sy
 800814a:	603b      	str	r3, [r7, #0]
}
 800814c:	bf00      	nop
 800814e:	e7fe      	b.n	800814e <vPortEnterCritical+0x4a>
	}
}
 8008150:	bf00      	nop
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr
 800815c:	2000000c 	.word	0x2000000c
 8008160:	e000ed04 	.word	0xe000ed04

08008164 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008164:	b480      	push	{r7}
 8008166:	b083      	sub	sp, #12
 8008168:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800816a:	4b12      	ldr	r3, [pc, #72]	; (80081b4 <vPortExitCritical+0x50>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10a      	bne.n	8008188 <vPortExitCritical+0x24>
	__asm volatile
 8008172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008176:	f383 8811 	msr	BASEPRI, r3
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	607b      	str	r3, [r7, #4]
}
 8008184:	bf00      	nop
 8008186:	e7fe      	b.n	8008186 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008188:	4b0a      	ldr	r3, [pc, #40]	; (80081b4 <vPortExitCritical+0x50>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	3b01      	subs	r3, #1
 800818e:	4a09      	ldr	r2, [pc, #36]	; (80081b4 <vPortExitCritical+0x50>)
 8008190:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008192:	4b08      	ldr	r3, [pc, #32]	; (80081b4 <vPortExitCritical+0x50>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d105      	bne.n	80081a6 <vPortExitCritical+0x42>
 800819a:	2300      	movs	r3, #0
 800819c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	f383 8811 	msr	BASEPRI, r3
}
 80081a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80081a6:	bf00      	nop
 80081a8:	370c      	adds	r7, #12
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	2000000c 	.word	0x2000000c
	...

080081c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80081c0:	f3ef 8009 	mrs	r0, PSP
 80081c4:	f3bf 8f6f 	isb	sy
 80081c8:	4b15      	ldr	r3, [pc, #84]	; (8008220 <pxCurrentTCBConst>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	f01e 0f10 	tst.w	lr, #16
 80081d0:	bf08      	it	eq
 80081d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80081d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081da:	6010      	str	r0, [r2, #0]
 80081dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80081e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80081e4:	f380 8811 	msr	BASEPRI, r0
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	f3bf 8f6f 	isb	sy
 80081f0:	f7fe ffc4 	bl	800717c <vTaskSwitchContext>
 80081f4:	f04f 0000 	mov.w	r0, #0
 80081f8:	f380 8811 	msr	BASEPRI, r0
 80081fc:	bc09      	pop	{r0, r3}
 80081fe:	6819      	ldr	r1, [r3, #0]
 8008200:	6808      	ldr	r0, [r1, #0]
 8008202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008206:	f01e 0f10 	tst.w	lr, #16
 800820a:	bf08      	it	eq
 800820c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008210:	f380 8809 	msr	PSP, r0
 8008214:	f3bf 8f6f 	isb	sy
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	f3af 8000 	nop.w

08008220 <pxCurrentTCBConst>:
 8008220:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008224:	bf00      	nop
 8008226:	bf00      	nop

08008228 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b082      	sub	sp, #8
 800822c:	af00      	add	r7, sp, #0
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	607b      	str	r3, [r7, #4]
}
 8008240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008242:	f7fe fee1 	bl	8007008 <xTaskIncrementTick>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800824c:	4b06      	ldr	r3, [pc, #24]	; (8008268 <xPortSysTickHandler+0x40>)
 800824e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008252:	601a      	str	r2, [r3, #0]
 8008254:	2300      	movs	r3, #0
 8008256:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	f383 8811 	msr	BASEPRI, r3
}
 800825e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	e000ed04 	.word	0xe000ed04

0800826c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800826c:	b480      	push	{r7}
 800826e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008270:	4b0b      	ldr	r3, [pc, #44]	; (80082a0 <vPortSetupTimerInterrupt+0x34>)
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008276:	4b0b      	ldr	r3, [pc, #44]	; (80082a4 <vPortSetupTimerInterrupt+0x38>)
 8008278:	2200      	movs	r2, #0
 800827a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800827c:	4b0a      	ldr	r3, [pc, #40]	; (80082a8 <vPortSetupTimerInterrupt+0x3c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a0a      	ldr	r2, [pc, #40]	; (80082ac <vPortSetupTimerInterrupt+0x40>)
 8008282:	fba2 2303 	umull	r2, r3, r2, r3
 8008286:	099b      	lsrs	r3, r3, #6
 8008288:	4a09      	ldr	r2, [pc, #36]	; (80082b0 <vPortSetupTimerInterrupt+0x44>)
 800828a:	3b01      	subs	r3, #1
 800828c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800828e:	4b04      	ldr	r3, [pc, #16]	; (80082a0 <vPortSetupTimerInterrupt+0x34>)
 8008290:	2207      	movs	r2, #7
 8008292:	601a      	str	r2, [r3, #0]
}
 8008294:	bf00      	nop
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	e000e010 	.word	0xe000e010
 80082a4:	e000e018 	.word	0xe000e018
 80082a8:	20000000 	.word	0x20000000
 80082ac:	10624dd3 	.word	0x10624dd3
 80082b0:	e000e014 	.word	0xe000e014

080082b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80082b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80082c4 <vPortEnableVFP+0x10>
 80082b8:	6801      	ldr	r1, [r0, #0]
 80082ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80082be:	6001      	str	r1, [r0, #0]
 80082c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80082c2:	bf00      	nop
 80082c4:	e000ed88 	.word	0xe000ed88

080082c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80082ce:	f3ef 8305 	mrs	r3, IPSR
 80082d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2b0f      	cmp	r3, #15
 80082d8:	d914      	bls.n	8008304 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80082da:	4a17      	ldr	r2, [pc, #92]	; (8008338 <vPortValidateInterruptPriority+0x70>)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4413      	add	r3, r2
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80082e4:	4b15      	ldr	r3, [pc, #84]	; (800833c <vPortValidateInterruptPriority+0x74>)
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	7afa      	ldrb	r2, [r7, #11]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d20a      	bcs.n	8008304 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	607b      	str	r3, [r7, #4]
}
 8008300:	bf00      	nop
 8008302:	e7fe      	b.n	8008302 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008304:	4b0e      	ldr	r3, [pc, #56]	; (8008340 <vPortValidateInterruptPriority+0x78>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800830c:	4b0d      	ldr	r3, [pc, #52]	; (8008344 <vPortValidateInterruptPriority+0x7c>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	429a      	cmp	r2, r3
 8008312:	d90a      	bls.n	800832a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008318:	f383 8811 	msr	BASEPRI, r3
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	f3bf 8f4f 	dsb	sy
 8008324:	603b      	str	r3, [r7, #0]
}
 8008326:	bf00      	nop
 8008328:	e7fe      	b.n	8008328 <vPortValidateInterruptPriority+0x60>
	}
 800832a:	bf00      	nop
 800832c:	3714      	adds	r7, #20
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	e000e3f0 	.word	0xe000e3f0
 800833c:	20000d18 	.word	0x20000d18
 8008340:	e000ed0c 	.word	0xe000ed0c
 8008344:	20000d1c 	.word	0x20000d1c

08008348 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b08a      	sub	sp, #40	; 0x28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008350:	2300      	movs	r3, #0
 8008352:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008354:	f7fe fd9c 	bl	8006e90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008358:	4b5b      	ldr	r3, [pc, #364]	; (80084c8 <pvPortMalloc+0x180>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008360:	f000 f920 	bl	80085a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008364:	4b59      	ldr	r3, [pc, #356]	; (80084cc <pvPortMalloc+0x184>)
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4013      	ands	r3, r2
 800836c:	2b00      	cmp	r3, #0
 800836e:	f040 8093 	bne.w	8008498 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d01d      	beq.n	80083b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008378:	2208      	movs	r2, #8
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4413      	add	r3, r2
 800837e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f003 0307 	and.w	r3, r3, #7
 8008386:	2b00      	cmp	r3, #0
 8008388:	d014      	beq.n	80083b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f023 0307 	bic.w	r3, r3, #7
 8008390:	3308      	adds	r3, #8
 8008392:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f003 0307 	and.w	r3, r3, #7
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00a      	beq.n	80083b4 <pvPortMalloc+0x6c>
	__asm volatile
 800839e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a2:	f383 8811 	msr	BASEPRI, r3
 80083a6:	f3bf 8f6f 	isb	sy
 80083aa:	f3bf 8f4f 	dsb	sy
 80083ae:	617b      	str	r3, [r7, #20]
}
 80083b0:	bf00      	nop
 80083b2:	e7fe      	b.n	80083b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d06e      	beq.n	8008498 <pvPortMalloc+0x150>
 80083ba:	4b45      	ldr	r3, [pc, #276]	; (80084d0 <pvPortMalloc+0x188>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d869      	bhi.n	8008498 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80083c4:	4b43      	ldr	r3, [pc, #268]	; (80084d4 <pvPortMalloc+0x18c>)
 80083c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80083c8:	4b42      	ldr	r3, [pc, #264]	; (80084d4 <pvPortMalloc+0x18c>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083ce:	e004      	b.n	80083da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80083d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d903      	bls.n	80083ec <pvPortMalloc+0xa4>
 80083e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d1f1      	bne.n	80083d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80083ec:	4b36      	ldr	r3, [pc, #216]	; (80084c8 <pvPortMalloc+0x180>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d050      	beq.n	8008498 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2208      	movs	r2, #8
 80083fc:	4413      	add	r3, r2
 80083fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840a:	685a      	ldr	r2, [r3, #4]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	1ad2      	subs	r2, r2, r3
 8008410:	2308      	movs	r3, #8
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	429a      	cmp	r2, r3
 8008416:	d91f      	bls.n	8008458 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	4413      	add	r3, r2
 800841e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	f003 0307 	and.w	r3, r3, #7
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00a      	beq.n	8008440 <pvPortMalloc+0xf8>
	__asm volatile
 800842a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800842e:	f383 8811 	msr	BASEPRI, r3
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	f3bf 8f4f 	dsb	sy
 800843a:	613b      	str	r3, [r7, #16]
}
 800843c:	bf00      	nop
 800843e:	e7fe      	b.n	800843e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008442:	685a      	ldr	r2, [r3, #4]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	1ad2      	subs	r2, r2, r3
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800844c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008452:	69b8      	ldr	r0, [r7, #24]
 8008454:	f000 f908 	bl	8008668 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008458:	4b1d      	ldr	r3, [pc, #116]	; (80084d0 <pvPortMalloc+0x188>)
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	1ad3      	subs	r3, r2, r3
 8008462:	4a1b      	ldr	r2, [pc, #108]	; (80084d0 <pvPortMalloc+0x188>)
 8008464:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008466:	4b1a      	ldr	r3, [pc, #104]	; (80084d0 <pvPortMalloc+0x188>)
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	4b1b      	ldr	r3, [pc, #108]	; (80084d8 <pvPortMalloc+0x190>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	429a      	cmp	r2, r3
 8008470:	d203      	bcs.n	800847a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008472:	4b17      	ldr	r3, [pc, #92]	; (80084d0 <pvPortMalloc+0x188>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a18      	ldr	r2, [pc, #96]	; (80084d8 <pvPortMalloc+0x190>)
 8008478:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800847a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847c:	685a      	ldr	r2, [r3, #4]
 800847e:	4b13      	ldr	r3, [pc, #76]	; (80084cc <pvPortMalloc+0x184>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	431a      	orrs	r2, r3
 8008484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008486:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848a:	2200      	movs	r2, #0
 800848c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800848e:	4b13      	ldr	r3, [pc, #76]	; (80084dc <pvPortMalloc+0x194>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	3301      	adds	r3, #1
 8008494:	4a11      	ldr	r2, [pc, #68]	; (80084dc <pvPortMalloc+0x194>)
 8008496:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008498:	f7fe fd08 	bl	8006eac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	f003 0307 	and.w	r3, r3, #7
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00a      	beq.n	80084bc <pvPortMalloc+0x174>
	__asm volatile
 80084a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084aa:	f383 8811 	msr	BASEPRI, r3
 80084ae:	f3bf 8f6f 	isb	sy
 80084b2:	f3bf 8f4f 	dsb	sy
 80084b6:	60fb      	str	r3, [r7, #12]
}
 80084b8:	bf00      	nop
 80084ba:	e7fe      	b.n	80084ba <pvPortMalloc+0x172>
	return pvReturn;
 80084bc:	69fb      	ldr	r3, [r7, #28]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3728      	adds	r7, #40	; 0x28
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	200018e0 	.word	0x200018e0
 80084cc:	200018f4 	.word	0x200018f4
 80084d0:	200018e4 	.word	0x200018e4
 80084d4:	200018d8 	.word	0x200018d8
 80084d8:	200018e8 	.word	0x200018e8
 80084dc:	200018ec 	.word	0x200018ec

080084e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b086      	sub	sp, #24
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d04d      	beq.n	800858e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80084f2:	2308      	movs	r3, #8
 80084f4:	425b      	negs	r3, r3
 80084f6:	697a      	ldr	r2, [r7, #20]
 80084f8:	4413      	add	r3, r2
 80084fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	685a      	ldr	r2, [r3, #4]
 8008504:	4b24      	ldr	r3, [pc, #144]	; (8008598 <vPortFree+0xb8>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4013      	ands	r3, r2
 800850a:	2b00      	cmp	r3, #0
 800850c:	d10a      	bne.n	8008524 <vPortFree+0x44>
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008512:	f383 8811 	msr	BASEPRI, r3
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	60fb      	str	r3, [r7, #12]
}
 8008520:	bf00      	nop
 8008522:	e7fe      	b.n	8008522 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00a      	beq.n	8008542 <vPortFree+0x62>
	__asm volatile
 800852c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008530:	f383 8811 	msr	BASEPRI, r3
 8008534:	f3bf 8f6f 	isb	sy
 8008538:	f3bf 8f4f 	dsb	sy
 800853c:	60bb      	str	r3, [r7, #8]
}
 800853e:	bf00      	nop
 8008540:	e7fe      	b.n	8008540 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	685a      	ldr	r2, [r3, #4]
 8008546:	4b14      	ldr	r3, [pc, #80]	; (8008598 <vPortFree+0xb8>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4013      	ands	r3, r2
 800854c:	2b00      	cmp	r3, #0
 800854e:	d01e      	beq.n	800858e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d11a      	bne.n	800858e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	4b0e      	ldr	r3, [pc, #56]	; (8008598 <vPortFree+0xb8>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	43db      	mvns	r3, r3
 8008562:	401a      	ands	r2, r3
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008568:	f7fe fc92 	bl	8006e90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	4b0a      	ldr	r3, [pc, #40]	; (800859c <vPortFree+0xbc>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4413      	add	r3, r2
 8008576:	4a09      	ldr	r2, [pc, #36]	; (800859c <vPortFree+0xbc>)
 8008578:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800857a:	6938      	ldr	r0, [r7, #16]
 800857c:	f000 f874 	bl	8008668 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008580:	4b07      	ldr	r3, [pc, #28]	; (80085a0 <vPortFree+0xc0>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3301      	adds	r3, #1
 8008586:	4a06      	ldr	r2, [pc, #24]	; (80085a0 <vPortFree+0xc0>)
 8008588:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800858a:	f7fe fc8f 	bl	8006eac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800858e:	bf00      	nop
 8008590:	3718      	adds	r7, #24
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	200018f4 	.word	0x200018f4
 800859c:	200018e4 	.word	0x200018e4
 80085a0:	200018f0 	.word	0x200018f0

080085a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80085a4:	b480      	push	{r7}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80085aa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80085ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085b0:	4b27      	ldr	r3, [pc, #156]	; (8008650 <prvHeapInit+0xac>)
 80085b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f003 0307 	and.w	r3, r3, #7
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00c      	beq.n	80085d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	3307      	adds	r3, #7
 80085c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f023 0307 	bic.w	r3, r3, #7
 80085ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	1ad3      	subs	r3, r2, r3
 80085d2:	4a1f      	ldr	r2, [pc, #124]	; (8008650 <prvHeapInit+0xac>)
 80085d4:	4413      	add	r3, r2
 80085d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085dc:	4a1d      	ldr	r2, [pc, #116]	; (8008654 <prvHeapInit+0xb0>)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80085e2:	4b1c      	ldr	r3, [pc, #112]	; (8008654 <prvHeapInit+0xb0>)
 80085e4:	2200      	movs	r2, #0
 80085e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	4413      	add	r3, r2
 80085ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80085f0:	2208      	movs	r2, #8
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	1a9b      	subs	r3, r3, r2
 80085f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f023 0307 	bic.w	r3, r3, #7
 80085fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	4a15      	ldr	r2, [pc, #84]	; (8008658 <prvHeapInit+0xb4>)
 8008604:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008606:	4b14      	ldr	r3, [pc, #80]	; (8008658 <prvHeapInit+0xb4>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2200      	movs	r2, #0
 800860c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800860e:	4b12      	ldr	r3, [pc, #72]	; (8008658 <prvHeapInit+0xb4>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	1ad2      	subs	r2, r2, r3
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008624:	4b0c      	ldr	r3, [pc, #48]	; (8008658 <prvHeapInit+0xb4>)
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	4a0a      	ldr	r2, [pc, #40]	; (800865c <prvHeapInit+0xb8>)
 8008632:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	4a09      	ldr	r2, [pc, #36]	; (8008660 <prvHeapInit+0xbc>)
 800863a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800863c:	4b09      	ldr	r3, [pc, #36]	; (8008664 <prvHeapInit+0xc0>)
 800863e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008642:	601a      	str	r2, [r3, #0]
}
 8008644:	bf00      	nop
 8008646:	3714      	adds	r7, #20
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr
 8008650:	20000d20 	.word	0x20000d20
 8008654:	200018d8 	.word	0x200018d8
 8008658:	200018e0 	.word	0x200018e0
 800865c:	200018e8 	.word	0x200018e8
 8008660:	200018e4 	.word	0x200018e4
 8008664:	200018f4 	.word	0x200018f4

08008668 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008670:	4b28      	ldr	r3, [pc, #160]	; (8008714 <prvInsertBlockIntoFreeList+0xac>)
 8008672:	60fb      	str	r3, [r7, #12]
 8008674:	e002      	b.n	800867c <prvInsertBlockIntoFreeList+0x14>
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	60fb      	str	r3, [r7, #12]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	429a      	cmp	r2, r3
 8008684:	d8f7      	bhi.n	8008676 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	68ba      	ldr	r2, [r7, #8]
 8008690:	4413      	add	r3, r2
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	429a      	cmp	r2, r3
 8008696:	d108      	bne.n	80086aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	685a      	ldr	r2, [r3, #4]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	441a      	add	r2, r3
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	68ba      	ldr	r2, [r7, #8]
 80086b4:	441a      	add	r2, r3
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d118      	bne.n	80086f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	4b15      	ldr	r3, [pc, #84]	; (8008718 <prvInsertBlockIntoFreeList+0xb0>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d00d      	beq.n	80086e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685a      	ldr	r2, [r3, #4]
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	441a      	add	r2, r3
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	e008      	b.n	80086f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80086e6:	4b0c      	ldr	r3, [pc, #48]	; (8008718 <prvInsertBlockIntoFreeList+0xb0>)
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	601a      	str	r2, [r3, #0]
 80086ee:	e003      	b.n	80086f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80086f8:	68fa      	ldr	r2, [r7, #12]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d002      	beq.n	8008706 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008706:	bf00      	nop
 8008708:	3714      	adds	r7, #20
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	200018d8 	.word	0x200018d8
 8008718:	200018e0 	.word	0x200018e0

0800871c <__libc_init_array>:
 800871c:	b570      	push	{r4, r5, r6, lr}
 800871e:	4d0d      	ldr	r5, [pc, #52]	; (8008754 <__libc_init_array+0x38>)
 8008720:	4c0d      	ldr	r4, [pc, #52]	; (8008758 <__libc_init_array+0x3c>)
 8008722:	1b64      	subs	r4, r4, r5
 8008724:	10a4      	asrs	r4, r4, #2
 8008726:	2600      	movs	r6, #0
 8008728:	42a6      	cmp	r6, r4
 800872a:	d109      	bne.n	8008740 <__libc_init_array+0x24>
 800872c:	4d0b      	ldr	r5, [pc, #44]	; (800875c <__libc_init_array+0x40>)
 800872e:	4c0c      	ldr	r4, [pc, #48]	; (8008760 <__libc_init_array+0x44>)
 8008730:	f000 f842 	bl	80087b8 <_init>
 8008734:	1b64      	subs	r4, r4, r5
 8008736:	10a4      	asrs	r4, r4, #2
 8008738:	2600      	movs	r6, #0
 800873a:	42a6      	cmp	r6, r4
 800873c:	d105      	bne.n	800874a <__libc_init_array+0x2e>
 800873e:	bd70      	pop	{r4, r5, r6, pc}
 8008740:	f855 3b04 	ldr.w	r3, [r5], #4
 8008744:	4798      	blx	r3
 8008746:	3601      	adds	r6, #1
 8008748:	e7ee      	b.n	8008728 <__libc_init_array+0xc>
 800874a:	f855 3b04 	ldr.w	r3, [r5], #4
 800874e:	4798      	blx	r3
 8008750:	3601      	adds	r6, #1
 8008752:	e7f2      	b.n	800873a <__libc_init_array+0x1e>
 8008754:	08008948 	.word	0x08008948
 8008758:	08008948 	.word	0x08008948
 800875c:	08008948 	.word	0x08008948
 8008760:	0800894c 	.word	0x0800894c

08008764 <memcpy>:
 8008764:	440a      	add	r2, r1
 8008766:	4291      	cmp	r1, r2
 8008768:	f100 33ff 	add.w	r3, r0, #4294967295
 800876c:	d100      	bne.n	8008770 <memcpy+0xc>
 800876e:	4770      	bx	lr
 8008770:	b510      	push	{r4, lr}
 8008772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800877a:	4291      	cmp	r1, r2
 800877c:	d1f9      	bne.n	8008772 <memcpy+0xe>
 800877e:	bd10      	pop	{r4, pc}

08008780 <memset>:
 8008780:	4402      	add	r2, r0
 8008782:	4603      	mov	r3, r0
 8008784:	4293      	cmp	r3, r2
 8008786:	d100      	bne.n	800878a <memset+0xa>
 8008788:	4770      	bx	lr
 800878a:	f803 1b01 	strb.w	r1, [r3], #1
 800878e:	e7f9      	b.n	8008784 <memset+0x4>

08008790 <strncat>:
 8008790:	b530      	push	{r4, r5, lr}
 8008792:	4604      	mov	r4, r0
 8008794:	7825      	ldrb	r5, [r4, #0]
 8008796:	4623      	mov	r3, r4
 8008798:	3401      	adds	r4, #1
 800879a:	2d00      	cmp	r5, #0
 800879c:	d1fa      	bne.n	8008794 <strncat+0x4>
 800879e:	3a01      	subs	r2, #1
 80087a0:	d304      	bcc.n	80087ac <strncat+0x1c>
 80087a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087a6:	f803 4b01 	strb.w	r4, [r3], #1
 80087aa:	b904      	cbnz	r4, 80087ae <strncat+0x1e>
 80087ac:	bd30      	pop	{r4, r5, pc}
 80087ae:	2a00      	cmp	r2, #0
 80087b0:	d1f5      	bne.n	800879e <strncat+0xe>
 80087b2:	701a      	strb	r2, [r3, #0]
 80087b4:	e7f3      	b.n	800879e <strncat+0xe>
	...

080087b8 <_init>:
 80087b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ba:	bf00      	nop
 80087bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087be:	bc08      	pop	{r3}
 80087c0:	469e      	mov	lr, r3
 80087c2:	4770      	bx	lr

080087c4 <_fini>:
 80087c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087c6:	bf00      	nop
 80087c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ca:	bc08      	pop	{r3}
 80087cc:	469e      	mov	lr, r3
 80087ce:	4770      	bx	lr
