# 7nm-FinFET-cells-layout
The project in advanced VLSI course is for creating the standard library of the cells and verfying the 7nm FinFET layout and schematic.  All of the cells are created side by side and no DRC errors occur.  All pins must be aligned horizontally as well, with uniform spacing. Therefore, The height of the p-diff are 3 fins and the height of the n-diff are also  3 fins. 

#### 1.Inverter 

![INV](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/483811e0c5b250ab10d0770104bcc63fbb064510/inv_layout.PNG) 

#### 2.NAND2

![NAND2](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/ae83556db88591983a59b0e29dc3cbf0c54d117a/nand_layout.PNG)

#### 3.NOR2

![NOR2](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/ae83556db88591983a59b0e29dc3cbf0c54d117a/nor2_layout.PNG)

#### 4.XOR2

![XOR2](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/76d098b1bede7ea05cfbe366ee9120d20afd3e0a/XOR2.PNG)

#### 5.MUX2:1

![MUX2:1](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/76d098b1bede7ea05cfbe366ee9120d20afd3e0a/MUX_layout.PNG)

#### 6.OAI21

![OAI21](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/76d098b1bede7ea05cfbe366ee9120d20afd3e0a/OAI21_layout.PNG)

#### 7.NOR2

![NOR2](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/ae83556db88591983a59b0e29dc3cbf0c54d117a/nor2_layout.PNG)

#### 8.NOR2

![NOR2](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/ae83556db88591983a59b0e29dc3cbf0c54d117a/nor2_layout.PNG)

#### 9.NOR2

![NOR2](https://github.com/yichienchiang/7nm-FinFET-cells-layout/blob/ae83556db88591983a59b0e29dc3cbf0c54d117a/nor2_layout.PNG)













