
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124178                       # Number of seconds simulated
sim_ticks                                124178208500                       # Number of ticks simulated
final_tick                               124178208500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1089370                       # Simulator instruction rate (inst/s)
host_op_rate                                  1158116                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3096856260                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662464                       # Number of bytes of host memory used
host_seconds                                    40.10                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          120944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5200256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5321200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       120944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        120944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       350272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          350272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           325016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              332575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             973955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           41877364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42851319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        973955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           973955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2820720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2820720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2820720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            973955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          41877364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45672039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      332575                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21892                       # Number of write requests accepted
system.mem_ctrls.readBursts                    332575                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21098688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  186112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  980096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5321200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               350272                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2908                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6555                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              266                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  124178130500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                332575                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                21892                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  329593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    481.919497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.073631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.134759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11701     25.54%     25.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7524     16.42%     41.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3267      7.13%     49.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2496      5.45%     54.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3257      7.11%     61.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2914      6.36%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1641      3.58%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1195      2.61%     74.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11817     25.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     381.530707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    224.225507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    402.906446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           306     35.46%     35.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          109     12.63%     48.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           83      9.62%     57.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          129     14.95%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           91     10.54%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           49      5.68%     88.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           37      4.29%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           13      1.51%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      0.81%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.70%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.70%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.70%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.46%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.46%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.12%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.23%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.35%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.12%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           863                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.745075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.731334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.679426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              111     12.86%     12.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.46%     13.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              742     85.98%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           863                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5629683750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11810940000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1648335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17076.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35826.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       169.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   285268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13894                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     350323.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                207188520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                110108130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1267649880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               75168000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10154467440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4801326600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            364261440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     33246072510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12538698720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2595952620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            65367774720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            526.402945                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         112685097750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    511649500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4306038000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7124188000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  32652927750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6675205250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  72908200000                       # Time in different power states
system.mem_ctrls_1.actEnergy                119959140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63748410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1086172500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4771080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7771508160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3415411500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            353681280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23442773610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9819594720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      10303169940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            56382829680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            454.047698                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         115763082000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    555219000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3298708000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  38781251500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  25572060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4561157750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  51409812250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        248356417                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  248356417                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1444348                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.806774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12718312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1444604                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.804013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1790972500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.806774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29770436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29770436                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7750985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7750985                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4776867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4776867                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12527852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12527852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12527852                       # number of overall hits
system.cpu.dcache.overall_hits::total        12527852                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1359075                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1359075                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        85529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85529                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1444604                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1444604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1444604                       # number of overall misses
system.cpu.dcache.overall_misses::total       1444604                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  41503442000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41503442000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1909855000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1909855000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  43413297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43413297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  43413297000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43413297000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149184                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017590                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.103389                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103389                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.103389                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103389                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30538.007100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30538.007100                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 22329.911492                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22329.911492                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30052.039867                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30052.039867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30052.039867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30052.039867                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       860597                       # number of writebacks
system.cpu.dcache.writebacks::total            860597                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1359075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1359075                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        85529                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85529                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1444604                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1444604                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1444604                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1444604                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  40144367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40144367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1824326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1824326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  41968693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41968693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  41968693000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41968693000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.017590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.103389                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.103389                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.103389                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.103389                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29538.007100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29538.007100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21329.911492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21329.911492                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29052.039867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29052.039867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29052.039867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29052.039867                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978142                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.977995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          94954500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.977995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792287                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835747                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835747                       # number of overall hits
system.cpu.icache.overall_hits::total        41835747                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978270                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978270                       # number of overall misses
system.cpu.icache.overall_misses::total       1978270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26273162500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26273162500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26273162500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26273162500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26273162500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26273162500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13280.877989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13280.877989                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13280.877989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13280.877989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13280.877989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13280.877989                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978142                       # number of writebacks
system.cpu.icache.writebacks::total           1978142                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978270                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24294892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24294892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24294892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24294892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24294892500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24294892500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12280.877989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12280.877989                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12280.877989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12280.877989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12280.877989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12280.877989                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    342112                       # number of replacements
system.l2.tags.tagsinuse                  1023.534528                       # Cycle average of tags in use
system.l2.tags.total_refs                     6489407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    343136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.912055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1600454000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       65.947291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         89.247166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        868.340071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.064402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.087155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.847988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 109701856                       # Number of tag accesses
system.l2.tags.data_accesses                109701856                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       860597                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           860597                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967698                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              79529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 79529                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970711                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1040059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1040059                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970711                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1119588                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3090299                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970711                       # number of overall hits
system.l2.overall_hits::cpu.data              1119588                       # number of overall hits
system.l2.overall_hits::total                 3090299                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6000                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7559                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       319016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          319016                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7559                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              325016                       # number of demand (read+write) misses
system.l2.demand_misses::total                 332575                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7559                       # number of overall misses
system.l2.overall_misses::cpu.data             325016                       # number of overall misses
system.l2.overall_misses::total                332575                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    860978000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     860978000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    624579000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    624579000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27185087000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27185087000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     624579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28046065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28670644000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    624579000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28046065000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28670644000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       860597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       860597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967698                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          85529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1359075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1359075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1444604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3422874                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1444604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3422874                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.070152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070152                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003821                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.234730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.234730                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.224986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097163                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.224986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097163                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 143496.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143496.333333                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82627.199365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82627.199365                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85215.434336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85215.434336                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82627.199365                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86291.336427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86208.055326                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82627.199365                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86291.336427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86208.055326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21892                       # number of writebacks
system.l2.writebacks::total                     21892                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2377                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2377                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6000                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7559                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       319016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       319016                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         325016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            332575                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        325016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           332575                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    800978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    800978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    548989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    548989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  23994927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23994927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    548989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  24795905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25344894000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    548989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  24795905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25344894000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.070152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.234730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.234730                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.224986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.224986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097163                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 133496.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133496.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72627.199365                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72627.199365                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75215.434336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75215.434336                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72627.199365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76291.336427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76208.055326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72627.199365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76291.336427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76208.055326                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        664056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       331481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             326575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21892                       # Transaction distribution
system.membus.trans_dist::CleanEvict           309589                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6000                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        326575                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       996631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 996631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5671472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5671472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            332575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  332575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              332575                       # Request fanout histogram
system.membus.reqLayer0.occupancy           687023000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          757745000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6845364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3422491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          13008                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        13008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 124178208500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3337345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       882489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          903971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85529                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1359075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4333556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10268238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     36883216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100185808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          342112                       # Total snoops (count)
system.tol2bus.snoopTraffic                    350272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3764986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078679                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3741533     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23453      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3764986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4842051500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1444604000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
