TimeQuest Timing Analyzer report for sisa
Tue Jun 19 12:21:54 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_div_clk[2]'
 12. Slow Model Setup: 'vga_controller:VGACONT|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'counter_div_clk[2]'
 16. Slow Model Hold: 'vga_controller:VGACONT|clk_25mhz'
 17. Slow Model Minimum Pulse Width: 'counter_div_clk[2]'
 18. Slow Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'counter_div_clk[2]'
 34. Fast Model Setup: 'vga_controller:VGACONT|clk_25mhz'
 35. Fast Model Setup: 'CLOCK_50'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'counter_div_clk[2]'
 38. Fast Model Hold: 'vga_controller:VGACONT|clk_25mhz'
 39. Fast Model Minimum Pulse Width: 'counter_div_clk[2]'
 40. Fast Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'
 41. Fast Model Minimum Pulse Width: 'CLOCK_50'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sisa                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; CLOCK_50                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                         ;
; counter_div_clk[2]               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_div_clk[2] }               ;
; vga_controller:VGACONT|clk_25mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:VGACONT|clk_25mhz } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 12.26 MHz  ; 12.26 MHz       ; counter_div_clk[2]               ;      ;
; 148.06 MHz ; 148.06 MHz      ; CLOCK_50                         ;      ;
; 168.92 MHz ; 168.92 MHz      ; vga_controller:VGACONT|clk_25mhz ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; counter_div_clk[2]               ; -80.561 ; -41426.859    ;
; vga_controller:VGACONT|clk_25mhz ; -79.945 ; -13660.829    ;
; CLOCK_50                         ; -76.843 ; -67772.149    ;
+----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -2.690 ; -5.380        ;
; counter_div_clk[2]               ; 0.445  ; 0.000         ;
; vga_controller:VGACONT|clk_25mhz ; 0.445  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; counter_div_clk[2]               ; -2.064 ; -2864.444     ;
; vga_controller:VGACONT|clk_25mhz ; -2.064 ; -1584.824     ;
; CLOCK_50                         ; -1.631 ; -5200.019     ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_div_clk[2]'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                           ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -80.561 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 81.606     ;
; -80.520 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 81.565     ;
; -80.444 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 81.483     ;
; -80.403 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 81.442     ;
; -80.327 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 81.372     ;
; -80.297 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 81.325     ;
; -80.273 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.302     ;
; -80.273 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.302     ;
; -80.259 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~76   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.297     ;
; -80.256 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 81.284     ;
; -80.248 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 81.293     ;
; -80.232 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.261     ;
; -80.232 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.261     ;
; -80.218 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~76   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.256     ;
; -80.210 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 81.249     ;
; -80.199 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.228     ;
; -80.199 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.228     ;
; -80.185 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.231     ;
; -80.174 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][1]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 81.202     ;
; -80.158 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.187     ;
; -80.158 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.187     ;
; -80.133 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][1]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 81.161     ;
; -80.131 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 81.170     ;
; -80.107 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~80   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.141     ;
; -80.101 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~81   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.135     ;
; -80.078 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~66   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 81.110     ;
; -80.068 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 81.108     ;
; -80.066 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~80   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.100     ;
; -80.063 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 81.091     ;
; -80.060 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~81   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.094     ;
; -80.054 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~97   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.100     ;
; -80.054 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.100     ;
; -80.052 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~95   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.090     ;
; -80.052 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~89   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.090     ;
; -80.049 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~73   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.020     ; 81.067     ;
; -80.041 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~113  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.087     ;
; -80.041 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.087     ;
; -80.040 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~56   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.063     ;
; -80.040 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~59   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.063     ;
; -80.039 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~72   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.062     ;
; -80.039 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~77   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.062     ;
; -80.039 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~75   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.062     ;
; -80.039 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.068     ;
; -80.039 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 81.068     ;
; -80.037 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~66   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 81.069     ;
; -80.035 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~54   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.058     ;
; -80.035 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~60   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.058     ;
; -80.035 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.058     ;
; -80.034 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~71   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.068     ;
; -80.034 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~68   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.068     ;
; -80.025 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~76   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.063     ;
; -80.024 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~58   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 81.065     ;
; -80.013 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~97   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.059     ;
; -80.013 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.059     ;
; -80.011 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~95   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.049     ;
; -80.011 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~89   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.049     ;
; -80.008 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~73   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.020     ; 81.026     ;
; -80.007 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~63   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.045     ;
; -80.007 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~65   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.045     ;
; -80.007 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~64   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.045     ;
; -80.007 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~55   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.045     ;
; -80.007 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~57   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.045     ;
; -80.007 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~61   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.045     ;
; -80.001 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 81.033     ;
; -80.000 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~113  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.046     ;
; -80.000 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.008      ; 81.046     ;
; -79.999 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~22   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.022     ;
; -79.999 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~24   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.022     ;
; -79.999 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~56   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.022     ;
; -79.999 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~59   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.022     ;
; -79.998 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~72   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.021     ;
; -79.998 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~77   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.021     ;
; -79.998 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~75   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.021     ;
; -79.997 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 81.042     ;
; -79.994 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~54   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.017     ;
; -79.994 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~60   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.017     ;
; -79.994 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 81.017     ;
; -79.993 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~71   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.027     ;
; -79.993 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~68   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 81.027     ;
; -79.986 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 81.017     ;
; -79.986 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~124  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 81.017     ;
; -79.986 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 81.017     ;
; -79.986 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~116  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 81.017     ;
; -79.984 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 81.012     ;
; -79.983 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~58   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 81.024     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~31   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~33   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~32   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~28   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~25   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~29   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~23   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.006     ;
; -79.966 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~63   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.004     ;
; -79.966 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~65   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.004     ;
; -79.966 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~64   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.004     ;
; -79.966 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~55   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.004     ;
; -79.966 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~57   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.004     ;
; -79.966 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~61   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 81.004     ;
; -79.965 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 80.994     ;
; -79.965 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 80.994     ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                                                                                         ; Launch Clock       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; -79.945 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.946     ;
; -79.933 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.941     ;
; -79.904 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.905     ;
; -79.899 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.914     ;
; -79.892 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.900     ;
; -79.890 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.910     ;
; -79.887 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.900     ;
; -79.858 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.873     ;
; -79.849 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.869     ;
; -79.846 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.859     ;
; -79.807 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.832     ;
; -79.766 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.791     ;
; -79.722 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 80.733     ;
; -79.721 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 80.739     ;
; -79.711 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.712     ;
; -79.699 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.707     ;
; -79.681 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 80.692     ;
; -79.680 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 80.698     ;
; -79.665 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.680     ;
; -79.656 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.676     ;
; -79.653 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.666     ;
; -79.632 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.633     ;
; -79.620 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.628     ;
; -79.586 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.601     ;
; -79.577 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.597     ;
; -79.574 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.587     ;
; -79.573 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.598     ;
; -79.569 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.042      ; 80.571     ;
; -79.560 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.576     ;
; -79.557 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 80.566     ;
; -79.523 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.539     ;
; -79.519 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.535     ;
; -79.514 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.061      ; 80.535     ;
; -79.511 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.525     ;
; -79.494 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.519     ;
; -79.488 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 80.499     ;
; -79.487 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 80.505     ;
; -79.431 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.066      ; 80.457     ;
; -79.409 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 80.420     ;
; -79.408 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 80.426     ;
; -79.381 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.382     ;
; -79.369 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.377     ;
; -79.346 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 80.358     ;
; -79.345 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 80.364     ;
; -79.344 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 80.351     ;
; -79.335 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.350     ;
; -79.334 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 80.346     ;
; -79.326 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.346     ;
; -79.326 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.342     ;
; -79.323 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.336     ;
; -79.317 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.331     ;
; -79.303 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 80.310     ;
; -79.293 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 80.305     ;
; -79.290 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.291     ;
; -79.278 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.286     ;
; -79.276 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.290     ;
; -79.247 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.263     ;
; -79.244 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.259     ;
; -79.243 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.268     ;
; -79.235 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.042      ; 80.237     ;
; -79.235 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.255     ;
; -79.232 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.245     ;
; -79.223 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 80.232     ;
; -79.195 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.042      ; 80.197     ;
; -79.192 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 80.193     ;
; -79.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.205     ;
; -79.184 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.057      ; 80.201     ;
; -79.183 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 80.192     ;
; -79.180 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 80.188     ;
; -79.180 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.061      ; 80.201     ;
; -79.177 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.191     ;
; -79.158 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 80.169     ;
; -79.157 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 80.175     ;
; -79.152 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.177     ;
; -79.149 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.165     ;
; -79.146 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 80.161     ;
; -79.140 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.061      ; 80.161     ;
; -79.137 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 80.157     ;
; -79.137 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.151     ;
; -79.134 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 80.147     ;
; -79.110 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 80.117     ;
; -79.100 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 80.112     ;
; -79.097 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.066      ; 80.123     ;
; -79.083 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.097     ;
; -79.067 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 80.078     ;
; -79.066 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 80.084     ;
; -79.057 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.066      ; 80.083     ;
; -79.054 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.065      ; 80.079     ;
; -79.031 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 80.038     ;
; -79.021 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 80.033     ;
; -79.012 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 80.024     ;
; -79.011 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 80.030     ;
; -79.004 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 80.018     ;
; -78.996 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 80.012     ;
; -78.972 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 79.984     ;
; -78.971 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 79.990     ;
; -78.969 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 79.980     ;
; -78.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.058      ; 79.986     ;
; -78.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 79.976     ;
; -78.958 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 79.971     ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -76.843 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.293     ;
; -76.802 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.252     ;
; -76.637 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.087     ;
; -76.610 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.060     ;
; -76.609 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.059     ;
; -76.596 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.046     ;
; -76.569 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 78.019     ;
; -76.530 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.980     ;
; -76.467 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.918     ;
; -76.403 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.853     ;
; -76.376 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.826     ;
; -76.324 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.774     ;
; -76.297 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.747     ;
; -76.279 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.729     ;
; -76.261 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.712     ;
; -76.234 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.685     ;
; -76.188 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.638     ;
; -76.133 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.584     ;
; -76.093 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.544     ;
; -76.090 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.540     ;
; -76.073 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.523     ;
; -76.046 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.496     ;
; -75.982 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.432     ;
; -75.955 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.405     ;
; -75.927 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.378     ;
; -75.900 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.351     ;
; -75.887 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.338     ;
; -75.884 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.334     ;
; -75.860 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.311     ;
; -75.857 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 77.307     ;
; -75.741 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 77.192     ;
; -75.653 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 77.106     ;
; -75.535 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 76.986     ;
; -75.508 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 76.959     ;
; -75.447 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.900     ;
; -75.420 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.873     ;
; -75.147 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 76.604     ;
; -75.117 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[5]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 76.567     ;
; -75.112 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.565     ;
; -74.977 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[3]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.430     ;
; -74.941 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 76.398     ;
; -74.916 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 76.365     ;
; -74.914 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 76.371     ;
; -74.911 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[5]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 76.361     ;
; -74.906 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.359     ;
; -74.884 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[5]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 76.334     ;
; -74.879 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.332     ;
; -74.830 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~121  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 76.287     ;
; -74.772 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~35  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 76.226     ;
; -74.771 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[3]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.224     ;
; -74.765 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[4]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.218     ;
; -74.744 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[3]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.197     ;
; -74.739 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~24  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 76.193     ;
; -74.710 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 76.159     ;
; -74.683 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 76.132     ;
; -74.637 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 76.096     ;
; -74.624 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~121  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 76.081     ;
; -74.597 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~121  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 76.054     ;
; -74.576 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~121 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 76.046     ;
; -74.566 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~35  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 76.020     ;
; -74.559 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[4]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 76.012     ;
; -74.539 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~35  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 75.993     ;
; -74.533 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~24  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 75.987     ;
; -74.532 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[4]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 75.985     ;
; -74.529 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 75.986     ;
; -74.520 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.985     ;
; -74.506 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~24  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 75.960     ;
; -74.450 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.915     ;
; -74.444 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~70  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 75.903     ;
; -74.441 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 75.907     ;
; -74.431 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 75.890     ;
; -74.404 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 75.863     ;
; -74.370 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~121 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 75.840     ;
; -74.343 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~121 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 75.813     ;
; -74.323 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 75.780     ;
; -74.314 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.779     ;
; -74.296 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 75.753     ;
; -74.287 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.752     ;
; -74.244 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.709     ;
; -74.238 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~70  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 75.697     ;
; -74.235 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 75.701     ;
; -74.218 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~40   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 75.672     ;
; -74.217 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.682     ;
; -74.211 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~70  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 75.670     ;
; -74.208 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.428      ; 75.674     ;
; -74.207 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][8]        ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 75.654     ;
; -74.197 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 75.652     ;
; -74.196 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 75.653     ;
; -74.172 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~26  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 75.626     ;
; -74.160 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~124  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 75.617     ;
; -74.121 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~86  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 75.579     ;
; -74.117 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 75.575     ;
; -74.103 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~105 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.432      ; 75.573     ;
; -74.099 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~22   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.564     ;
; -74.085 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~36   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 75.540     ;
; -74.078 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~105  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 75.535     ;
; -74.076 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.427      ; 75.541     ;
; -74.056 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 75.515     ;
; -74.051 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~35   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 75.506     ;
; -74.050 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.404      ; 75.492     ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.690 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.690 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.190 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; -2.190 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; 0.445  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[0]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|clear_char_s                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.615  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.616  ; controladores_IO:IOController|interrupt_controller:control_int|ps2_inta                                                  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.620  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.625  ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.629  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.634  ; controladores_IO:IOController|contador_ciclos[5]                                                                         ; controladores_IO:IOController|B_IO[20][5]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.641  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.641  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.659  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.945      ;
; 0.663  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.663  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.783  ; controladores_IO:IOController|contador_ciclos[7]                                                                         ; controladores_IO:IOController|B_IO[20][7]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.783  ; controladores_IO:IOController|contador_ciclos[3]                                                                         ; controladores_IO:IOController|B_IO[20][3]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.784  ; controladores_IO:IOController|contador_ciclos[0]                                                                         ; controladores_IO:IOController|B_IO[20][0]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.803  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.879  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.166      ;
; 0.880  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.167      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][5]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[8][15]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][7]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[8][14]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][13]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[7][4]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.919  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|B_IO[8][11]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.205      ;
; 0.937  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.224      ;
; 0.938  ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.939  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.226      ;
; 0.939  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.226      ;
; 0.940  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.227      ;
; 0.945  ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.232      ;
; 0.947  ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.967  ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.973  ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.259      ;
; 0.975  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.978  ; controladores_IO:IOController|contador_ciclos[2]                                                                         ; controladores_IO:IOController|B_IO[20][2]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 0.979  ; controladores_IO:IOController|interruptores:interruptores_int|switches_mem[6]                                            ; controladores_IO:IOController|B_IO[8][6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.265      ;
; 0.981  ; controladores_IO:IOController|timer:timer_int|counter_s[16]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[16]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; controladores_IO:IOController|pulsadores:pulsadores_int|keys_mem[3]                                                      ; controladores_IO:IOController|B_IO[7][3]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.985  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.987  ; controladores_IO:IOController|contador_milisegundos[3]                                                                   ; controladores_IO:IOController|contador_milisegundos[3]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 0.988  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 0.991  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.277      ;
; 0.996  ; controladores_IO:IOController|contador_milisegundos[5]                                                                   ; controladores_IO:IOController|contador_milisegundos[5]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 0.997  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.283      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.445 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                               ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                    ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                     ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[31]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[31]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_man_product_msb_p0                                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_man_product_msb                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[8]                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|exp_add_p1[8]                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[14]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[14]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe21                                                                                    ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[2]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[2]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[10]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[10]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_4                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[4]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[22]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[22]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[4]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[0]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.903      ;
; 0.620 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[9]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[9]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe2                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_sign_dffe21                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe2                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe21                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_1                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.909      ;
; 0.626 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[1]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.912      ;
; 0.636 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[0]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.639 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.645 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[8]                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|denormal_res_dffe3                                                                                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.646 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[8]                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_res_dffe3[4]                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.759 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.045      ;
; 0.760 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[4]                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|exp_add_p1[4]                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[3]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[3]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.764 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[4]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[4]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                    ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe3                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe3                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe4                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[1]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[16]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[16]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[1]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[1]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[15]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[15]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[2]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[2]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[5]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[5]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[9]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[9]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[35]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[35]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.770 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[0]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[0]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[6]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[6]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[34]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[34]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[5]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.773 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_4                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_5                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.777 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[23]                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[23]                                                                                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.785 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[0]                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_res_dffe3                                                                                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.071      ;
; 0.788 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[20]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[19]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.074      ;
; 0.790 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[24]                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[24]                                                                                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.791 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[4]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[4]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.077      ;
; 0.792 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[24]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[16]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.792 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[24]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[18]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.797 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[8]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[0]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.798 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[8]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.800 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[12]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[12]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.087      ;
; 0.802 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|pipeline_dffe[8]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.088      ;
; 0.841 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[3]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[3]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.128      ;
; 0.841 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[5]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.128      ;
; 0.841 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[13]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[13]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.128      ;
; 0.842 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[9]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[9]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.129      ;
; 0.847 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[8]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[8]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.134      ;
; 0.848 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[7]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[7]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.135      ;
; 0.849 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[11]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[11]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.136      ;
; 0.850 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[5]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[5]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.136      ;
; 0.857 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[4]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[4]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.144      ;
; 0.858 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[2]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[2]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.144      ;
; 0.863 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[7]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[7]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.149      ;
; 0.863 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[15]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[15]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.148      ;
; 0.864 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[15]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[14]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.149      ;
; 0.865 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[6]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[6]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.151      ;
; 0.873 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[21]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[20]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.158      ;
; 0.873 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[22]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[22]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.158      ;
; 0.874 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[21]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[21]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.159      ;
; 0.923 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2]                                                                                          ; proc:proc0|datapath:datapath0|addr_m_fancy[11]                                                                                                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.209      ;
; 0.925 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[0]                                                                                          ; proc:proc0|datapath:datapath0|addr_m_fancy[9]                                                                                                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.211      ;
; 0.927 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[1]                                                                                          ; proc:proc0|datapath:datapath0|addr_m_fancy[10]                                                                                                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.213      ;
; 0.934 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                     ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[2][15]                                                                                                                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.220      ;
; 0.938 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|zero_man_sign_dffe2                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|zero_man_sign_dffe21                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.226      ;
; 0.940 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[1]                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.227      ;
; 0.942 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                     ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.FETCH                                                                                                                                                                      ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.228      ;
; 0.943 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[19]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[19]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.229      ;
; 0.944 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[19]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[18]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.230      ;
; 0.949 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_round_p2[16]                                                                                                                             ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|man_result_ff[16]                                                                                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.235      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 1.016 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.302      ;
; 1.019 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.305      ;
; 1.022 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.308      ;
; 1.195 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.481      ;
; 1.249 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.535      ;
; 1.449 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.735      ;
; 1.455 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.741      ;
; 1.477 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.763      ;
; 1.484 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.056      ; 1.790      ;
; 1.529 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.815      ;
; 1.532 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.818      ;
; 1.541 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.827      ;
; 1.612 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.898      ;
; 1.633 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.919      ;
; 1.679 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.965      ;
; 1.703 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.989      ;
; 1.713 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.999      ;
; 1.731 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.017      ;
; 1.759 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.045      ;
; 1.830 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.060      ; 2.140      ;
; 1.831 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.055      ; 2.136      ;
; 1.839 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.125      ;
; 1.851 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.053      ; 2.154      ;
; 1.863 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.149      ;
; 1.868 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.059      ; 2.177      ;
; 1.878 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.048      ; 2.176      ;
; 1.884 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.041      ; 2.175      ;
; 1.891 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.177      ;
; 1.893 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.179      ;
; 1.895 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.055      ; 2.200      ;
; 1.895 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.054      ; 2.199      ;
; 1.904 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.190      ;
; 1.904 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.190      ;
; 1.905 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.191      ;
; 1.909 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.195      ;
; 1.924 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.210      ;
; 1.927 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.213      ;
; 1.943 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.229      ;
; 1.971 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.257      ;
; 2.011 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.064      ; 2.325      ;
; 2.013 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.299      ;
; 2.022 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.386      ;
; 2.037 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.323      ;
; 2.080 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.366      ;
; 2.080 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.366      ;
; 2.081 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.367      ;
; 2.083 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.369      ;
; 2.085 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.371      ;
; 2.088 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.374      ;
; 2.144 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.430      ;
; 2.165 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.451      ;
; 2.173 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.459      ;
; 2.177 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.463      ;
; 2.179 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.465      ;
; 2.179 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.465      ;
; 2.197 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[0] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8  ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.058      ; 2.505      ;
; 2.216 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.051      ; 2.517      ;
; 2.225 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.058      ; 2.533      ;
; 2.226 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.590      ;
; 2.231 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.052      ; 2.533      ;
; 2.231 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][0]                                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.056      ; 2.537      ;
; 2.234 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.520      ;
; 2.234 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.520      ;
; 2.235 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.521      ;
; 2.241 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg6  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.605      ;
; 2.243 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.529      ;
; 2.253 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.539      ;
; 2.262 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.047      ; 2.559      ;
; 2.262 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.548      ;
; 2.282 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.065      ; 2.597      ;
; 2.286 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.118      ; 2.654      ;
; 2.291 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.111      ; 2.652      ;
; 2.294 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][2]                                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.056      ; 2.600      ;
; 2.296 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.060      ; 2.606      ;
; 2.297 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.106      ; 2.653      ;
; 2.302 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.118      ; 2.670      ;
; 2.306 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.592      ;
; 2.311 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg4  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.119      ; 2.680      ;
; 2.313 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.061      ; 2.624      ;
; 2.322 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.608      ;
; 2.323 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.609      ;
; 2.325 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg7  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.689      ;
; 2.330 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.057      ; 2.637      ;
; 2.337 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.623      ;
; 2.337 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.623      ;
; 2.337 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.623      ;
; 2.337 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.623      ;
; 2.338 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.624      ;
; 2.339 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.625      ;
; 2.340 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 2.626      ;
; 2.346 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.119      ; 2.715      ;
; 2.350 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg6  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.114      ; 2.714      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg1                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg1                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg2                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg2                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg3                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg3                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg4                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg4                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg5                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg5                                                   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg6                                                   ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_o8k3:auto_generated|ram_block1a0~porta_address_reg6                                                   ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][8]                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 6.917  ; 6.917  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 6.449  ; 6.449  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 6.706  ; 6.706  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 6.917  ; 6.917  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 6.382  ; 6.382  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 4.940  ; 4.940  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 5.182  ; 5.182  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 5.372  ; 5.372  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 4.815  ; 4.815  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 4.812  ; 4.812  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 4.933  ; 4.933  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 4.398  ; 4.398  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 3.562  ; 3.562  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 3.794  ; 3.794  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 3.597  ; 3.597  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 5.152  ; 5.152  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 5.372  ; 5.372  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 14.197 ; 14.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.362 ; 11.362 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 10.806 ; 10.806 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 11.569 ; 11.569 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.751 ; 10.751 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 10.615 ; 10.615 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.990  ; 9.990  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 9.918  ; 9.918  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 13.018 ; 13.018 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 12.751 ; 12.751 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 12.848 ; 12.848 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 14.197 ; 14.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 12.850 ; 12.850 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 12.545 ; 12.545 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 12.175 ; 12.175 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.622 ; 11.622 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 12.905 ; 12.905 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 9.239  ; 9.239  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 9.239  ; 9.239  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -4.068 ; -4.068 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -4.490 ; -4.490 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -4.748 ; -4.748 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -4.792 ; -4.792 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -4.068 ; -4.068 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -4.692 ; -4.692 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -4.934 ; -4.934 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.629  ; 0.629  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; -0.473 ; -0.473 ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; -0.252 ; -0.252 ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; -0.501 ; -0.501 ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.567  ; 0.567  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.485  ; 0.485  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.629  ; 0.629  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.613  ; 0.613  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -1.251 ; -1.251 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -1.745 ; -1.745 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -5.775 ; -5.775 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -6.781 ; -6.781 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -6.676 ; -6.676 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -6.360 ; -6.360 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -7.270 ; -7.270 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -6.371 ; -6.371 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -7.188 ; -7.188 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -6.331 ; -6.331 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -5.906 ; -5.906 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -5.775 ; -5.775 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -6.469 ; -6.469 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -7.734 ; -7.734 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -7.589 ; -7.589 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -8.301 ; -8.301 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -8.100 ; -8.100 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -6.013 ; -6.013 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -5.791 ; -5.791 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; -0.126 ; -0.126 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.126 ; -0.126 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 9.050  ; 9.050  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 8.919  ; 8.919  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 9.050  ; 9.050  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 8.952  ; 8.952  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 8.956  ; 8.956  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 8.944  ; 8.944  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 8.944  ; 8.944  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 8.959  ; 8.959  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 9.305  ; 9.305  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 9.305  ; 9.305  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 9.036  ; 9.036  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 9.055  ; 9.055  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 9.042  ; 9.042  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 9.067  ; 9.067  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 9.077  ; 9.077  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 9.075  ; 9.075  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 8.960  ; 8.960  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 8.843  ; 8.843  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 8.808  ; 8.808  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 8.866  ; 8.866  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 8.877  ; 8.877  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 8.960  ; 8.960  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 11.244 ; 11.244 ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 10.718 ; 10.718 ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 11.244 ; 11.244 ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 10.934 ; 10.934 ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 10.022 ; 10.022 ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 10.353 ; 10.353 ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 10.930 ; 10.930 ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 10.776 ; 10.776 ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 10.410 ; 10.410 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 10.410 ; 10.410 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 9.425  ; 9.425  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 9.361  ; 9.361  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 9.827  ; 9.827  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 8.535  ; 8.535  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 9.388  ; 9.388  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 10.000 ; 10.000 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 10.914 ; 10.914 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 8.324  ; 8.324  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 9.633  ; 9.633  ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 10.914 ; 10.914 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 8.647  ; 8.647  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 8.928  ; 8.928  ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 9.247  ; 9.247  ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 8.651  ; 8.651  ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 7.937  ; 7.937  ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 10.879 ; 10.879 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 8.973  ; 8.973  ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 83.955 ; 83.955 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 75.370 ; 75.370 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 75.483 ; 75.483 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 77.055 ; 77.055 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 75.699 ; 75.699 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 74.801 ; 74.801 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 75.997 ; 75.997 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 75.266 ; 75.266 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 73.870 ; 73.870 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 76.429 ; 76.429 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 76.157 ; 76.157 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 77.880 ; 77.880 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 83.955 ; 83.955 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 82.377 ; 82.377 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 83.065 ; 83.065 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 82.698 ; 82.698 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 83.727 ; 83.727 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 20.457 ; 20.457 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 20.764 ; 20.764 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 17.290 ; 17.290 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 18.729 ; 18.729 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 20.240 ; 20.240 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 17.668 ; 17.668 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 17.086 ; 17.086 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 16.473 ; 16.473 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 80.114 ; 80.114 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 83.727 ; 83.727 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 82.569 ; 82.569 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 80.520 ; 80.520 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 82.681 ; 82.681 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 80.815 ; 80.815 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 82.503 ; 82.503 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 81.915 ; 81.915 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 80.220 ; 80.220 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 79.534 ; 79.534 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 33.452 ; 33.452 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 33.452 ; 33.452 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 33.115 ; 33.115 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 33.437 ; 33.437 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 33.110 ; 33.110 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 33.791 ; 33.791 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 33.455 ; 33.455 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 33.390 ; 33.390 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 33.172 ; 33.172 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 33.791 ; 33.791 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 11.036 ; 11.036 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 34.009 ; 34.009 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 33.722 ; 33.722 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 34.009 ; 34.009 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 33.743 ; 33.743 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 33.999 ; 33.999 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 13.176 ; 13.176 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 8.190  ; 8.190  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 8.190  ; 8.190  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 8.321  ; 8.321  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 8.220  ; 8.220  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 8.229  ; 8.229  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 8.218  ; 8.218  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 8.213  ; 8.213  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 8.232  ; 8.232  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 7.413  ; 7.413  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 7.702  ; 7.702  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 7.413  ; 7.413  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 7.440  ; 7.440  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 7.420  ; 7.420  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 7.444  ; 7.444  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 7.454  ; 7.454  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 7.455  ; 7.455  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 8.423  ; 8.423  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 8.461  ; 8.461  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 8.536  ; 8.536  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 8.500  ; 8.500  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 8.423  ; 8.423  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 8.480  ; 8.480  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 8.493  ; 8.493  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 8.575  ; 8.575  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 6.834  ; 6.834  ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 7.904  ; 7.904  ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 8.424  ; 8.424  ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 7.742  ; 7.742  ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 6.834  ; 6.834  ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 7.527  ; 7.527  ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 8.115  ; 8.115  ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 7.946  ; 7.946  ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 8.535  ; 8.535  ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 10.410 ; 10.410 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 9.425  ; 9.425  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 9.361  ; 9.361  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 9.827  ; 9.827  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 8.535  ; 8.535  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 9.388  ; 9.388  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 10.000 ; 10.000 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 7.937  ; 7.937  ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 8.324  ; 8.324  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 9.633  ; 9.633  ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 10.914 ; 10.914 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 8.647  ; 8.647  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 8.928  ; 8.928  ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 9.247  ; 9.247  ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 8.651  ; 8.651  ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 7.937  ; 7.937  ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 10.124 ; 10.124 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 8.918  ; 8.918  ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 7.919  ; 7.919  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 10.312 ; 10.312 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 9.904  ; 9.904  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 12.138 ; 12.138 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 10.002 ; 10.002 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 9.593  ; 9.593  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 11.071 ; 11.071 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 10.364 ; 10.364 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 8.848  ; 8.848  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 9.349  ; 9.349  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 9.456  ; 9.456  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 9.128  ; 9.128  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 9.164  ; 9.164  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 7.919  ; 7.919  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 8.601  ; 8.601  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 8.293  ; 8.293  ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 9.738  ; 9.738  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 11.470 ; 11.470 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 11.061 ; 11.061 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 10.419 ; 10.419 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 11.839 ; 11.839 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 12.646 ; 12.646 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 12.156 ; 12.156 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 11.409 ; 11.409 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 10.640 ; 10.640 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 10.255 ; 10.255 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 12.262 ; 12.262 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 11.151 ; 11.151 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 10.661 ; 10.661 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 10.534 ; 10.534 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 10.956 ; 10.956 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 9.738  ; 9.738  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 11.903 ; 11.903 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 10.361 ; 10.361 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 9.739  ; 9.739  ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 10.156 ; 10.156 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 10.500 ; 10.500 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 10.161 ; 10.161 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 10.485 ; 10.485 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 10.156 ; 10.156 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 10.220 ; 10.220 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 10.503 ; 10.503 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 10.439 ; 10.439 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 10.220 ; 10.220 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 10.840 ; 10.840 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 8.892  ; 8.892  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 10.768 ; 10.768 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 10.768 ; 10.768 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 11.056 ; 11.056 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 10.789 ; 10.789 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 11.046 ; 11.046 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 9.081  ; 9.081  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 87.166 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 87.769 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 87.779 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 87.763 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 87.773 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 87.184 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 87.535 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 87.166 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 87.169 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 87.866 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 87.866 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 88.138 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 87.856 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 87.328 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 88.148 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 88.148 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 88.137 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 9.443  ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 10.046 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 10.056 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.040 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.050 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 9.461  ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.812  ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 9.443  ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.446  ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 10.329 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 10.329 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 10.601 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 10.319 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.791  ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.611 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 10.611 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.600 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 87.166    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 87.769    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 87.779    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 87.763    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 87.773    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 87.184    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 87.535    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 87.166    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 87.169    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 87.866    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 87.866    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 88.138    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 87.856    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 87.328    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 88.148    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 88.148    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 88.137    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 9.443     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 10.046    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 10.056    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.040    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.050    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 9.461     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.812     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 9.443     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.446     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 10.329    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 10.329    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 10.601    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 10.319    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.791     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.611    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 10.611    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.600    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; counter_div_clk[2]               ; -29.458 ; -14556.253    ;
; vga_controller:VGACONT|clk_25mhz ; -29.114 ; -4871.132     ;
; CLOCK_50                         ; -27.792 ; -24207.384    ;
+----------------------------------+---------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.720 ; -3.440        ;
; counter_div_clk[2]               ; 0.215  ; 0.000         ;
; vga_controller:VGACONT|clk_25mhz ; 0.215  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; counter_div_clk[2]               ; -1.627 ; -2363.962     ;
; vga_controller:VGACONT|clk_25mhz ; -1.627 ; -1250.012     ;
; CLOCK_50                         ; -1.380 ; -4255.380     ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_div_clk[2]'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                           ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -29.458 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 30.495     ;
; -29.443 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 30.480     ;
; -29.390 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.423     ;
; -29.375 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.408     ;
; -29.372 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 30.409     ;
; -29.343 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 30.380     ;
; -29.309 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.331     ;
; -29.309 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.331     ;
; -29.304 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.326     ;
; -29.304 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.326     ;
; -29.304 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.337     ;
; -29.295 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 30.333     ;
; -29.294 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.316     ;
; -29.294 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.316     ;
; -29.289 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.311     ;
; -29.289 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.311     ;
; -29.283 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~76   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.315     ;
; -29.275 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~66   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 30.301     ;
; -29.275 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.308     ;
; -29.268 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~76   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.300     ;
; -29.267 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~80   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 30.294     ;
; -29.262 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~81   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 30.289     ;
; -29.260 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~66   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 30.286     ;
; -29.252 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~80   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 30.279     ;
; -29.247 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~81   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 30.274     ;
; -29.235 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~73   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.019     ; 30.248     ;
; -29.230 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~95   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.263     ;
; -29.230 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~89   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.263     ;
; -29.227 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 30.264     ;
; -29.227 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 30.261     ;
; -29.223 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~72   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.243     ;
; -29.223 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~77   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.243     ;
; -29.223 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~75   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.243     ;
; -29.223 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.245     ;
; -29.223 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.245     ;
; -29.222 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~97   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.261     ;
; -29.222 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~56   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.242     ;
; -29.222 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~59   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.242     ;
; -29.222 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.261     ;
; -29.220 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 30.241     ;
; -29.220 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~73   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.019     ; 30.233     ;
; -29.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~54   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.239     ;
; -29.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~60   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.239     ;
; -29.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~71   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 30.247     ;
; -29.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.239     ;
; -29.219 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~68   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 30.247     ;
; -29.218 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.240     ;
; -29.218 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.240     ;
; -29.215 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~95   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.248     ;
; -29.215 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~89   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 30.248     ;
; -29.213 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~58   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 30.247     ;
; -29.212 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~113  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.251     ;
; -29.212 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.251     ;
; -29.208 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 30.234     ;
; -29.208 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~72   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.228     ;
; -29.208 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~77   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.228     ;
; -29.208 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~75   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.228     ;
; -29.207 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~97   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.246     ;
; -29.207 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~56   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.227     ;
; -29.207 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~59   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.227     ;
; -29.207 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.246     ;
; -29.205 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[7][0]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 30.226     ;
; -29.204 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~54   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.224     ;
; -29.204 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~60   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.224     ;
; -29.204 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~71   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 30.232     ;
; -29.204 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.224     ;
; -29.204 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~68   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 30.232     ;
; -29.201 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 30.229     ;
; -29.200 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~22   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.220     ;
; -29.200 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~24   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.220     ;
; -29.198 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~109  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 30.235     ;
; -29.198 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~58   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 30.232     ;
; -29.197 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~76   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.229     ;
; -29.197 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~113  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.236     ;
; -29.197 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~106  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.007      ; 30.236     ;
; -29.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~63   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.228     ;
; -29.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~65   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.228     ;
; -29.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~64   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.228     ;
; -29.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~55   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.228     ;
; -29.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~57   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.228     ;
; -29.196 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~61   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.228     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~31   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~33   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~32   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~28   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~25   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~29   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~23   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 30.226     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~38   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.216     ;
; -29.194 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~47   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.216     ;
; -29.193 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 30.218     ;
; -29.193 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~124  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 30.218     ;
; -29.193 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 30.218     ;
; -29.193 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~116  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 30.218     ;
; -29.193 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[3][14]       ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 30.219     ;
; -29.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~70   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.211     ;
; -29.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~79   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 30.211     ;
; -29.189 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~66   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 30.215     ;
; -29.186 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][4]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 30.214     ;
; -29.185 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~22   ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 30.205     ;
+---------+--------------------------------------------------------+-------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                                                                                                         ; Launch Clock       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+
; -29.114 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 30.153     ;
; -29.104 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 30.148     ;
; -29.099 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 30.138     ;
; -29.089 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 30.133     ;
; -29.072 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 30.123     ;
; -29.070 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 30.118     ;
; -29.068 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 30.122     ;
; -29.057 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 30.108     ;
; -29.055 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 30.113     ;
; -29.055 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 30.103     ;
; -29.053 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 30.107     ;
; -29.040 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 30.098     ;
; -29.028 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 30.067     ;
; -29.018 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 30.062     ;
; -29.016 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 30.062     ;
; -29.015 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 30.068     ;
; -29.001 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 30.047     ;
; -29.000 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 30.053     ;
; -28.999 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 30.038     ;
; -28.989 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 30.033     ;
; -28.986 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 30.037     ;
; -28.984 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 30.032     ;
; -28.982 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 30.036     ;
; -28.969 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 30.027     ;
; -28.957 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 30.008     ;
; -28.955 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 30.003     ;
; -28.953 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 30.007     ;
; -28.951 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 29.991     ;
; -28.942 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.995     ;
; -28.941 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.046      ; 29.986     ;
; -28.940 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 29.998     ;
; -28.930 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 29.976     ;
; -28.929 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.982     ;
; -28.927 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.980     ;
; -28.909 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 29.961     ;
; -28.907 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.050      ; 29.956     ;
; -28.905 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 29.960     ;
; -28.901 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 29.947     ;
; -28.900 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.953     ;
; -28.892 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 29.951     ;
; -28.883 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 29.922     ;
; -28.873 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 29.917     ;
; -28.856 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.909     ;
; -28.854 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 29.893     ;
; -28.853 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 29.900     ;
; -28.852 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.044      ; 29.895     ;
; -28.852 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 29.906     ;
; -28.846 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 29.893     ;
; -28.844 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 29.888     ;
; -28.841 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 29.892     ;
; -28.839 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 29.887     ;
; -28.839 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 29.879     ;
; -28.837 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 29.891     ;
; -28.837 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.044      ; 29.880     ;
; -28.831 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 29.878     ;
; -28.830 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 29.880     ;
; -28.829 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.046      ; 29.874     ;
; -28.827 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.880     ;
; -28.824 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 29.882     ;
; -28.815 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 29.865     ;
; -28.814 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.040      ; 29.853     ;
; -28.812 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 29.863     ;
; -28.810 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 29.858     ;
; -28.808 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 29.862     ;
; -28.804 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 29.848     ;
; -28.797 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 29.849     ;
; -28.795 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.050      ; 29.844     ;
; -28.795 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 29.853     ;
; -28.793 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 29.848     ;
; -28.785 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 29.831     ;
; -28.784 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.837     ;
; -28.780 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 29.839     ;
; -28.779 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 29.833     ;
; -28.776 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.041      ; 29.816     ;
; -28.772 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.052      ; 29.823     ;
; -28.770 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 29.818     ;
; -28.768 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 29.822     ;
; -28.766 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.046      ; 29.811     ;
; -28.766 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.044      ; 29.809     ;
; -28.760 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 29.807     ;
; -28.756 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 29.802     ;
; -28.755 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.059      ; 29.813     ;
; -28.755 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.808     ;
; -28.744 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 29.794     ;
; -28.741 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 29.788     ;
; -28.740 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.055      ; 29.794     ;
; -28.737 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.044      ; 29.780     ;
; -28.734 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 29.786     ;
; -28.732 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.050      ; 29.781     ;
; -28.731 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.048      ; 29.778     ;
; -28.730 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.056      ; 29.785     ;
; -28.717 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.060      ; 29.776     ;
; -28.716 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.047      ; 29.762     ;
; -28.715 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.768     ;
; -28.715 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.051      ; 29.765     ;
; -28.711 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]  ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.764     ;
; -28.689 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.045      ; 29.733     ;
; -28.686 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.054      ; 29.739     ;
; -28.683 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.049      ; 29.731     ;
; -28.682 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:VGACONT|clk_25mhz ; 1.000        ; 0.053      ; 29.734     ;
+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                        ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -27.792 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 29.109     ;
; -27.777 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 29.094     ;
; -27.706 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 29.023     ;
; -27.700 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 29.017     ;
; -27.688 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[14]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 29.005     ;
; -27.685 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 29.002     ;
; -27.677 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.994     ;
; -27.673 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[15]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.990     ;
; -27.629 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.947     ;
; -27.614 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.931     ;
; -27.602 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[13]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.919     ;
; -27.585 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.902     ;
; -27.573 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[12]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.890     ;
; -27.561 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.878     ;
; -27.537 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.855     ;
; -27.532 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.849     ;
; -27.525 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[10]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.843     ;
; -27.517 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.835     ;
; -27.492 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.809     ;
; -27.469 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.786     ;
; -27.457 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[8]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.774     ;
; -27.454 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.772     ;
; -27.440 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.757     ;
; -27.428 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[11]            ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.745     ;
; -27.425 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.743     ;
; -27.413 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[9]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.731     ;
; -27.400 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.717     ;
; -27.388 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[7]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.705     ;
; -27.362 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.680     ;
; -27.350 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[0]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.668     ;
; -27.316 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.637     ;
; -27.316 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.634     ;
; -27.224 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.545     ;
; -27.224 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.542     ;
; -27.212 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[6]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.533     ;
; -27.212 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[1]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 28.530     ;
; -27.176 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.501     ;
; -27.120 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[5]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.437     ;
; -27.084 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.409     ;
; -27.082 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.403     ;
; -27.072 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~131  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.397     ;
; -27.071 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~121  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.396     ;
; -27.060 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 28.376     ;
; -27.060 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[3]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.381     ;
; -27.028 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[5]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.345     ;
; -27.016 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[5]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 28.333     ;
; -27.006 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[4]             ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.327     ;
; -26.991 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~35  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.312     ;
; -26.990 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.311     ;
; -26.979 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~121  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.304     ;
; -26.978 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[2]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.299     ;
; -26.973 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~24  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.294     ;
; -26.968 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 28.284     ;
; -26.968 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[3]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.289     ;
; -26.967 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~121  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.292     ;
; -26.956 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~102 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.284      ; 28.272     ;
; -26.956 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[3]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.277     ;
; -26.914 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.240     ;
; -26.914 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[4]             ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.235     ;
; -26.903 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 28.233     ;
; -26.902 ; proc:proc0|unidad_control:unidadcontrol0|ir_signal[4]             ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.223     ;
; -26.899 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~35  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.220     ;
; -26.894 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 28.218     ;
; -26.890 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~121 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 28.226     ;
; -26.887 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~35  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.208     ;
; -26.881 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~24  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.202     ;
; -26.870 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 28.200     ;
; -26.869 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~24  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.190     ;
; -26.856 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 28.187     ;
; -26.851 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~70  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.177     ;
; -26.845 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.278      ; 28.155     ;
; -26.829 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 28.153     ;
; -26.822 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.148     ;
; -26.819 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][8]        ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 28.134     ;
; -26.813 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~40   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 28.134     ;
; -26.811 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 28.141     ;
; -26.810 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~38  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.136     ;
; -26.806 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~105  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.131     ;
; -26.802 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 28.126     ;
; -26.799 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~131 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 28.129     ;
; -26.798 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~121 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 28.134     ;
; -26.793 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~26  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 28.115     ;
; -26.790 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~117  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 28.114     ;
; -26.787 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~51   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 28.109     ;
; -26.786 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~121 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 28.122     ;
; -26.778 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 28.108     ;
; -26.766 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~117 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.298      ; 28.096     ;
; -26.764 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 28.095     ;
; -26.762 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~69  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 28.087     ;
; -26.759 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~70  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.085     ;
; -26.758 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~124  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 28.082     ;
; -26.753 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.278      ; 28.063     ;
; -26.752 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~118 ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 28.083     ;
; -26.747 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~70  ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.073     ;
; -26.745 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~67   ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 28.074     ;
; -26.741 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~90   ; MemoryController:MemController|SRAMController:SRAM|contador[1] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.278      ; 28.051     ;
; -26.737 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeFP|BR~120  ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 28.061     ;
; -26.736 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~105 ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.304      ; 28.072     ;
; -26.730 ; proc:proc0|datapath:datapath0|regfile:regGeneralPurposeINT|BR~86  ; MemoryController:MemController|SRAMController:SRAM|contador[2] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 28.056     ;
; -26.727 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[0][8]        ; MemoryController:MemController|SRAMController:SRAM|contador[0] ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 28.042     ;
+---------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.720 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.720 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.220 ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]                                                                                                       ; counter_div_clk[2]               ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -1.220 ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz                                                                                         ; vga_controller:VGACONT|clk_25mhz ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; 0.215  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[0]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|clear_char_s                                                                               ; controladores_IO:IOController|clear_char_s                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[2]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[3]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|left_shift_key                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|right_shift_key                      ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; controladores_IO:IOController|timer:timer_int|intr                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m2_state                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|rx_released                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; controladores_IO:IOController|interrupt_controller:control_int|iid[0]                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; controladores_IO:IOController|interruptores:interruptores_int|intr_s                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[2]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; counter_div_clk[1]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; controladores_IO:IOController|interrupt_controller:control_int|ps2_inta                                                  ; controladores_IO:IOController|keyboard_controller:teclado|state                                                          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[1]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; controladores_IO:IOController|contador_ciclos[15]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[9]                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; controladores_IO:IOController|contador_milisegundos[15]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[23]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; controladores_IO:IOController|contador_ciclos[5]                                                                         ; controladores_IO:IOController|B_IO[20][5]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.251  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.258  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.262  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.264  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[0]                         ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|bit_count[1]                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.333  ; controladores_IO:IOController|contador_ciclos[7]                                                                         ; controladores_IO:IOController|B_IO[20][7]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; controladores_IO:IOController|contador_ciclos[0]                                                                         ; controladores_IO:IOController|B_IO[20][0]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.336  ; controladores_IO:IOController|contador_ciclos[3]                                                                         ; controladores_IO:IOController|B_IO[20][3]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.488      ;
; 0.337  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.338  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_data_s                           ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|q[10]                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.491      ;
; 0.339  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.355  ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; controladores_IO:IOController|contador_milisegundos[0]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; controladores_IO:IOController|contador_ciclos[9]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; controladores_IO:IOController|contador_ciclos[4]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[12]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; controladores_IO:IOController|contador_ciclos[14]                                                                        ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; controladores_IO:IOController|contador_milisegundos[1]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; controladores_IO:IOController|contador_milisegundos[9]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; controladores_IO:IOController|contador_milisegundos[11]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; controladores_IO:IOController|contador_milisegundos[7]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; controladores_IO:IOController|contador_milisegundos[14]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; controladores_IO:IOController|contador_milisegundos[4]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; controladores_IO:IOController|contador_milisegundos[13]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[9]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[3]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[11]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[14]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|timer:timer_int|counter_s[16]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[16]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[19]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; controladores_IO:IOController|contador_milisegundos[2]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controladores_IO:IOController|contador_ciclos[2]                                                                         ; controladores_IO:IOController|B_IO[20][2]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; counter_div_clk[0]                                                                                                       ; counter_div_clk[2]                                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; controladores_IO:IOController|interruptores:interruptores_int|switches_mem[6]                                            ; controladores_IO:IOController|B_IO[8][6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; controladores_IO:IOController|contador_ciclos[8]                                                                         ; controladores_IO:IOController|contador_ciclos[8]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; controladores_IO:IOController|contador_ciclos[6]                                                                         ; controladores_IO:IOController|contador_ciclos[6]                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; controladores_IO:IOController|pulsadores:pulsadores_int|pulse                                                            ; controladores_IO:IOController|pulsadores:pulsadores_int|intr_s                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; controladores_IO:IOController|timer:timer_int|counter_s[15]                                                              ; controladores_IO:IOController|timer:timer_int|counter_s[15]                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.524      ;
; 0.371  ; controladores_IO:IOController|timer:timer_int|counter_s[6]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[6]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|timer:timer_int|counter_s[4]                                                               ; controladores_IO:IOController|timer:timer_int|counter_s[4]                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|contador_milisegundos[8]                                                                   ; controladores_IO:IOController|contador_milisegundos[8]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|contador_milisegundos[3]                                                                   ; controladores_IO:IOController|contador_milisegundos[3]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|contador_milisegundos[10]                                                                  ; controladores_IO:IOController|contador_milisegundos[10]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.524      ;
; 0.372  ; controladores_IO:IOController|contador_milisegundos[12]                                                                  ; controladores_IO:IOController|contador_milisegundos[12]                                                                  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controladores_IO:IOController|contador_milisegundos[6]                                                                   ; controladores_IO:IOController|contador_milisegundos[6]                                                                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|ps2_clk_s                            ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.525      ;
; 0.372  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; MemoryController:MemController|SRAMController:SRAM|contador[0]                                                           ; MemoryController:MemController|SRAMController:SRAM|contador[1]                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controladores_IO:IOController|keyboard_controller:teclado|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.215 ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                               ; proc:proc0|datapath:datapath0|system_regfile:regS|BR[1][0]                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[2][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[3][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[6][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[7][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[5][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[4][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[1][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                ; proc:proc0|TLB_datos:tlb_dat|fisico[0][5]                                                                                                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[6][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[7][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[5][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[4][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[3][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[2][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[1][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                               ; proc:proc0|TLB_instr:TLB_inst|fisico[0][5]                                                                                                                                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                    ; proc:proc0|unidad_control:unidadcontrol0|pc_signal[0]                                                                                                                                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                     ; proc:proc0|unidad_control:unidadcontrol0|multi:logicamulticiclo|estado_actual.SYSTEM                                                                                                                                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[31]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[31]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_man_product_msb_p0                                                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_man_product_msb                                                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[8]                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|exp_add_p1[8]                                                                                                                                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[14]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[14]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe21                                                                                    ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe31                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[0]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[0]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp_bias[2]                                                                                                                            ; proc:proc0|datapath:datapath0|alu_fp:aluFP|mult:mult_inst|mult_altfp_mult_bnn:mult_altfp_mult_bnn_component|delay_exp2_bias[2]                                                                                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_j_dffe[10]                                                                                           ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|quotient_k_dffe_0[10]                                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_3                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_4                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[4]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[4]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[4]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_mag_dffe21[9]                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_dffe31[9]                                                                                                  ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_0[22]                                                                                        ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|remainder_j_dffe_1[22]                                                                                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe2                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|man_add_sub_res_sign_dffe21                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_1                                                                                              ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|sign_pipe_dffe_2                                                                                              ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe2                                                                                     ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|infinite_output_sign_dffe21                                                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_1[1]                                                                                          ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_2[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[0]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[5]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated|overflow_dffe[0]                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_0[1]                                                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[8]                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|denormal_res_dffe3                                                                                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[8]                                                   ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|exp_res_dffe3[4]                                                                                               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT19                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT20                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT21                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT22                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT23                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT24                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT25                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT26                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT27                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[17]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[14]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[15]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[14]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|w165w[16]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4                                                    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT1                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT2                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT3                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT4                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT5                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT6                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT7                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT8                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT9                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT10                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT11                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT12                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT13                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT14                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT15                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT16                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[18]                                                                                                 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_uet:auto_generated|mac_out4~DATAOUT17                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[22]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[21]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[20]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[17]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[18]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[16]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[19]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[23]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[24]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[25]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[26]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[27]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[28]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[29]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[30]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[31]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|e1_dffe_1[0]                                                                                                  ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:q_partial_1|mult_0ft:auto_generated|result[32]                                                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[15]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[16]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[17]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT18                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[15]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT19                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[16]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT19                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[17]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT19                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[15]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT20                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|man_b_dffe1_dffe1[16]                                                                                         ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|lpm_mult:b1_prod|mult_net:auto_generated|mac_out2~DATAOUT20                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.309      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.371 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.527      ;
; 0.446 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.598      ;
; 0.456 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.608      ;
; 0.511 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.663      ;
; 0.515 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.667      ;
; 0.545 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.698      ;
; 0.548 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.700      ;
; 0.564 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.716      ;
; 0.577 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.001      ; 0.730      ;
; 0.583 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.735      ;
; 0.589 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.053      ; 0.780      ;
; 0.596 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.748      ;
; 0.612 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.001      ; 0.765      ;
; 0.631 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.783      ;
; 0.640 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.792      ;
; 0.640 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.792      ;
; 0.666 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.818      ;
; 0.681 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.833      ;
; 0.683 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.835      ;
; 0.710 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.862      ;
; 0.710 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.862      ;
; 0.714 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.866      ;
; 0.716 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.054      ; 0.908      ;
; 0.716 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.868      ;
; 0.717 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.051      ; 0.906      ;
; 0.737 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a1~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.048      ; 0.923      ;
; 0.737 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.889      ;
; 0.744 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.896      ;
; 0.745 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[3]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[1]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.897      ;
; 0.747 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.053      ; 0.938      ;
; 0.755 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 0.964      ;
; 0.755 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.906      ;
; 0.758 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a2~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.044      ; 0.940      ;
; 0.760 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.912      ;
; 0.765 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a3~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.039      ; 0.942      ;
; 0.766 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.052      ; 0.956      ;
; 0.769 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.921      ;
; 0.770 ; proc:proc0|TLB_instr:TLB_inst|fisico[0][0]                                                                                                                      ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.050      ; 0.958      ;
; 0.771 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.923      ;
; 0.777 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.929      ;
; 0.782 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.059      ; 0.979      ;
; 0.794 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.946      ;
; 0.797 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.948      ;
; 0.797 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.948      ;
; 0.798 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.950      ;
; 0.798 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.949      ;
; 0.805 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg6  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.014      ;
; 0.805 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 1.013      ;
; 0.808 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.959      ;
; 0.810 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 0.961      ;
; 0.811 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][0]                                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.053      ; 1.002      ;
; 0.816 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.968      ;
; 0.821 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.973      ;
; 0.822 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg6  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 1.030      ;
; 0.830 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.982      ;
; 0.831 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[0] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg8  ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.054      ; 1.023      ;
; 0.835 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.044      ;
; 0.836 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.072      ; 1.046      ;
; 0.839 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.065      ; 1.042      ;
; 0.842 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg7  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.051      ;
; 0.847 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 0.999      ;
; 0.849 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.061      ; 1.048      ;
; 0.850 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.001      ;
; 0.852 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.003      ;
; 0.854 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.005      ;
; 0.854 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.005      ;
; 0.855 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.006      ;
; 0.856 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.008      ;
; 0.859 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg7  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.070      ; 1.067      ;
; 0.860 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg4  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.073      ; 1.071      ;
; 0.865 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[0]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.017      ;
; 0.866 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.018      ;
; 0.867 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.018      ;
; 0.869 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.020      ;
; 0.870 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.022      ;
; 0.872 ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|exp_result_dffe_3[2] ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~porta_address_reg10 ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.060      ; 1.070      ;
; 0.873 ; proc:proc0|TLB_datos:tlb_dat|fisico[0][2]                                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.053      ; 1.064      ;
; 0.873 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[5]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ram_block1a4~portb_address_reg5  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.072      ; 1.083      ;
; 0.874 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg6  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.083      ;
; 0.875 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.026      ;
; 0.875 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.026      ;
; 0.876 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[9]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.027      ;
; 0.879 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[4]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg8  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.088      ;
; 0.880 ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[6]                                                                                                       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg8  ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.071      ; 1.089      ;
; 0.881 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; -0.001     ; 1.032      ;
; 0.882 ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[2]                                                                                                       ; vga_controller:VGACONT|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 0.000        ; 0.000      ; 1.034      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|add_sub_fp:add_sub_fp_inst|add_sub_fp_altfp_add_sub_m5l:add_sub_fp_altfp_add_sub_m5l_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_n1m:auto_generated|altsyncram_bg31:altsyncram4|ram_block5a9~porta_memory_reg0  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[0]                                                                                                                            ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[0]                                                                                                                            ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[10]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[10]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[11]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[11]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[12]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[12]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[13]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[13]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[14]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[14]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[15]                                                                                                                           ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; proc:proc0|datapath:datapath0|alu_fp:aluFP|div:div_inst|div_altfp_div_o7h:div_altfp_div_o7h_component|div_altfp_div_pst_qee:altfp_div_pst1|b1_dffe_0[15]                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:VGACONT|clk_25mhz'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:VGACONT|clk_25mhz ; Rise       ; vga_controller:VGACONT|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:MemController|SRAMController:SRAM|contador[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][13]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][14]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][15]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[0][9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][8]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[100][9]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][10]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][11]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][12]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][13]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][14]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][15]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controladores_IO:IOController|B_IO[101][8]                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+--------------+--------------------+-------+-------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+-------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 3.113 ; 3.113 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 2.915 ; 2.915 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 3.032 ; 3.032 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 3.113 ; 3.113 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 2.879 ; 2.879 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 2.253 ; 2.253 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 2.401 ; 2.401 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 1.702 ; 1.702 ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 1.413 ; 1.413 ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 1.421 ; 1.421 ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 1.499 ; 1.499 ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 1.230 ; 1.230 ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.904 ; 0.904 ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.974 ; 0.974 ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.908 ; 0.908 ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 1.536 ; 1.536 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 1.702 ; 1.702 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.908 ; 5.908 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.651 ; 4.651 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 4.593 ; 4.593 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 4.761 ; 4.761 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.508 ; 4.508 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.421 ; 4.421 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.448 ; 4.448 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 4.150 ; 4.150 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.363 ; 5.363 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.218 ; 5.218 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.300 ; 5.300 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.908 ; 5.908 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.342 ; 5.342 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.236 ; 5.236 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.175 ; 5.175 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.843 ; 4.843 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.359 ; 5.359 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 3.555 ; 3.555 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 3.555 ; 3.555 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+-------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -1.900 ; -1.900 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -2.072 ; -2.072 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -2.142 ; -2.142 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -2.175 ; -2.175 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -1.900 ; -1.900 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -2.133 ; -2.133 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -2.281 ; -2.281 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.792  ; 0.792  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.324  ; 0.324  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.389  ; 0.389  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.247  ; 0.247  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.752  ; 0.752  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.702  ; 0.702  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.792  ; 0.792  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.782  ; 0.782  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -0.002 ; -0.002 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -0.258 ; -0.258 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.575 ; -2.575 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -2.970 ; -2.970 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -2.998 ; -2.998 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.827 ; -2.827 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.202 ; -3.202 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -2.827 ; -2.827 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -3.278 ; -3.278 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.821 ; -2.821 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.610 ; -2.610 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.575 ; -2.575 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.810 ; -2.810 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -3.274 ; -3.274 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -3.326 ; -3.326 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -3.642 ; -3.642 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.580 ; -3.580 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.663 ; -2.663 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.613 ; -2.613 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.286  ; 0.286  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 0.286  ; 0.286  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 4.585  ; 4.585  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 4.492  ; 4.492  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 4.585  ; 4.585  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 4.522  ; 4.522  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 4.524  ; 4.524  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 4.518  ; 4.518  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 4.518  ; 4.518  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 4.525  ; 4.525  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 4.673  ; 4.673  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 4.673  ; 4.673  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 4.544  ; 4.544  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 4.568  ; 4.568  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 4.553  ; 4.553  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 4.569  ; 4.569  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 4.590  ; 4.590  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 4.588  ; 4.588  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 4.579  ; 4.579  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 4.528  ; 4.528  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 4.578  ; 4.578  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 4.579  ; 4.579  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 4.518  ; 4.518  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 4.553  ; 4.553  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 4.567  ; 4.567  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 5.476  ; 5.476  ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 5.187  ; 5.187  ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 5.476  ; 5.476  ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 5.359  ; 5.359  ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 4.918  ; 4.918  ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 5.036  ; 5.036  ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 5.272  ; 5.272  ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 5.241  ; 5.241  ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 5.124  ; 5.124  ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 5.124  ; 5.124  ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 4.691  ; 4.691  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 4.657  ; 4.657  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 4.467  ; 4.467  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 4.947  ; 4.947  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 4.799  ; 4.799  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 5.017  ; 5.017  ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 5.349  ; 5.349  ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 4.320  ; 4.320  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 4.483  ; 4.483  ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 4.858  ; 4.858  ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 5.349  ; 5.349  ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 4.432  ; 4.432  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 4.512  ; 4.512  ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 4.438  ; 4.438  ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 4.282  ; 4.282  ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 4.153  ; 4.153  ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 5.357  ; 5.357  ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 4.607  ; 4.607  ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 32.242 ; 32.242 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 29.135 ; 29.135 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 29.208 ; 29.208 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 29.731 ; 29.731 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 29.266 ; 29.266 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 28.958 ; 28.958 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 29.389 ; 29.389 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 29.165 ; 29.165 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 28.656 ; 28.656 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 29.576 ; 29.576 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 29.455 ; 29.455 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 30.169 ; 30.169 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 32.242 ; 32.242 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 31.695 ; 31.695 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 31.957 ; 31.957 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 31.807 ; 31.807 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 32.490 ; 32.490 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 9.041  ; 9.041  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 9.130  ; 9.130  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 7.712  ; 7.712  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 8.319  ; 8.319  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 9.007  ; 9.007  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 7.952  ; 7.952  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 7.636  ; 7.636  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 7.423  ; 7.423  ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 30.926 ; 30.926 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 32.490 ; 32.490 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 31.946 ; 31.946 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 31.064 ; 31.064 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 32.049 ; 32.049 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 31.179 ; 31.179 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 31.915 ; 31.915 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 31.601 ; 31.601 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 30.987 ; 30.987 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 30.781 ; 30.781 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 14.305 ; 14.305 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 14.305 ; 14.305 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 14.154 ; 14.154 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 14.290 ; 14.290 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 14.145 ; 14.145 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 14.442 ; 14.442 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 14.310 ; 14.310 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 14.262 ; 14.262 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 14.205 ; 14.205 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 14.442 ; 14.442 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 5.184  ; 5.184  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 14.495 ; 14.495 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 14.395 ; 14.395 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 14.495 ; 14.495 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 14.417 ; 14.417 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 14.484 ; 14.484 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 6.198  ; 6.198  ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 4.306 ; 4.306 ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 4.242 ; 4.242 ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 4.248 ; 4.248 ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 4.242 ; 4.242 ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 4.235 ; 4.235 ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 4.040 ; 4.040 ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 3.931 ; 3.931 ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 3.923 ; 3.923 ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 3.956 ; 3.956 ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 3.955 ; 3.955 ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 4.400 ; 4.400 ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 4.449 ; 4.449 ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 4.425 ; 4.425 ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 4.431 ; 4.431 ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 4.417 ; 4.417 ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 3.723 ; 3.723 ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 4.382 ; 4.382 ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 4.160 ; 4.160 ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 3.723 ; 3.723 ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 3.933 ; 3.933 ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 4.183 ; 4.183 ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 4.135 ; 4.135 ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 5.124 ; 5.124 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 4.691 ; 4.691 ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 4.657 ; 4.657 ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 4.901 ; 4.901 ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 4.947 ; 4.947 ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 4.799 ; 4.799 ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 5.017 ; 5.017 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 4.320 ; 4.320 ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 4.858 ; 4.858 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 5.349 ; 5.349 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 4.432 ; 4.432 ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 4.512 ; 4.512 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 4.438 ; 4.438 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 4.282 ; 4.282 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 5.046 ; 5.046 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 4.585 ; 4.585 ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 4.112 ; 4.112 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 5.050 ; 5.050 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 4.899 ; 4.899 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 5.753 ; 5.753 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 4.908 ; 4.908 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 4.756 ; 4.756 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 5.300 ; 5.300 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 5.080 ; 5.080 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 4.492 ; 4.492 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 4.705 ; 4.705 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 4.710 ; 4.710 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 4.583 ; 4.583 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 4.587 ; 4.587 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 4.112 ; 4.112 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 4.374 ; 4.374 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 4.287 ; 4.287 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 4.686 ; 4.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 5.429 ; 5.429 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 5.281 ; 5.281 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 4.977 ; 4.977 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 5.569 ; 5.569 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 5.953 ; 5.953 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 5.727 ; 5.727 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 5.375 ; 5.375 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 5.147 ; 5.147 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 5.001 ; 5.001 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 5.773 ; 5.773 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 5.182 ; 5.182 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 5.139 ; 5.139 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 5.026 ; 5.026 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 5.247 ; 5.247 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 4.686 ; 4.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 5.548 ; 5.548 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 5.062 ; 5.062 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 4.859 ; 4.859 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.869 ; 4.869 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 5.029 ; 5.029 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 4.878 ; 4.878 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 5.014 ; 5.014 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.869 ; 4.869 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.932 ; 4.932 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 5.037 ; 5.037 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 4.986 ; 4.986 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.932 ; 4.932 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 5.166 ; 5.166 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 4.408 ; 4.408 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 5.119 ; 5.119 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 5.119 ; 5.119 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 5.223 ; 5.223 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 5.141 ; 5.141 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 5.212 ; 5.212 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 4.436 ; 4.436 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 33.557 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 33.799 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 33.809 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 33.794 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 33.804 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 33.578 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 33.718 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 33.557 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 33.562 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 33.841 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 33.841 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 33.936 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 33.831 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 33.660 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 33.946 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 33.946 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 33.938 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.699 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.941 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 4.951 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 4.936 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.946 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.720 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.860 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 4.699 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.704 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.042 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.042 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.137 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.032 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.861 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.147 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.147 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.139 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 33.557    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 33.799    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 33.809    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 33.794    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 33.804    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 33.578    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 33.718    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 33.557    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 33.562    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 33.841    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 33.841    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 33.936    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 33.831    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 33.660    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 33.946    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 33.946    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 33.938    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.699     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.941     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 4.951     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 4.936     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.946     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.720     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.860     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 4.699     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.704     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.042     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.042     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.137     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.032     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.861     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.147     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.147     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.139     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-----------------------------------+-------------+--------+----------+---------+---------------------+
; Clock                             ; Setup       ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+-------------+--------+----------+---------+---------------------+
; Worst-case Slack                  ; -80.561     ; -2.690 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                         ; -76.843     ; -2.690 ; N/A      ; N/A     ; -1.631              ;
;  counter_div_clk[2]               ; -80.561     ; 0.215  ; N/A      ; N/A     ; -2.064              ;
;  vga_controller:VGACONT|clk_25mhz ; -79.945     ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                   ; -122859.837 ; -5.38  ; 0.0      ; 0.0     ; -9649.287           ;
;  CLOCK_50                         ; -67772.149  ; -5.380 ; N/A      ; N/A     ; -5200.019           ;
;  counter_div_clk[2]               ; -41426.859  ; 0.000  ; N/A      ; N/A     ; -2864.444           ;
;  vga_controller:VGACONT|clk_25mhz ; -13660.829  ; 0.000  ; N/A      ; N/A     ; -1584.824           ;
+-----------------------------------+-------------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 6.917  ; 6.917  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 6.449  ; 6.449  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 6.706  ; 6.706  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 6.917  ; 6.917  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 6.382  ; 6.382  ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; 4.940  ; 4.940  ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; 5.182  ; 5.182  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 5.372  ; 5.372  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 4.815  ; 4.815  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 4.812  ; 4.812  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 4.933  ; 4.933  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 4.398  ; 4.398  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 3.562  ; 3.562  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 3.794  ; 3.794  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 3.597  ; 3.597  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 5.152  ; 5.152  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 5.372  ; 5.372  ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 14.197 ; 14.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.362 ; 11.362 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 10.806 ; 10.806 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 11.569 ; 11.569 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.751 ; 10.751 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 10.615 ; 10.615 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.990  ; 9.990  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 9.918  ; 9.918  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 13.018 ; 13.018 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 12.751 ; 12.751 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 12.848 ; 12.848 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 14.197 ; 14.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 12.850 ; 12.850 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 12.545 ; 12.545 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 12.175 ; 12.175 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.622 ; 11.622 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 12.905 ; 12.905 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 9.239  ; 9.239  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 9.239  ; 9.239  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -1.900 ; -1.900 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -2.072 ; -2.072 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -2.142 ; -2.142 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -2.175 ; -2.175 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -1.900 ; -1.900 ; Rise       ; CLOCK_50           ;
; PS2_CLK      ; CLOCK_50           ; -2.133 ; -2.133 ; Rise       ; CLOCK_50           ;
; PS2_DAT      ; CLOCK_50           ; -2.281 ; -2.281 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.792  ; 0.792  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.324  ; 0.324  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.389  ; 0.389  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.247  ; 0.247  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.752  ; 0.752  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.702  ; 0.702  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.792  ; 0.792  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.782  ; 0.782  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -0.002 ; -0.002 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -0.258 ; -0.258 ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.575 ; -2.575 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -2.970 ; -2.970 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -2.998 ; -2.998 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.827 ; -2.827 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.202 ; -3.202 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -2.827 ; -2.827 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -3.278 ; -3.278 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.821 ; -2.821 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.610 ; -2.610 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.575 ; -2.575 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.810 ; -2.810 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -3.274 ; -3.274 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -3.326 ; -3.326 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -3.642 ; -3.642 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.580 ; -3.580 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.663 ; -2.663 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.613 ; -2.613 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.286  ; 0.286  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 0.286  ; 0.286  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 9.050  ; 9.050  ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 8.919  ; 8.919  ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 9.050  ; 9.050  ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 8.952  ; 8.952  ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 8.956  ; 8.956  ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 8.944  ; 8.944  ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 8.944  ; 8.944  ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 8.959  ; 8.959  ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 9.305  ; 9.305  ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 9.305  ; 9.305  ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 9.036  ; 9.036  ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 9.055  ; 9.055  ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 9.042  ; 9.042  ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 9.067  ; 9.067  ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 9.077  ; 9.077  ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 9.075  ; 9.075  ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 8.960  ; 8.960  ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 8.843  ; 8.843  ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 8.808  ; 8.808  ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 8.866  ; 8.866  ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 8.877  ; 8.877  ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 8.960  ; 8.960  ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 11.244 ; 11.244 ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 10.718 ; 10.718 ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 11.244 ; 11.244 ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 10.934 ; 10.934 ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 10.022 ; 10.022 ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 10.353 ; 10.353 ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 10.930 ; 10.930 ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 10.776 ; 10.776 ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 10.410 ; 10.410 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 10.410 ; 10.410 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 9.425  ; 9.425  ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 9.361  ; 9.361  ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 9.827  ; 9.827  ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 8.535  ; 8.535  ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 9.388  ; 9.388  ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 10.000 ; 10.000 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 10.914 ; 10.914 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 8.324  ; 8.324  ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 9.633  ; 9.633  ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 10.914 ; 10.914 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 8.647  ; 8.647  ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 8.928  ; 8.928  ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 9.247  ; 9.247  ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 8.651  ; 8.651  ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 7.937  ; 7.937  ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 10.879 ; 10.879 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 8.973  ; 8.973  ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 83.955 ; 83.955 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 75.370 ; 75.370 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 75.483 ; 75.483 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 77.055 ; 77.055 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 75.699 ; 75.699 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 74.801 ; 74.801 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 75.997 ; 75.997 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 75.266 ; 75.266 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 73.870 ; 73.870 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 76.429 ; 76.429 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 76.157 ; 76.157 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 77.880 ; 77.880 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 83.955 ; 83.955 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 82.377 ; 82.377 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 83.065 ; 83.065 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 82.698 ; 82.698 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 83.727 ; 83.727 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 20.457 ; 20.457 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 20.764 ; 20.764 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 17.290 ; 17.290 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 18.729 ; 18.729 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 20.240 ; 20.240 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 17.668 ; 17.668 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 17.086 ; 17.086 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 16.473 ; 16.473 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 80.114 ; 80.114 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 83.727 ; 83.727 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 82.569 ; 82.569 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 80.520 ; 80.520 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 82.681 ; 82.681 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 80.815 ; 80.815 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 82.503 ; 82.503 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 81.915 ; 81.915 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 80.220 ; 80.220 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 79.534 ; 79.534 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 33.452 ; 33.452 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 33.452 ; 33.452 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 33.115 ; 33.115 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 33.437 ; 33.437 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 33.110 ; 33.110 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 33.791 ; 33.791 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 33.455 ; 33.455 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 33.390 ; 33.390 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 33.172 ; 33.172 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 33.791 ; 33.791 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 11.036 ; 11.036 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 34.009 ; 34.009 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 33.722 ; 33.722 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 34.009 ; 34.009 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 33.743 ; 33.743 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 33.999 ; 33.999 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 13.176 ; 13.176 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50                         ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                         ;
;  HEX0[0]       ; CLOCK_50                         ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                         ;
;  HEX0[1]       ; CLOCK_50                         ; 4.306 ; 4.306 ; Rise       ; CLOCK_50                         ;
;  HEX0[2]       ; CLOCK_50                         ; 4.242 ; 4.242 ; Rise       ; CLOCK_50                         ;
;  HEX0[3]       ; CLOCK_50                         ; 4.248 ; 4.248 ; Rise       ; CLOCK_50                         ;
;  HEX0[4]       ; CLOCK_50                         ; 4.242 ; 4.242 ; Rise       ; CLOCK_50                         ;
;  HEX0[5]       ; CLOCK_50                         ; 4.235 ; 4.235 ; Rise       ; CLOCK_50                         ;
;  HEX0[6]       ; CLOCK_50                         ; 4.250 ; 4.250 ; Rise       ; CLOCK_50                         ;
; HEX1[*]        ; CLOCK_50                         ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                         ;
;  HEX1[0]       ; CLOCK_50                         ; 4.040 ; 4.040 ; Rise       ; CLOCK_50                         ;
;  HEX1[1]       ; CLOCK_50                         ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                         ;
;  HEX1[2]       ; CLOCK_50                         ; 3.931 ; 3.931 ; Rise       ; CLOCK_50                         ;
;  HEX1[3]       ; CLOCK_50                         ; 3.923 ; 3.923 ; Rise       ; CLOCK_50                         ;
;  HEX1[4]       ; CLOCK_50                         ; 3.943 ; 3.943 ; Rise       ; CLOCK_50                         ;
;  HEX1[5]       ; CLOCK_50                         ; 3.956 ; 3.956 ; Rise       ; CLOCK_50                         ;
;  HEX1[6]       ; CLOCK_50                         ; 3.955 ; 3.955 ; Rise       ; CLOCK_50                         ;
; HEX2[*]        ; CLOCK_50                         ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                         ;
;  HEX2[0]       ; CLOCK_50                         ; 4.400 ; 4.400 ; Rise       ; CLOCK_50                         ;
;  HEX2[1]       ; CLOCK_50                         ; 4.449 ; 4.449 ; Rise       ; CLOCK_50                         ;
;  HEX2[2]       ; CLOCK_50                         ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                         ;
;  HEX2[3]       ; CLOCK_50                         ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                         ;
;  HEX2[4]       ; CLOCK_50                         ; 4.425 ; 4.425 ; Rise       ; CLOCK_50                         ;
;  HEX2[5]       ; CLOCK_50                         ; 4.431 ; 4.431 ; Rise       ; CLOCK_50                         ;
;  HEX2[6]       ; CLOCK_50                         ; 4.417 ; 4.417 ; Rise       ; CLOCK_50                         ;
; HEX3[*]        ; CLOCK_50                         ; 3.723 ; 3.723 ; Rise       ; CLOCK_50                         ;
;  HEX3[0]       ; CLOCK_50                         ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                         ;
;  HEX3[1]       ; CLOCK_50                         ; 4.382 ; 4.382 ; Rise       ; CLOCK_50                         ;
;  HEX3[2]       ; CLOCK_50                         ; 4.160 ; 4.160 ; Rise       ; CLOCK_50                         ;
;  HEX3[3]       ; CLOCK_50                         ; 3.723 ; 3.723 ; Rise       ; CLOCK_50                         ;
;  HEX3[4]       ; CLOCK_50                         ; 3.933 ; 3.933 ; Rise       ; CLOCK_50                         ;
;  HEX3[5]       ; CLOCK_50                         ; 4.183 ; 4.183 ; Rise       ; CLOCK_50                         ;
;  HEX3[6]       ; CLOCK_50                         ; 4.135 ; 4.135 ; Rise       ; CLOCK_50                         ;
; LEDG[*]        ; CLOCK_50                         ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                         ;
;  LEDG[0]       ; CLOCK_50                         ; 5.124 ; 5.124 ; Rise       ; CLOCK_50                         ;
;  LEDG[1]       ; CLOCK_50                         ; 4.691 ; 4.691 ; Rise       ; CLOCK_50                         ;
;  LEDG[2]       ; CLOCK_50                         ; 4.657 ; 4.657 ; Rise       ; CLOCK_50                         ;
;  LEDG[3]       ; CLOCK_50                         ; 4.901 ; 4.901 ; Rise       ; CLOCK_50                         ;
;  LEDG[4]       ; CLOCK_50                         ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                         ;
;  LEDG[5]       ; CLOCK_50                         ; 4.947 ; 4.947 ; Rise       ; CLOCK_50                         ;
;  LEDG[6]       ; CLOCK_50                         ; 4.799 ; 4.799 ; Rise       ; CLOCK_50                         ;
;  LEDG[7]       ; CLOCK_50                         ; 5.017 ; 5.017 ; Rise       ; CLOCK_50                         ;
; LEDR[*]        ; CLOCK_50                         ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                         ;
;  LEDR[0]       ; CLOCK_50                         ; 4.320 ; 4.320 ; Rise       ; CLOCK_50                         ;
;  LEDR[1]       ; CLOCK_50                         ; 4.483 ; 4.483 ; Rise       ; CLOCK_50                         ;
;  LEDR[2]       ; CLOCK_50                         ; 4.858 ; 4.858 ; Rise       ; CLOCK_50                         ;
;  LEDR[3]       ; CLOCK_50                         ; 5.349 ; 5.349 ; Rise       ; CLOCK_50                         ;
;  LEDR[4]       ; CLOCK_50                         ; 4.432 ; 4.432 ; Rise       ; CLOCK_50                         ;
;  LEDR[5]       ; CLOCK_50                         ; 4.512 ; 4.512 ; Rise       ; CLOCK_50                         ;
;  LEDR[6]       ; CLOCK_50                         ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                         ;
;  LEDR[7]       ; CLOCK_50                         ; 4.438 ; 4.438 ; Rise       ; CLOCK_50                         ;
;  LEDR[8]       ; CLOCK_50                         ; 4.282 ; 4.282 ; Rise       ; CLOCK_50                         ;
;  LEDR[9]       ; CLOCK_50                         ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                         ;
; PS2_DAT        ; CLOCK_50                         ; 5.046 ; 5.046 ; Rise       ; CLOCK_50                         ;
; SRAM_WE_N      ; CLOCK_50                         ; 4.585 ; 4.585 ; Rise       ; CLOCK_50                         ;
; SRAM_ADDR[*]   ; counter_div_clk[2]               ; 4.112 ; 4.112 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]               ; 5.050 ; 5.050 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]               ; 4.899 ; 4.899 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]               ; 5.753 ; 5.753 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]               ; 4.908 ; 4.908 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]               ; 4.756 ; 4.756 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]               ; 5.300 ; 5.300 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]               ; 5.080 ; 5.080 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]               ; 4.492 ; 4.492 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]               ; 4.705 ; 4.705 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]               ; 4.710 ; 4.710 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[10] ; counter_div_clk[2]               ; 4.583 ; 4.583 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[11] ; counter_div_clk[2]               ; 4.587 ; 4.587 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[12] ; counter_div_clk[2]               ; 4.112 ; 4.112 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[13] ; counter_div_clk[2]               ; 4.374 ; 4.374 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_ADDR[14] ; counter_div_clk[2]               ; 4.287 ; 4.287 ; Rise       ; counter_div_clk[2]               ;
; SRAM_DQ[*]     ; counter_div_clk[2]               ; 4.686 ; 4.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[0]    ; counter_div_clk[2]               ; 5.429 ; 5.429 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[1]    ; counter_div_clk[2]               ; 5.281 ; 5.281 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[2]    ; counter_div_clk[2]               ; 4.977 ; 4.977 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[3]    ; counter_div_clk[2]               ; 5.569 ; 5.569 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[4]    ; counter_div_clk[2]               ; 5.953 ; 5.953 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[5]    ; counter_div_clk[2]               ; 5.727 ; 5.727 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[6]    ; counter_div_clk[2]               ; 5.375 ; 5.375 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[7]    ; counter_div_clk[2]               ; 5.147 ; 5.147 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[8]    ; counter_div_clk[2]               ; 5.001 ; 5.001 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[9]    ; counter_div_clk[2]               ; 5.773 ; 5.773 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[10]   ; counter_div_clk[2]               ; 5.182 ; 5.182 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[11]   ; counter_div_clk[2]               ; 5.139 ; 5.139 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[12]   ; counter_div_clk[2]               ; 5.026 ; 5.026 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[13]   ; counter_div_clk[2]               ; 5.247 ; 5.247 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[14]   ; counter_div_clk[2]               ; 4.686 ; 4.686 ; Rise       ; counter_div_clk[2]               ;
;  SRAM_DQ[15]   ; counter_div_clk[2]               ; 5.548 ; 5.548 ; Rise       ; counter_div_clk[2]               ;
; SRAM_LB_N      ; counter_div_clk[2]               ; 5.062 ; 5.062 ; Rise       ; counter_div_clk[2]               ;
; SRAM_UB_N      ; counter_div_clk[2]               ; 4.859 ; 4.859 ; Rise       ; counter_div_clk[2]               ;
; VGA_B[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.869 ; 4.869 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:VGACONT|clk_25mhz ; 5.029 ; 5.029 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:VGACONT|clk_25mhz ; 4.878 ; 4.878 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:VGACONT|clk_25mhz ; 5.014 ; 5.014 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:VGACONT|clk_25mhz ; 4.869 ; 4.869 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_G[*]       ; vga_controller:VGACONT|clk_25mhz ; 4.932 ; 4.932 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:VGACONT|clk_25mhz ; 5.037 ; 5.037 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:VGACONT|clk_25mhz ; 4.986 ; 4.986 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:VGACONT|clk_25mhz ; 4.932 ; 4.932 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:VGACONT|clk_25mhz ; 5.166 ; 5.166 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_HS         ; vga_controller:VGACONT|clk_25mhz ; 4.408 ; 4.408 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_R[*]       ; vga_controller:VGACONT|clk_25mhz ; 5.119 ; 5.119 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:VGACONT|clk_25mhz ; 5.119 ; 5.119 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:VGACONT|clk_25mhz ; 5.223 ; 5.223 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:VGACONT|clk_25mhz ; 5.141 ; 5.141 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:VGACONT|clk_25mhz ; 5.212 ; 5.212 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
; VGA_VS         ; vga_controller:VGACONT|clk_25mhz ; 4.436 ; 4.436 ; Rise       ; vga_controller:VGACONT|clk_25mhz ;
+----------------+----------------------------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 10126        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; CLOCK_50                         ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; CLOCK_50                         ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; counter_div_clk[2]               ; 98864        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; counter_div_clk[2]               ; > 2147483647 ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 3222         ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 10126        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; CLOCK_50                         ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; CLOCK_50                         ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; counter_div_clk[2]               ; 98864        ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; counter_div_clk[2]               ; > 2147483647 ; 0        ; 0        ; 0        ;
; counter_div_clk[2]               ; vga_controller:VGACONT|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:VGACONT|clk_25mhz ; vga_controller:VGACONT|clk_25mhz ; 3222         ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 31    ; 31    ;
; Unconstrained Input Port Paths  ; 1464  ; 1464  ;
; Unconstrained Output Ports      ; 95    ; 95    ;
; Unconstrained Output Port Paths ; 17417 ; 17417 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 19 12:21:49 2018
Info: Command: quartus_sta sisa -c sisa
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sisa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_div_clk[2] counter_div_clk[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:VGACONT|clk_25mhz vga_controller:VGACONT|clk_25mhz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -80.561
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -80.561    -41426.859 counter_div_clk[2] 
    Info (332119):   -79.945    -13660.829 vga_controller:VGACONT|clk_25mhz 
    Info (332119):   -76.843    -67772.149 CLOCK_50 
Info (332146): Worst-case hold slack is -2.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.690        -5.380 CLOCK_50 
    Info (332119):     0.445         0.000 counter_div_clk[2] 
    Info (332119):     0.445         0.000 vga_controller:VGACONT|clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2864.444 counter_div_clk[2] 
    Info (332119):    -2.064     -1584.824 vga_controller:VGACONT|clk_25mhz 
    Info (332119):    -1.631     -5200.019 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -29.458
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.458    -14556.253 counter_div_clk[2] 
    Info (332119):   -29.114     -4871.132 vga_controller:VGACONT|clk_25mhz 
    Info (332119):   -27.792    -24207.384 CLOCK_50 
Info (332146): Worst-case hold slack is -1.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.720        -3.440 CLOCK_50 
    Info (332119):     0.215         0.000 counter_div_clk[2] 
    Info (332119):     0.215         0.000 vga_controller:VGACONT|clk_25mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2363.962 counter_div_clk[2] 
    Info (332119):    -1.627     -1250.012 vga_controller:VGACONT|clk_25mhz 
    Info (332119):    -1.380     -4255.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 624 megabytes
    Info: Processing ended: Tue Jun 19 12:21:54 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


