// Seed: 2993977927
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3
    , id_14,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output wire id_12
);
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7,
    input wand id_8
);
  assign id_2 = id_3;
  xor (id_0, id_8, id_3, id_4);
  module_0(
      id_3, id_8, id_4, id_0, id_5, id_1, id_5, id_1, id_3, id_2, id_8, id_0, id_0
  );
endmodule
