
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 17 11:04:54 2025
Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 17 11:05:27 2025
viaInitial ends at Mon Mar 17 11:05:27 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.58min, fe_mem=474.9M) ***
*** Begin netlist parsing (mem=474.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'

*** Memory Usage v#1 (Current mem = 490.887M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=490.9M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1831 modules.
** info: there are 26702 stdCell insts.

*** Memory Usage v#1 (Current mem = 563.469M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:14.3, real=0:00:36.0, peak res=312.7M, current mem=684.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=327.8M, current mem=701.5M)
Current (total cpu=0:00:14.4, real=0:00:36.0, peak res=327.8M, current mem=701.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.70 10.0 10.0 10.0 10.0
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=931.801 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 931.8M) ***
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:00:19.6 mem=931.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.695  | -0.449  |
|           TNS (ns):| -1744.1 | -1482.7 |-261.717 |
|    Violating Paths:|  5244   |  3888   |  1456   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.72 sec
Total Real time: 6.0 sec
Total Memory Usage: 849.464844 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
26702 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
26702 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 849.5M) ***
<CMD> addStripe -number_of_sets 4 -spacing 5 -layer M4 -width 2 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 849.5M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar 17 11:05:36 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-20.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1737.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 140 used
Read in 140 components
  140 core components: 140 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 280 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 462
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 231
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1754.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Mar 17 11:05:37 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 17 11:05:37 2025

sroute post-processing starts at Mon Mar 17 11:05:37 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 17 11:05:37 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 18.31 megs
sroute: Total Peak Memory used = 867.77 megs
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.25 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 5.0 -start 0.0 0.2 -pin {clk {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 867.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.6 -pinDepth 0.25 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 2.2 -start 0.0 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 867.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=867.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.28754 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=975.082 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 975.1M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:05.3) (Real : 0:00:05.0) (mem : 975.1M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 414 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD8' removed
*       :     24 instances of type 'INVD6' removed
*       :      8 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :     17 instances of type 'INVD2' removed
*       :     30 instances of type 'INVD1' removed
*       :     42 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      3 instances of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     40 instances of type 'CKND2' removed
*       :    124 instances of type 'CKBD4' removed
*       :     20 instances of type 'CKBD1' removed
*       :      6 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     64 instances of type 'BUFFD2' removed
*       :     16 instances of type 'BUFFD1' removed
*       :      7 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26315 (0 fixed + 26315 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=28550 #term=100916 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
stdCell: 26315 single + 0 double + 0 multi
Total standard cell length = 66.5262 (mm), area = 0.1197 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 332631 sites (119747 um^2) / alloc_area 475889 sites (171320 um^2).
Pin Density = 0.2107.
            = total # of pins 100916 / total area 478860.
*Internal placement parameters: 0.102 | 14 | 0x000555
End delay calculation. (MEM=994.16 CPU=0:00:02.7 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.969e+04 (6.44e+04 2.53e+04)
              Est.  stn bbox = 1.154e+05 (8.49e+04 3.05e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 994.2M
Iteration  2: Total net bbox = 1.371e+05 (6.44e+04 7.27e+04)
              Est.  stn bbox = 1.891e+05 (8.49e+04 1.04e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 994.2M
Iteration  3: Total net bbox = 1.671e+05 (9.62e+04 7.09e+04)
              Est.  stn bbox = 2.467e+05 (1.40e+05 1.07e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 994.2M
Iteration  4: Total net bbox = 1.911e+05 (9.12e+04 9.99e+04)
              Est.  stn bbox = 2.850e+05 (1.34e+05 1.51e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 994.2M
End delay calculation. (MEM=994.16 CPU=0:00:02.8 REAL=0:00:03.0)
Iteration  5: Total net bbox = 5.341e+05 (2.56e+05 2.78e+05)
              Est.  stn bbox = 6.910e+05 (3.27e+05 3.64e+05)
              cpu = 0:00:13.1 real = 0:00:13.0 mem = 994.2M
Iteration  6: Total net bbox = 3.830e+05 (1.80e+05 2.03e+05)
              Est.  stn bbox = 5.176e+05 (2.42e+05 2.75e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 994.2M
End delay calculation. (MEM=994.16 CPU=0:00:02.7 REAL=0:00:03.0)
Iteration  7: Total net bbox = 4.005e+05 (1.98e+05 2.03e+05)
              Est.  stn bbox = 5.380e+05 (2.63e+05 2.75e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 994.2M
Iteration  8: Total net bbox = 4.292e+05 (1.98e+05 2.31e+05)
              Est.  stn bbox = 5.735e+05 (2.63e+05 3.11e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 994.2M
End delay calculation. (MEM=994.16 CPU=0:00:02.7 REAL=0:00:02.0)
Iteration  9: Total net bbox = 4.401e+05 (2.09e+05 2.31e+05)
              Est.  stn bbox = 5.873e+05 (2.77e+05 3.11e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 994.2M
Iteration 10: Total net bbox = 4.589e+05 (2.09e+05 2.50e+05)
              Est.  stn bbox = 6.106e+05 (2.77e+05 3.34e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 994.2M
End delay calculation. (MEM=1013.24 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration 11: Total net bbox = 4.714e+05 (2.21e+05 2.50e+05)
              Est.  stn bbox = 6.246e+05 (2.91e+05 3.34e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1013.4M
Iteration 12: Total net bbox = 4.905e+05 (2.21e+05 2.69e+05)
              Est.  stn bbox = 6.453e+05 (2.91e+05 3.55e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1013.4M
End delay calculation. (MEM=1032.44 CPU=0:00:02.6 REAL=0:00:03.0)
Iteration 13: Total net bbox = 5.008e+05 (2.21e+05 2.80e+05)
              Est.  stn bbox = 6.560e+05 (2.91e+05 3.65e+05)
              cpu = 0:00:06.6 real = 0:00:07.0 mem = 1032.4M
Iteration 14: Total net bbox = 5.030e+05 (2.21e+05 2.82e+05)
              Est.  stn bbox = 6.583e+05 (2.91e+05 3.68e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1032.4M
Iteration 15: Total net bbox = 5.401e+05 (2.55e+05 2.85e+05)
              Est.  stn bbox = 6.959e+05 (3.26e+05 3.70e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1032.4M
*** cost = 5.401e+05 (2.55e+05 2.85e+05) (cpu for global=0:00:49.6) real=0:00:49.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:23 mem=901.9M) ***
Total net bbox length = 5.401e+05 (2.554e+05 2.846e+05) (ext = 3.598e+04)
Move report: Detail placement moves 22227 insts, mean move: 1.99 um, max move: 42.80 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155): (344.40, 411.40) --> (358.40, 382.60)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:05.0 MEM: 916.5MB
Summary Report:
Instances move: 22227 (out of 26315 movable)
Mean displacement: 1.99 um
Max displacement: 42.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155) (344.4, 411.4) -> (358.4, 382.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 5.180e+05 (2.342e+05 2.838e+05) (ext = 3.589e+04)
Runtime: CPU: 0:00:04.4 REAL: 0:00:05.0 MEM: 916.5MB
*** Finished refinePlace (0:01:27 mem=916.5M) ***
*** Finished Initial Placement (cpu=0:00:58.7, real=0:00:59.0, mem=916.5M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28550  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28550 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 28550 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.492240e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 100673
[NR-eagl] Layer2(M2)(V) length: 2.251851e+05um, number of vias: 138635
[NR-eagl] Layer3(M3)(H) length: 2.560326e+05um, number of vias: 12440
[NR-eagl] Layer4(M4)(V) length: 1.195560e+05um, number of vias: 2622
[NR-eagl] Layer5(M5)(H) length: 4.806137e+04um, number of vias: 778
[NR-eagl] Layer6(M6)(V) length: 1.580861e+04um, number of vias: 7
[NR-eagl] Layer7(M7)(H) length: 1.932000e+02um, number of vias: 7
[NR-eagl] Layer8(M8)(V) length: 2.992000e+02um, number of vias: 0
[NR-eagl] Total length: 6.651361e+05um, number of vias: 255162
[NR-eagl] End Peak syMemory usage = 949.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.97 seconds
**placeDesign ... cpu = 0: 1: 6, real = 0: 1: 6, mem = 937.4M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 945.4M, totSessionCpu=0:01:30 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=945.4M)
Extraction called for design 'core' of instances=26315 and nets=28658 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 945.379M)
** Profile ** Start :  cpu=0:00:00.0, mem=945.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=945.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1061.07 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1061.1M) ***
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:01:36 mem=1061.1M)
** Profile ** Overall slacks :  cpu=0:00:05.0, mem=1061.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1061.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.011  |
|           TNS (ns):|-17253.4 |
|    Violating Paths:|  7675   |
|          All Paths:|  8648   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    309 (309)     |   -0.635   |    309 (309)     |
|   max_tran     |   321 (13186)    |   -8.884   |   321 (13186)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.463%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1061.1M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 988.2M, totSessionCpu=0:01:36 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 989.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 989.2M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26315

Instance distribution across the VT partitions:

 LVT : inst = 6642 (25.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6642 (25.2%)

 HVT : inst = 19673 (74.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19673 (74.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  28550
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=825.17MB/825.17MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=825.29MB/825.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=825.32MB/825.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT)
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 10%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 20%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 30%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 40%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 50%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 60%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 70%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 80%
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 90%

Finished Levelizing
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT)

Starting Activity Propagation
2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-17 11:06:53 (2025-Mar-17 18:06:53 GMT): 10%
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT): 20%

Finished Activity Propagation
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.40MB/826.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT)
 ... Calculating leakage power
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT): 10%
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT): 20%
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT): 30%
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT): 40%

Finished Calculating power
2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.56MB/826.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=826.56MB/826.56MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=826.59MB/826.59MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 11:06:54 (2025-Mar-17 18:06:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.99853319
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3609       36.15
Macro                                  0           0
IO                                     0           0
Combinational                     0.6376       63.85
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9985         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9985         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Highest Leakage Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Total Cap: 	1.89227e-10 F
* 		Total instances in design: 26315
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.998533 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26315 cells ( 100.000000%) , 0.998533 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=826.61MB/826.61MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -8.111 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.991 mW
Resizable instances =  26315 (100.0%), leakage = 0.991 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   6642 (25.2%), lkg = 0.236 mW (23.8%)
   -ve slk =   6641 (25.2%), lkg = 0.236 mW (23.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19673 (74.8%), lkg = 0.755 mW (76.2%)
   -ve slk =  19408 (73.8%), lkg = 0.752 mW (75.8%)

OptMgr: Begin forced downsizing
OptMgr: 6462 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -11.981 ns
OptMgr: 2001 (31%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -8.110 ns

Design leakage power (state independent) = 0.937 mW
Resizable instances =  26315 (100.0%), leakage = 0.937 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   2741 (10.4%), lkg = 0.116 mW (12.4%)
   -ve slk =   2740 (10.4%), lkg = 0.116 mW (12.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  23574 (89.6%), lkg = 0.821 mW (87.6%)
   -ve slk =  23319 (88.6%), lkg = 0.818 mW (87.3%)


Summary: cell sizing

 4461 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4461       4461

    2 instances changed cell type from        AN2D0   to    CKAN2D0
    1 instances changed cell type from        AN2D1   to    CKAN2D0
    4 instances changed cell type from       AN2XD1   to    CKAN2D0
   63 instances changed cell type from       AO21D1   to     AO21D0
   12 instances changed cell type from      AOI21D1   to    AOI21D0
    8 instances changed cell type from      CKAN2D1   to    CKAN2D0
  448 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  110 instances changed cell type from      CKND2D1   to    CKND2D0
  175 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   53 instances changed cell type from     CKXOR2D1   to     XOR2D0
   15 instances changed cell type from       IND2D1   to     IND2D0
   78 instances changed cell type from       INR2D1   to     INR2D0
    8 instances changed cell type from       INR2D2   to    INR2XD1
   10 instances changed cell type from      INR2XD0   to     INR2D0
   86 instances changed cell type from        INVD1   to      CKND0
    6 instances changed cell type from        INVD1   to      INVD0
   31 instances changed cell type from      IOA21D1   to    IOA21D0
    9 instances changed cell type from     MOAI22D1   to   MOAI22D0
   29 instances changed cell type from        ND2D0   to    CKND2D0
  101 instances changed cell type from        ND2D1   to    CKND2D0
    2 instances changed cell type from        ND2D1   to    CKND2D1
  102 instances changed cell type from        ND2D2   to    CKND2D2
   22 instances changed cell type from        ND2D3   to    CKND2D3
   25 instances changed cell type from        ND2D4   to    CKND2D4
    3 instances changed cell type from        ND2D8   to    CKND2D8
    2 instances changed cell type from        ND3D1   to      ND3D0
   20 instances changed cell type from        NR2D1   to      NR2D0
  120 instances changed cell type from        NR2D1   to     NR2XD0
   23 instances changed cell type from        NR2D2   to     NR2XD1
    1 instances changed cell type from        NR2D4   to     NR2XD2
   16 instances changed cell type from       NR2XD0   to      NR2D0
   18 instances changed cell type from       OA21D1   to     OA21D0
   21 instances changed cell type from      OAI21D1   to    OAI21D0
 1094 instances changed cell type from      OAI22D1   to    OAI22D0
   17 instances changed cell type from        OR2D1   to      OR2D0
    5 instances changed cell type from       OR2XD1   to      OR2D0
 1678 instances changed cell type from       XNR2D1   to     XNR2D0
   43 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4461



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=845.21MB/845.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=845.21MB/845.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=845.21MB/845.21MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT)
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 10%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 20%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 30%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 40%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 50%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 60%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 70%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 80%
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT): 90%

Finished Levelizing
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT)

Starting Activity Propagation
2025-Mar-17 11:07:04 (2025-Mar-17 18:07:04 GMT)
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT): 10%
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT): 20%

Finished Activity Propagation
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=849.16MB/849.16MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT)
 ... Calculating leakage power
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT): 10%
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT): 20%
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT): 30%
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT): 40%

Finished Calculating power
2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.16MB/849.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.16MB/849.16MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=849.16MB/849.16MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 11:07:05 (2025-Mar-17 18:07:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.94354508
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3609       38.25
Macro                                  0           0
IO                                     0           0
Combinational                     0.5826       61.75
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9435         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9435         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Highest Leakage Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U989 (FA1D4): 	 0.0002616
* 		Total Cap: 	1.85653e-10 F
* 		Total instances in design: 26315
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.943545 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26315 cells ( 100.000000%) , 0.943545 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=850.18MB/850.18MB)

OptMgr: Leakage power optimization took: 13 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1176.9M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1176.9M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1176.9M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1176.9M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1176.9M)
CPU of: netlist preparation :0:00:00.0 (mem :1176.9M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1176.9M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1290 out of 26315 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 20979
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -13.657  TNS Slack -31176.000 Density 68.46
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.46%|        -| -13.657|-31176.000|   0:00:00.0| 1262.0M|
|    68.46%|        0| -13.657|-31176.000|   0:00:01.0| 1262.0M|
|    68.46%|        1| -13.657|-31175.895|   0:00:01.0| 1262.0M|
|    68.23%|      359| -13.657|-31102.238|   0:00:03.0| 1262.0M|
|    68.23%|        4| -13.657|-31102.238|   0:00:00.0| 1262.0M|
|    68.23%|        0| -13.657|-31102.238|   0:00:00.0| 1262.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -13.657  TNS Slack -31102.239 Density 68.23
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.5) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=1101.34M, totSessionCpu=0:02:03).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.23%|        -| -13.657|-31102.239|   0:00:00.0| 1234.9M|
|    68.23%|        -| -13.657|-31102.239|   0:00:00.0| 1234.9M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1234.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   494   | 15118   |   455   |    455  |     0   |     0   |     0   |     0   | -13.66 |          0|          0|          0|  68.23  |            |           |
|    23   |  1176   |     1   |      1  |     0   |     0   |     0   |     0   | -2.48 |        180|          0|        434|  68.66  |   0:00:11.0|    1261.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.48 |          1|          0|         22|  68.67  |   0:00:00.0|    1261.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:11.4 real=0:00:11.0 mem=1261.1M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1110.3M, totSessionCpu=0:02:22 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 108 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.479  TNS Slack -6969.346 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.479|-6969.346|    68.67%|   0:00:00.0| 1255.0M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D   |
|  -2.477|-5967.112|    68.94%|   0:00:20.0| 1329.4M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q9_reg_17_/D   |
|  -2.189|-5143.733|    69.62%|   0:00:15.0| 1329.4M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -2.189|-5143.733|    69.62%|   0:00:01.0| 1329.4M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -1.655|-3582.001|    70.64%|   0:00:42.0| 1329.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.655|-3477.646|    70.83%|   0:00:12.0| 1328.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.655|-3322.696|    71.09%|   0:00:08.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.655|-3322.696|    71.09%|   0:00:01.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -1.470|-2949.422|    71.62%|   0:00:16.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D   |
|  -1.459|-2949.418|    71.64%|   0:00:07.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
|  -1.454|-2903.445|    71.73%|   0:00:05.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
|  -1.454|-2903.445|    71.73%|   0:00:01.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_18_/D  |
|  -1.396|-2830.934|    72.13%|   0:00:07.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.396|-2830.090|    72.15%|   0:00:05.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.396|-2823.791|    72.17%|   0:00:02.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.396|-2823.791|    72.17%|   0:00:01.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.396|-2806.891|    72.31%|   0:00:04.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.396|-2806.566|    72.28%|   0:00:05.0| 1347.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:32 real=0:02:32 mem=1347.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:32 real=0:02:32 mem=1347.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.396  TNS Slack -2806.566 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.396
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.396  TNS Slack -2806.566 Density 72.28
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    72.28%|        -|  -1.396|-2806.566|   0:00:00.0| 1313.8M|
|    72.27%|       20|  -1.396|-2806.031|   0:00:03.0| 1313.8M|
|    72.26%|        1|  -1.396|-2806.038|   0:00:00.0| 1313.8M|
|    72.26%|        4|  -1.396|-2806.038|   0:00:00.0| 1313.8M|
|    72.23%|       30|  -1.396|-2806.000|   0:00:02.0| 1313.8M|
|    71.78%|      980|  -1.394|-2805.088|   0:00:06.0| 1313.8M|
|    71.75%|       71|  -1.394|-2805.109|   0:00:01.0| 1313.8M|
|    71.75%|        6|  -1.394|-2805.107|   0:00:01.0| 1313.8M|
|    71.75%|        0|  -1.394|-2805.107|   0:00:00.0| 1313.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.394  TNS Slack -2805.107 Density 71.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.4) (real = 0:00:15.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1165.00M, totSessionCpu=0:05:16).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1165.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29395  numIgnoredNets=6
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29389 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 29389 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.575418e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1188.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.54 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:17 mem=1188.9M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1188.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=1188.9M) ***
Move report: Timing Driven Placement moves 27148 insts, mean move: 23.30 um, max move: 290.80 um
	Max move on inst (psum_mem_instance/FE_OFC1539_n1796): (85.60, 321.40) --> (317.00, 262.00)
	Runtime: CPU: 0:02:17 REAL: 0:02:18 MEM: 1349.9MB
Move report: Detail placement moves 9623 insts, mean move: 1.29 um, max move: 43.60 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC52_n15): (319.20, 325.00) --> (275.60, 325.00)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1349.9MB
Summary Report:
Instances move: 27147 (out of 27160 movable)
Mean displacement: 23.32 um
Max displacement: 292.80 um (Instance: psum_mem_instance/FE_OFC1539_n1796) (85.6, 321.4) -> (319, 262)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
Runtime: CPU: 0:02:21 REAL: 0:02:21 MEM: 1349.9MB
*** Finished refinePlace (0:07:38 mem=1349.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29395  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29395 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 29395 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.696370e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 102357
[NR-eagl] Layer2(M2)(V) length: 2.160919e+05um, number of vias: 144836
[NR-eagl] Layer3(M3)(H) length: 2.333743e+05um, number of vias: 8050
[NR-eagl] Layer4(M4)(V) length: 8.809659e+04um, number of vias: 2305
[NR-eagl] Layer5(M5)(H) length: 3.400007e+04um, number of vias: 1017
[NR-eagl] Layer6(M6)(V) length: 6.032665e+03um, number of vias: 584
[NR-eagl] Layer7(M7)(H) length: 3.630400e+03um, number of vias: 779
[NR-eagl] Layer8(M8)(V) length: 3.193800e+03um, number of vias: 0
[NR-eagl] Total length: 5.844197e+05um, number of vias: 259928
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1197.2M)
Extraction called for design 'core' of instances=27160 and nets=29506 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1197.246M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:10, real = 0:06:11, mem = 1187.3M, totSessionCpu=0:07:40 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1270.23 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1270.2M) ***
*** Timing NOT met, worst failing slack is -1.364
*** Check timing (0:00:05.2)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.364 TNS Slack -2722.473 Density 71.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.364|   -1.364|-2720.869|-2722.473|    71.75%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_13_/D  |
|  -1.335|   -1.335|-2694.394|-2695.998|    71.75%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
|  -1.326|   -1.326|-2664.726|-2666.329|    71.77%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
|  -1.315|   -1.315|-2649.550|-2651.154|    71.77%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
|  -1.304|   -1.304|-2637.638|-2639.241|    71.78%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
|  -1.294|   -1.294|-2622.671|-2624.274|    71.79%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
|  -1.287|   -1.287|-2610.458|-2612.062|    71.80%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_15_/D  |
|  -1.270|   -1.270|-2589.614|-2591.218|    71.84%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.265|   -1.265|-2578.369|-2579.973|    71.85%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.254|   -1.254|-2569.802|-2571.405|    71.86%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.249|   -1.249|-2560.261|-2561.864|    71.89%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.243|   -1.243|-2543.391|-2544.994|    71.89%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.238|   -1.238|-2531.658|-2533.262|    71.89%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.222|   -1.222|-2520.885|-2522.489|    71.90%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -1.217|   -1.217|-2507.146|-2508.749|    71.90%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_16_/D   |
|  -1.212|   -1.212|-2492.973|-2494.576|    71.91%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -1.207|   -1.207|-2474.685|-2476.289|    71.92%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_/D   |
|  -1.192|   -1.192|-2468.013|-2469.617|    71.92%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/D   |
|  -1.187|   -1.187|-2456.927|-2458.531|    71.94%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -1.182|   -1.182|-2448.333|-2449.937|    71.95%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.177|   -1.177|-2440.149|-2441.752|    71.96%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.174|   -1.174|-2433.216|-2434.820|    71.97%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.174|   -1.174|-2427.010|-2428.614|    71.97%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.171|   -1.171|-2423.249|-2424.852|    71.98%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.171|   -1.171|-2416.262|-2417.865|    71.98%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.162|   -1.162|-2414.732|-2416.335|    72.00%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.162|   -1.162|-2406.127|-2407.731|    72.01%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.162|   -1.162|-2405.801|-2407.404|    72.01%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.158|   -1.158|-2392.463|-2394.066|    72.02%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.158|   -1.158|-2386.447|-2388.050|    72.02%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.148|   -1.148|-2385.420|-2387.023|    72.02%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.143|   -1.143|-2377.949|-2379.553|    72.03%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.143|   -1.143|-2368.379|-2369.983|    72.04%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.143|   -1.143|-2367.543|-2369.147|    72.04%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.138|   -1.138|-2361.772|-2363.375|    72.06%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.131|   -1.131|-2353.615|-2355.218|    72.07%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -1.131|   -1.131|-2349.437|-2351.041|    72.09%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -1.131|   -1.131|-2349.198|-2350.802|    72.09%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -1.129|   -1.129|-2347.556|-2349.160|    72.11%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_16_/D   |
|  -1.125|   -1.125|-2340.151|-2341.755|    72.11%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.125|   -1.125|-2337.345|-2338.949|    72.12%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.125|   -1.125|-2337.208|-2338.811|    72.12%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.123|   -1.123|-2335.188|-2336.792|    72.13%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.123|   -1.123|-2328.592|-2330.195|    72.14%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.123|   -1.123|-2328.311|-2329.914|    72.14%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.123|   -1.123|-2325.957|-2327.560|    72.17%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.121|   -1.121|-2325.541|-2327.144|    72.17%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.116|   -1.116|-2320.840|-2322.443|    72.18%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.116|   -1.116|-2314.264|-2315.868|    72.18%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -1.112|   -1.112|-2312.381|-2313.985|    72.19%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.112|   -1.112|-2308.247|-2309.850|    72.20%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.112|   -1.112|-2307.679|-2309.283|    72.20%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -1.110|   -1.110|-2305.834|-2307.438|    72.24%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_12_/D  |
|  -1.110|   -1.110|-2302.938|-2304.542|    72.25%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_12_/D  |
|  -1.104|   -1.104|-2302.056|-2303.659|    72.25%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -1.105|   -1.105|-2297.988|-2299.591|    72.26%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.102|   -1.102|-2295.829|-2297.433|    72.27%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -1.102|   -1.102|-2291.350|-2292.954|    72.28%|   0:00:01.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -1.102|   -1.102|-2291.291|-2292.895|    72.28%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -1.099|   -1.099|-2289.942|-2291.546|    72.29%|   0:00:00.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.099|   -1.099|-2288.394|-2289.997|    72.31%|   0:00:00.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.095|   -1.095|-2285.594|-2287.198|    72.32%|   0:00:01.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -1.095|   -1.095|-2280.855|-2282.459|    72.33%|   0:00:01.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.095|   -1.095|-2280.505|-2282.108|    72.34%|   0:00:00.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.095|   -1.095|-2279.796|-2281.400|    72.34%|   0:00:00.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.095|   -1.095|-2279.753|-2281.356|    72.34%|   0:00:00.0| 1351.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -1.093|   -1.093|-2276.789|-2278.392|    72.36%|   0:00:00.0| 1352.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -1.093|   -1.093|-2274.869|-2276.472|    72.36%|   0:00:01.0| 1352.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -1.086|   -1.086|-2273.842|-2275.445|    72.37%|   0:00:00.0| 1352.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.088|   -1.088|-2271.967|-2273.571|    72.38%|   0:00:01.0| 1352.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -1.085|   -1.085|-2270.614|-2272.217|    72.39%|   0:00:00.0| 1353.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.085|   -1.085|-2269.308|-2270.912|    72.39%|   0:00:00.0| 1353.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.085|   -1.085|-2269.066|-2270.670|    72.39%|   0:00:00.0| 1353.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.084|   -1.084|-2267.338|-2268.942|    72.41%|   0:00:01.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -1.084|   -1.084|-2265.582|-2267.186|    72.42%|   0:00:00.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -1.083|   -1.083|-2263.824|-2265.428|    72.44%|   0:00:00.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.083|   -1.083|-2259.500|-2261.104|    72.45%|   0:00:01.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.083|   -1.083|-2259.222|-2260.825|    72.45%|   0:00:00.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.082|   -1.082|-2257.700|-2259.304|    72.45%|   0:00:00.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -1.082|   -1.082|-2256.638|-2258.242|    72.46%|   0:00:00.0| 1354.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -1.081|   -1.081|-2254.069|-2255.673|    72.48%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.081|   -1.081|-2251.307|-2252.911|    72.48%|   0:00:01.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.081|   -1.081|-2250.123|-2251.727|    72.48%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.080|   -1.080|-2249.166|-2250.769|    72.51%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.077|   -1.077|-2249.033|-2250.637|    72.51%|   0:00:01.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.076|   -1.076|-2248.257|-2249.861|    72.52%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.076|   -1.076|-2248.061|-2249.665|    72.52%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.076|   -1.076|-2248.001|-2249.604|    72.52%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.074|   -1.074|-2247.493|-2249.096|    72.53%|   0:00:01.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -1.074|   -1.074|-2245.935|-2247.539|    72.54%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -1.074|   -1.074|-2245.705|-2247.309|    72.54%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -1.072|   -1.072|-2244.720|-2246.324|    72.55%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.072|   -1.072|-2244.663|-2246.266|    72.55%|   0:00:01.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.072|   -1.072|-2243.655|-2245.258|    72.56%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.070|   -1.070|-2242.640|-2244.244|    72.57%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -1.068|   -1.068|-2242.133|-2243.737|    72.58%|   0:00:01.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
|  -1.067|   -1.067|-2240.268|-2241.871|    72.59%|   0:00:00.0| 1355.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
|  -1.066|   -1.066|-2238.703|-2240.307|    72.60%|   0:00:01.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -1.065|   -1.065|-2237.926|-2239.530|    72.60%|   0:00:00.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.064|   -1.064|-2231.236|-2232.840|    72.62%|   0:00:00.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.064|   -1.064|-2228.318|-2229.922|    72.66%|   0:00:02.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.064|   -1.064|-2227.271|-2228.875|    72.66%|   0:00:00.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.064|   -1.064|-2223.104|-2224.707|    72.69%|   0:00:01.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.064|   -1.064|-2222.568|-2224.171|    72.70%|   0:00:00.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.060|   -1.060|-2217.601|-2219.205|    72.76%|   0:00:01.0| 1356.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -1.060|   -1.060|-2216.227|-2217.830|    72.78%|   0:00:01.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -1.058|   -1.058|-2213.734|-2215.337|    72.81%|   0:00:00.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -1.058|   -1.058|-2212.300|-2213.903|    72.82%|   0:00:01.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.058|   -1.058|-2212.155|-2213.758|    72.83%|   0:00:00.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.055|   -1.055|-2209.569|-2211.173|    72.87%|   0:00:01.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_17_/D  |
|  -1.054|   -1.054|-2207.831|-2209.435|    72.89%|   0:00:02.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.054|   -1.054|-2207.383|-2208.987|    72.90%|   0:00:00.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.054|   -1.054|-2205.811|-2207.414|    72.91%|   0:00:00.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.054|   -1.054|-2202.373|-2203.976|    72.99%|   0:00:01.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.052|   -1.052|-2201.894|-2203.497|    73.00%|   0:00:00.0| 1357.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.051|   -1.051|-2200.776|-2202.379|    73.01%|   0:00:01.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.051|   -1.051|-2200.256|-2201.859|    73.02%|   0:00:01.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2198.920|-2200.524|    73.07%|   0:00:01.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2197.578|-2199.182|    73.07%|   0:00:01.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2196.304|-2197.907|    73.11%|   0:00:00.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2195.945|-2197.548|    73.11%|   0:00:00.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2195.925|-2197.528|    73.13%|   0:00:00.0| 1358.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.049|   -1.049|-2193.405|-2195.008|    73.16%|   0:00:02.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -1.049|   -1.049|-2192.894|-2194.497|    73.16%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -1.049|   -1.049|-2191.967|-2193.571|    73.22%|   0:00:01.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2191.590|-2193.194|    73.22%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2189.070|-2190.673|    73.23%|   0:00:01.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2188.518|-2190.122|    73.23%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2187.091|-2188.694|    73.26%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2186.951|-2188.555|    73.26%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2186.527|-2188.131|    73.26%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2186.200|-2187.803|    73.27%|   0:00:00.0| 1360.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_15_/D  |
|  -1.049|   -1.049|-2181.847|-2183.451|    73.32%|   0:00:03.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2181.608|-2183.211|    73.32%|   0:00:00.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2180.099|-2181.703|    73.33%|   0:00:01.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2179.398|-2181.001|    73.35%|   0:00:00.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2179.043|-2180.647|    73.36%|   0:00:00.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2177.791|-2179.394|    73.37%|   0:00:01.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2177.698|-2179.302|    73.37%|   0:00:00.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2177.371|-2178.974|    73.40%|   0:00:00.0| 1361.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_18_/D   |
|  -1.049|   -1.049|-2174.239|-2175.843|    73.44%|   0:00:03.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_17_/D  |
|  -1.049|   -1.049|-2170.223|-2171.826|    73.47%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_17_/D  |
|  -1.049|   -1.049|-2169.603|-2171.206|    73.47%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_17_/D  |
|  -1.049|   -1.049|-2169.314|-2170.917|    73.49%|   0:00:01.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_17_/D  |
|  -1.049|   -1.049|-2169.251|-2170.854|    73.49%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_17_/D  |
|  -1.049|   -1.049|-2168.117|-2169.721|    73.53%|   0:00:01.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.049|   -1.049|-2167.962|-2169.566|    73.53%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.049|   -1.049|-2167.940|-2169.544|    73.53%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.049|   -1.049|-2167.653|-2169.256|    73.54%|   0:00:01.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -1.049|   -1.049|-2164.641|-2166.245|    73.56%|   0:00:02.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.049|   -1.049|-2164.553|-2166.156|    73.57%|   0:00:00.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.049|   -1.049|-2163.165|-2164.768|    73.64%|   0:00:00.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.049|   -1.049|-2162.919|-2164.523|    73.64%|   0:00:00.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.049|   -1.049|-2162.601|-2164.205|    73.65%|   0:00:01.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.049|   -1.049|-2161.957|-2163.561|    73.67%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.049|   -1.049|-2161.082|-2162.685|    73.67%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.049|   -1.049|-2160.362|-2161.965|    73.71%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.049|   -1.049|-2160.290|-2161.894|    73.71%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.049|   -1.049|-2160.268|-2161.871|    73.71%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.049|   -1.049|-2160.179|-2161.782|    73.71%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.049|   -1.049|-2159.738|-2161.341|    73.71%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -1.049|   -1.049|-2157.183|-2158.786|    73.75%|   0:00:02.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
|  -1.049|   -1.049|-2157.035|-2158.638|    73.75%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
|  -1.049|   -1.049|-2156.680|-2158.284|    73.76%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.049|   -1.049|-2156.559|-2158.162|    73.76%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.049|   -1.049|-2156.507|-2158.111|    73.76%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.049|   -1.049|-2155.889|-2157.492|    73.77%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -1.049|   -1.049|-2155.872|-2157.476|    73.77%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -1.049|   -1.049|-2155.033|-2156.637|    73.80%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -1.049|   -1.049|-2154.716|-2156.319|    73.80%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -1.049|   -1.049|-2154.638|-2156.241|    73.80%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -1.049|   -1.049|-2153.352|-2154.955|    73.83%|   0:00:02.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2152.319|-2153.923|    73.85%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2152.223|-2153.826|    73.85%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2151.635|-2153.238|    73.86%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2151.583|-2153.187|    73.86%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2150.381|-2151.984|    73.87%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -1.049|   -1.049|-2150.356|-2151.960|    73.87%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_/D   |
|  -1.049|   -1.049|-2149.426|-2151.029|    73.89%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2149.339|-2150.943|    73.89%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2146.854|-2148.458|    73.89%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2146.830|-2148.433|    73.89%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2146.701|-2148.304|    73.90%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2146.691|-2148.295|    73.90%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
|  -1.049|   -1.049|-2144.855|-2146.458|    73.91%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_7_/D   |
|  -1.049|   -1.049|-2144.563|-2146.167|    73.93%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_7_/D   |
|  -1.049|   -1.049|-2144.124|-2145.728|    73.94%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -1.049|   -1.049|-2143.778|-2145.381|    73.95%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -1.049|   -1.049|-2142.648|-2144.251|    73.96%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D   |
|  -1.049|   -1.049|-2142.370|-2143.973|    73.98%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D   |
|  -1.049|   -1.049|-2142.354|-2143.957|    73.98%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D   |
|  -1.049|   -1.049|-2142.288|-2143.891|    73.99%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D   |
|  -1.049|   -1.049|-2142.240|-2143.843|    74.00%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -1.049|   -1.049|-2142.234|-2143.837|    74.00%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -1.049|   -1.049|-2141.422|-2143.025|    74.00%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_8_/D   |
|  -1.049|   -1.049|-2141.184|-2142.787|    74.01%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -1.049|   -1.049|-2141.085|-2142.689|    74.01%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -1.049|   -1.049|-2141.067|-2142.670|    74.01%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -1.049|   -1.049|-2140.030|-2141.633|    74.01%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_8_/D    |
|  -1.049|   -1.049|-2140.010|-2141.614|    74.01%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_9_/D   |
|  -1.049|   -1.049|-2139.725|-2141.328|    74.01%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
|  -1.049|   -1.049|-2139.091|-2140.695|    74.01%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
|  -1.049|   -1.049|-2138.977|-2140.581|    74.03%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_8_/D   |
|  -1.049|   -1.049|-2138.701|-2140.305|    74.03%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_8_/D   |
|  -1.049|   -1.049|-2138.693|-2140.296|    74.04%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_8_/D   |
|  -1.049|   -1.049|-2138.582|-2140.186|    74.06%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_8_/D   |
|  -1.049|   -1.049|-2137.394|-2138.998|    74.06%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
|  -1.049|   -1.049|-2137.134|-2138.738|    74.07%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -1.049|   -1.049|-2137.104|-2138.707|    74.07%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -1.049|   -1.049|-2136.324|-2137.927|    74.07%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -1.049|   -1.049|-2136.246|-2137.850|    74.07%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -1.049|   -1.049|-2136.193|-2137.797|    74.07%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -1.049|   -1.049|-2136.182|-2137.786|    74.07%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -1.049|   -1.049|-2135.237|-2136.841|    74.08%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
|  -1.049|   -1.049|-2133.741|-2135.344|    74.09%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
|  -1.049|   -1.049|-2133.699|-2135.303|    74.10%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
|  -1.049|   -1.049|-2132.003|-2133.607|    74.10%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
|  -1.049|   -1.049|-2131.478|-2133.082|    74.10%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
|  -1.049|   -1.049|-2130.797|-2132.401|    74.10%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -1.049|   -1.049|-2130.539|-2132.142|    74.10%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -1.049|   -1.049|-2129.838|-2131.442|    74.11%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
|  -1.049|   -1.049|-2129.684|-2131.287|    74.12%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
|  -1.049|   -1.049|-2128.616|-2130.220|    74.12%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -1.049|   -1.049|-2127.990|-2129.594|    74.12%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -1.049|   -1.049|-2127.880|-2129.483|    74.12%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -1.049|   -1.049|-2127.756|-2129.360|    74.12%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -1.049|   -1.049|-2126.261|-2127.865|    74.12%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -1.049|   -1.049|-2126.207|-2127.811|    74.12%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -1.049|   -1.049|-2120.752|-2122.356|    74.13%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -1.049|   -1.049|-2120.726|-2122.330|    74.13%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -1.049|   -1.049|-2120.722|-2122.325|    74.13%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -1.049|   -1.049|-2120.542|-2122.146|    74.13%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -1.049|   -1.049|-2120.536|-2122.139|    74.13%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -1.049|   -1.049|-2120.316|-2121.920|    74.15%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -1.049|   -1.049|-2120.275|-2121.878|    74.16%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -1.049|   -1.049|-2119.972|-2121.575|    74.16%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -1.049|   -1.049|-2119.784|-2121.388|    74.16%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_5_/D   |
|  -1.049|   -1.049|-2119.755|-2121.359|    74.16%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_5_/D   |
|  -1.049|   -1.049|-2119.717|-2121.320|    74.16%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_5_/D   |
|  -1.049|   -1.049|-2119.699|-2121.303|    74.16%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_5_/D   |
|  -1.049|   -1.049|-2118.149|-2119.753|    74.18%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -1.049|   -1.049|-2118.061|-2119.665|    74.18%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -1.049|   -1.049|-2118.000|-2119.604|    74.18%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -1.049|   -1.049|-2117.912|-2119.516|    74.18%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -1.049|   -1.049|-2117.410|-2119.013|    74.18%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D   |
|  -1.049|   -1.049|-2117.331|-2118.935|    74.20%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D   |
|  -1.049|   -1.049|-2117.291|-2118.894|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D   |
|  -1.049|   -1.049|-2116.941|-2118.544|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -1.049|   -1.049|-2116.817|-2118.420|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -1.049|   -1.049|-2116.788|-2118.391|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -1.049|   -1.049|-2116.223|-2117.827|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_4_/D   |
|  -1.049|   -1.049|-2116.105|-2117.708|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_4_/D   |
|  -1.049|   -1.049|-2114.837|-2116.440|    74.20%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
|  -1.049|   -1.049|-2114.435|-2116.039|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -1.049|   -1.049|-2114.405|-2116.008|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -1.049|   -1.049|-2114.389|-2115.992|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
|  -1.049|   -1.049|-2113.680|-2115.283|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -1.049|   -1.049|-2113.643|-2115.246|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -1.049|   -1.049|-2113.029|-2114.633|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -1.049|   -1.049|-2112.501|-2114.104|    74.20%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.049|   -1.049|-2111.938|-2113.541|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.049|   -1.049|-2111.926|-2113.530|    74.20%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_4_/D    |
|  -1.049|   -1.049|-2111.865|-2113.468|    74.21%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -1.049|   -1.049|-2111.519|-2113.123|    74.21%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -1.049|   -1.049|-2111.204|-2112.807|    74.22%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D    |
|  -1.049|   -1.049|-2111.045|-2112.649|    74.22%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -1.049|   -1.049|-2111.021|-2112.625|    74.22%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_3_/D   |
|  -1.049|   -1.049|-2110.716|-2112.320|    74.22%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_3_/D   |
|  -1.049|   -1.049|-2110.583|-2112.187|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -1.049|   -1.049|-2110.570|-2112.174|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -1.049|   -1.049|-2110.347|-2111.950|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D   |
|  -1.049|   -1.049|-2110.281|-2111.884|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -1.049|   -1.049|-2109.982|-2111.586|    74.23%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
|  -1.049|   -1.049|-2109.623|-2111.227|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -1.049|   -1.049|-2109.589|-2111.193|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -1.049|   -1.049|-2109.574|-2111.177|    74.23%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_2_/D   |
|  -1.049|   -1.049|-2108.156|-2109.760|    74.24%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
|  -1.049|   -1.049|-2106.809|-2108.412|    74.24%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_2_/D    |
|  -1.049|   -1.049|-2106.322|-2107.925|    74.24%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
|  -1.049|   -1.049|-2106.168|-2107.771|    74.24%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
|  -1.049|   -1.049|-2106.146|-2107.750|    74.24%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_2_/D   |
|  -1.049|   -1.049|-2105.990|-2107.594|    74.24%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -1.049|   -1.049|-2105.980|-2107.583|    74.24%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -1.049|   -1.049|-2105.943|-2107.547|    74.25%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -1.049|   -1.049|-2105.679|-2107.282|    74.25%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
|  -1.049|   -1.049|-2105.318|-2106.921|    74.25%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -1.049|   -1.049|-2105.198|-2106.802|    74.25%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -1.049|   -1.049|-2105.189|-2106.792|    74.25%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -1.049|   -1.049|-2105.132|-2106.735|    74.25%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_1_/D    |
|  -1.049|   -1.049|-2104.977|-2106.581|    74.25%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_1_/D   |
|  -1.049|   -1.049|-2104.600|-2106.204|    74.26%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -1.049|   -1.049|-2104.571|-2106.174|    74.26%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -1.049|   -1.049|-2104.454|-2106.057|    74.26%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -1.049|   -1.049|-2104.419|-2106.023|    74.26%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_1_/D    |
|  -1.049|   -1.049|-2096.373|-2097.977|    74.26%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_75_/D                |
|  -1.049|   -1.049|-2090.199|-2091.802|    74.26%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_106_/D               |
|  -1.049|   -1.049|-2086.556|-2088.159|    74.26%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.049|   -1.049|-2085.373|-2086.977|    74.27%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.049|   -1.049|-2084.589|-2086.193|    74.28%|   0:00:01.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.049|   -1.049|-2084.427|-2086.031|    74.28%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.049|   -1.049|-2084.409|-2086.012|    74.28%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.049|   -1.049|-2084.396|-2085.999|    74.28%|   0:00:00.0| 1364.7M|        NA|       NA| NA                                                 |
|  -1.049|   -1.049|-2084.396|-2085.999|    74.28%|   0:00:00.0| 1364.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:49 real=0:01:49 mem=1364.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:49 real=0:01:49 mem=1364.7M) ***
** GigaOpt Optimizer WNS Slack -1.049 TNS Slack -2085.999 Density 74.28
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.049  TNS Slack -2085.999 Density 74.28
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    74.28%|        -|  -1.049|-2085.999|   0:00:00.0| 1364.7M|
|    74.22%|       65|  -1.049|-2085.999|   0:00:02.0| 1364.7M|
|    73.82%|      728|  -1.050|-2089.677|   0:00:07.0| 1364.7M|
|    73.82%|        9|  -1.050|-2089.681|   0:00:00.0| 1364.7M|
|    73.82%|        0|  -1.050|-2089.681|   0:00:00.0| 1364.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.050  TNS Slack -2089.681 Density 73.82
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1362.23M, totSessionCpu=0:09:50).
** GigaOpt Optimizer WNS Slack -1.050 TNS Slack -2089.681 Density 73.82
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:59 real=0:01:58 mem=1362.2M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1226.7 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30561  numIgnoredNets=3
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30558 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 30558 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.756580e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[NR-eagl] End Peak syMemory usage = 1252.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.63 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:09:52 mem=1252.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 28305 insts, mean move: 9.13 um, max move: 106.20 um
	Max move on inst (mac_array_instance/FE_OFC492_q_temp_184_): (183.60, 199.00) --> (129.60, 146.80)
	Runtime: CPU: 0:01:49 REAL: 0:01:49 MEM: 1372.4MB
Move report: Detail placement moves 12990 insts, mean move: 1.39 um, max move: 27.40 um
	Max move on inst (mac_array_instance/FE_OFC888_q_temp_96_): (86.80, 168.40) --> (114.20, 168.40)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1372.4MB
Summary Report:
Instances move: 28315 (out of 28396 movable)
Mean displacement: 9.21 um
Max displacement: 109.60 um (Instance: mac_array_instance/FE_OFC492_q_temp_184_) (183.6, 199) -> (126.2, 146.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:01:52 REAL: 0:01:52 MEM: 1372.4MB
*** Finished refinePlace (0:11:44 mem=1372.4M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30561  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30561 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 30561 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.595642e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 105682
[NR-eagl] Layer2(M2)(V) length: 2.088767e+05um, number of vias: 148580
[NR-eagl] Layer3(M3)(H) length: 2.305775e+05um, number of vias: 8767
[NR-eagl] Layer4(M4)(V) length: 8.886839e+04um, number of vias: 2481
[NR-eagl] Layer5(M5)(H) length: 3.308718e+04um, number of vias: 1111
[NR-eagl] Layer6(M6)(V) length: 6.528584e+03um, number of vias: 594
[NR-eagl] Layer7(M7)(H) length: 3.659200e+03um, number of vias: 764
[NR-eagl] Layer8(M8)(V) length: 3.107800e+03um, number of vias: 0
[NR-eagl] Total length: 5.747053e+05um, number of vias: 267979
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1221.8M)
Extraction called for design 'core' of instances=28396 and nets=30672 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1221.809M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:17, real = 0:10:17, mem = 1213.9M, totSessionCpu=0:11:47 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1287.95 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1288.0M) ***
*** Timing NOT met, worst failing slack is -1.090
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.090 TNS Slack -2157.628 Density 73.82
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.090|   -1.090|-2156.605|-2157.628|    73.82%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -1.080|   -1.080|-2149.982|-2151.005|    73.82%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -1.072|   -1.072|-2145.570|-2146.593|    73.82%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -1.063|   -1.063|-2137.687|-2138.710|    73.82%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_12_/D  |
|  -1.059|   -1.059|-2131.080|-2132.103|    73.83%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -1.052|   -1.052|-2127.039|-2128.062|    73.83%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -1.045|   -1.045|-2116.448|-2117.471|    73.83%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -1.038|   -1.038|-2110.947|-2111.970|    73.84%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_19_/D  |
|  -1.036|   -1.036|-2105.073|-2106.096|    73.85%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -1.029|   -1.029|-2101.811|-2102.834|    73.85%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -1.026|   -1.026|-2090.882|-2091.905|    73.87%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -1.018|   -1.018|-2082.639|-2083.662|    73.88%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -1.014|   -1.014|-2073.858|-2074.882|    73.89%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -1.014|   -1.014|-2066.407|-2067.431|    73.90%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -1.006|   -1.006|-2063.500|-2064.523|    73.90%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -1.006|   -1.006|-2054.962|-2055.986|    73.92%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -1.002|   -1.002|-2048.518|-2049.542|    73.93%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -0.998|   -0.998|-2044.009|-2045.032|    73.94%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -0.995|   -0.995|-2037.497|-2038.520|    73.95%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_19_/D   |
|  -0.991|   -0.991|-2029.721|-2030.745|    73.96%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.991|   -0.991|-2024.041|-2025.065|    73.97%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.984|   -0.984|-2021.915|-2022.938|    73.98%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_11_/D   |
|  -0.980|   -0.980|-2011.900|-2012.923|    74.01%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_14_/D  |
|  -0.977|   -0.977|-2002.699|-2003.722|    74.03%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -0.972|   -0.972|-1995.844|-1996.867|    74.05%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -0.970|   -0.970|-1985.088|-1986.111|    74.07%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.969|   -0.969|-1978.401|-1979.424|    74.08%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.969|   -0.969|-1978.066|-1979.089|    74.09%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.965|   -0.965|-1977.344|-1978.367|    74.09%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.962|   -0.962|-1970.772|-1971.796|    74.12%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.961|   -0.961|-1965.865|-1966.888|    74.13%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
|  -0.961|   -0.961|-1963.363|-1964.386|    74.14%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
|  -0.956|   -0.956|-1962.134|-1963.157|    74.14%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.956|   -0.956|-1956.615|-1957.639|    74.16%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.956|   -0.956|-1956.149|-1957.172|    74.16%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -0.951|   -0.951|-1955.068|-1956.091|    74.17%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.948|   -0.948|-1947.195|-1948.218|    74.19%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.948|   -0.948|-1941.828|-1942.851|    74.21%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.948|   -0.948|-1940.850|-1941.874|    74.21%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.943|   -0.943|-1937.989|-1939.013|    74.24%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.940|   -0.940|-1929.740|-1930.763|    74.26%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -0.940|   -0.940|-1923.190|-1924.213|    74.28%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.940|   -0.940|-1921.920|-1922.943|    74.29%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.934|   -0.934|-1920.536|-1921.559|    74.30%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.935|   -0.935|-1916.673|-1917.696|    74.35%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.935|   -0.935|-1911.025|-1912.048|    74.36%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.927|   -0.927|-1909.640|-1910.663|    74.37%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.927|   -0.927|-1898.017|-1899.040|    74.42%|   0:00:02.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.927|   -0.927|-1895.356|-1896.380|    74.44%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.927|   -0.927|-1895.151|-1896.175|    74.44%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.926|   -0.926|-1894.574|-1895.597|    74.47%|   0:00:00.0| 1361.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.926|   -0.926|-1890.734|-1891.757|    74.47%|   0:00:01.0| 1361.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.921|   -0.921|-1889.684|-1890.707|    74.48%|   0:00:00.0| 1365.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.921|   -0.921|-1885.191|-1886.214|    74.52%|   0:00:01.0| 1365.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.921|   -0.921|-1883.440|-1884.463|    74.53%|   0:00:00.0| 1365.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.918|   -0.918|-1882.232|-1883.255|    74.56%|   0:00:02.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
|  -0.918|   -0.918|-1877.774|-1878.797|    74.58%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
|  -0.918|   -0.918|-1877.523|-1878.546|    74.58%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
|  -0.915|   -0.915|-1876.232|-1877.255|    74.59%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.915|   -0.915|-1870.645|-1871.668|    74.61%|   0:00:01.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.915|   -0.915|-1870.526|-1871.550|    74.61%|   0:00:00.0| 1364.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.914|   -0.914|-1869.897|-1870.920|    74.62%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.914|   -0.914|-1865.493|-1866.517|    74.63%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
|  -0.914|   -0.914|-1865.214|-1866.237|    74.63%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_14_/D  |
|  -0.914|   -0.914|-1864.889|-1865.912|    74.64%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.912|   -0.912|-1862.731|-1863.754|    74.66%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -0.912|   -0.912|-1861.164|-1862.187|    74.68%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -0.912|   -0.912|-1861.151|-1862.174|    74.68%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -0.906|   -0.906|-1860.530|-1861.553|    74.68%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
|  -0.906|   -0.906|-1856.738|-1857.761|    74.71%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
|  -0.906|   -0.906|-1855.523|-1856.546|    74.72%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
|  -0.903|   -0.903|-1853.212|-1854.235|    74.76%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -0.903|   -0.903|-1850.311|-1851.335|    74.79%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -0.903|   -0.903|-1848.030|-1849.053|    74.79%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -0.901|   -0.901|-1846.775|-1847.798|    74.80%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.901|   -0.901|-1845.164|-1846.187|    74.81%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.901|   -0.901|-1844.843|-1845.866|    74.81%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
|  -0.900|   -0.900|-1843.786|-1844.809|    74.82%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.900|   -0.900|-1841.439|-1842.462|    74.83%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.900|   -0.900|-1841.366|-1842.390|    74.83%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.899|   -0.899|-1841.595|-1842.619|    74.83%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.900|   -0.900|-1841.328|-1842.351|    74.84%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.900|   -0.900|-1841.055|-1842.078|    74.84%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.899|   -0.899|-1840.658|-1841.681|    74.84%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.895|   -0.895|-1837.453|-1838.477|    74.85%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.896|   -0.896|-1833.763|-1834.787|    74.89%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.895|   -0.895|-1831.874|-1832.897|    74.89%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.894|   -0.894|-1829.865|-1830.888|    74.91%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -0.894|   -0.894|-1829.057|-1830.080|    74.92%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -0.894|   -0.894|-1828.969|-1829.992|    74.92%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
|  -0.893|   -0.893|-1828.598|-1829.621|    74.93%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.893|   -0.893|-1827.040|-1828.063|    74.94%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.893|   -0.893|-1826.792|-1827.815|    74.94%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.892|   -0.892|-1825.468|-1826.491|    74.94%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.892|   -0.892|-1824.757|-1825.780|    74.95%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.892|   -0.892|-1824.714|-1825.737|    74.95%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.889|   -0.889|-1822.058|-1823.082|    74.96%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.889|   -0.889|-1818.856|-1819.879|    75.00%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.889|   -0.889|-1818.780|-1819.803|    75.00%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_11_/D   |
|  -0.885|   -0.885|-1816.704|-1817.727|    75.02%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.885|   -0.885|-1814.596|-1815.619|    75.05%|   0:00:00.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.885|   -0.885|-1814.366|-1815.390|    75.05%|   0:00:01.0| 1366.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.883|   -0.883|-1812.352|-1813.375|    75.07%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.883|   -0.883|-1809.889|-1810.912|    75.08%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.882|   -0.882|-1807.969|-1808.992|    75.11%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.882|   -0.882|-1807.696|-1808.719|    75.12%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.882|   -0.882|-1807.597|-1808.620|    75.12%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -0.880|   -0.880|-1807.024|-1808.047|    75.13%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.880|   -0.880|-1806.893|-1807.917|    75.13%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.879|   -0.879|-1807.068|-1808.091|    75.14%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.878|   -0.878|-1804.265|-1805.288|    75.15%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.877|   -0.877|-1803.445|-1804.468|    75.16%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_12_/D   |
|  -0.876|   -0.876|-1802.156|-1803.180|    75.17%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.874|   -0.874|-1798.618|-1799.641|    75.18%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_17_/D  |
|  -0.874|   -0.874|-1796.795|-1797.818|    75.21%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.873|   -0.873|-1796.719|-1797.743|    75.22%|   0:00:01.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.872|   -0.872|-1795.420|-1796.443|    75.23%|   0:00:00.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -0.870|   -0.870|-1794.206|-1795.229|    75.24%|   0:00:02.0| 1367.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -0.869|   -0.869|-1793.146|-1794.170|    75.26%|   0:00:01.0| 1386.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.868|   -0.868|-1790.692|-1791.716|    75.28%|   0:00:03.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.867|   -0.867|-1790.071|-1791.094|    75.28%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.865|   -0.865|-1789.138|-1790.161|    75.30%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.865|   -0.865|-1788.581|-1789.605|    75.31%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_8_/D   |
|  -0.864|   -0.864|-1787.259|-1788.282|    75.31%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.863|   -0.863|-1786.553|-1787.576|    75.31%|   0:00:02.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.863|   -0.863|-1786.065|-1787.088|    75.32%|   0:00:01.0| 1387.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_14_/D  |
|  -0.862|   -0.862|-1785.105|-1786.128|    75.33%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.861|   -0.861|-1782.073|-1783.096|    75.35%|   0:00:03.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_14_/D  |
|  -0.860|   -0.860|-1780.253|-1781.276|    75.36%|   0:00:02.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.859|   -0.859|-1779.106|-1780.129|    75.37%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.857|   -0.857|-1777.754|-1778.778|    75.37%|   0:00:02.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -0.856|   -0.856|-1775.685|-1776.709|    75.39%|   0:00:02.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
|  -0.856|   -0.856|-1774.312|-1775.335|    75.41%|   0:00:02.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.855|   -0.855|-1773.690|-1774.713|    75.42%|   0:00:01.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.854|   -0.854|-1772.734|-1773.757|    75.43%|   0:00:00.0| 1368.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.855|   -0.855|-1769.820|-1770.844|    75.44%|   0:00:04.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.854|   -0.854|-1769.485|-1770.508|    75.45%|   0:00:01.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.853|   -0.853|-1769.103|-1770.126|    75.45%|   0:00:00.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.852|   -0.852|-1766.731|-1767.754|    75.46%|   0:00:01.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.851|   -0.851|-1766.146|-1767.169|    75.47%|   0:00:02.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.850|   -0.850|-1764.942|-1765.966|    75.48%|   0:00:02.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.850|   -0.850|-1764.258|-1765.281|    75.49%|   0:00:03.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.849|   -0.849|-1763.869|-1764.892|    75.50%|   0:00:01.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.848|   -0.848|-1760.723|-1761.746|    75.52%|   0:00:04.0| 1370.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.847|   -0.847|-1758.183|-1759.206|    75.54%|   0:00:04.0| 1390.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.846|   -0.846|-1757.874|-1758.897|    75.56%|   0:00:01.0| 1390.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -0.846|   -0.846|-1757.405|-1758.428|    75.57%|   0:00:01.0| 1371.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.845|   -0.845|-1757.057|-1758.081|    75.58%|   0:00:01.0| 1371.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.848|   -0.848|-1754.199|-1755.222|    75.60%|   0:00:04.0| 1371.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.846|   -0.846|-1753.099|-1754.122|    75.60%|   0:00:00.0| 1371.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.844|   -0.844|-1753.069|-1754.092|    75.60%|   0:00:00.0| 1371.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.844|   -0.844|-1752.542|-1753.565|    75.61%|   0:00:02.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.843|   -0.843|-1751.568|-1752.592|    75.63%|   0:00:01.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.842|   -0.842|-1750.818|-1751.841|    75.64%|   0:00:01.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.841|   -0.841|-1748.591|-1749.614|    75.65%|   0:00:02.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.841|   -0.841|-1746.951|-1747.975|    75.65%|   0:00:03.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.840|   -0.840|-1746.465|-1747.488|    75.66%|   0:00:00.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.841|   -0.841|-1745.991|-1747.014|    75.67%|   0:00:01.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.840|   -0.840|-1745.419|-1746.443|    75.67%|   0:00:00.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.840|   -0.840|-1745.395|-1746.419|    75.67%|   0:00:01.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.838|   -0.838|-1742.184|-1743.208|    75.76%|   0:00:01.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.836|   -0.836|-1740.951|-1741.974|    75.78%|   0:00:02.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.835|   -0.835|-1740.131|-1741.155|    75.79%|   0:00:02.0| 1374.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.835|   -0.835|-1738.304|-1739.328|    75.81%|   0:00:02.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.835|   -0.835|-1738.337|-1739.361|    75.81%|   0:00:02.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.834|   -0.834|-1738.295|-1739.318|    75.82%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.833|   -0.833|-1737.567|-1738.590|    75.82%|   0:00:03.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.832|   -0.832|-1733.848|-1734.871|    75.85%|   0:00:04.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.834|   -0.834|-1731.269|-1732.292|    75.86%|   0:00:02.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.832|   -0.832|-1730.231|-1731.254|    75.86%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.831|   -0.831|-1729.570|-1730.594|    75.87%|   0:00:04.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.831|   -0.831|-1728.260|-1729.283|    75.88%|   0:00:05.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.831|   -0.831|-1727.334|-1728.358|    75.89%|   0:00:02.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.831|   -0.831|-1725.452|-1726.475|    76.02%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.830|   -0.830|-1724.390|-1725.413|    76.03%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.830|   -0.830|-1723.206|-1724.229|    76.05%|   0:00:02.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.829|   -0.829|-1723.203|-1724.226|    76.05%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.827|   -0.827|-1720.849|-1721.872|    76.06%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
|  -0.826|   -0.826|-1719.392|-1720.415|    76.07%|   0:00:02.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.828|   -0.828|-1718.002|-1719.026|    76.08%|   0:00:03.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.826|   -0.826|-1718.857|-1719.881|    76.08%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.825|   -0.825|-1717.355|-1718.379|    76.18%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.826|   -0.826|-1715.458|-1716.481|    76.19%|   0:00:03.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.824|   -0.824|-1715.402|-1716.426|    76.19%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.824|   -0.824|-1714.893|-1715.916|    76.19%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.824|   -0.824|-1714.276|-1715.299|    76.20%|   0:00:03.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.824|   -0.824|-1714.209|-1715.232|    76.20%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.823|   -0.823|-1713.253|-1714.277|    76.26%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.822|   -0.822|-1711.647|-1712.670|    76.27%|   0:00:04.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.823|   -0.823|-1709.317|-1710.340|    76.29%|   0:00:03.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.822|   -0.822|-1709.201|-1710.224|    76.30%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.822|   -0.822|-1708.818|-1709.842|    76.30%|   0:00:00.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.820|   -0.820|-1707.758|-1708.781|    76.34%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -0.820|   -0.820|-1706.912|-1707.936|    76.35%|   0:00:04.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.819|   -0.819|-1705.974|-1706.998|    76.36%|   0:00:01.0| 1376.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.819|   -0.819|-1705.001|-1706.024|    76.37%|   0:00:03.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.819|   -0.819|-1704.758|-1705.781|    76.38%|   0:00:02.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.817|   -0.817|-1703.384|-1704.408|    76.43%|   0:00:00.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.817|   -0.817|-1702.228|-1703.251|    76.45%|   0:00:02.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.816|   -0.816|-1701.378|-1702.401|    76.46%|   0:00:01.0| 1378.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.815|   -0.815|-1700.590|-1701.613|    76.46%|   0:00:03.0| 1378.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.815|   -0.815|-1698.471|-1699.495|    76.46%|   0:00:06.0| 1378.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.815|   -0.815|-1697.933|-1698.957|    76.47%|   0:00:01.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.815|   -0.815|-1697.606|-1698.629|    76.47%|   0:00:01.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.815|   -0.815|-1696.670|-1697.694|    76.57%|   0:00:00.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.814|   -0.814|-1696.367|-1697.390|    76.58%|   0:00:02.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.813|   -0.813|-1694.029|-1695.052|    76.60%|   0:00:01.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.813|   -0.813|-1692.229|-1693.252|    76.62%|   0:00:06.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.813|   -0.813|-1691.914|-1692.938|    76.62%|   0:00:00.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.812|   -0.812|-1691.587|-1692.610|    76.66%|   0:00:01.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.812|   -0.812|-1689.550|-1690.573|    76.69%|   0:00:04.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.812|   -0.812|-1689.545|-1690.568|    76.69%|   0:00:00.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.811|   -0.811|-1689.137|-1690.160|    76.72%|   0:00:00.0| 1380.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.810|   -0.810|-1688.722|-1689.745|    76.72%|   0:00:03.0| 1381.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.810|   -0.810|-1688.340|-1689.363|    76.73%|   0:00:05.0| 1382.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.811|   -0.811|-1688.086|-1689.109|    76.74%|   0:00:03.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.810|   -0.810|-1687.978|-1689.002|    76.74%|   0:00:00.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.810|   -0.810|-1687.229|-1688.252|    76.75%|   0:00:02.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.809|   -0.809|-1686.806|-1687.830|    76.79%|   0:00:01.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -0.809|   -0.809|-1684.430|-1685.453|    76.80%|   0:00:10.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.808|   -0.808|-1684.031|-1685.054|    76.84%|   0:00:01.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.808|   -0.808|-1683.804|-1684.828|    76.85%|   0:00:02.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.808|   -0.808|-1683.178|-1684.201|    76.86%|   0:00:03.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.808|   -0.808|-1682.715|-1683.738|    76.89%|   0:00:00.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.808|   -0.808|-1682.661|-1683.684|    76.89%|   0:00:01.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.808|   -0.808|-1682.326|-1683.349|    76.93%|   0:00:01.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.807|   -0.807|-1681.701|-1682.725|    76.97%|   0:00:02.0| 1382.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.806|   -0.806|-1681.500|-1682.524|    76.97%|   0:00:00.0| 1382.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.807|   -0.807|-1680.236|-1681.259|    76.99%|   0:00:07.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.806|   -0.806|-1679.978|-1681.001|    76.99%|   0:00:01.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.806|   -0.806|-1679.391|-1680.414|    76.99%|   0:00:00.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.806|   -0.806|-1679.143|-1680.167|    77.03%|   0:00:01.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.806|   -0.806|-1679.032|-1680.055|    77.03%|   0:00:00.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.807|   -0.807|-1678.162|-1679.185|    77.08%|   0:00:02.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.807|   -0.807|-1678.125|-1679.148|    77.10%|   0:00:01.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.807|   -0.807|-1678.129|-1679.152|    77.11%|   0:00:00.0| 1383.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:18 real=0:04:17 mem=1383.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.131|   -0.807|  -1.064|-1679.152|    77.11%|   0:00:00.0| 1383.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_52_/D                      |
|  -0.097|   -0.807|  -0.989|-1679.077|    77.11%|   0:00:00.0| 1383.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
|  -0.079|   -0.807|  -0.762|-1678.850|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
|  -0.068|   -0.807|  -0.563|-1678.650|    77.12%|   0:00:01.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_26_/D                      |
|  -0.068|   -0.807|  -0.492|-1678.578|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_26_/D                      |
|  -0.056|   -0.807|  -0.387|-1678.474|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_52_/D                      |
|  -0.034|   -0.807|  -0.336|-1678.423|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_69_/D                      |
|  -0.022|   -0.807|  -0.346|-1678.433|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
|  -0.015|   -0.807|  -0.314|-1678.389|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
|  -0.015|   -0.807|  -0.033|-1678.161|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
|  -0.007|   -0.807|  -0.017|-1678.146|    77.12%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
|  -0.003|   -0.807|  -0.003|-1678.131|    77.12%|   0:00:01.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_28_/D                      |
|   0.005|   -0.807|   0.000|-1678.129|    77.13%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_104_/D                     |
|   0.015|   -0.807|   0.000|-1678.129|    77.13%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
|   0.015|   -0.807|   0.000|-1678.129|    77.13%|   0:00:00.0| 1421.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1421.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:19 real=0:04:19 mem=1421.8M) ***
** GigaOpt Optimizer WNS Slack -0.807 TNS Slack -1678.129 Density 77.13
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.807  TNS Slack -1678.129 Density 77.13
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    77.13%|        -|  -0.807|-1678.129|   0:00:00.0| 1421.8M|
|    76.94%|       78|  -0.807|-1677.465|   0:00:02.0| 1421.8M|
|    76.65%|      462|  -0.814|-1676.240|   0:00:05.0| 1421.8M|
|    76.65%|        4|  -0.814|-1676.240|   0:00:01.0| 1421.8M|
|    76.65%|        0|  -0.814|-1676.240|   0:00:00.0| 1421.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.814  TNS Slack -1676.240 Density 76.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 395 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1383.65M, totSessionCpu=0:16:26).
*** Starting refinePlace (0:16:26 mem=1415.7M) ***
Total net bbox length = 4.586e+05 (2.132e+05 2.454e+05) (ext = 3.334e+04)
Move report: Timing Driven Placement moves 16719 insts, mean move: 6.37 um, max move: 67.00 um
	Max move on inst (mac_array_instance/FE_OFC1414_q_temp_327_): (292.40, 314.20) --> (256.00, 283.60)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1433.8MB
Move report: Detail placement moves 8344 insts, mean move: 0.61 um, max move: 6.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1067): (380.40, 296.20) --> (381.60, 301.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1433.8MB
Summary Report:
Instances move: 17236 (out of 28581 movable)
Mean displacement: 6.24 um
Max displacement: 67.20 um (Instance: mac_array_instance/FE_OFC1414_q_temp_327_) (292.4, 314.2) -> (255.8, 283.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.854e+05 (2.337e+05 2.517e+05) (ext = 3.354e+04)
Runtime: CPU: 0:00:08.6 REAL: 0:00:08.0 MEM: 1433.8MB
*** Finished refinePlace (0:16:35 mem=1433.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1433.8M)


Density : 0.7665
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.3 real=0:00:10.0 mem=1433.8M) ***
** GigaOpt Optimizer WNS Slack -0.891 TNS Slack -1745.648 Density 76.65
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.891|   -0.891|-1745.647|-1745.648|    76.65%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.877|   -0.877|-1730.304|-1730.305|    76.65%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.860|   -0.860|-1728.016|-1728.017|    76.65%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D   |
|  -0.851|   -0.851|-1727.909|-1727.910|    76.65%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.843|   -0.843|-1722.971|-1722.971|    76.65%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.843|   -0.843|-1720.036|-1720.037|    76.66%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.833|   -0.833|-1717.761|-1717.761|    76.66%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.833|   -0.833|-1710.033|-1710.034|    76.67%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.826|   -0.826|-1707.095|-1707.096|    76.67%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
|  -0.821|   -0.821|-1698.666|-1698.666|    76.70%|   0:00:03.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
|  -0.819|   -0.819|-1694.387|-1694.387|    76.73%|   0:00:06.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
|  -0.817|   -0.817|-1693.307|-1693.308|    76.74%|   0:00:03.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.818|   -0.818|-1690.740|-1690.741|    76.77%|   0:00:11.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.814|   -0.814|-1689.786|-1689.787|    76.77%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.814|   -0.814|-1687.208|-1687.209|    76.79%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.814|   -0.814|-1687.103|-1687.103|    76.79%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.811|   -0.811|-1684.091|-1684.092|    76.86%|   0:00:02.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.811|   -0.811|-1681.506|-1681.507|    76.88%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.811|   -0.811|-1680.954|-1680.954|    76.89%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.811|   -0.811|-1680.719|-1680.720|    76.90%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.809|   -0.809|-1679.978|-1679.978|    76.98%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.809|   -0.809|-1679.212|-1679.212|    77.01%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.806|   -0.806|-1678.614|-1678.614|    77.06%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.806|   -0.806|-1676.521|-1676.522|    77.12%|   0:00:04.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.806|   -0.806|-1675.885|-1675.885|    77.13%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.804|   -0.804|-1673.615|-1673.615|    77.26%|   0:00:03.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.804|   -0.804|-1671.493|-1671.494|    77.28%|   0:00:02.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.804|   -0.804|-1671.229|-1671.229|    77.28%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.804|   -0.804|-1671.191|-1671.191|    77.28%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.803|   -0.803|-1670.160|-1670.161|    77.35%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.804|   -0.804|-1669.366|-1669.366|    77.37%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.803|   -0.803|-1668.887|-1668.888|    77.40%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.803|   -0.803|-1669.156|-1669.156|    77.46%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.802|   -0.802|-1668.262|-1668.263|    77.47%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.802|   -0.802|-1668.178|-1668.178|    77.48%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.802|   -0.802|-1667.502|-1667.502|    77.49%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.800|   -0.800|-1665.327|-1665.328|    77.54%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.800|   -0.800|-1663.337|-1663.337|    77.55%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.800|   -0.800|-1663.021|-1663.021|    77.55%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.799|   -0.799|-1662.157|-1662.158|    77.61%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.799|   -0.799|-1661.198|-1661.199|    77.63%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.800|   -0.800|-1661.142|-1661.143|    77.69%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.799|   -0.799|-1661.315|-1661.315|    77.71%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.798|   -0.798|-1660.800|-1660.800|    77.71%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.798|   -0.798|-1660.115|-1660.116|    77.72%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.798|   -0.798|-1659.931|-1659.931|    77.72%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.796|   -0.796|-1659.192|-1659.192|    77.78%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.796|   -0.796|-1657.882|-1657.882|    77.80%|   0:00:03.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.796|   -0.796|-1657.203|-1657.204|    77.81%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.795|   -0.795|-1656.222|-1656.223|    77.90%|   0:00:03.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.796|   -0.796|-1654.770|-1654.770|    77.92%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.795|   -0.795|-1654.598|-1654.599|    77.93%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.794|   -0.794|-1653.251|-1653.251|    78.00%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.794|   -0.794|-1652.246|-1652.246|    78.01%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.794|   -0.794|-1651.559|-1651.560|    78.01%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1650.068|-1650.068|    78.06%|   0:00:04.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.792|   -0.792|-1650.023|-1650.024|    78.08%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.792|   -0.792|-1649.846|-1649.847|    78.08%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.793|   -0.793|-1649.371|-1649.372|    78.13%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.978|-1648.979|    78.15%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.927|-1648.928|    78.16%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.759|-1648.759|    78.16%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.465|-1648.466|    78.20%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.351|-1648.352|    78.21%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.793|   -0.793|-1648.344|-1648.344|    78.29%|   0:00:02.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.793|   -0.793|-1648.295|-1648.296|    78.30%|   0:00:01.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.793|   -0.793|-1648.336|-1648.336|    78.33%|   0:00:00.0| 1428.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:29 real=0:01:29 mem=1428.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.793|  -0.001|-1648.336|    78.33%|   0:00:00.0| 1428.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_46_/D                      |
|   0.008|   -0.793|   0.000|-1648.336|    78.33%|   0:00:01.0| 1428.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_31_/D                      |
|   0.015|   -0.793|   0.000|-1648.336|    78.33%|   0:00:00.0| 1466.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
|   0.015|   -0.793|   0.000|-1648.336|    78.33%|   0:00:00.0| 1466.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1466.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:01:30 mem=1466.7M) ***
** GigaOpt Optimizer WNS Slack -0.793 TNS Slack -1648.336 Density 78.33
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.793  TNS Slack -1648.336 Density 78.33
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    78.33%|        -|  -0.793|-1648.336|   0:00:00.0| 1466.7M|
|    78.29%|       33|  -0.793|-1648.292|   0:00:01.0| 1466.7M|
|    78.02%|      383|  -0.791|-1648.236|   0:00:05.0| 1466.7M|
|    78.02%|        1|  -0.791|-1648.236|   0:00:00.0| 1466.7M|
|    78.02%|        0|  -0.791|-1648.236|   0:00:00.0| 1466.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.791  TNS Slack -1648.236 Density 78.02
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 414 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1426.09M, totSessionCpu=0:18:13).
*** Starting refinePlace (0:18:13 mem=1426.1M) ***
Total net bbox length = 4.871e+05 (2.348e+05 2.523e+05) (ext = 3.354e+04)
Move report: Timing Driven Placement moves 12110 insts, mean move: 4.83 um, max move: 77.40 um
	Max move on inst (mac_array_instance/FE_OFC882_q_temp_506_): (332.40, 341.20) --> (352.20, 398.80)
	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 1439.3MB
Move report: Detail placement moves 8119 insts, mean move: 0.67 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U824): (288.60, 265.60) --> (286.80, 262.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1439.3MB
Summary Report:
Instances move: 13659 (out of 28938 movable)
Mean displacement: 4.41 um
Max displacement: 77.40 um (Instance: mac_array_instance/FE_OFC882_q_temp_506_) (332.4, 341.2) -> (352.2, 398.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.909e+05 (2.376e+05 2.532e+05) (ext = 3.364e+04)
Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 1439.3MB
*** Finished refinePlace (0:18:21 mem=1439.3M) ***
Finished re-routing un-routed nets (0:00:00.1 1439.3M)


Density : 0.7802
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.1 real=0:00:08.0 mem=1439.3M) ***
** GigaOpt Optimizer WNS Slack -0.844 TNS Slack -1684.066 Density 78.02
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.844|   -0.844|-1684.066|-1684.066|    78.02%|   0:00:00.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_14_/D  |
|  -0.827|   -0.827|-1680.401|-1680.401|    78.02%|   0:00:00.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
|  -0.826|   -0.826|-1680.296|-1680.296|    78.02%|   0:00:00.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -0.820|   -0.820|-1678.633|-1678.633|    78.02%|   0:00:01.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.814|   -0.814|-1675.738|-1675.738|    78.04%|   0:00:01.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_14_/D  |
|  -0.810|   -0.810|-1671.777|-1671.777|    78.05%|   0:00:02.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.805|   -0.805|-1667.675|-1667.675|    78.07%|   0:00:02.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.803|   -0.803|-1665.414|-1665.414|    78.08%|   0:00:04.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.799|   -0.799|-1663.306|-1663.306|    78.09%|   0:00:05.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.795|   -0.795|-1657.292|-1657.292|    78.10%|   0:00:08.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.794|   -0.794|-1653.506|-1653.506|    78.13%|   0:00:18.0| 1439.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.794|   -0.794|-1652.569|-1652.569|    78.16%|   0:00:08.0| 1448.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.794|   -0.794|-1651.041|-1651.041|    78.16%|   0:00:06.0| 1448.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.794|   -0.794|-1650.976|-1650.976|    78.16%|   0:00:01.0| 1448.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.792|   -0.792|-1649.194|-1649.194|    78.28%|   0:00:01.0| 1448.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.324|-1648.324|    78.29%|   0:00:01.0| 1448.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1648.002|-1648.002|    78.30%|   0:00:01.0| 1448.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1647.538|-1647.538|    78.35%|   0:00:02.0| 1442.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.792|   -0.792|-1647.376|-1647.376|    78.36%|   0:00:00.0| 1442.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.793|   -0.793|-1647.367|-1647.367|    78.45%|   0:00:04.0| 1442.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.793|   -0.793|-1647.343|-1647.343|    78.45%|   0:00:00.0| 1442.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.793|   -0.793|-1647.382|-1647.382|    78.47%|   0:00:01.0| 1442.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:01:06 mem=1442.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -0.793|   0.000|-1647.382|    78.47%|   0:00:00.0| 1442.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_68_/D                      |
|   0.015|   -0.793|   0.000|-1647.382|    78.47%|   0:00:00.0| 1442.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
|   0.015|   -0.793|   0.000|-1647.382|    78.47%|   0:00:00.0| 1442.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1442.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:06 real=0:01:06 mem=1442.8M) ***
** GigaOpt Optimizer WNS Slack -0.793 TNS Slack -1647.382 Density 78.47
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.793  TNS Slack -1647.382 Density 78.47
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    78.47%|        -|  -0.793|-1647.382|   0:00:00.0| 1442.8M|
|    78.44%|       18|  -0.793|-1646.749|   0:00:01.0| 1442.8M|
|    78.28%|      295|  -0.790|-1646.035|   0:00:05.0| 1442.8M|
|    78.28%|        1|  -0.790|-1646.035|   0:00:00.0| 1442.8M|
|    78.28%|        0|  -0.790|-1646.035|   0:00:00.0| 1442.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.790  TNS Slack -1646.035 Density 78.28
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 420 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1431.72M, totSessionCpu=0:19:35).
*** Starting refinePlace (0:19:35 mem=1431.7M) ***
Total net bbox length = 4.920e+05 (2.381e+05 2.539e+05) (ext = 3.364e+04)
Move report: Timing Driven Placement moves 6623 insts, mean move: 2.97 um, max move: 29.00 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC1757_n827): (397.80, 386.20) --> (379.60, 397.00)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1447.0MB
Move report: Detail placement moves 5135 insts, mean move: 0.67 um, max move: 5.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U155): (411.40, 269.20) --> (414.60, 267.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1447.0MB
Summary Report:
Instances move: 8066 (out of 29081 movable)
Mean displacement: 2.64 um
Max displacement: 30.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2916_0) (398, 384.4) -> (380.2, 397)
	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
Total net bbox length = 4.924e+05 (2.384e+05 2.540e+05) (ext = 3.367e+04)
Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1447.0MB
*** Finished refinePlace (0:19:39 mem=1447.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1447.0M)


Density : 0.7828
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=1447.0M) ***
** GigaOpt Optimizer WNS Slack -0.822 TNS Slack -1660.996 Density 78.28
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.822|   -0.822|-1660.996|-1660.996|    78.28%|   0:00:00.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.817|   -0.817|-1659.744|-1659.744|    78.28%|   0:00:01.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.812|   -0.812|-1659.272|-1659.272|    78.29%|   0:00:01.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.806|   -0.806|-1656.137|-1656.137|    78.29%|   0:00:01.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.805|   -0.805|-1655.820|-1655.820|    78.29%|   0:00:02.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.799|   -0.799|-1654.651|-1654.651|    78.29%|   0:00:00.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_16_/D  |
|  -0.794|   -0.794|-1650.666|-1650.666|    78.30%|   0:00:03.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.790|   -0.790|-1648.792|-1648.792|    78.30%|   0:00:06.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.787|   -0.787|-1645.989|-1645.989|    78.33%|   0:00:17.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.787|   -0.787|-1643.639|-1643.639|    78.38%|   0:00:37.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.787|   -0.787|-1642.196|-1642.196|    78.40%|   0:00:08.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.787|   -0.787|-1641.431|-1641.431|    78.40%|   0:00:00.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.786|   -0.786|-1639.929|-1639.929|    78.53%|   0:00:02.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.784|   -0.784|-1639.783|-1639.783|    78.54%|   0:00:06.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.784|   -0.784|-1638.704|-1638.704|    78.56%|   0:00:18.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.784|   -0.784|-1638.502|-1638.502|    78.57%|   0:00:04.0| 1447.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.784|   -0.784|-1638.222|-1638.222|    78.57%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.781|   -0.781|-1636.685|-1636.685|    78.71%|   0:00:03.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.781|   -0.781|-1634.476|-1634.476|    78.75%|   0:00:03.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.783|   -0.783|-1633.980|-1633.980|    78.76%|   0:00:00.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_16_/D  |
|  -0.780|   -0.780|-1633.697|-1633.697|    78.82%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -0.780|   -0.780|-1631.704|-1631.704|    78.97%|   0:00:05.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.780|   -0.780|-1631.588|-1631.588|    78.98%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.780|   -0.780|-1631.413|-1631.413|    79.01%|   0:00:01.0| 1440.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.773|   -0.773|-1629.980|-1629.980|    79.21%|   0:00:27.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.773|   -0.773|-1629.965|-1629.965|    79.24%|   0:00:05.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.773|   -0.773|-1627.693|-1627.693|    79.25%|   0:00:19.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.772|   -0.772|-1627.476|-1627.476|    79.26%|   0:00:01.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
|  -0.772|   -0.772|-1625.854|-1625.854|    79.26%|   0:00:06.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.772|   -0.772|-1625.812|-1625.812|    79.26%|   0:00:01.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_15_/D  |
|  -0.773|   -0.773|-1624.521|-1624.521|    79.44%|   0:00:02.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.772|   -0.772|-1623.881|-1623.881|    79.46%|   0:00:00.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.771|   -0.771|-1623.560|-1623.560|    79.48%|   0:00:01.0| 1446.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.771|   -0.771|-1623.136|-1623.136|    79.49%|   0:00:05.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.771|   -0.771|-1622.559|-1622.559|    79.50%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.770|   -0.770|-1621.825|-1621.825|    79.58%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -0.770|   -0.770|-1620.509|-1620.509|    79.59%|   0:00:08.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.769|   -0.769|-1619.680|-1619.680|    79.68%|   0:00:02.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1618.677|-1618.677|    79.76%|   0:00:02.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1617.668|-1617.668|    79.77%|   0:00:05.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1617.631|-1617.631|    79.77%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1617.387|-1617.387|    79.84%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1616.939|-1616.939|    79.85%|   0:00:06.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1616.473|-1616.473|    79.85%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1615.844|-1615.844|    79.90%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1615.838|-1615.838|    79.91%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1614.791|-1614.791|    79.96%|   0:00:03.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1614.172|-1614.172|    80.01%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-1614.144|-1614.144|    80.01%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.763|   -0.763|-1611.231|-1611.231|    80.02%|   0:00:15.0| 1445.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.763|   -0.763|-1610.282|-1610.282|    80.03%|   0:00:02.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.763|   -0.763|-1610.158|-1610.158|    80.03%|   0:00:00.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.764|   -0.764|-1609.707|-1609.707|    80.13%|   0:00:02.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.763|   -0.763|-1608.895|-1608.895|    80.15%|   0:00:00.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.763|   -0.763|-1608.887|-1608.887|    80.16%|   0:00:00.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.764|   -0.764|-1607.766|-1607.766|    80.19%|   0:00:02.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.763|   -0.763|-1607.792|-1607.792|    80.22%|   0:00:00.0| 1448.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.763|   -0.763|-1607.109|-1607.109|    80.23%|   0:00:06.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.763|   -0.763|-1606.085|-1606.085|    80.24%|   0:00:02.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.762|   -0.762|-1604.666|-1604.666|    80.31%|   0:00:01.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.762|   -0.762|-1604.399|-1604.399|    80.33%|   0:00:00.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.762|   -0.762|-1604.377|-1604.377|    80.33%|   0:00:00.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.762|   -0.762|-1604.376|-1604.376|    80.33%|   0:00:00.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.762|   -0.762|-1604.292|-1604.292|    80.34%|   0:00:01.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.762|   -0.762|-1604.278|-1604.278|    80.34%|   0:00:00.0| 1449.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.757|   -0.757|-1602.396|-1602.396|    80.37%|   0:00:18.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.757|   -0.757|-1601.802|-1601.802|    80.38%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.757|   -0.757|-1601.629|-1601.629|    80.38%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.761|   -0.761|-1601.151|-1601.151|    80.58%|   0:00:02.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.756|   -0.756|-1600.494|-1600.494|    80.58%|   0:00:00.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.755|   -0.755|-1599.278|-1599.278|    80.63%|   0:00:02.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.755|   -0.755|-1597.119|-1597.119|    80.65%|   0:00:12.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.755|   -0.755|-1596.606|-1596.606|    80.67%|   0:00:03.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.755|   -0.755|-1595.499|-1595.499|    80.76%|   0:00:02.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.754|   -0.754|-1594.800|-1594.800|    80.79%|   0:00:02.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.754|   -0.754|-1594.624|-1594.624|    80.80%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.754|   -0.754|-1594.449|-1594.449|    80.81%|   0:00:00.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.753|   -0.753|-1594.167|-1594.167|    80.82%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.753|   -0.753|-1593.887|-1593.887|    80.84%|   0:00:05.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.754|   -0.754|-1593.864|-1593.864|    80.89%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.753|   -0.753|-1593.754|-1593.754|    80.89%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.753|   -0.753|-1593.618|-1593.618|    80.95%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.749|   -0.749|-1592.931|-1592.931|    80.96%|   0:00:11.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.749|   -0.749|-1591.657|-1591.657|    80.97%|   0:00:04.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.749|   -0.749|-1591.634|-1591.634|    80.97%|   0:00:00.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.748|   -0.748|-1590.609|-1590.609|    81.15%|   0:00:01.0| 1453.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.748|   -0.748|-1590.158|-1590.158|    81.16%|   0:00:04.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.748|   -0.748|-1588.810|-1588.810|    81.16%|   0:00:02.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.748|   -0.748|-1588.368|-1588.368|    81.24%|   0:00:01.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.747|   -0.747|-1588.267|-1588.267|    81.25%|   0:00:01.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.747|   -0.747|-1587.618|-1587.618|    81.25%|   0:00:05.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.747|   -0.747|-1587.517|-1587.517|    81.25%|   0:00:00.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.747|   -0.747|-1587.094|-1587.094|    81.29%|   0:00:01.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.746|   -0.746|-1586.903|-1586.903|    81.29%|   0:00:00.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.746|   -0.746|-1585.544|-1585.544|    81.29%|   0:00:07.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.746|   -0.746|-1585.167|-1585.167|    81.29%|   0:00:00.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.746|   -0.746|-1585.066|-1585.066|    81.36%|   0:00:01.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.745|   -0.745|-1584.000|-1584.000|    81.38%|   0:00:02.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.744|   -0.744|-1583.212|-1583.212|    81.38%|   0:00:02.0| 1453.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.743|   -0.743|-1582.815|-1582.815|    81.39%|   0:00:03.0| 1455.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.743|   -0.743|-1582.035|-1582.035|    81.41%|   0:00:07.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.743|   -0.743|-1581.833|-1581.833|    81.41%|   0:00:04.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.743|   -0.743|-1581.651|-1581.651|    81.54%|   0:00:02.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.743|   -0.743|-1581.189|-1581.189|    81.58%|   0:00:03.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.743|   -0.743|-1581.146|-1581.146|    81.58%|   0:00:00.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.743|   -0.743|-1581.141|-1581.141|    81.58%|   0:00:00.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.743|   -0.743|-1580.303|-1580.303|    81.64%|   0:00:05.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.743|   -0.743|-1580.044|-1580.044|    81.65%|   0:00:01.0| 1456.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.740|   -0.740|-1578.435|-1578.435|    81.65%|   0:00:19.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.739|   -0.739|-1577.769|-1577.769|    81.65%|   0:00:01.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.739|   -0.739|-1577.675|-1577.675|    81.65%|   0:00:00.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.739|   -0.739|-1576.527|-1576.527|    81.79%|   0:00:02.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.738|   -0.738|-1576.104|-1576.104|    81.87%|   0:00:06.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.738|   -0.738|-1575.987|-1575.987|    81.87%|   0:00:02.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.739|   -0.739|-1575.865|-1575.865|    81.90%|   0:00:00.0| 1458.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.735|   -0.735|-1574.842|-1574.842|    81.90%|   0:00:18.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.735|   -0.735|-1573.876|-1573.876|    81.91%|   0:00:06.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.735|   -0.735|-1573.704|-1573.704|    81.91%|   0:00:00.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.735|   -0.735|-1573.700|-1573.700|    81.91%|   0:00:01.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.734|   -0.734|-1572.811|-1572.811|    82.08%|   0:00:02.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.737|   -0.737|-1571.871|-1571.871|    82.09%|   0:00:07.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.734|   -0.734|-1571.575|-1571.575|    82.09%|   0:00:01.0| 1459.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
|  -0.734|   -0.734|-1571.498|-1571.498|    82.09%|   0:00:01.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_16_/D  |
|  -0.734|   -0.734|-1570.561|-1570.561|    82.16%|   0:00:01.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.733|   -0.733|-1569.077|-1569.077|    82.19%|   0:00:03.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.733|   -0.733|-1568.716|-1568.716|    82.20%|   0:00:01.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.734|   -0.734|-1568.147|-1568.147|    82.25%|   0:00:04.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.731|   -0.731|-1567.839|-1567.839|    82.28%|   0:00:13.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.731|   -0.731|-1567.077|-1567.077|    82.28%|   0:00:01.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.731|   -0.731|-1566.656|-1566.656|    82.38%|   0:00:01.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.731|   -0.731|-1566.602|-1566.602|    82.40%|   0:00:00.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.731|   -0.731|-1566.444|-1566.444|    82.42%|   0:00:01.0| 1469.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.727|   -0.727|-1564.622|-1564.622|    82.42%|   0:00:23.0| 1470.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
|  -0.727|   -0.727|-1563.482|-1563.482|    82.42%|   0:00:02.0| 1470.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_13_/D  |
|  -0.727|   -0.727|-1563.139|-1563.139|    82.42%|   0:00:00.0| 1470.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.727|   -0.727|-1562.745|-1562.745|    82.52%|   0:00:02.0| 1470.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.727|   -0.727|-1562.419|-1562.419|    82.55%|   0:00:01.0| 1470.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.723|   -0.723|-1560.882|-1560.882|    82.53%|   0:00:20.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_15_/D   |
|  -0.723|   -0.723|-1559.687|-1559.687|    82.53%|   0:00:01.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.723|   -0.723|-1559.560|-1559.560|    82.53%|   0:00:00.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.723|   -0.723|-1558.038|-1558.038|    82.64%|   0:00:01.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.723|   -0.723|-1557.639|-1557.639|    82.66%|   0:00:01.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.723|   -0.723|-1557.471|-1557.471|    82.66%|   0:00:00.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.723|   -0.723|-1557.094|-1557.094|    82.68%|   0:00:02.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.718|   -0.718|-1554.530|-1554.530|    82.70%|   0:00:17.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.718|   -0.718|-1553.765|-1553.765|    82.72%|   0:00:03.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.718|   -0.718|-1553.729|-1553.729|    82.72%|   0:00:01.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.718|   -0.718|-1553.024|-1553.024|    82.76%|   0:00:01.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.718|   -0.718|-1552.634|-1552.634|    82.78%|   0:00:02.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.718|   -0.718|-1552.456|-1552.456|    82.78%|   0:00:01.0| 1471.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.718|   -0.718|-1551.892|-1551.892|    82.81%|   0:00:06.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.718|   -0.718|-1551.578|-1551.578|    82.85%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.718|   -0.718|-1551.605|-1551.605|    82.85%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.714|   -0.714|-1548.469|-1548.469|    82.85%|   0:00:11.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.714|   -0.714|-1548.302|-1548.302|    82.85%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.714|   -0.714|-1547.674|-1547.674|    82.89%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.714|   -0.714|-1547.650|-1547.650|    82.90%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.711|   -0.711|-1546.441|-1546.441|    82.90%|   0:00:14.0| 1472.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.711|   -0.711|-1545.885|-1545.885|    82.90%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.711|   -0.711|-1545.760|-1545.760|    82.90%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.711|   -0.711|-1545.109|-1545.109|    82.93%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.711|   -0.711|-1544.964|-1544.964|    82.94%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.711|   -0.711|-1544.944|-1544.944|    82.94%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.711|   -0.711|-1544.081|-1544.081|    82.98%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.711|   -0.711|-1542.684|-1542.684|    83.01%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.707|   -0.707|-1542.468|-1542.468|    83.01%|   0:00:09.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.707|   -0.707|-1541.670|-1541.670|    83.01%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.707|   -0.707|-1541.660|-1541.660|    83.01%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.707|   -0.707|-1540.617|-1540.617|    83.06%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.707|   -0.707|-1540.391|-1540.391|    83.08%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.707|   -0.707|-1540.358|-1540.358|    83.08%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.707|   -0.707|-1540.353|-1540.353|    83.08%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.703|   -0.703|-1535.754|-1535.754|    83.10%|   0:00:07.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.702|   -0.702|-1535.008|-1535.008|    83.11%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1534.901|-1534.901|    83.11%|   0:00:05.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1534.898|-1534.898|    83.11%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1534.455|-1534.455|    83.14%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1534.395|-1534.395|    83.15%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1533.828|-1533.828|    83.17%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1533.696|-1533.696|    83.18%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.702|   -0.702|-1533.659|-1533.659|    83.18%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.698|   -0.698|-1530.061|-1530.061|    83.19%|   0:00:13.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1529.870|-1529.870|    83.19%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1529.849|-1529.849|    83.19%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1528.715|-1528.715|    83.21%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1528.634|-1528.634|    83.22%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1525.448|-1525.448|    83.25%|   0:00:03.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1525.364|-1525.364|    83.29%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.698|   -0.698|-1525.215|-1525.215|    83.29%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.693|   -0.693|-1516.977|-1516.977|    83.29%|   0:00:12.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.693|   -0.693|-1516.739|-1516.739|    83.29%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.693|   -0.693|-1515.999|-1515.999|    83.31%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.693|   -0.693|-1515.898|-1515.898|    83.32%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.688|   -0.688|-1506.886|-1506.886|    83.35%|   0:00:10.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.688|   -0.688|-1506.842|-1506.842|    83.35%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.688|   -0.688|-1505.714|-1505.714|    83.36%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.688|   -0.688|-1505.634|-1505.634|    83.36%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.688|   -0.688|-1505.234|-1505.234|    83.38%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.688|   -0.688|-1505.129|-1505.129|    83.39%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.679|   -0.679|-1492.263|-1492.263|    83.39%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.679|   -0.679|-1492.051|-1492.051|    83.38%|   0:00:02.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.679|   -0.679|-1492.034|-1492.034|    83.38%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.678|   -0.678|-1490.318|-1490.318|    83.40%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.678|   -0.678|-1487.173|-1487.173|    83.40%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.678|   -0.678|-1486.766|-1486.766|    83.40%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.678|   -0.678|-1486.739|-1486.739|    83.40%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.668|   -0.668|-1438.164|-1438.164|    83.41%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.667|   -0.667|-1437.452|-1437.452|    83.40%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.667|   -0.667|-1436.882|-1436.882|    83.41%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.666|   -0.666|-1436.341|-1436.341|    83.41%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.666|   -0.666|-1436.340|-1436.340|    83.41%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.665|   -0.665|-1435.709|-1435.709|    83.41%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.665|   -0.665|-1434.461|-1434.461|    83.41%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -0.664|   -0.664|-1433.529|-1433.529|    83.42%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.664|   -0.664|-1430.922|-1430.922|    83.43%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.663|   -0.663|-1430.822|-1430.822|    83.43%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.663|   -0.663|-1429.775|-1429.775|    83.43%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.663|   -0.663|-1429.769|-1429.769|    83.43%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.657|   -0.657|-1347.103|-1347.103|    83.43%|   0:00:00.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.652|   -0.652|-1337.804|-1337.804|    83.43%|   0:00:01.0| 1473.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.647|   -0.647|-1329.853|-1329.853|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.641|   -0.641|-1328.516|-1328.516|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.637|   -0.637|-1327.788|-1327.788|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.637|   -0.637|-1326.908|-1326.908|    83.43%|   0:00:01.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.628|   -0.628|-1324.713|-1324.713|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.628|   -0.628|-1321.137|-1321.137|    83.43%|   0:00:01.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.628|   -0.628|-1321.025|-1321.025|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.627|   -0.627|-1320.426|-1320.426|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.627|   -0.627|-1320.425|-1320.425|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.624|   -0.624|-1320.055|-1320.055|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.624|   -0.624|-1318.903|-1318.903|    83.43%|   0:00:01.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.624|   -0.624|-1318.870|-1318.870|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.624|   -0.624|-1313.072|-1313.072|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.625|   -0.625|-1313.144|-1313.144|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:18 real=0:11:17 mem=1474.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.102|   -0.625| -12.069|-1313.144|    83.43%|   0:00:01.0| 1474.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -0.070|   -0.625|  -6.828|-1303.106|    83.43%|   0:00:00.0| 1474.8M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
|  -0.040|   -0.625|  -3.056|-1287.089|    83.44%|   0:00:00.0| 1474.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
|  -0.023|   -0.625|  -1.433|-1277.671|    83.44%|   0:00:00.0| 1474.8M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_36_/D                                           |
|  -0.009|   -0.625|  -0.047|-1277.678|    83.44%|   0:00:00.0| 1474.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|   0.004|   -0.625|   0.000|-1276.948|    83.44%|   0:00:00.0| 1474.8M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_14_/D                |
|   0.012|   -0.625|   0.000|-1276.948|    83.44%|   0:00:00.0| 1493.8M|   WC_VIEW|  default| psum_mem_instance/memory6_reg_24_/E                |
|   0.019|   -0.625|   0.000|-1272.887|    83.45%|   0:00:01.0| 1512.9M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|   0.019|   -0.625|   0.000|-1272.887|    83.45%|   0:00:00.0| 1512.9M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1512.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:20 real=0:11:19 mem=1512.9M) ***
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1272.887 Density 83.45
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.625  TNS Slack -1272.887 Density 83.45
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    83.45%|        -|  -0.625|-1272.887|   0:00:00.0| 1512.9M|
|    83.27%|       92|  -0.625|-1272.677|   0:00:02.0| 1512.9M|
|    81.82%|     1611|  -0.615|-1247.874|   0:00:10.0| 1512.9M|
|    81.81%|        3|  -0.615|-1247.874|   0:00:01.0| 1512.9M|
|    81.81%|        0|  -0.615|-1247.874|   0:00:00.0| 1512.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.615  TNS Slack -1247.874 Density 81.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 832 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.7) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1474.76M, totSessionCpu=0:31:13).
*** Starting refinePlace (0:31:13 mem=1474.8M) ***
Total net bbox length = 5.047e+05 (2.444e+05 2.603e+05) (ext = 3.367e+04)
Move report: Timing Driven Placement moves 24653 insts, mean move: 10.02 um, max move: 68.80 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4484_0): (260.20, 308.80) --> (256.20, 244.00)
	Runtime: CPU: 0:00:13.6 REAL: 0:00:13.0 MEM: 1498.6MB
Move report: Detail placement moves 13183 insts, mean move: 0.67 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U168): (245.60, 406.00) --> (242.80, 409.60)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1498.6MB
Summary Report:
Instances move: 25168 (out of 30725 movable)
Mean displacement: 9.87 um
Max displacement: 66.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4484_0) (260.2, 308.8) -> (257.2, 245.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.107e+05 (2.484e+05 2.623e+05) (ext = 3.454e+04)
Runtime: CPU: 0:00:14.3 REAL: 0:00:14.0 MEM: 1498.6MB
*** Finished refinePlace (0:31:27 mem=1498.6M) ***
Finished re-routing un-routed nets (0:00:00.6 1498.6M)


Density : 0.8182
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:19.1 real=0:00:19.0 mem=1498.6M) ***
** GigaOpt Optimizer WNS Slack -0.643 TNS Slack -1278.330 Density 81.82
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.643|   -0.643|-1278.301|-1278.330|    81.82%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.635|   -0.635|-1276.762|-1276.791|    81.82%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.628|   -0.628|-1273.918|-1273.947|    81.82%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.619|   -0.619|-1271.446|-1271.475|    81.83%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.615|   -0.615|-1265.068|-1265.097|    81.83%|   0:00:02.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.610|   -0.610|-1260.369|-1260.398|    81.85%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_14_/D  |
|  -0.605|   -0.605|-1254.455|-1254.484|    81.88%|   0:00:04.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_/D   |
|  -0.604|   -0.604|-1249.714|-1249.743|    81.90%|   0:00:06.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_/D   |
|  -0.597|   -0.597|-1246.242|-1246.271|    81.91%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.595|   -0.595|-1237.075|-1237.104|    81.95%|   0:00:18.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.595|   -0.595|-1236.144|-1236.173|    81.97%|   0:00:04.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.590|   -0.590|-1233.927|-1233.955|    81.98%|   0:00:02.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.590|   -0.590|-1231.659|-1231.688|    82.01%|   0:00:10.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.590|   -0.590|-1231.401|-1231.429|    82.01%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.586|   -0.586|-1229.209|-1229.238|    82.06%|   0:00:03.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.586|   -0.586|-1225.627|-1225.656|    82.09%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.586|   -0.586|-1225.278|-1225.307|    82.09%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.586|   -0.586|-1224.127|-1224.156|    82.14%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.585|   -0.585|-1223.657|-1223.686|    82.15%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D   |
|  -0.585|   -0.585|-1223.351|-1223.380|    82.16%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D   |
|  -0.584|   -0.584|-1222.051|-1222.080|    82.20%|   0:00:02.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1221.554|-1221.583|    82.20%|   0:00:01.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1221.270|-1221.298|    82.23%|   0:00:01.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1220.867|-1220.896|    82.29%|   0:00:02.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1220.786|-1220.815|    82.33%|   0:00:00.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1220.784|-1220.813|    82.33%|   0:00:00.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.584|   -0.584|-1220.780|-1220.808|    82.33%|   0:00:01.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1220.776|-1220.804|    82.35%|   0:00:00.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.584|   -0.584|-1220.776|-1220.804|    82.35%|   0:00:00.0| 1482.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:04 real=0:01:04 mem=1482.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -0.584|  -0.035|-1220.804|    82.35%|   0:00:01.0| 1482.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_67_/D                      |
|   0.002|   -0.584|   0.000|-1220.775|    82.36%|   0:00:00.0| 1521.1M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_10_/E                |
|   0.009|   -0.584|   0.000|-1220.775|    82.36%|   0:00:00.0| 1521.1M|   WC_VIEW|  default| qmem_instance/Q_reg_55_/D                          |
|   0.014|   -0.584|   0.000|-1214.953|    82.36%|   0:00:01.0| 1521.1M|   WC_VIEW|  default| qmem_instance/memory0_reg_41_/D                    |
|   0.021|   -0.584|   0.000|-1207.516|    82.37%|   0:00:00.0| 1521.1M|        NA|       NA| NA                                                 |
|   0.021|   -0.584|   0.000|-1207.516|    82.37%|   0:00:00.0| 1521.1M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1521.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:06 mem=1521.1M) ***
** GigaOpt Optimizer WNS Slack -0.584 TNS Slack -1207.516 Density 82.37
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.584  TNS Slack -1207.516 Density 82.37
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    82.37%|        -|  -0.584|-1207.516|   0:00:00.0| 1521.1M|
|    82.32%|       34|  -0.584|-1207.399|   0:00:02.0| 1521.1M|
|    81.76%|      908|  -0.581|-1204.940|   0:00:07.0| 1521.1M|
|    81.75%|        5|  -0.581|-1204.940|   0:00:00.0| 1521.1M|
|    81.75%|        0|  -0.581|-1204.940|   0:00:01.0| 1521.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.581  TNS Slack -1204.940 Density 81.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 839 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.7) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1475.76M, totSessionCpu=0:32:48).
*** Starting refinePlace (0:32:48 mem=1475.8M) ***
Total net bbox length = 5.120e+05 (2.490e+05 2.629e+05) (ext = 3.454e+04)
Move report: Timing Driven Placement moves 6473 insts, mean move: 2.63 um, max move: 32.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_6064_0): (390.00, 388.00) --> (373.80, 404.20)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1488.0MB
Move report: Detail placement moves 5238 insts, mean move: 0.67 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1151): (378.60, 355.60) --> (376.00, 359.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1488.0MB
Summary Report:
Instances move: 7841 (out of 30858 movable)
Mean displacement: 2.36 um
Max displacement: 31.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_6064_0) (390, 388) -> (374.8, 404.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.120e+05 (2.492e+05 2.629e+05) (ext = 3.453e+04)
Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1488.0MB
*** Finished refinePlace (0:32:52 mem=1488.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1488.0M)


Density : 0.8175
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=1488.0M) ***
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -1213.949 Density 81.75
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.597|   -0.597|-1213.949|-1213.949|    81.75%|   0:00:00.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.588|   -0.588|-1211.296|-1211.296|    81.76%|   0:00:00.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.582|   -0.582|-1207.899|-1207.899|    81.76%|   0:00:03.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.581|   -0.581|-1206.923|-1206.923|    81.77%|   0:00:09.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.582|   -0.582|-1205.693|-1205.693|    81.78%|   0:00:02.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.579|   -0.579|-1205.193|-1205.193|    81.82%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.577|   -0.577|-1201.382|-1201.382|    81.85%|   0:00:14.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.577|   -0.577|-1200.112|-1200.112|    81.87%|   0:00:08.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.577|   -0.577|-1200.093|-1200.093|    81.87%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.575|   -0.575|-1197.132|-1197.132|    81.94%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -0.573|   -0.573|-1195.160|-1195.160|    81.96%|   0:00:14.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_/D  |
|  -0.573|   -0.573|-1192.648|-1192.648|    81.97%|   0:00:17.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.573|   -0.573|-1191.776|-1191.776|    81.98%|   0:00:08.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.573|   -0.573|-1191.390|-1191.390|    81.99%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.573|   -0.573|-1191.379|-1191.379|    81.99%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.575|   -0.575|-1190.301|-1190.301|    82.12%|   0:00:03.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_/D  |
|  -0.569|   -0.569|-1189.358|-1189.358|    82.14%|   0:00:02.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.569|   -0.569|-1184.958|-1184.958|    82.18%|   0:00:19.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.569|   -0.569|-1184.297|-1184.297|    82.18%|   0:00:03.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.569|   -0.569|-1184.241|-1184.241|    82.18%|   0:00:00.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.568|   -0.568|-1182.231|-1182.231|    82.29%|   0:00:04.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1182.228|-1182.228|    82.30%|   0:00:07.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1181.853|-1181.853|    82.31%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1181.093|-1181.093|    82.37%|   0:00:01.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1180.150|-1180.150|    82.43%|   0:00:19.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1180.040|-1180.040|    82.47%|   0:00:04.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1179.965|-1179.965|    82.49%|   0:00:02.0| 1488.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.568|   -0.568|-1179.624|-1179.624|    82.49%|   0:00:00.0| 1489.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.568|   -0.568|-1179.875|-1179.875|    82.52%|   0:00:01.0| 1489.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:27 real=0:02:26 mem=1489.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.009|   -0.568|   0.000|-1179.875|    82.52%|   0:00:00.0| 1489.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_103_/D                     |
|   0.009|   -0.568|   0.000|-1179.875|    82.53%|   0:00:01.0| 1489.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_103_/D                     |
|   0.016|   -0.568|   0.000|-1179.875|    82.53%|   0:00:00.0| 1489.0M|   WC_VIEW|  default| kmem_instance/Q_reg_52_/D                          |
|   0.016|   -0.568|   0.000|-1179.875|    82.53%|   0:00:00.0| 1489.0M|   WC_VIEW|  default| kmem_instance/Q_reg_52_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1489.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:27 real=0:02:27 mem=1489.0M) ***
** GigaOpt Optimizer WNS Slack -0.568 TNS Slack -1179.875 Density 82.53
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.568  TNS Slack -1179.875 Density 82.53
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    82.53%|        -|  -0.568|-1179.875|   0:00:00.0| 1489.0M|
|    82.51%|       21|  -0.568|-1179.855|   0:00:01.0| 1489.0M|
|    82.21%|      536|  -0.566|-1178.688|   0:00:06.0| 1489.0M|
|    82.20%|        3|  -0.566|-1178.688|   0:00:00.0| 1489.0M|
|    82.20%|        0|  -0.566|-1178.688|   0:00:00.0| 1489.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.566  TNS Slack -1178.688 Density 82.20
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 858 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1485.59M, totSessionCpu=0:35:28).
*** Starting refinePlace (0:35:29 mem=1485.6M) ***
Total net bbox length = 5.142e+05 (2.502e+05 2.640e+05) (ext = 3.453e+04)
Move report: Timing Driven Placement moves 3648 insts, mean move: 2.68 um, max move: 22.80 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6353_0): (191.80, 334.00) --> (196.60, 352.00)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1500.3MB
Move report: Detail placement moves 5021 insts, mean move: 0.70 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U32): (289.40, 386.20) --> (294.00, 384.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1500.3MB
Summary Report:
Instances move: 6680 (out of 31158 movable)
Mean displacement: 1.85 um
Max displacement: 22.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6353_0) (191.8, 334) -> (195.8, 352)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.157e+05 (2.513e+05 2.645e+05) (ext = 3.452e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1500.3MB
*** Finished refinePlace (0:35:32 mem=1500.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1500.3M)


Density : 0.8220
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.9 real=0:00:03.0 mem=1500.3M) ***
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -1183.617 Density 82.20
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.592|   -0.592|-1183.617|-1183.617|    82.20%|   0:00:00.0| 1500.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.578|   -0.578|-1182.897|-1182.897|    82.21%|   0:00:00.0| 1500.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.573|   -0.573|-1180.701|-1180.701|    82.21%|   0:00:01.0| 1500.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.567|   -0.567|-1179.004|-1179.004|    82.21%|   0:00:02.0| 1500.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.563|   -0.563|-1176.900|-1176.900|    82.24%|   0:00:27.0| 1500.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.564|   -0.564|-1174.852|-1174.852|    82.27%|   0:00:44.0| 1509.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.564|   -0.564|-1174.178|-1174.178|    82.27%|   0:00:02.0| 1509.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.564|   -0.564|-1174.060|-1174.060|    82.27%|   0:00:00.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.561|   -0.561|-1172.918|-1172.918|    82.39%|   0:00:03.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.561|   -0.561|-1170.492|-1170.492|    82.42%|   0:00:27.0| 1502.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.561|   -0.561|-1170.158|-1170.158|    82.43%|   0:00:03.0| 1502.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.560|   -0.560|-1169.154|-1169.154|    82.54%|   0:00:05.0| 1502.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1169.013|-1169.013|    82.57%|   0:00:03.0| 1502.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1168.665|-1168.665|    82.62%|   0:00:22.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1168.474|-1168.474|    82.66%|   0:00:04.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1168.416|-1168.416|    82.66%|   0:00:01.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.561|   -0.561|-1168.408|-1168.408|    82.70%|   0:00:06.0| 1504.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.561|   -0.561|-1168.408|-1168.408|    82.70%|   0:00:00.0| 1504.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:30 real=0:02:30 mem=1504.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.561|   0.000|-1168.408|    82.70%|   0:00:00.0| 1504.7M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_10_/E                |
|   0.016|   -0.561|   0.000|-1168.408|    82.70%|   0:00:00.0| 1523.8M|   WC_VIEW|  default| kmem_instance/Q_reg_52_/D                          |
|   0.016|   -0.561|   0.000|-1168.408|    82.70%|   0:00:00.0| 1523.8M|   WC_VIEW|  default| kmem_instance/Q_reg_52_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1523.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:30 real=0:02:30 mem=1523.8M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -1168.408 Density 82.70
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.561  TNS Slack -1168.408 Density 82.70
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    82.70%|        -|  -0.561|-1168.408|   0:00:00.0| 1523.8M|
|    82.69%|       13|  -0.561|-1168.408|   0:00:02.0| 1523.8M|
|    82.50%|      399|  -0.560|-1167.636|   0:00:05.0| 1523.8M|
|    82.50%|        0|  -0.560|-1167.636|   0:00:00.0| 1523.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.560  TNS Slack -1167.636 Density 82.50
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 864 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1502.25M, totSessionCpu=0:38:10).
*** Starting refinePlace (0:38:10 mem=1502.2M) ***
Total net bbox length = 5.171e+05 (2.520e+05 2.651e+05) (ext = 3.452e+04)
Move report: Timing Driven Placement moves 13910 insts, mean move: 3.94 um, max move: 30.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U677): (404.40, 359.20) --> (377.80, 355.60)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 1523.1MB
Move report: Detail placement moves 12118 insts, mean move: 1.27 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6594_0): (56.80, 218.80) --> (47.80, 218.80)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1519.2MB
Summary Report:
Instances move: 17244 (out of 31409 movable)
Mean displacement: 3.70 um
Max displacement: 35.20 um (Instance: mac_array_instance/FE_OCPC1982_q_temp_510_) (379, 335.8) -> (349.2, 330.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.923e+05 (2.274e+05 2.649e+05) (ext = 3.478e+04)
Runtime: CPU: 0:00:09.7 REAL: 0:00:09.0 MEM: 1519.2MB
*** Finished refinePlace (0:38:20 mem=1519.2M) ***
Finished re-routing un-routed nets (0:00:00.1 1519.2M)


Density : 0.8250
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.3 real=0:00:11.0 mem=1519.2M) ***
** GigaOpt Optimizer WNS Slack -0.566 TNS Slack -1173.370 Density 82.50
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.566|   -0.566|-1173.370|-1173.370|    82.50%|   0:00:00.0| 1519.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_14_/D   |
|  -0.562|   -0.562|-1169.812|-1169.812|    82.50%|   0:00:06.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.563|   -0.563|-1168.400|-1168.400|    82.51%|   0:00:06.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.563|   -0.563|-1168.369|-1168.369|    82.51%|   0:00:01.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1167.379|-1167.379|    82.53%|   0:00:01.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1166.502|-1166.502|    82.54%|   0:00:06.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1166.257|-1166.257|    82.54%|   0:00:00.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1165.365|-1165.365|    82.56%|   0:00:01.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1165.330|-1165.330|    82.56%|   0:00:01.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1165.328|-1165.328|    82.57%|   0:00:00.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1165.328|-1165.328|    82.57%|   0:00:01.0| 1515.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.5 real=0:00:23.0 mem=1515.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.560|   0.000|-1165.328|    82.57%|   0:00:00.0| 1515.1M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_17_/D                |
|   0.016|   -0.560|   0.000|-1165.328|    82.57%|   0:00:00.0| 1515.1M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_151_/E               |
|   0.016|   -0.560|   0.000|-1165.328|    82.57%|   0:00:00.0| 1515.1M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_151_/E               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1515.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:23.0 mem=1515.1M) ***
*** Starting refinePlace (0:38:45 mem=1515.1M) ***
Total net bbox length = 4.928e+05 (2.276e+05 2.651e+05) (ext = 3.478e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1515.1MB
Summary Report:
Instances move: 0 (out of 31450 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.928e+05 (2.276e+05 2.651e+05) (ext = 3.478e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1515.1MB
*** Finished refinePlace (0:38:45 mem=1515.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1515.1M)


Density : 0.8257
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1515.1M) ***
** GigaOpt Optimizer WNS Slack -0.560 TNS Slack -1165.331 Density 82.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 876 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:26:48 real=0:26:46 mem=1515.1M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.560
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.560 TNS Slack -1165.331 Density 82.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.560|   -0.560|-1165.331|-1165.331|    82.57%|   0:00:00.0| 1483.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.560|   -0.560|-1161.832|-1161.832|    82.63%|   0:00:59.0| 1484.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.559|   -0.559|-1161.313|-1161.313|    82.64%|   0:00:03.0| 1484.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.559|   -0.559|-1158.059|-1158.059|    82.68%|   0:00:23.0| 1484.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.558|   -0.558|-1154.409|-1154.409|    82.86%|   0:00:11.0| 1484.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.556|   -0.556|-1153.756|-1153.756|    82.88%|   0:00:18.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.556|   -0.556|-1152.793|-1152.793|    82.89%|   0:00:17.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.556|   -0.556|-1152.742|-1152.742|    82.90%|   0:00:03.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.556|   -0.556|-1151.518|-1151.518|    83.02%|   0:00:05.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.556|   -0.556|-1151.324|-1151.324|    83.03%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.556|   -0.556|-1150.927|-1150.927|    83.08%|   0:00:09.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.556|   -0.556|-1146.893|-1146.893|    83.12%|   0:00:34.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
|  -0.556|   -0.556|-1146.827|-1146.827|    83.12%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
|  -0.556|   -0.556|-1145.554|-1145.554|    83.18%|   0:00:07.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.556|   -0.556|-1145.005|-1145.005|    83.23%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.556|   -0.556|-1143.018|-1143.018|    83.25%|   0:00:21.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.556|   -0.556|-1142.997|-1142.997|    83.25%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.556|   -0.556|-1142.085|-1142.085|    83.38%|   0:00:07.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.556|   -0.556|-1141.612|-1141.612|    83.38%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -0.556|   -0.556|-1138.587|-1138.587|    83.43%|   0:00:30.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_12_/D   |
|  -0.556|   -0.556|-1138.499|-1138.499|    83.43%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_12_/D   |
|  -0.556|   -0.556|-1136.614|-1136.614|    83.47%|   0:00:06.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_15_/D   |
|  -0.556|   -0.556|-1136.353|-1136.353|    83.48%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_15_/D   |
|  -0.556|   -0.556|-1136.318|-1136.318|    83.49%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_15_/D   |
|  -0.556|   -0.556|-1136.185|-1136.185|    83.51%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_15_/D   |
|  -0.556|   -0.556|-1136.175|-1136.175|    83.51%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_15_/D   |
|  -0.556|   -0.556|-1136.150|-1136.150|    83.51%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_15_/D   |
|  -0.556|   -0.556|-1133.916|-1133.916|    83.52%|   0:00:03.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
|  -0.556|   -0.556|-1133.863|-1133.863|    83.53%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
|  -0.556|   -0.556|-1133.843|-1133.843|    83.56%|   0:00:03.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
|  -0.556|   -0.556|-1133.821|-1133.821|    83.56%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
|  -0.556|   -0.556|-1133.761|-1133.761|    83.57%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
|  -0.556|   -0.556|-1132.055|-1132.055|    83.57%|   0:00:03.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.556|   -0.556|-1131.858|-1131.858|    83.58%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.556|   -0.556|-1131.657|-1131.657|    83.58%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.556|   -0.556|-1131.568|-1131.568|    83.58%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.556|   -0.556|-1131.547|-1131.547|    83.58%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.556|   -0.556|-1131.513|-1131.513|    83.59%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.556|   -0.556|-1129.574|-1129.574|    83.59%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -0.556|   -0.556|-1129.447|-1129.447|    83.60%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -0.556|   -0.556|-1129.411|-1129.411|    83.60%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -0.556|   -0.556|-1129.359|-1129.359|    83.60%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -0.556|   -0.556|-1129.352|-1129.352|    83.60%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -0.556|   -0.556|-1129.318|-1129.318|    83.60%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
|  -0.556|   -0.556|-1126.706|-1126.706|    83.61%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_12_/D   |
|  -0.556|   -0.556|-1126.501|-1126.501|    83.61%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_12_/D   |
|  -0.556|   -0.556|-1126.343|-1126.343|    83.64%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_8_/D   |
|  -0.556|   -0.556|-1126.033|-1126.033|    83.64%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_12_/D   |
|  -0.556|   -0.556|-1125.994|-1125.994|    83.64%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_12_/D   |
|  -0.556|   -0.556|-1125.983|-1125.983|    83.64%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_12_/D   |
|  -0.556|   -0.556|-1123.642|-1123.642|    83.65%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -0.556|   -0.556|-1123.400|-1123.400|    83.65%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -0.556|   -0.556|-1122.963|-1122.963|    83.67%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -0.556|   -0.556|-1122.938|-1122.938|    83.68%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -0.556|   -0.556|-1119.667|-1119.667|    83.70%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.556|   -0.556|-1119.660|-1119.660|    83.70%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -0.556|   -0.556|-1119.436|-1119.436|    83.71%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.556|   -0.556|-1119.326|-1119.326|    83.71%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.556|   -0.556|-1119.325|-1119.325|    83.71%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.556|   -0.556|-1119.214|-1119.214|    83.71%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -0.556|   -0.556|-1117.072|-1117.072|    83.72%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_8_/D   |
|  -0.556|   -0.556|-1116.674|-1116.674|    83.72%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.556|   -0.556|-1116.422|-1116.422|    83.72%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.556|   -0.556|-1116.233|-1116.233|    83.73%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.556|   -0.556|-1116.054|-1116.054|    83.73%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.556|   -0.556|-1113.217|-1113.217|    83.75%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_8_/D   |
|  -0.556|   -0.556|-1113.158|-1113.158|    83.75%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_9_/D   |
|  -0.556|   -0.556|-1112.129|-1112.129|    83.75%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_8_/D   |
|  -0.556|   -0.556|-1112.035|-1112.035|    83.75%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_8_/D   |
|  -0.556|   -0.556|-1111.815|-1111.815|    83.76%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.556|   -0.556|-1111.789|-1111.789|    83.76%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.556|   -0.556|-1111.759|-1111.759|    83.77%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/D    |
|  -0.556|   -0.556|-1111.638|-1111.638|    83.77%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/D    |
|  -0.556|   -0.556|-1111.367|-1111.367|    83.77%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_8_/D   |
|  -0.556|   -0.556|-1110.523|-1110.523|    83.77%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_8_/D   |
|  -0.556|   -0.556|-1110.426|-1110.426|    83.78%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -0.556|   -0.556|-1109.935|-1109.935|    83.78%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -0.556|   -0.556|-1109.924|-1109.924|    83.78%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -0.556|   -0.556|-1109.918|-1109.918|    83.78%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -0.556|   -0.556|-1106.669|-1106.669|    83.79%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -0.556|   -0.556|-1106.613|-1106.613|    83.79%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_8_/D   |
|  -0.556|   -0.556|-1106.417|-1106.417|    83.79%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.556|   -0.556|-1106.126|-1106.126|    83.79%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.556|   -0.556|-1105.930|-1105.930|    83.80%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.556|   -0.556|-1105.755|-1105.755|    83.81%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.556|   -0.556|-1105.703|-1105.703|    83.81%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.556|   -0.556|-1104.098|-1104.098|    83.82%|   0:00:03.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_8_/D    |
|  -0.556|   -0.556|-1103.829|-1103.829|    83.82%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_8_/D    |
|  -0.556|   -0.556|-1101.938|-1101.938|    83.83%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
|  -0.556|   -0.556|-1101.906|-1101.906|    83.83%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
|  -0.556|   -0.556|-1101.722|-1101.722|    83.83%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.556|   -0.556|-1101.594|-1101.594|    83.83%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.556|   -0.556|-1101.588|-1101.588|    83.83%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.556|   -0.556|-1101.583|-1101.583|    83.83%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.556|   -0.556|-1100.048|-1100.048|    83.85%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_6_/D   |
|  -0.556|   -0.556|-1098.899|-1098.899|    83.85%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1098.489|-1098.489|    83.86%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1096.375|-1096.375|    83.88%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.556|   -0.556|-1095.995|-1095.995|    83.88%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.556|   -0.556|-1095.992|-1095.992|    83.88%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.556|   -0.556|-1095.078|-1095.078|    83.89%|   0:00:03.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_6_/D   |
|  -0.556|   -0.556|-1093.503|-1093.503|    83.89%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1093.422|-1093.422|    83.89%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1093.162|-1093.162|    83.90%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1092.582|-1092.582|    83.90%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1092.266|-1092.266|    83.91%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.556|   -0.556|-1091.984|-1091.984|    83.91%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_7_/D    |
|  -0.556|   -0.556|-1091.958|-1091.958|    83.91%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_7_/D   |
|  -0.556|   -0.556|-1087.440|-1087.440|    83.93%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.556|   -0.556|-1087.390|-1087.390|    83.93%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -0.556|   -0.556|-1087.246|-1087.246|    83.94%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -0.556|   -0.556|-1086.116|-1086.116|    83.95%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_6_/D   |
|  -0.556|   -0.556|-1084.748|-1084.748|    83.96%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_6_/D   |
|  -0.556|   -0.556|-1084.686|-1084.686|    83.96%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_6_/D   |
|  -0.556|   -0.556|-1083.504|-1083.504|    83.96%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_6_/D   |
|  -0.556|   -0.556|-1083.058|-1083.058|    83.96%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
|  -0.556|   -0.556|-1082.770|-1082.770|    83.96%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_6_/D   |
|  -0.556|   -0.556|-1081.741|-1081.741|    83.97%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_6_/D   |
|  -0.556|   -0.556|-1078.768|-1078.768|    83.98%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_6_/D   |
|  -0.556|   -0.556|-1078.765|-1078.765|    83.98%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_6_/D   |
|  -0.556|   -0.556|-1078.693|-1078.693|    83.98%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_6_/D   |
|  -0.556|   -0.556|-1078.606|-1078.606|    83.98%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_6_/D   |
|  -0.556|   -0.556|-1078.483|-1078.483|    83.98%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -0.556|   -0.556|-1078.481|-1078.481|    83.99%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -0.556|   -0.556|-1076.845|-1076.845|    84.00%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.556|   -0.556|-1076.619|-1076.619|    84.00%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.556|   -0.556|-1076.574|-1076.574|    84.01%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.556|   -0.556|-1076.255|-1076.255|    84.01%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.556|   -0.556|-1076.249|-1076.249|    84.01%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
|  -0.556|   -0.556|-1074.284|-1074.284|    84.02%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
|  -0.556|   -0.556|-1074.230|-1074.230|    84.03%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.556|   -0.556|-1074.220|-1074.220|    84.03%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -0.556|   -0.556|-1073.073|-1073.073|    84.04%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D    |
|  -0.556|   -0.556|-1072.972|-1072.972|    84.04%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D    |
|  -0.556|   -0.556|-1072.547|-1072.547|    84.04%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1072.535|-1072.535|    84.04%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1072.395|-1072.395|    84.04%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -0.556|   -0.556|-1072.167|-1072.167|    84.06%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -0.556|   -0.556|-1071.752|-1071.752|    84.05%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D    |
|  -0.556|   -0.556|-1071.319|-1071.319|    84.05%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -0.556|   -0.556|-1071.315|-1071.315|    84.06%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1071.269|-1071.269|    84.06%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1070.918|-1070.918|    84.07%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -0.556|   -0.556|-1070.916|-1070.916|    84.07%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -0.556|   -0.556|-1069.209|-1069.209|    84.08%|   0:00:02.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1069.025|-1069.025|    84.08%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1068.917|-1068.917|    84.09%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1068.384|-1068.384|    84.09%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
|  -0.556|   -0.556|-1068.258|-1068.258|    84.10%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
|  -0.556|   -0.556|-1065.397|-1065.397|    84.10%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1065.345|-1065.345|    84.11%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -0.556|   -0.556|-1065.139|-1065.139|    84.11%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1065.055|-1065.055|    84.11%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1064.538|-1064.538|    84.11%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1064.493|-1064.493|    84.12%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1064.419|-1064.419|    84.12%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.556|   -0.556|-1061.598|-1061.598|    84.13%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
|  -0.556|   -0.556|-1061.398|-1061.398|    84.13%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_4_/D    |
|  -0.556|   -0.556|-1061.201|-1061.201|    84.13%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1061.078|-1061.078|    84.14%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1060.926|-1060.926|    84.14%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -0.556|   -0.556|-1060.377|-1060.377|    84.15%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_3_/D   |
|  -0.556|   -0.556|-1060.256|-1060.256|    84.15%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1060.158|-1060.158|    84.15%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_3_/D   |
|  -0.556|   -0.556|-1059.493|-1059.493|    84.15%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -0.556|   -0.556|-1059.482|-1059.482|    84.15%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_4_/D    |
|  -0.556|   -0.556|-1059.470|-1059.470|    84.15%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_4_/D    |
|  -0.556|   -0.556|-1059.458|-1059.458|    84.15%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_4_/D    |
|  -0.556|   -0.556|-1055.359|-1055.359|    84.16%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_3_/D   |
|  -0.556|   -0.556|-1054.908|-1054.908|    84.16%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.556|   -0.556|-1054.821|-1054.821|    84.16%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
|  -0.556|   -0.556|-1053.115|-1053.115|    84.17%|   0:00:00.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
|  -0.556|   -0.556|-1052.962|-1052.962|    84.17%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.556|   -0.556|-1052.662|-1052.662|    84.18%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.556|   -0.556|-1052.606|-1052.606|    84.18%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.556|   -0.556|-1052.208|-1052.208|    84.19%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -0.556|   -0.556|-1045.158|-1045.158|    84.20%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_3_/D   |
|  -0.556|   -0.556|-1045.018|-1045.018|    84.21%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -0.556|   -0.556|-1031.507|-1031.507|    84.22%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_3_/D   |
|  -0.556|   -0.556|-1031.342|-1031.342|    84.22%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1031.332|-1031.332|    84.23%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1031.212|-1031.212|    84.23%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1031.021|-1031.021|    84.23%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1031.010|-1031.010|    84.23%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1030.349|-1030.349|    84.23%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1030.203|-1030.203|    84.24%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1030.191|-1030.191|    84.24%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1030.189|-1030.189|    84.24%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.556|   -0.556|-1024.227|-1024.227|    84.25%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1024.181|-1024.181|    84.25%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1024.169|-1024.169|    84.25%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1024.103|-1024.103|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1024.092|-1024.092|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1024.054|-1024.054|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1023.973|-1023.973|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1021.289|-1021.289|    84.27%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.556|   -0.556|-1021.272|-1021.272|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.556|   -0.556|-1021.256|-1021.256|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.556|   -0.556|-1021.240|-1021.240|    84.27%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.556|   -0.556|-1021.225|-1021.225|    84.28%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.556|   -0.556|-1021.211|-1021.211|    84.28%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
|  -0.556|   -0.556|-1021.178|-1021.178|    84.28%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -0.556|   -0.556|-1021.056|-1021.056|    84.28%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.556|   -0.556|-1021.051|-1021.051|    84.27%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -0.556|   -0.556|-1020.991|-1020.991|    84.28%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.556|   -0.556|-1015.756|-1015.756|    84.28%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1008.776|-1008.776|    84.29%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556|-1007.895|-1007.895|    84.29%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1007.705|-1007.705|    84.29%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1007.353|-1007.353|    84.30%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.556|   -0.556|-1007.165|-1007.165|    84.29%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -0.556|   -0.556|-1006.827|-1006.827|    84.29%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1006.788|-1006.788|    84.30%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1006.265|-1006.265|    84.30%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556|-1002.570|-1002.570|    84.30%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.556|   -0.556| -993.608| -993.608|    84.31%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -988.966| -988.966|    84.31%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -988.259| -988.259|    84.32%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -987.801| -987.801|    84.32%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
|  -0.556|   -0.556| -980.056| -980.056|    84.34%|   0:00:01.0| 1484.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556| -978.856| -978.856|    84.35%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
|  -0.556|   -0.556| -978.013| -978.013|    84.37%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556| -977.769| -977.769|    84.37%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -977.586| -977.586|    84.37%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556| -977.405| -977.405|    84.38%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -977.196| -977.196|    84.38%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -976.907| -976.907|    84.38%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -976.810| -976.810|    84.38%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -0.556|   -0.556| -976.777| -976.777|    84.38%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -976.552| -976.552|    84.39%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556| -976.251| -976.251|    84.39%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -976.159| -976.159|    84.39%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D   |
|  -0.556|   -0.556| -976.014| -976.014|    84.39%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -976.001| -976.001|    84.40%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -975.981| -975.981|    84.41%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -975.980| -975.980|    84.41%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
|  -0.556|   -0.556| -975.953| -975.953|    84.41%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D    |
|  -0.556|   -0.556| -975.953| -975.953|    84.41%|   0:00:00.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556| -975.975| -975.975|    84.43%|   0:00:02.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -0.556|   -0.556| -975.975| -975.975|    84.44%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_2_/D   |
|  -0.556|   -0.556| -975.996| -975.996|    84.45%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:22 real=0:06:22 mem=1504.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:22 real=0:06:22 mem=1504.0M) ***
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -975.996 Density 84.45
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.556  TNS Slack -975.996 Density 84.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.45%|        -|  -0.556|-975.996|   0:00:00.0| 1504.0M|
|    84.40%|       66|  -0.556|-975.835|   0:00:02.0| 1504.0M|
|    83.90%|      906|  -0.554|-984.693|   0:00:08.0| 1504.0M|
|    83.90%|        6|  -0.554|-984.693|   0:00:01.0| 1504.0M|
|    83.90%|        0|  -0.554|-984.693|   0:00:00.0| 1504.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.554  TNS Slack -984.692 Density 83.90
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 994 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1484.91M, totSessionCpu=0:45:24).
*** Starting refinePlace (0:45:24 mem=1500.9M) ***
Total net bbox length = 4.975e+05 (2.308e+05 2.668e+05) (ext = 3.478e+04)
Move report: Timing Driven Placement moves 11329 insts, mean move: 2.94 um, max move: 37.00 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U236): (139.20, 312.40) --> (163.60, 325.00)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1510.4MB
Move report: Detail placement moves 12608 insts, mean move: 1.02 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1265): (153.60, 353.80) --> (160.80, 352.00)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1510.4MB
Summary Report:
Instances move: 16838 (out of 32523 movable)
Mean displacement: 2.42 um
Max displacement: 36.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U236) (139.2, 312.4) -> (162.6, 325)
	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
Total net bbox length = 4.967e+05 (2.295e+05 2.672e+05) (ext = 3.480e+04)
Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 1510.4MB
*** Finished refinePlace (0:45:33 mem=1510.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1510.4M)


Density : 0.8390
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.5 real=0:00:09.0 mem=1510.4M) ***
** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -993.048 Density 83.90
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.572|   -0.572|-993.048| -993.048|    83.90%|   0:00:00.0| 1510.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_12_/D  |
|  -0.561|   -0.561|-988.763| -988.763|    83.90%|   0:00:01.0| 1510.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.560|   -0.560|-988.408| -988.408|    83.90%|   0:00:00.0| 1510.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.554|   -0.554|-987.633| -987.633|    83.90%|   0:00:02.0| 1510.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.555|   -0.555|-986.138| -986.138|    83.90%|   0:00:07.0| 1500.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.554|   -0.554|-985.996| -985.996|    83.90%|   0:00:01.0| 1500.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.553|   -0.553|-985.799| -985.799|    83.92%|   0:00:01.0| 1500.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_16_/D  |
|  -0.554|   -0.554|-984.800| -984.800|    83.93%|   0:00:02.0| 1500.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.554|   -0.554|-984.800| -984.800|    83.93%|   0:00:01.0| 1500.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:15.0 mem=1500.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.554|   0.000| -984.800|    83.93%|   0:00:00.0| 1500.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_60_/D                      |
|   0.012|   -0.554|   0.000| -984.800|    83.93%|   0:00:00.0| 1500.9M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_101_/D               |
|   0.019|   -0.554|   0.000| -984.800|    83.94%|   0:00:00.0| 1500.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_101_/D                     |
|   0.019|   -0.554|   0.000| -984.800|    83.94%|   0:00:00.0| 1500.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_101_/D                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1500.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.8 real=0:00:15.0 mem=1500.9M) ***
** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -984.800 Density 83.94
*** Starting refinePlace (0:45:49 mem=1500.9M) ***
Total net bbox length = 4.970e+05 (2.296e+05 2.674e+05) (ext = 3.480e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1500.9MB
Summary Report:
Instances move: 0 (out of 32548 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.970e+05 (2.296e+05 2.674e+05) (ext = 3.480e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1500.9MB
*** Finished refinePlace (0:45:49 mem=1500.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1500.9M)


Density : 0.8394
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1500.9M) ***
** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -984.800 Density 83.94
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 999 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:59 real=0:06:59 mem=1500.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.554  TNS Slack -984.800 Density 83.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    83.94%|        -|  -0.554|-984.800|   0:00:00.0| 1498.2M|
|    83.94%|        2|  -0.554|-984.800|   0:00:00.0| 1498.2M|
|    83.89%|       78|  -0.554|-984.826|   0:00:02.0| 1498.2M|
|    83.89%|        4|  -0.554|-984.826|   0:00:00.0| 1498.2M|
|    83.89%|        0|  -0.554|-984.826|   0:00:00.0| 1498.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.554  TNS Slack -984.826 Density 83.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 999 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:45:53 mem=1498.2M) ***
Total net bbox length = 4.970e+05 (2.296e+05 2.674e+05) (ext = 3.480e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1498.2MB
Summary Report:
Instances move: 0 (out of 32546 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.970e+05 (2.296e+05 2.674e+05) (ext = 3.480e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1498.2MB
*** Finished refinePlace (0:45:53 mem=1498.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1498.2M)


Density : 0.8389
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1498.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1349.36M, totSessionCpu=0:45:54).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=34518  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 34518 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 999 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.34% H + 0.45% V. EstWL: 6.703200e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 33519 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.277312e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 117892
[NR-eagl] Layer2(M2)(V) length: 1.979926e+05um, number of vias: 158634
[NR-eagl] Layer3(M3)(H) length: 2.229103e+05um, number of vias: 15154
[NR-eagl] Layer4(M4)(V) length: 8.451209e+04um, number of vias: 8764
[NR-eagl] Layer5(M5)(H) length: 3.364458e+04um, number of vias: 7548
[NR-eagl] Layer6(M6)(V) length: 6.572377e+03um, number of vias: 7016
[NR-eagl] Layer7(M7)(H) length: 2.799740e+04um, number of vias: 7895
[NR-eagl] Layer8(M8)(V) length: 3.994419e+04um, number of vias: 0
[NR-eagl] Total length: 6.135735e+05um, number of vias: 322903
[NR-eagl] End Peak syMemory usage = 1339.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.45 seconds
Extraction called for design 'core' of instances=32546 and nets=34629 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1330.676M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1421.64 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1421.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |   122   |     1   |      1  |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  83.89  |            |           |
|     1   |   120   |     0   |      0  |     0   |     0   |     0   |     0   | -0.74 |          1|          0|          0|  83.89  |   0:00:00.0|    1498.0M|
|     1   |   120   |     0   |      0  |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  83.89  |   0:00:01.0|    1498.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 342 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1498.0M) ***

*** Starting refinePlace (0:46:07 mem=1530.0M) ***
Total net bbox length = 4.970e+05 (2.296e+05 2.674e+05) (ext = 3.468e+04)
Move report: Detail placement moves 1 insts, mean move: 3.20 um, max move: 3.20 um
	Max move on inst (FE_OFC2148_out_66_): (157.40, 262.00) --> (158.80, 260.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1530.0MB
Summary Report:
Instances move: 1 (out of 32547 movable)
Mean displacement: 3.20 um
Max displacement: 3.20 um (Instance: FE_OFC2148_out_66_) (157.4, 262) -> (158.8, 260.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.970e+05 (2.296e+05 2.674e+05) (ext = 3.468e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1530.0MB
*** Finished refinePlace (0:46:07 mem=1530.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1530.0M)


Density : 0.8389
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1530.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.553 -> -0.737 (bump = 0.184)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.737 TNS Slack -1140.913 Density 83.89
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.737|   -0.737|-1140.853|-1140.913|    83.89%|   0:00:00.0| 1513.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.666|   -0.666|-1125.637|-1125.698|    83.89%|   0:00:00.0| 1513.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.656|   -0.656|-1123.893|-1123.953|    83.89%|   0:00:00.0| 1513.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.651|   -0.651|-1122.508|-1122.568|    83.90%|   0:00:01.0| 1513.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.648|   -0.648|-1115.454|-1115.515|    83.91%|   0:00:03.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.648|   -0.648|-1115.152|-1115.212|    83.90%|   0:00:00.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.643|   -0.643|-1114.432|-1114.492|    83.91%|   0:00:00.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.643|   -0.643|-1113.255|-1113.316|    83.91%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.643|   -0.643|-1113.062|-1113.122|    83.92%|   0:00:00.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.643|   -0.643|-1113.062|-1113.122|    83.91%|   0:00:00.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:05.0 mem=1500.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -0.643|  -0.060|-1113.122|    83.91%|   0:00:00.0| 1500.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_120_/D                     |
|   0.000|   -0.643|   0.000|-1113.062|    83.92%|   0:00:01.0| 1500.2M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1500.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=1500.2M) ***
** GigaOpt Optimizer WNS Slack -0.643 TNS Slack -1113.062 Density 83.92
*** Starting refinePlace (0:46:17 mem=1500.2M) ***
Total net bbox length = 4.971e+05 (2.297e+05 2.674e+05) (ext = 3.468e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1500.2MB
Summary Report:
Instances move: 0 (out of 32558 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.971e+05 (2.297e+05 2.674e+05) (ext = 3.468e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1500.2MB
*** Finished refinePlace (0:46:17 mem=1500.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1500.2M)


Density : 0.8392
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1500.2M) ***
** GigaOpt Optimizer WNS Slack -0.643 TNS Slack -1113.062 Density 83.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 344 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=1500.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.553 -> -0.643 (bump = 0.09)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.643 TNS Slack -1113.062 Density 83.92
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.643|   -0.643|-1113.062|-1113.062|    83.92%|   0:00:00.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.639|   -0.639|-1111.923|-1111.923|    83.92%|   0:00:02.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.632|   -0.632|-1109.709|-1109.709|    83.93%|   0:00:02.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_17_/D  |
|  -0.633|   -0.633|-1109.694|-1109.694|    83.93%|   0:00:07.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.629|   -0.629|-1108.560|-1108.560|    83.96%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.629|   -0.629|-1107.054|-1107.054|    83.96%|   0:00:03.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.629|   -0.629|-1106.971|-1106.971|    83.97%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.627|   -0.627|-1106.818|-1106.818|    84.01%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1106.264|-1106.264|    84.01%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1106.165|-1106.165|    84.01%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1106.158|-1106.158|    84.02%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1105.674|-1105.674|    84.05%|   0:00:13.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.879|-1104.879|    84.07%|   0:00:03.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.801|-1104.801|    84.07%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.769|-1104.769|    84.08%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.708|-1104.708|    84.10%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.661|-1104.661|    84.11%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.631|-1104.631|    84.12%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.622|-1104.622|    84.12%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.626|   -0.626|-1104.622|-1104.622|    84.12%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.6 real=0:00:37.0 mem=1509.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.7 real=0:00:38.0 mem=1509.7M) ***
** GigaOpt Optimizer WNS Slack -0.626 TNS Slack -1104.622 Density 84.12
*** Starting refinePlace (0:46:59 mem=1509.7M) ***
Total net bbox length = 4.979e+05 (2.302e+05 2.677e+05) (ext = 3.468e+04)
Move report: Detail placement moves 1998 insts, mean move: 0.99 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U989): (292.80, 386.20) --> (293.80, 391.60)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1515.0MB
Summary Report:
Instances move: 1998 (out of 32669 movable)
Mean displacement: 0.99 um
Max displacement: 6.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U989) (292.8, 386.2) -> (293.8, 391.6)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
Total net bbox length = 4.991e+05 (2.310e+05 2.681e+05) (ext = 3.468e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1515.0MB
*** Finished refinePlace (0:47:00 mem=1515.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1515.0M)


Density : 0.8412
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1515.0M) ***
** GigaOpt Optimizer WNS Slack -0.626 TNS Slack -1104.622 Density 84.12
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.626|   -0.626|-1104.622|-1104.622|    84.12%|   0:00:00.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.623|   -0.623|-1103.643|-1103.643|    84.12%|   0:00:03.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.623|   -0.623|-1102.604|-1102.604|    84.12%|   0:00:03.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.623|   -0.623|-1102.533|-1102.533|    84.12%|   0:00:01.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.619|   -0.619|-1101.370|-1101.370|    84.16%|   0:00:00.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.617|   -0.617|-1099.435|-1099.435|    84.18%|   0:00:04.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.617|   -0.617|-1099.147|-1099.147|    84.18%|   0:00:04.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.617|   -0.617|-1098.822|-1098.822|    84.21%|   0:00:00.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.617|   -0.617|-1098.736|-1098.736|    84.23%|   0:00:01.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.617|   -0.617|-1098.474|-1098.474|    84.28%|   0:00:10.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1098.431|-1098.431|    84.33%|   0:00:03.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1096.569|-1096.569|    84.33%|   0:00:01.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1096.539|-1096.539|    84.33%|   0:00:00.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1096.502|-1096.502|    84.36%|   0:00:03.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1096.738|-1096.738|    84.39%|   0:00:02.0| 1515.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.9 real=0:00:35.0 mem=1515.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.9 real=0:00:35.0 mem=1515.0M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1096.738 Density 84.39
*** Starting refinePlace (0:47:36 mem=1515.0M) ***
Total net bbox length = 4.999e+05 (2.315e+05 2.684e+05) (ext = 3.468e+04)
Move report: Detail placement moves 2972 insts, mean move: 1.01 um, max move: 6.60 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_): (334.40, 357.40) --> (331.40, 353.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1518.0MB
Summary Report:
Instances move: 2972 (out of 32804 movable)
Mean displacement: 1.01 um
Max displacement: 6.60 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_) (334.4, 357.4) -> (331.4, 353.8)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 5.018e+05 (2.328e+05 2.690e+05) (ext = 3.467e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1518.0MB
*** Finished refinePlace (0:47:36 mem=1518.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1518.0M)


Density : 0.8439
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1518.0M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1096.738 Density 84.39
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 333 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:16 real=0:01:15 mem=1518.0M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -984.726 -> -1096.639
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1096.738 Density 84.39
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616|-1096.738|-1096.738|    84.39%|   0:00:00.0| 1518.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1089.129|-1089.129|    84.41%|   0:00:06.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1088.534|-1088.534|    84.41%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.616|   -0.616|-1084.411|-1084.411|    84.42%|   0:00:03.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.616|   -0.616|-1082.706|-1082.706|    84.43%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.616|   -0.616|-1081.528|-1081.528|    84.43%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -0.616|   -0.616|-1081.461|-1081.461|    84.43%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -0.616|   -0.616|-1080.828|-1080.828|    84.45%|   0:00:04.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_13_/D  |
|  -0.616|   -0.616|-1080.337|-1080.337|    84.45%|   0:00:03.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.616|   -0.616|-1080.262|-1080.262|    84.45%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.616|   -0.616|-1080.043|-1080.043|    84.45%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_15_/D  |
|  -0.616|   -0.616|-1079.912|-1079.912|    84.45%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_15_/D  |
|  -0.616|   -0.616|-1079.135|-1079.135|    84.46%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D   |
|  -0.616|   -0.616|-1078.923|-1078.923|    84.45%|   0:00:02.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.616|   -0.616|-1076.022|-1076.022|    84.45%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
|  -0.616|   -0.616|-1074.041|-1074.041|    84.46%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
|  -0.616|   -0.616|-1073.920|-1073.920|    84.46%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_10_/D  |
|  -0.616|   -0.616|-1073.555|-1073.555|    84.46%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_9_/D   |
|  -0.616|   -0.616|-1073.422|-1073.422|    84.46%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.616|   -0.616|-1073.127|-1073.127|    84.47%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_8_/D   |
|  -0.616|   -0.616|-1073.125|-1073.125|    84.47%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_8_/D   |
|  -0.616|   -0.616|-1072.914|-1072.914|    84.48%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
|  -0.616|   -0.616|-1072.896|-1072.896|    84.48%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -0.616|   -0.616|-1072.887|-1072.887|    84.48%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -0.616|   -0.616|-1072.641|-1072.641|    84.48%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -0.616|   -0.616|-1071.113|-1071.113|    84.49%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.616|   -0.616|-1071.107|-1071.107|    84.50%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.616|   -0.616|-1070.302|-1070.302|    84.50%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -0.616|   -0.616|-1070.045|-1070.045|    84.50%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_7_/D    |
|  -0.616|   -0.616|-1069.748|-1069.748|    84.50%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_6_/D    |
|  -0.616|   -0.616|-1069.278|-1069.278|    84.51%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_7_/D   |
|  -0.616|   -0.616|-1069.226|-1069.226|    84.52%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_6_/D   |
|  -0.616|   -0.616|-1069.216|-1069.216|    84.52%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_6_/D   |
|  -0.616|   -0.616|-1068.982|-1068.982|    84.52%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -0.616|   -0.616|-1068.981|-1068.981|    84.52%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_5_/D   |
|  -0.616|   -0.616|-1068.626|-1068.626|    84.53%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_5_/D   |
|  -0.616|   -0.616|-1068.625|-1068.625|    84.53%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_5_/D   |
|  -0.616|   -0.616|-1068.621|-1068.621|    84.53%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -0.616|   -0.616|-1068.002|-1068.002|    84.54%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_4_/D   |
|  -0.616|   -0.616|-1067.996|-1067.996|    84.54%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_4_/D   |
|  -0.616|   -0.616|-1067.989|-1067.989|    84.54%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.616|   -0.616|-1067.985|-1067.985|    84.54%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -0.616|   -0.616|-1067.983|-1067.983|    84.54%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.616|   -0.616|-1067.967|-1067.967|    84.54%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_4_/D    |
|  -0.616|   -0.616|-1067.818|-1067.818|    84.55%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.616|   -0.616|-1066.453|-1066.453|    84.54%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.616|   -0.616|-1066.368|-1066.368|    84.54%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.616|   -0.616|-1066.230|-1066.230|    84.55%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.616|   -0.616|-1066.222|-1066.222|    84.55%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -0.616|   -0.616|-1066.091|-1066.091|    84.55%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -0.616|   -0.616|-1066.006|-1066.006|    84.55%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -0.616|   -0.616|-1065.263|-1065.263|    84.55%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D   |
|  -0.616|   -0.616|-1065.186|-1065.186|    84.55%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_2_/D   |
|  -0.616|   -0.616|-1065.083|-1065.083|    84.55%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.616|   -0.616|-1065.131|-1065.131|    84.57%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -0.616|   -0.616|-1065.096|-1065.096|    84.57%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -0.616|   -0.616|-1065.056|-1065.056|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -0.616|   -0.616|-1065.056|-1065.056|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:45.6 real=0:00:46.0 mem=1509.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:45.7 real=0:00:46.0 mem=1509.7M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1065.056 Density 84.58
*** Starting refinePlace (0:48:27 mem=1509.7M) ***
Total net bbox length = 5.024e+05 (2.330e+05 2.693e+05) (ext = 3.467e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1509.7MB
Summary Report:
Instances move: 0 (out of 32829 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.024e+05 (2.330e+05 2.693e+05) (ext = 3.467e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1509.7MB
*** Finished refinePlace (0:48:27 mem=1509.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1509.7M)


Density : 0.8458
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1509.7M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1065.218 Density 84.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 339 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:47.0 real=0:00:47.0 mem=1509.7M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.553 -> -0.616 (bump = 0.063)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1065.218 Density 84.58
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616|-1065.218|-1065.218|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.613|   -0.613|-1064.358|-1064.358|    84.57%|   0:00:06.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -0.613|   -0.613|-1063.662|-1063.662|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.613|   -0.613|-1064.175|-1064.175|    84.58%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:07.0 mem=1509.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:07.0 mem=1509.7M) ***
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1064.175 Density 84.58
*** Starting refinePlace (0:48:38 mem=1509.7M) ***
Total net bbox length = 5.025e+05 (2.331e+05 2.694e+05) (ext = 3.467e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1509.7MB
Summary Report:
Instances move: 0 (out of 32835 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.025e+05 (2.331e+05 2.694e+05) (ext = 3.467e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1509.7MB
*** Finished refinePlace (0:48:38 mem=1509.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1509.7M)


Density : 0.8458
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1509.7M) ***
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1064.175 Density 84.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 341 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=1509.7M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.937%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1475.4M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1064.175 Density 84.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.613|   -0.613|-1064.175|-1064.175|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.613|   -0.613|-1064.139|-1064.139|    84.58%|   0:00:03.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.613|   -0.613|-1064.139|-1064.139|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_6_/D    |
|  -0.613|   -0.613|-1064.139|-1064.139|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -0.613|   -0.613|-1064.139|-1064.139|    84.58%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.613|   -0.613|-1064.139|-1064.139|    84.58%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=1509.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=1509.7M) ***
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1064.139 Density 84.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 341 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=1509.7M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:47:16, real = 0:47:12, mem = 1360.9M, totSessionCpu=0:48:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1358.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1358.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1368.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1368.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.613  | -0.613  |  0.001  |
|           TNS (ns):| -1064.1 | -1064.1 |  0.000  |
|    Violating Paths:|  2280   |  2280   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.579%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1368.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.66MB/1130.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.66MB/1130.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.66MB/1130.66MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT)
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 10%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 20%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 30%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 40%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 50%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 60%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 70%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 80%
2025-Mar-17 11:53:59 (2025-Mar-17 18:53:59 GMT): 90%

Finished Levelizing
2025-Mar-17 11:54:00 (2025-Mar-17 18:54:00 GMT)

Starting Activity Propagation
2025-Mar-17 11:54:00 (2025-Mar-17 18:54:00 GMT)
2025-Mar-17 11:54:00 (2025-Mar-17 18:54:00 GMT): 10%
2025-Mar-17 11:54:00 (2025-Mar-17 18:54:00 GMT): 20%

Finished Activity Propagation
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1131.95MB/1131.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT)
 ... Calculating switching power
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT): 10%
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT): 20%
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT): 30%
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT): 40%
2025-Mar-17 11:54:01 (2025-Mar-17 18:54:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 11:54:02 (2025-Mar-17 18:54:02 GMT): 60%
2025-Mar-17 11:54:03 (2025-Mar-17 18:54:03 GMT): 70%
2025-Mar-17 11:54:03 (2025-Mar-17 18:54:03 GMT): 80%
2025-Mar-17 11:54:04 (2025-Mar-17 18:54:04 GMT): 90%

Finished Calculating power
2025-Mar-17 11:54:04 (2025-Mar-17 18:54:04 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1132.05MB/1132.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1132.05MB/1132.05MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1132.05MB/1132.05MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 11:54:04 (2025-Mar-17 18:54:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       93.30393667 	   68.7856%
Total Switching Power:      40.92147446 	   30.1682%
Total Leakage Power:         1.41907129 	    1.0462%
Total Power:               135.64448293
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.71         3.6      0.3902        59.7       44.01
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.59       37.32       1.029       75.94       55.99
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               93.3       40.92       1.419       135.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       93.3       40.92       1.419       135.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  FE_OFC760_array_out_129_ (BUFFD16): 	    0.1452
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	  0.000265
* 		Total Cap: 	2.26395e-10 F
* 		Total instances in design: 32835
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1132.30MB/1132.30MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.613  TNS Slack -1064.139 Density 84.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    84.58%|        -|  -0.613|-1064.139|   0:00:00.0| 1517.7M|
|    84.58%|        0|  -0.613|-1064.139|   0:00:03.0| 1517.7M|
|    84.58%|       24|  -0.613|-1064.100|   0:00:12.0| 1517.7M|
|    84.48%|      102|  -0.613|-1063.345|   0:00:21.0| 1510.0M|
|    84.48%|        2|  -0.613|-1063.345|   0:00:01.0| 1510.0M|
|    84.41%|     2090|  -0.614|-1061.682|   0:00:13.0| 1515.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.614  TNS Slack -1061.682 Density 84.41
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 341 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:51.5) (real = 0:00:51.0) **
Executing incremental physical updates
*** Starting refinePlace (0:49:45 mem=1480.9M) ***
Total net bbox length = 5.022e+05 (2.331e+05 2.691e+05) (ext = 3.481e+04)
Move report: Detail placement moves 590 insts, mean move: 0.41 um, max move: 3.20 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC1739_key_q_43_): (129.80, 310.60) --> (128.40, 308.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1480.9MB
Summary Report:
Instances move: 590 (out of 32699 movable)
Mean displacement: 0.41 um
Max displacement: 3.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC1739_key_q_43_) (129.8, 310.6) -> (128.4, 308.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 5.023e+05 (2.332e+05 2.691e+05) (ext = 3.481e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1480.9MB
*** Finished refinePlace (0:49:46 mem=1480.9M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.614|   -0.614|-1061.682|-1061.682|    84.41%|   0:00:00.0| 1515.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1515.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1515.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 341 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1193.23MB/1193.23MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1193.23MB/1193.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1193.23MB/1193.23MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT)
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 10%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 20%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 30%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 40%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 50%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 60%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 70%
2025-Mar-17 11:55:04 (2025-Mar-17 18:55:04 GMT): 80%
2025-Mar-17 11:55:05 (2025-Mar-17 18:55:05 GMT): 90%

Finished Levelizing
2025-Mar-17 11:55:05 (2025-Mar-17 18:55:05 GMT)

Starting Activity Propagation
2025-Mar-17 11:55:05 (2025-Mar-17 18:55:05 GMT)
2025-Mar-17 11:55:05 (2025-Mar-17 18:55:05 GMT): 10%
2025-Mar-17 11:55:05 (2025-Mar-17 18:55:05 GMT): 20%

Finished Activity Propagation
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1193.65MB/1193.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT)
 ... Calculating switching power
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT): 10%
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT): 20%
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT): 30%
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT): 40%
2025-Mar-17 11:55:06 (2025-Mar-17 18:55:06 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 11:55:07 (2025-Mar-17 18:55:07 GMT): 60%
2025-Mar-17 11:55:08 (2025-Mar-17 18:55:08 GMT): 70%
2025-Mar-17 11:55:08 (2025-Mar-17 18:55:08 GMT): 80%
2025-Mar-17 11:55:09 (2025-Mar-17 18:55:09 GMT): 90%

Finished Calculating power
2025-Mar-17 11:55:09 (2025-Mar-17 18:55:09 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1193.65MB/1193.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1193.65MB/1193.65MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1193.65MB/1193.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 11:55:09 (2025-Mar-17 18:55:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       93.14184707 	   68.8434%
Total Switching Power:      40.74691993 	   30.1170%
Total Leakage Power:         1.40652284 	    1.0396%
Total Power:               135.29529033
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.72       3.585      0.3902       59.69       44.12
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.42       37.16       1.016        75.6       55.88
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              93.14       40.75       1.407       135.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      93.14       40.75       1.407       135.3         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  FE_OFC760_array_out_129_ (BUFFD16): 	    0.1452
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	  0.000265
* 		Total Cap: 	2.25179e-10 F
* 		Total instances in design: 32699
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1193.65MB/1193.65MB)

*** Finished Leakage Power Optimization (cpu=0:01:04, real=0:01:04, mem=1361.19M, totSessionCpu=0:49:58).
Extraction called for design 'core' of instances=32699 and nets=34767 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1342.512M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1423.41 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1423.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.33MB/1153.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.33MB/1153.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.33MB/1153.33MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-17 11:55:16 (2025-Mar-17 18:55:16 GMT)
2025-Mar-17 11:55:17 (2025-Mar-17 18:55:17 GMT): 10%
2025-Mar-17 11:55:17 (2025-Mar-17 18:55:17 GMT): 20%

Finished Activity Propagation
2025-Mar-17 11:55:17 (2025-Mar-17 18:55:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1154.10MB/1154.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 11:55:17 (2025-Mar-17 18:55:17 GMT)
 ... Calculating switching power
2025-Mar-17 11:55:18 (2025-Mar-17 18:55:18 GMT): 10%
2025-Mar-17 11:55:18 (2025-Mar-17 18:55:18 GMT): 20%
2025-Mar-17 11:55:18 (2025-Mar-17 18:55:18 GMT): 30%
2025-Mar-17 11:55:18 (2025-Mar-17 18:55:18 GMT): 40%
2025-Mar-17 11:55:18 (2025-Mar-17 18:55:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 11:55:18 (2025-Mar-17 18:55:18 GMT): 60%
2025-Mar-17 11:55:19 (2025-Mar-17 18:55:19 GMT): 70%
2025-Mar-17 11:55:20 (2025-Mar-17 18:55:20 GMT): 80%
2025-Mar-17 11:55:21 (2025-Mar-17 18:55:21 GMT): 90%

Finished Calculating power
2025-Mar-17 11:55:21 (2025-Mar-17 18:55:21 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1154.10MB/1154.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1154.10MB/1154.10MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1154.10MB/1154.10MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 11:55:21 (2025-Mar-17 18:55:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       93.14183537 	   68.8434%
Total Switching Power:      40.74691993 	   30.1170%
Total Leakage Power:         1.40652284 	    1.0396%
Total Power:               135.29527862
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         55.72       3.585      0.3902       59.69       44.12
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.42       37.16       1.016        75.6       55.88
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              93.14       40.75       1.407       135.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      93.14       40.75       1.407       135.3         100
Total leakage power = 1.40652 mW
Cell usage statistics:  
Library tcbn65gpluswc , 32699 cells ( 100.000000%) , 1.40652 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1154.16MB/1154.16MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:48:40, real = 0:48:36, mem = 1361.2M, totSessionCpu=0:50:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1361.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1361.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1371.2M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1363.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1363.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.613  | -0.613  |  0.002  |
|           TNS (ns):| -1061.5 | -1061.5 |  0.000  |
|    Violating Paths:|  2280   |  2280   |    0    |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.415%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1363.2M
**optDesign ... cpu = 0:48:41, real = 0:48:37, mem = 1361.2M, totSessionCpu=0:50:11 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.28754' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:49:49, real = 0:49:44, mem = 1299.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 102 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 498 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1737 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 3228 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 9261 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 14826 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 14826 new insts, 14826 new pwr-pin connections were made to global net 'VDD'.
14826 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 47525 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign step3.enc
Writing Netlist "step3.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.28754 in step3.enc.dat/scheduling_file.cts
Saving preference file step3.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1299.4M) ***
Saving DEF file ...
Saving rc congestion map step3.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step3.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 6320 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1288.0M, init mem=1288.0M)
*info: Placed = 47525         
*info: Unplaced = 0           
Placement Density:98.16%(169219/172390)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1288.0M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       6320
    Delay constrained sinks:     6320
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=34656  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 34656 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 341 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.06% V. EstWL: 4.687560e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 34315 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.532948e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 118377
[NR-eagl] Layer2(M2)(V) length: 2.038144e+05um, number of vias: 161081
[NR-eagl] Layer3(M3)(H) length: 2.308846e+05um, number of vias: 13042
[NR-eagl] Layer4(M4)(V) length: 9.228624e+04um, number of vias: 6094
[NR-eagl] Layer5(M5)(H) length: 3.679518e+04um, number of vias: 4678
[NR-eagl] Layer6(M6)(V) length: 7.005686e+03um, number of vias: 4109
[NR-eagl] Layer7(M7)(H) length: 2.008080e+04um, number of vias: 4957
[NR-eagl] Layer8(M8)(V) length: 2.745060e+04um, number of vias: 0
[NR-eagl] Total length: 6.183175e+05um, number of vias: 312338
[NR-eagl] End Peak syMemory usage = 1297.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.29 seconds
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       6320
    Delay constrained sinks:     6320
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:50:31 mem=1349.8M) ***
Total net bbox length = 5.129e+05 (2.384e+05 2.745e+05) (ext = 3.508e+04)
Density distribution unevenness ratio = 0.381%
Move report: Detail placement moves 18116 insts, mean move: 0.87 um, max move: 11.20 um
	Max move on inst (FILLER_6012): (293.00, 100.00) --> (290.80, 109.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1349.8MB
Summary Report:
Instances move: 12894 (out of 32816 movable)
Mean displacement: 0.84 um
Max displacement: 9.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/U14) (83.6, 242.2) -> (87.8, 247.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 5.182e+05 (2.424e+05 2.759e+05) (ext = 3.505e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1349.8MB
*** Finished refinePlace (0:50:32 mem=1349.8M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,4)                16
      [4,4.4)                 0
      [4.4,4.8)               0
      [4.8,5.2)               0
      [5.2,5.6)               0
      [5.6,6)                 0
      [6,6.4)                 0
      [6.4,6.8)               0
      [6.8,7.2)               0
      [7.2,7.6)               4
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.6         (269.308,108.282)    (261.707,108.282)    ccl clock buffer, uid:A1c642 (a lib_cell CKBD16) at (259.200,107.200), in power domain auto-default
           7.2         (269.308,108.282)    (269.308,115.483)    ccl clock buffer, uid:A1c635 (a lib_cell CKBD16) at (266.800,114.400), in power domain auto-default
           7.2         (112.907,235.718)    (112.907,242.917)    ccl clock buffer, uid:A1c5cf (a lib_cell CKBD16) at (110.400,242.200), in power domain auto-default
           7.2         (112.907,235.718)    (112.907,228.518)    ccl clock buffer, uid:A1c65e (a lib_cell CKBD16) at (110.400,227.800), in power domain auto-default
           3.6         (343.507,108.282)    (343.507,104.683)    ccl clock buffer, uid:A1c637 (a lib_cell CKBD16) at (341.000,103.600), in power domain auto-default
           3.6         (322.108,108.282)    (322.108,104.683)    ccl clock buffer, uid:A1c632 (a lib_cell CKBD16) at (319.600,103.600), in power domain auto-default
           3.6         (234.107,185.317)    (234.107,188.917)    ccl clock buffer, uid:A1c5d5 (a lib_cell CKBD16) at (231.600,188.200), in power domain auto-default
           3.6         (234.107,185.317)    (234.107,181.718)    ccl clock buffer, uid:A1c5cb (a lib_cell CKBD16) at (231.600,181.000), in power domain auto-default
           3.6         (112.907,235.718)    (112.907,239.317)    ccl clock buffer, uid:A1c658 (a lib_cell CKBD16) at (110.400,238.600), in power domain auto-default
           3.6         (164.907,185.317)    (164.907,181.718)    ccl clock buffer, uid:A1c5d4 (a lib_cell CKBD16) at (162.400,181.000), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.624pF, leaf=4.753pF, total=5.377pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.090),top(nil), margined worst slew is leaf(0.094),trunk(0.090),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.357, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.327, 0.356, 0.384}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.105)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.357ns std.dev 0.021ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=47642 and nets=38859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1284.230M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=117, i=0, cg=0, l=0, total=117
  Rebuilding timing graph   cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
  Rebuilding timing graph   sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
    skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
  Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 232 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=1179.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1179.360um^2
      gate capacitance : top=0.000pF, trunk=0.643pF, leaf=5.680pF, total=6.324pF
      wire capacitance : top=0.000pF, trunk=0.630pF, leaf=4.787pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3913.453um, leaf=24587.747um, total=28501.200um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.091),top(nil), margined worst slew is leaf(0.094),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.311, max=0.425, avg=0.358, sd=0.021], skew [0.114 vs 0.057*, 87.5% {0.328, 0.357, 0.385}] (wid=0.031 ws=0.015) (gid=0.399 gs=0.104)
    Clock network insertion delays are now [0.311ns, 0.425ns] average 0.358ns std.dev 0.021ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=117, i=0, cg=0, l=0, total=117
          cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
          gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
          wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
          wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
          sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=117, i=0, cg=0, l=0, total=117
    cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
    gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
    wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
    wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
    sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
    skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
  Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=117, i=0, cg=0, l=0, total=117
          cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
          gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
          wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
          wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
          sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=47642 and nets=38859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1284.234M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=117, i=0, cg=0, l=0, total=117
  Rebuilding timing graph   cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
  Rebuilding timing graph   sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
    skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
  Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=963.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=963.000um^2
      gate capacitance : top=0.000pF, trunk=0.531pF, leaf=5.680pF, total=6.212pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.417pF
      wire lengths   : top=0.000um, trunk=3911.778um, leaf=24595.920um, total=28507.697um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.056 vs 0.057, 94.7% {0.386, 0.415, 0.424}] (wid=0.031 ws=0.015) (gid=0.404 gs=0.057)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=6.212pF fall=6.190pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=6.193pF fall=6.172pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=926.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=926.280um^2
      gate capacitance : top=0.000pF, trunk=0.512pF, leaf=5.680pF, total=6.193pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.418pF
      wire lengths   : top=0.000um, trunk=3911.480um, leaf=24599.355um, total=28510.835um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.057 vs 0.057, 94.7% {0.386, 0.414, 0.424}] (wid=0.031 ws=0.016) (gid=0.403 gs=0.056)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=926.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=926.280um^2
      gate capacitance : top=0.000pF, trunk=0.512pF, leaf=5.680pF, total=6.193pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.418pF
      wire lengths   : top=0.000um, trunk=3911.480um, leaf=24599.355um, total=28510.835um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.057 vs 0.057, 94.7% {0.386, 0.414, 0.424}] (wid=0.031 ws=0.016) (gid=0.403 gs=0.056)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=926.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=926.280um^2
      gate capacitance : top=0.000pF, trunk=0.512pF, leaf=5.680pF, total=6.193pF
      wire capacitance : top=0.000pF, trunk=0.629pF, leaf=4.788pF, total=5.418pF
      wire lengths   : top=0.000um, trunk=3911.480um, leaf=24599.355um, total=28510.835um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.424, avg=0.412, sd=0.010], skew [0.057 vs 0.057, 94.7% {0.386, 0.414, 0.424}] (wid=0.031 ws=0.016) (gid=0.403 gs=0.056)
    Clock network insertion delays are now [0.368ns, 0.424ns] average 0.412ns std.dev 0.010ns
  Improving insertion delay done.
  Total capacitance is (rise=11.610pF fall=11.589pF), of which (rise=5.418pF fall=5.418pF) is wire, and (rise=6.193pF fall=6.172pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:50:51 mem=1349.5M) ***
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Density distribution unevenness ratio = 0.591%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1349.5MB
Summary Report:
Instances move: 0 (out of 26379 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1349.5MB
*** Finished refinePlace (0:50:51 mem=1349.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:50:52 mem=1349.5M) ***
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Density distribution unevenness ratio = 0.132%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1349.5MB
Summary Report:
Instances move: 0 (out of 32816 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1349.5MB
*** Finished refinePlace (0:50:52 mem=1349.5M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       118 (unrouted=118, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 34655 (unrouted=0, trialRouted=34655, noStatus=0, routed=0, fixed=0)
(Not counting 4086 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=47642 and nets=38859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1351.008M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 118 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 118 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 11:56:07 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 38857 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1150.55 (MB), peak = 1248.72 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 11:56:31 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 11:56:31 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.72%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.03%
#  Metal 4        V        2055         127       21025     1.37%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13850       1.66%  168200    11.73%
#
#  118 nets (0.30%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.80 (MB), peak = 1248.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1180.14 (MB), peak = 1248.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.00 (MB), peak = 1248.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4086 (skipped).
#Total number of selected nets for routing = 118.
#Total number of unselected nets (but routable) for routing = 34655 (skipped).
#Total number of nets in the design = 38859.
#
#34655 skipped nets do not have any wires.
#118 routable nets have only global wires.
#118 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                118               0  
#------------------------------------------------
#        Total                118               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                118                337           34318  
#-------------------------------------------------------------------
#        Total                118                337           34318  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     11(0.05%)   (0.05%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     10(0.05%)   (0.05%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     21(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 118
#Total wire length = 28521 um.
#Total half perimeter of net bounding box = 11687 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18 um.
#Total wire length on LAYER M3 = 18387 um.
#Total wire length on LAYER M4 = 10107 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15474
#Up-Via Summary (total 15474):
#           
#-----------------------
#  Metal 1         6554
#  Metal 2         5534
#  Metal 3         3382
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                 15474 
#
#Total number of involved priority nets 118
#Maximum src to sink distance for priority net 348.8
#Average of max src_to_sink distance for priority net 90.0
#Average of ave src_to_sink distance for priority net 52.9
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1184.26 (MB), peak = 1248.72 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.15 (MB), peak = 1248.72 (MB)
#Start Track Assignment.
#Done with 4295 horizontal wires in 2 hboxes and 2521 vertical wires in 2 hboxes.
#Done with 54 horizontal wires in 2 hboxes and 23 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 118
#Total wire length = 31692 um.
#Total half perimeter of net bounding box = 11687 um.
#Total wire length on LAYER M1 = 3315 um.
#Total wire length on LAYER M2 = 18 um.
#Total wire length on LAYER M3 = 18274 um.
#Total wire length on LAYER M4 = 10075 um.
#Total wire length on LAYER M5 = 6 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15474
#Up-Via Summary (total 15474):
#           
#-----------------------
#  Metal 1         6554
#  Metal 2         5534
#  Metal 3         3382
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                 15474 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.27 (MB), peak = 1248.72 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 43.78 (MB)
#Total memory = 1171.30 (MB)
#Peak memory = 1248.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.5% of the total area was rechecked for DRC, and 80.7% required routing.
#    number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1191.69 (MB), peak = 1248.72 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.56 (MB), peak = 1248.72 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 118
#Total wire length = 29739 um.
#Total half perimeter of net bounding box = 11687 um.
#Total wire length on LAYER M1 = 17 um.
#Total wire length on LAYER M2 = 1656 um.
#Total wire length on LAYER M3 = 16343 um.
#Total wire length on LAYER M4 = 11723 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 18111
#Total number of multi-cut vias = 113 (  0.6%)
#Total number of single cut vias = 17998 ( 99.4%)
#Up-Via Summary (total 18111):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6406 ( 98.3%)       113 (  1.7%)       6519
#  Metal 2        6131 (100.0%)         0 (  0.0%)       6131
#  Metal 3        5461 (100.0%)         0 (  0.0%)       5461
#-----------------------------------------------------------
#                17998 ( 99.4%)       113 (  0.6%)      18111 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = -4.46 (MB)
#Total memory = 1166.84 (MB)
#Peak memory = 1248.72 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = -4.46 (MB)
#Total memory = 1166.84 (MB)
#Peak memory = 1248.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = 46.82 (MB)
#Total memory = 1147.32 (MB)
#Peak memory = 1248.72 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 11:57:11 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 118 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           7
        50.000     100.000          89
       100.000     150.000          13
       150.000     200.000           6
       200.000     250.000           1
       250.000     300.000           1
       300.000     350.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          10
        0.000      20.000          46
       20.000      40.000          37
       40.000      60.000          15
       60.000      80.000           8
       80.000     100.000           0
      100.000     120.000           2
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net ofifo_inst/col_idx_6__fifo_instance/CTS_8 (65 terminals)
    Guided length:  max path =    57.390um, total =   253.662um
    Routed length:  max path =   125.600um, total =   301.160um
    Deviation:      max path =   118.853%,  total =    18.725%

    Net CTS_217 (64 terminals)
    Guided length:  max path =    51.075um, total =   233.810um
    Routed length:  max path =   104.200um, total =   277.740um
    Deviation:      max path =   104.014%,  total =    18.789%

    Net mac_array_instance/CTS_61 (73 terminals)
    Guided length:  max path =    64.030um, total =   277.147um
    Routed length:  max path =   112.400um, total =   302.940um
    Deviation:      max path =    75.543%,  total =     9.306%

    Net CTS_262 (78 terminals)
    Guided length:  max path =    49.348um, total =   262.390um
    Routed length:  max path =    86.600um, total =   314.580um
    Deviation:      max path =    75.490%,  total =    19.890%

    Net ofifo_inst/col_idx_0__fifo_instance/CTS_11 (82 terminals)
    Guided length:  max path =    61.672um, total =   295.433um
    Routed length:  max path =   105.800um, total =   343.680um
    Deviation:      max path =    71.551%,  total =    16.331%

    Net CTS_271 (71 terminals)
    Guided length:  max path =    60.142um, total =   261.858um
    Routed length:  max path =   103.000um, total =   294.040um
    Deviation:      max path =    71.260%,  total =    12.290%

    Net CTS_248 (90 terminals)
    Guided length:  max path =    62.150um, total =   292.830um
    Routed length:  max path =   104.200um, total =   330.460um
    Deviation:      max path =    67.659%,  total =    12.850%

    Net CTS_264 (79 terminals)
    Guided length:  max path =    66.175um, total =   259.288um
    Routed length:  max path =   110.200um, total =   298.020um
    Deviation:      max path =    66.528%,  total =    14.938%

    Net CTS_260 (75 terminals)
    Guided length:  max path =    81.990um, total =   306.775um
    Routed length:  max path =   132.600um, total =   335.660um
    Deviation:      max path =    61.727%,  total =     9.416%

    Net CTS_258 (86 terminals)
    Guided length:  max path =    66.858um, total =   280.435um
    Routed length:  max path =   107.600um, total =   344.920um
    Deviation:      max path =    60.939%,  total =    22.995%

Set FIXED routing status on 118 net(s)
Set FIXED placed status on 117 instance(s)
Net route status summary:
  Clock:       118 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=118)
  Non-clock: 34655 (unrouted=34655, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4086 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 118  numPreroutedWires = 18936
[NR-eagl] Read numTotalNets=34773  numIgnoredNets=118
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 34655 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 322 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.04% V. EstWL: 4.652100e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 34333 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 5.386680e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.700000e+01um, number of vias: 118576
[NR-eagl] Layer2(M2)(V) length: 1.920124e+05um, number of vias: 156986
[NR-eagl] Layer3(M3)(H) length: 2.273264e+05um, number of vias: 19470
[NR-eagl] Layer4(M4)(V) length: 1.039790e+05um, number of vias: 7426
[NR-eagl] Layer5(M5)(H) length: 5.037425e+04um, number of vias: 4782
[NR-eagl] Layer6(M6)(V) length: 1.112651e+04um, number of vias: 4050
[NR-eagl] Layer7(M7)(H) length: 1.989660e+04um, number of vias: 4946
[NR-eagl] Layer8(M8)(V) length: 2.729960e+04um, number of vias: 0
[NR-eagl] Total length: 6.320318e+05um, number of vias: 316236
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=47642 and nets=38859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1330.074M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.073        0.074      1.006       0.021        0.022      1.000      1.011         0.989
    S->S Wire Len.       um         97.875       98.512      1.007     105.951      106.061      1.000      1.001         0.999
    S->S Wire Res.       Ohm       114.794      115.582      1.007     114.943      116.093      1.000      1.010         0.990
    S->S Wire Res./um    Ohm         1.340        1.315      0.981       0.583        0.531      0.985      0.898         1.080
    Total Wire Len.      um        195.570      197.267      1.009     150.313      151.954      1.000      1.011         0.989
    Trans. Time          ns          0.056        0.057      1.010       0.032        0.032      1.000      0.997         1.002
    Wire Cap.            fF         30.518       31.460      1.031      22.860       23.983      0.999      1.048         0.952
    Wire Cap./um         fF          0.132        0.134      1.014       0.065        0.066      0.999      1.009         0.988
    Wire Delay           ns          0.003        0.003      1.057       0.004        0.004      1.000      1.052         0.950
    Wire Skew            ns          0.001        0.001      1.032       0.001        0.001      0.997      1.012         0.983
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.081        0.081      1.005      0.011         0.011      1.000      1.012         0.988
    S->S Wire Len.       um         67.681       69.492      1.027     49.236        50.021      0.998      1.014         0.983
    S->S Wire Res.       Ohm        85.912       87.927      1.023     55.211        56.955      0.995      1.027         0.965
    S->S Wire Res./um    Ohm         1.481        1.437      0.970      0.464         0.384      0.975      0.807         1.177
    Total Wire Len.      um        273.806      278.580      1.017     85.872        86.857      1.000      1.011         0.988
    Trans. Time          ns          0.071        0.072      1.012      0.007         0.007      0.998      1.018         0.979
    Wire Cap.            fF         44.631       45.615      1.022     14.319        14.089      0.999      0.983         1.016
    Wire Cap./um         fF          0.163        0.164      1.008      0.003         0.002      0.395      0.190         0.821
    Wire Delay           ns          0.003        0.004      1.029      0.002         0.002      0.989      1.038         0.942
    Wire Skew            ns          0.005        0.005      1.046      0.003         0.003      0.992      1.000         0.983
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.089        0.088      0.990      0.007         0.006      0.986      0.954         1.020
    S->S Wire Len.       um         40.089       49.943      1.246     21.846        25.937      0.857      1.017         0.722
    S->S Wire Res.       Ohm        65.805       73.314      1.114     30.085        34.252      0.828      0.942         0.727
    S->S Wire Res./um    Ohm         1.734        1.525      0.880      0.322         0.206      0.790      0.507         1.230
    Total Wire Len.      um        238.829      250.194      1.048     56.696        61.101      0.986      1.063         0.915
    Trans. Time          ns          0.086        0.086      1.004      0.011         0.012      0.993      1.026         0.962
    Wire Cap.            fF         46.488       45.608      0.981     11.210        11.277      0.989      0.995         0.983
    Wire Cap./um         fF          0.194        0.182      0.937      0.009         0.006      0.901      0.618         1.312
    Wire Delay           ns          0.003        0.005      1.398      0.002         0.002      0.727      0.971         0.544
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c5cb/I       -33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c642/I                          -16.667
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c634/I                          -11.765
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c636/I                          -11.111
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c5d8/I       -10.000
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.800um        1.599         0.282         0.451
    M3                           559.233um    569.600um        1.599         0.282         0.451
    M4                           614.185um    613.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.932%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c45b/I                           40.000
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c5d4/I        33.333
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c5d1/I       -28.571
    CTS_ccl_BUF_CLOCK_NODE_UID_A1c461/I                           27.273
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1c5cf/I        25.000
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      12.600um       1.599         0.282         0.451
    M3                           1456.150um    1502.400um       1.599         0.282         0.451
    M4                           1281.912um    1270.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.548%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    psum_mem_instance/memory3_reg_132_/CP                   -857.143
    psum_mem_instance/memory4_reg_67_/CP                    -775.000
    psum_mem_instance/Q_reg_66_/CP                          -600.000
    ofifo_inst/col_idx_7__fifo_instance/q14_reg_4_/CP       -500.000
    qmem_instance/Q_reg_23_/CP                              -460.000
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       17.000um       1.787         0.272         0.487
    M2                               0.000um     1642.800um       1.599         0.282         0.451
    M3                           11886.400um    14271.200um       1.599         0.282         0.451
    M4                           12712.955um     9839.000um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        93.559%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_259:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      86            23.000um         86
    M3                   150.037um      86           172.000um         78
    M4                   161.412um     119           134.600um         72
    -------------------------------------------------------------------------
    Totals               311.000um     291           330.000um        236
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.105ns       0.108ns         -             -
    S->WS Wire Len.       52.752um      99.800um         -             -
    S->WS Wire Res.       75.425Ohm    149.890Ohm        -             -
    Wire Cap.             60.390fF      59.881fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_27_/CP.
    Post-route worst sink: kmem_instance/memory4_reg_26_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1c147.
    Driver fanout: 85.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       3          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      23          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    6262         98%       ER       118         90%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      63          1%        -         6          5%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      37          1%        -         7          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5998        100%       ER       130        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       3          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    5274        100%       ER       184         99%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -         1          1%          -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=926.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=926.280um^2
      gate capacitance : top=0.000pF, trunk=0.512pF, leaf=5.680pF, total=6.193pF
      wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
      wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.091),top(nil), margined worst slew is leaf(0.108),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.365, max=0.427, avg=0.415, sd=0.011], skew [0.062 vs 0.057*, 94.7% {0.389, 0.417, 0.427}] (wid=0.033 ws=0.017) (gid=0.404 gs=0.061)
    Clock network insertion delays are now [0.365ns, 0.427ns] average 0.415ns std.dev 0.011ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1468.73 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1468.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=117, i=0, cg=0, l=0, total=117
      Rebuilding timing graph   cell areas     : b=926.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=926.280um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.512pF, leaf=5.680pF, total=6.193pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
      Rebuilding timing graph   sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=117, i=0, cg=0, l=0, total=117
        cell areas     : b=926.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=926.280um^2
        gate capacitance : top=0.000pF, trunk=0.512pF, leaf=5.680pF, total=6.193pF
        wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
        wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
        sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 118, tested: 118, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=117, i=0, cg=0, l=0, total=117
          cell areas     : b=928.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=928.440um^2
          gate capacitance : top=0.000pF, trunk=0.513pF, leaf=5.680pF, total=6.194pF
          wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
          wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
          sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
          skew_group clk/CON: insertion delay [min=0.365, max=0.427, avg=0.415, sd=0.011], skew [0.062 vs 0.057*, 94.7% {0.389, 0.417, 0.427}] (wid=0.033 ws=0.017) (gid=0.404 gs=0.061)
        Clock network insertion delays are now [0.365ns, 0.427ns] average 0.415ns std.dev 0.011ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:52:10 mem=1338.4M) ***
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Density distribution unevenness ratio = 0.590%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1346.3MB
Summary Report:
Instances move: 0 (out of 26379 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1346.3MB
*** Finished refinePlace (0:52:11 mem=1346.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:52:11 mem=1346.3M) ***
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Density distribution unevenness ratio = 0.132%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1348.1MB
Summary Report:
Instances move: 0 (out of 32816 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1348.1MB
*** Finished refinePlace (0:52:11 mem=1348.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=47642 and nets=38859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1338.449M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=117, i=0, cg=0, l=0, total=117
      Rebuilding timing graph   cell areas     : b=928.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=928.440um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.513pF, leaf=5.680pF, total=6.194pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
      Rebuilding timing graph   sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:       118 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=118)
  Non-clock: 34655 (unrouted=0, trialRouted=34655, noStatus=0, routed=0, fixed=0)
(Not counting 4086 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=117, i=0, cg=0, l=0, total=117
      cell areas     : b=928.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=928.440um^2
      gate capacitance : top=0.000pF, trunk=0.513pF, leaf=5.680pF, total=6.194pF
      wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
      wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
      sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
      skew_group clk/CON: insertion delay [min=0.365, max=0.427, avg=0.415, sd=0.011], skew [0.062 vs 0.057*, 94.7% {0.389, 0.417, 0.427}] (wid=0.033 ws=0.017) (gid=0.404 gs=0.061)
    Clock network insertion delays are now [0.365ns, 0.427ns] average 0.415ns std.dev 0.011ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         117     928.440
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             117     928.440
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3969.400
  Leaf      25770.000
  Total     29739.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.513    0.645     1.158
  Leaf     5.680    4.698    10.378
  Total    6.194    5.343    11.536
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  6320     5.680     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.091               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.365     0.427     0.062    0.057*           0.017           0.013           0.415        0.011     94.7% {0.389, 0.417, 0.427}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.365    mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
  WC:setup.late    clk/CON       Max        0.427    kmem_instance/memory1_reg_9_/CP
  ----------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.365ns, 0.427ns] average 0.415ns std.dev 0.011ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=117, i=0, cg=0, l=0, total=117
  cell areas     : b=928.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=928.440um^2
  gate capacitance : top=0.000pF, trunk=0.513pF, leaf=5.680pF, total=6.194pF
  wire capacitance : top=0.000pF, trunk=0.645pF, leaf=4.698pF, total=5.343pF
  wire lengths   : top=0.000um, trunk=3969.400um, leaf=25770.000um, total=29739.400um
  sink capacitance : count=6320, total=5.680pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
  skew_group clk/CON: insertion delay [min=0.365, max=0.427, avg=0.415, sd=0.011], skew [0.062 vs 0.057*, 94.7% {0.389, 0.417, 0.427}] (wid=0.033 ws=0.017) (gid=0.404 gs=0.061)
Clock network insertion delays are now [0.365ns, 0.427ns] average 0.415ns std.dev 0.011ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1329.8M, totSessionCpu=0:52:18 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1329.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1329.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1329.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1406.71 CPU=0:00:03.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1406.7M) ***
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:52:23 mem=1406.7M)
** Profile ** Overall slacks :  cpu=0:00:04.9, mem=1406.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1406.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.636  |
|           TNS (ns):| -1065.2 |
|    Violating Paths:|  2449   |
|          All Paths:|  8648   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.953%
       (98.699% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1406.7M
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1347.5M, totSessionCpu=0:52:23 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32816

Instance distribution across the VT partitions:

 LVT : inst = 13787 (42.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13787 (42.0%)

 HVT : inst = 19029 (58.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19029 (58.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1347.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1347.5M) ***
*** Starting optimizing excluded clock nets MEM= 1347.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1347.5M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.636
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 118 nets with fixed/cover wires excluded.
Info: 118 clock nets excluded from IPO operation.
*info: 118 clock nets excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.636 TNS Slack -1065.155 Density 98.70
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.636|   -0.636|-1064.894|-1065.155|    98.70%|   0:00:00.0| 1556.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.636|   -0.636|-1064.446|-1064.707|    98.70%|   0:00:05.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_14_/D   |
|  -0.636|   -0.636|-1064.287|-1064.548|    98.70%|   0:00:03.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
|  -0.636|   -0.636|-1064.227|-1064.489|    98.70%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_9_/D   |
|  -0.636|   -0.636|-1064.392|-1064.653|    98.70%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -0.636|   -0.636|-1063.758|-1064.019|    98.70%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -0.636|   -0.636|-1063.422|-1063.683|    98.70%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_6_/D   |
|  -0.636|   -0.636|-1063.030|-1063.291|    98.70%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -0.636|   -0.636|-1063.030|-1063.291|    98.70%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_3_/D   |
|  -0.636|   -0.636|-1062.893|-1063.155|    98.70%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_/D   |
|  -0.636|   -0.636|-1062.812|-1063.073|    98.70%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.636|   -0.636|-1062.806|-1063.067|    98.70%|   0:00:01.0| 1568.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_2_/D    |
|  -0.636|   -0.636|-1062.803|-1063.065|    98.70%|   0:00:01.0| 1568.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_18_/D                                           |
|  -0.636|   -0.636|-1062.803|-1063.065|    98.70%|   0:00:00.0| 1568.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.6 real=0:00:16.0 mem=1568.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.6 real=0:00:16.0 mem=1568.0M) ***
** GigaOpt Optimizer WNS Slack -0.636 TNS Slack -1063.065 Density 98.70
*** Starting refinePlace (0:52:50 mem=1584.0M) ***
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Density distribution unevenness ratio = 0.376%
Density distribution unevenness ratio = 0.375%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1600.2MB
Summary Report:
Instances move: 0 (out of 32699 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.182e+05 (2.423e+05 2.759e+05) (ext = 3.505e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1600.2MB
*** Finished refinePlace (0:52:50 mem=1600.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1600.2M)


Density : 0.9870
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1600.2M) ***
** GigaOpt Optimizer WNS Slack -0.636 TNS Slack -1063.065 Density 98.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 118 constrained nets 
Layer 7 has 322 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:20.1 real=0:00:20.0 mem=1600.2M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in WNS mode
Info: 118 nets with fixed/cover wires excluded.
Info: 118 clock nets excluded from IPO operation.
*info: 118 clock nets excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.636 TNS Slack -1063.065 Density 98.70
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.636|   -0.636|-1062.803|-1063.065|    98.70%|   0:00:00.0| 1568.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.629|   -0.629|-1061.839|-1062.100|    98.70%|   0:00:03.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.625|   -0.625|-1061.685|-1061.946|    98.70%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.625|   -0.625|-1061.656|-1061.917|    98.69%|   0:00:05.0| 1571.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=6.58984 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 6.6M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -205.319 } { -0.198 } { 1656 } { 7622 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 38 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.502|   -0.502| -772.187| -778.831|    98.69%|   0:00:16.0| 1608.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
|  -0.497|   -0.497| -771.522| -778.166|    98.69%|   0:00:01.0| 1608.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
|  -0.495|   -0.495| -770.168| -776.812|    98.68%|   0:00:05.0| 1608.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
|  -0.495|   -0.495| -770.159| -776.803|    98.69%|   0:00:06.0| 1608.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
|  -0.495|   -0.495| -770.152| -776.796|    98.68%|   0:00:01.0| 1608.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 41 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.297|   -0.517| -454.706| -499.497|    98.68%|   0:00:11.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.299|   -0.517| -453.959| -498.750|    98.68%|   0:00:02.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_12_/D  |
|  -0.297|   -0.517| -453.351| -498.142|    98.68%|   0:00:01.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.297|   -0.517| -453.331| -498.122|    98.68%|   0:00:00.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.296|   -0.517| -453.436| -498.227|    98.67%|   0:00:02.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.296|   -0.517| -453.226| -498.017|    98.67%|   0:00:01.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.296|   -0.517| -452.653| -497.444|    98.67%|   0:00:00.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.296|   -0.517| -452.099| -496.889|    98.67%|   0:00:01.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.296|   -0.517| -452.069| -496.860|    98.67%|   0:00:00.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.296|   -0.517| -452.069| -496.860|    98.67%|   0:00:00.0| 1639.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.1 real=0:00:56.0 mem=1639.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.517|   -0.517| -44.791| -496.860|    98.67%|   0:00:00.0| 1639.3M|   WC_VIEW|  default| out[66]                                            |
|  -0.517|   -0.517| -44.791| -496.860|    98.67%|   0:00:00.0| 1639.3M|   WC_VIEW|  default| out[66]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1639.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.4 real=0:00:56.0 mem=1639.3M) ***
** GigaOpt Optimizer WNS Slack -0.517 TNS Slack -496.860 Density 98.67
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.517  TNS Slack -496.860 Density 98.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.67%|        -|  -0.517|-496.860|   0:00:00.0| 1639.3M|
|    98.60%|       56|  -0.517|-496.746|   0:00:02.0| 1639.3M|
|    97.61%|     1620|  -0.517|-504.303|   0:00:13.0| 1639.3M|
|    97.60%|       20|  -0.517|-504.305|   0:00:01.0| 1639.3M|
|    97.60%|        1|  -0.517|-504.305|   0:00:00.0| 1639.3M|
|    97.60%|        0|  -0.517|-504.305|   0:00:00.0| 1639.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.517  TNS Slack -504.305 Density 97.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 197 constrained nets 
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.8) (real = 0:00:16.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1639.27M, totSessionCpu=0:54:07).
*** Starting refinePlace (0:54:07 mem=1655.3M) ***
Total net bbox length = 5.200e+05 (2.437e+05 2.763e+05) (ext = 3.505e+04)
Density distribution unevenness ratio = 0.630%
Density distribution unevenness ratio = 1.804%
Move report: Timing Driven Placement moves 46831 insts, mean move: 3.85 um, max move: 63.60 um
	Max move on inst (ofifo_inst/col_idx_3__fifo_instance/FE_USKC2279_CTS_10): (114.80, 361.00) --> (160.40, 379.00)
	Runtime: CPU: 0:00:13.6 REAL: 0:00:14.0 MEM: 1681.8MB
Density distribution unevenness ratio = 1.807%
Move report: Detail placement moves 41602 insts, mean move: 1.55 um, max move: 16.60 um
	Max move on inst (FILLER_7373): (77.20, 141.40) --> (77.60, 125.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1681.8MB
Summary Report:
Instances move: 32301 (out of 32705 movable)
Mean displacement: 4.01 um
Max displacement: 65.80 um (Instance: ofifo_inst/col_idx_3__fifo_instance/FE_USKC2279_CTS_10) (114.8, 361) -> (162.6, 379)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Total net bbox length = 5.373e+05 (2.706e+05 2.666e+05) (ext = 3.501e+04)
Runtime: CPU: 0:00:14.8 REAL: 0:00:15.0 MEM: 1681.8MB
*** Finished refinePlace (0:54:22 mem=1681.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1681.8M)


Density : 0.9789
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:16.1 real=0:00:16.0 mem=1681.8M) ***
** GigaOpt Optimizer WNS Slack -0.517 TNS Slack -509.239 Density 97.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.517|-464.475| -509.239|    97.89%|   0:00:01.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.301|   -0.517|-463.479| -508.244|    97.89%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.300|   -0.517|-463.346| -508.111|    97.89%|   0:00:03.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.298|   -0.517|-463.175| -507.939|    97.89%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.297|   -0.517|-463.430| -508.194|    97.89%|   0:00:02.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.293|   -0.517|-463.260| -508.025|    97.89%|   0:00:04.0| 1678.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.291|   -0.517|-464.623| -509.387|    97.88%|   0:00:01.0| 1670.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
|  -0.291|   -0.517|-464.207| -508.972|    97.87%|   0:00:01.0| 1670.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 24 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -0.550|-384.592| -437.759|    97.86%|   0:00:09.0| 1661.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_18_/D  |
|  -0.285|   -0.550|-384.563| -437.731|    97.86%|   0:00:01.0| 1661.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.550|-365.178| -419.319|    97.86%|   0:00:14.0| 1662.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.282|   -0.550|-365.166| -419.307|    97.85%|   0:00:05.0| 1662.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.282|   -0.550|-364.308| -418.449|    97.85%|   0:00:01.0| 1662.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/CP                                          |
|  -0.282|   -0.550|-364.009| -418.150|    97.85%|   0:00:00.0| 1662.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/CP                                          |
|  -0.282|   -0.550|-363.772| -417.913|    97.85%|   0:00:00.0| 1662.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/CP                                          |
|  -0.282|   -0.550|-363.515| -417.656|    97.85%|   0:00:00.0| 1662.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/CP                                          |
|  -0.282|   -0.550|-363.515| -417.656|    97.85%|   0:00:01.0| 1662.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.1 real=0:00:43.0 mem=1662.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -0.550| -54.141| -417.656|    97.85%|   0:00:00.0| 1662.2M|   WC_VIEW|  default| out[66]                                            |
|  -0.550|   -0.550| -54.141| -417.656|    97.85%|   0:00:00.0| 1662.2M|   WC_VIEW|  default| out[66]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1662.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.4 real=0:00:43.0 mem=1662.2M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -417.656 Density 97.85
*** Starting refinePlace (0:55:06 mem=1662.2M) ***
Total net bbox length = 5.384e+05 (2.713e+05 2.672e+05) (ext = 3.501e+04)
Density distribution unevenness ratio = 1.027%
Density distribution unevenness ratio = 2.225%
Move report: Timing Driven Placement moves 46208 insts, mean move: 2.97 um, max move: 55.40 um
	Max move on inst (FE_USKC2291_CTS_245): (261.20, 44.20) --> (258.00, 96.40)
	Runtime: CPU: 0:00:12.5 REAL: 0:00:13.0 MEM: 1695.7MB
Density distribution unevenness ratio = 2.229%
Move report: Detail placement moves 41716 insts, mean move: 2.04 um, max move: 41.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U538): (385.20, 263.80) --> (390.20, 299.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1695.7MB
Summary Report:
Instances move: 32054 (out of 32746 movable)
Mean displacement: 3.48 um
Max displacement: 59.00 um (Instance: FE_USKC2214_CTS_282) (179.4, 244) -> (127.6, 236.8)
	Length: 16 sites, height: 1 rows, site name: core, cell type: CKBD8
Total net bbox length = 5.473e+05 (2.751e+05 2.721e+05) (ext = 3.497e+04)
Runtime: CPU: 0:00:13.7 REAL: 0:00:14.0 MEM: 1695.7MB
*** Finished refinePlace (0:55:20 mem=1695.7M) ***
Finished re-routing un-routed nets (0:00:00.1 1695.7M)


Density : 0.9797
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:15.5 real=0:00:15.0 mem=1695.7M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -480.010 Density 97.97
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.360|   -0.550|-425.863| -480.010|    97.97%|   0:00:00.0| 1695.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
|  -0.341|   -0.550|-423.333| -477.480|    97.97%|   0:00:01.0| 1695.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
|  -0.336|   -0.550|-421.431| -475.578|    97.97%|   0:00:00.0| 1695.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
|  -0.334|   -0.550|-420.645| -474.792|    97.96%|   0:00:02.0| 1695.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.334|   -0.550|-417.081| -471.228|    97.96%|   0:00:00.0| 1695.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.334|   -0.550|-417.086| -471.233|    97.96%|   0:00:03.0| 1692.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=1692.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -0.550| -54.147| -471.233|    97.96%|   0:00:00.0| 1692.8M|   WC_VIEW|  default| out[66]                                            |
|  -0.550|   -0.550| -54.147| -471.233|    97.96%|   0:00:00.0| 1692.8M|   WC_VIEW|  default| out[66]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1692.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:06.0 mem=1692.8M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -471.233 Density 97.96
*** Starting refinePlace (0:55:29 mem=1692.8M) ***
Total net bbox length = 5.472e+05 (2.751e+05 2.721e+05) (ext = 3.497e+04)
Density distribution unevenness ratio = 1.132%
Density distribution unevenness ratio = 2.319%
Move report: Timing Driven Placement moves 45935 insts, mean move: 2.87 um, max move: 41.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U538): (390.20, 299.80) --> (385.20, 263.80)
	Runtime: CPU: 0:00:11.7 REAL: 0:00:11.0 MEM: 1695.0MB
Density distribution unevenness ratio = 2.323%
Move report: Detail placement moves 42250 insts, mean move: 2.20 um, max move: 36.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U722): (177.80, 263.80) --> (177.80, 299.80)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1695.0MB
Summary Report:
Instances move: 31939 (out of 32743 movable)
Mean displacement: 3.40 um
Max displacement: 53.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7018_0) (313.4, 222.4) -> (307.2, 269.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.105e+05 (2.441e+05 2.664e+05) (ext = 3.500e+04)
Runtime: CPU: 0:00:15.3 REAL: 0:00:15.0 MEM: 1695.0MB
*** Finished refinePlace (0:55:44 mem=1695.0M) ***
Finished re-routing un-routed nets (0:00:00.2 1695.0M)


Density : 0.9796
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:17.3 real=0:00:17.0 mem=1695.0M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -447.476 Density 97.96
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 302 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:51 real=0:02:51 mem=1695.0M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -447.476 Density 97.96
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.319|   -0.550|-393.346| -447.476|    97.96%|   0:00:00.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.311|   -0.550|-392.147| -446.277|    97.96%|   0:00:04.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.311|   -0.550|-391.014| -445.145|    97.96%|   0:00:06.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.311|   -0.550|-390.443| -444.574|    97.96%|   0:00:01.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.311|   -0.550|-389.845| -443.976|    97.95%|   0:00:04.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.311|   -0.550|-388.076| -442.207|    97.94%|   0:00:05.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.311|   -0.550|-387.968| -442.098|    97.94%|   0:00:00.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -0.311|   -0.550|-382.981| -437.112|    97.93%|   0:00:11.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.311|   -0.550|-382.970| -437.101|    97.93%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.311|   -0.550|-382.934| -437.064|    97.93%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.311|   -0.550|-382.804| -436.935|    97.92%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.311|   -0.550|-380.208| -434.338|    97.92%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_61_/D                                         |
|  -0.311|   -0.550|-406.497| -460.627|    97.86%|   0:00:08.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/D                                           |
|  -0.311|   -0.550|-404.221| -458.351|    97.84%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
|  -0.311|   -0.550|-403.910| -458.041|    97.82%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
|  -0.311|   -0.550|-400.738| -454.869|    97.82%|   0:00:03.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
|  -0.311|   -0.550|-400.237| -454.367|    97.82%|   0:00:05.0| 1665.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|  -0.311|   -0.550|-397.106| -451.237|    97.82%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.311|   -0.550|-396.895| -451.025|    97.82%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.311|   -0.550|-396.639| -450.770|    97.82%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -0.311|   -0.550|-396.575| -450.706|    97.82%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -0.311|   -0.550|-396.496| -450.627|    97.82%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
|  -0.311|   -0.550|-396.287| -450.418|    97.82%|   0:00:04.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_9_/D   |
|  -0.311|   -0.550|-395.895| -450.025|    97.82%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.311|   -0.550|-395.514| -449.644|    97.82%|   0:00:04.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_13_/D   |
|  -0.311|   -0.550|-395.483| -449.613|    97.82%|   0:00:01.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -0.311|   -0.550|-395.454| -449.584|    97.82%|   0:00:00.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_11_/D  |
|  -0.311|   -0.550|-395.379| -449.510|    97.82%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
|  -0.311|   -0.550|-395.143| -449.274|    97.82%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -0.311|   -0.550|-394.439| -448.569|    97.82%|   0:00:04.0| 1684.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory3_reg_18_/D                |
|  -0.311|   -0.550|-394.381| -448.511|    97.82%|   0:00:00.0| 1684.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory3_reg_18_/D                |
|  -0.311|   -0.550|-393.942| -448.072|    97.82%|   0:00:02.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
|  -0.311|   -0.550|-393.800| -447.931|    97.82%|   0:00:01.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
|  -0.311|   -0.550|-393.652| -447.782|    97.82%|   0:00:00.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
|  -0.311|   -0.550|-393.336| -447.466|    97.82%|   0:00:02.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_16_/D  |
|  -0.311|   -0.550|-393.256| -447.387|    97.82%|   0:00:01.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_/D   |
|  -0.311|   -0.550|-393.252| -447.382|    97.82%|   0:00:00.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_/D   |
|  -0.311|   -0.550|-393.078| -447.208|    97.82%|   0:00:04.0| 1684.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_120_/D               |
|  -0.311|   -0.550|-392.930| -447.060|    97.82%|   0:00:03.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.311|   -0.550|-392.919| -447.050|    97.82%|   0:00:01.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.311|   -0.550|-392.882| -447.012|    97.82%|   0:00:00.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.311|   -0.550|-392.776| -446.906|    97.82%|   0:00:05.0| 1646.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_9_/D   |
|  -0.311|   -0.550|-392.732| -446.863|    97.82%|   0:00:01.0| 1684.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_157_/D               |
|  -0.311|   -0.550|-392.732| -446.863|    97.82%|   0:00:00.0| 1684.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:36 real=0:01:35 mem=1684.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:36 real=0:01:35 mem=1684.3M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -446.863 Density 97.82
*** Starting refinePlace (0:57:27 mem=1700.4M) ***
Total net bbox length = 5.105e+05 (2.441e+05 2.664e+05) (ext = 3.500e+04)
Density distribution unevenness ratio = 1.172%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1700.4MB
Density distribution unevenness ratio = 1.170%
Move report: Detail placement moves 93 insts, mean move: 2.75 um, max move: 11.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4478_0): (258.40, 227.80) --> (264.00, 233.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1700.4MB
Summary Report:
Instances move: 45 (out of 32741 movable)
Mean displacement: 3.17 um
Max displacement: 11.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4478_0) (258.4, 227.8) -> (264, 233.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.106e+05 (2.441e+05 2.665e+05) (ext = 3.500e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1700.4MB
*** Finished refinePlace (0:57:27 mem=1700.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1700.4M)


Density : 0.9782
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1700.4M) ***
** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -446.863 Density 97.82
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 316 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:37 real=0:01:37 mem=1700.4M) ***

End: GigaOpt Optimization in TNS mode
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3302 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 118  numPreroutedWires = 18934
[NR-eagl] Read numTotalNets=34814  numIgnoredNets=118
[NR-eagl] There are 122 clock nets ( 122 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 34574 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 122 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 315 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.06% V. EstWL: 4.419900e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 122 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 5.886000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 34259 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.05% V. EstWL: 5.276952e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.700000e+01um, number of vias: 118647
[NR-eagl] Layer2(M2)(V) length: 1.786325e+05um, number of vias: 153825
[NR-eagl] Layer3(M3)(H) length: 2.203858e+05um, number of vias: 21532
[NR-eagl] Layer4(M4)(V) length: 1.054727e+05um, number of vias: 8421
[NR-eagl] Layer5(M5)(H) length: 5.763465e+04um, number of vias: 4945
[NR-eagl] Layer6(M6)(V) length: 1.291648e+04um, number of vias: 4150
[NR-eagl] Layer7(M7)(H) length: 1.956540e+04um, number of vias: 4963
[NR-eagl] Layer8(M8)(V) length: 2.550800e+04um, number of vias: 0
[NR-eagl] Total length: 6.201325e+05um, number of vias: 316483
[NR-eagl] End Peak syMemory usage = 1497.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.45 seconds
Extraction called for design 'core' of instances=47683 and nets=34926 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1491.957M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1563.84 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1563.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |   126   |     1   |      1  |     0   |     0   |     0   |     0   | -0.51 |          0|          0|          0|  97.82  |            |           |
|     3   |   126   |     1   |      1  |     0   |     0   |     0   |     0   | -0.51 |          0|          0|          0|  97.82  |   0:00:00.0|    1640.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1640.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.335 -> -0.455 (bump = 0.12)
Begin: GigaOpt postEco optimization
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.511 TNS Slack -508.726 Density 97.82
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.449|   -0.511|-463.867| -508.726|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.422|   -0.511|-457.690| -502.549|    97.82%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.407|   -0.511|-455.175| -500.033|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
|  -0.392|   -0.511|-452.208| -497.066|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
|  -0.384|   -0.511|-450.760| -495.619|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
|  -0.374|   -0.511|-448.564| -493.423|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
|  -0.373|   -0.511|-448.020| -492.879|    97.82%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.511|-447.951| -492.810|    97.82%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.511|-447.878| -492.737|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.511|-447.878| -492.736|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1674.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.511|   -0.511| -44.859| -492.736|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  default| out[66]                                            |
|  -0.505|   -0.505| -44.852| -492.730|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  default| out[66]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1674.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1674.5M) ***
** GigaOpt Optimizer WNS Slack -0.505 TNS Slack -492.730 Density 97.82
*** Starting refinePlace (0:57:48 mem=1674.5M) ***
Total net bbox length = 5.106e+05 (2.441e+05 2.664e+05) (ext = 3.500e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1674.5MB
Summary Report:
Instances move: 0 (out of 32740 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.106e+05 (2.441e+05 2.664e+05) (ext = 3.500e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1674.5MB
*** Finished refinePlace (0:57:48 mem=1674.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1674.5M)


Density : 0.9782
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1674.5M) ***
** GigaOpt Optimizer WNS Slack -0.505 TNS Slack -492.730 Density 97.82
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=1674.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.335 -> -0.387 (bump = 0.052)
Begin: GigaOpt nonLegal postEco optimization
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.505 TNS Slack -492.730 Density 97.82
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.373|   -0.505|-447.878| -492.730|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.505|-447.829| -492.681|    97.82%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1674.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.505|   -0.505| -44.852| -492.681|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  default| out[66]                                            |
|  -0.447|   -0.447| -44.665| -492.494|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1674.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=1674.5M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -492.494 Density 97.82
*** Starting refinePlace (0:57:54 mem=1674.5M) ***
Total net bbox length = 5.106e+05 (2.442e+05 2.664e+05) (ext = 3.501e+04)
Density distribution unevenness ratio = 1.166%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1674.5MB
Summary Report:
Instances move: 0 (out of 32739 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.106e+05 (2.442e+05 2.664e+05) (ext = 3.501e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1674.5MB
*** Finished refinePlace (0:57:55 mem=1674.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1674.5M)


Density : 0.9782
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1674.5M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -492.494 Density 97.82
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.373|   -0.447|-447.829| -492.494|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.447|-447.829| -492.494|    97.82%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1674.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.447|   -0.447| -44.665| -492.494|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  default| out[12]                                            |
|  -0.447|   -0.447| -44.665| -492.494|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1674.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=1674.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=1674.5M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -446.763 -> -492.394
Begin: GigaOpt TNS recovery
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -492.494 Density 97.82
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.373|   -0.447|-447.829| -492.494|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.447|-445.492| -490.157|    97.82%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.447|-445.181| -489.846|    97.82%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D   |
|  -0.373|   -0.447|-443.958| -488.623|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -0.373|   -0.447|-442.444| -487.109|    97.82%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_9_/D   |
|  -0.373|   -0.447|-442.303| -486.968|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_9_/D   |
|  -0.373|   -0.447|-440.073| -484.737|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -0.373|   -0.447|-440.013| -484.678|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -0.373|   -0.447|-438.074| -482.739|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -0.373|   -0.447|-437.207| -481.872|    97.82%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -0.373|   -0.447|-436.068| -480.733|    97.83%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.373|   -0.447|-432.906| -477.571|    97.83%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.373|   -0.447|-432.645| -477.310|    97.83%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.373|   -0.447|-431.928| -476.593|    97.83%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.373|   -0.447|-431.838| -476.503|    97.83%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.373|   -0.447|-431.826| -476.491|    97.83%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.373|   -0.447|-431.812| -476.477|    97.83%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.373|   -0.447|-430.886| -475.551|    97.83%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
|  -0.373|   -0.447|-430.793| -475.458|    97.84%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/D                                           |
|  -0.373|   -0.447|-430.061| -474.726|    97.84%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
|  -0.373|   -0.447|-429.260| -473.925|    97.84%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
|  -0.373|   -0.447|-428.782| -473.447|    97.84%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
|  -0.373|   -0.447|-427.191| -471.856|    97.85%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_19_/D   |
|  -0.373|   -0.447|-426.378| -471.042|    97.85%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
|  -0.373|   -0.447|-426.210| -470.875|    97.85%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
|  -0.373|   -0.447|-425.531| -470.196|    97.85%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
|  -0.373|   -0.447|-424.938| -469.603|    97.86%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -0.373|   -0.447|-424.917| -469.582|    97.86%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -0.373|   -0.447|-424.686| -469.351|    97.86%|   0:00:02.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
|  -0.373|   -0.447|-423.626| -468.291|    97.86%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|  -0.373|   -0.447|-423.386| -468.051|    97.86%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.373|   -0.447|-423.272| -467.937|    97.86%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.373|   -0.447|-422.943| -467.607|    97.86%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -0.373|   -0.447|-422.793| -467.458|    97.86%|   0:00:00.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -0.373|   -0.447|-422.588| -467.253|    97.87%|   0:00:01.0| 1674.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.373|   -0.447|-422.463| -467.128|    97.87%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_76_/D                |
|  -0.373|   -0.447|-422.445| -467.110|    97.87%|   0:00:02.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_10_/D  |
|  -0.373|   -0.447|-422.413| -467.078|    97.87%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/D   |
|  -0.373|   -0.447|-422.391| -467.055|    97.87%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -0.373|   -0.447|-422.250| -466.914|    97.87%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_8_/D    |
|  -0.373|   -0.447|-421.905| -466.570|    97.87%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_17_/D   |
|  -0.373|   -0.447|-421.905| -466.570|    97.87%|   0:00:00.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_17_/D   |
|  -0.373|   -0.447|-421.894| -466.559|    97.87%|   0:00:00.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_17_/D   |
|  -0.373|   -0.447|-421.840| -466.505|    97.87%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_9_/D   |
|  -0.373|   -0.447|-421.810| -466.475|    97.88%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.373|   -0.447|-421.810| -466.475|    97.88%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:33.4 real=0:00:34.0 mem=1693.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.447|   -0.447| -44.665| -466.475|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[12]                                            |
|  -0.447|   -0.447| -44.009| -465.819|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[20]                                            |
|  -0.447|   -0.447| -43.922| -465.732|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[137]                                           |
|  -0.447|   -0.447| -43.894| -465.704|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[132]                                           |
|  -0.447|   -0.447| -43.702| -465.512|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[141]                                           |
|  -0.447|   -0.447| -43.373| -465.183|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[101]                                           |
|  -0.447|   -0.447| -43.233| -465.043|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[4]                                             |
|  -0.447|   -0.447| -43.117| -464.927|    97.88%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[152]                                           |
|  -0.447|   -0.447| -42.973| -464.783|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[147]                                           |
|  -0.447|   -0.447| -42.912| -464.722|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[40]                                            |
|  -0.447|   -0.447| -42.849| -464.659|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[68]                                            |
|  -0.447|   -0.447| -42.728| -464.538|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[100]                                           |
|  -0.447|   -0.447| -42.728| -464.538|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1693.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.0 real=0:00:34.0 mem=1693.6M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.538 Density 97.89
*** Starting refinePlace (0:58:35 mem=1693.6M) ***
Total net bbox length = 5.107e+05 (2.442e+05 2.664e+05) (ext = 3.501e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1693.6MB
Summary Report:
Instances move: 0 (out of 32738 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.107e+05 (2.442e+05 2.664e+05) (ext = 3.501e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1693.6MB
*** Finished refinePlace (0:58:35 mem=1693.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1693.6M)


Density : 0.9789
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1693.6M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.538 Density 97.89
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:35.5 real=0:00:35.0 mem=1693.6M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.335 -> -0.381 (bump = 0.046)
Begin: GigaOpt postEco optimization
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.538 Density 97.89
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.373|   -0.447|-421.810| -464.538|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_13_/D   |
|  -0.373|   -0.447|-421.958| -464.686|    97.89%|   0:00:02.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1693.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.447|   -0.447| -42.728| -464.686|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[12]                                            |
|  -0.447|   -0.447| -42.728| -464.686|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1693.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1693.6M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.686 Density 97.89
*** Starting refinePlace (0:58:41 mem=1693.6M) ***
Total net bbox length = 5.107e+05 (2.442e+05 2.664e+05) (ext = 3.501e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1693.6MB
Summary Report:
Instances move: 0 (out of 32738 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.107e+05 (2.442e+05 2.664e+05) (ext = 3.501e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1693.6MB
*** Finished refinePlace (0:58:42 mem=1693.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1693.6M)


Density : 0.9789
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1693.6M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.686 Density 97.89
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1693.6M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.152%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
*info: 118 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.686 Density 97.89
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.373|   -0.447|-421.958| -464.686|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
|  -0.373|   -0.447|-421.958| -464.686|    97.89%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -0.373|   -0.447|-421.958| -464.686|    97.89%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.373|   -0.447|-421.970| -464.698|    97.89%|   0:00:01.0| 1693.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_18_/D                |
|  -0.373|   -0.447|-421.970| -464.698|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1693.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.447|   -0.447| -42.728| -464.698|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[12]                                            |
|  -0.447|   -0.447| -42.728| -464.698|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[101]                                           |
|  -0.447|   -0.447| -42.728| -464.698|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[74]                                            |
|  -0.447|   -0.447| -42.728| -464.698|    97.89%|   0:00:00.0| 1693.6M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1693.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=1693.6M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -464.698 Density 97.89
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1693.6M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:06:32, real = 0:06:30, mem = 1510.0M, totSessionCpu=0:58:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1510.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1510.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1518.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1518.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.447  | -0.373  | -0.447  |
|           TNS (ns):|-464.702 |-421.974 | -42.728 |
|    Violating Paths:|  2925   |  2765   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.143%
       (97.889% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1518.0M
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1271.70MB/1271.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1271.70MB/1271.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1271.70MB/1271.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT)
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 10%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 20%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 30%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 40%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 50%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 60%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 70%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 80%
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT): 90%

Finished Levelizing
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT)

Starting Activity Propagation
2025-Mar-17 12:04:02 (2025-Mar-17 19:04:02 GMT)
2025-Mar-17 12:04:03 (2025-Mar-17 19:04:03 GMT): 10%
2025-Mar-17 12:04:03 (2025-Mar-17 19:04:03 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:04:03 (2025-Mar-17 19:04:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1272.76MB/1272.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:04:03 (2025-Mar-17 19:04:03 GMT)
 ... Calculating switching power
2025-Mar-17 12:04:04 (2025-Mar-17 19:04:04 GMT): 10%
2025-Mar-17 12:04:04 (2025-Mar-17 19:04:04 GMT): 20%
2025-Mar-17 12:04:04 (2025-Mar-17 19:04:04 GMT): 30%
2025-Mar-17 12:04:04 (2025-Mar-17 19:04:04 GMT): 40%
2025-Mar-17 12:04:04 (2025-Mar-17 19:04:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:04:04 (2025-Mar-17 19:04:04 GMT): 60%
2025-Mar-17 12:04:05 (2025-Mar-17 19:04:05 GMT): 70%
2025-Mar-17 12:04:06 (2025-Mar-17 19:04:06 GMT): 80%
2025-Mar-17 12:04:07 (2025-Mar-17 19:04:07 GMT): 90%

Finished Calculating power
2025-Mar-17 12:04:07 (2025-Mar-17 19:04:07 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1272.76MB/1272.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1272.76MB/1272.76MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1272.76MB/1272.76MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 12:04:07 (2025-Mar-17 19:04:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.17211851 	   65.3407%
Total Switching Power:      49.53511719 	   33.6548%
Total Leakage Power:         1.47845998 	    1.0045%
Total Power:               147.18569596
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.48       3.539      0.3816        58.4       39.68
Macro                                  0           0     0.07354     0.07354     0.04996
IO                                     0           0           0           0           0
Combinational                      36.49       36.35      0.9881       73.83       50.16
Clock (Combinational)                5.2       9.648     0.03521       14.88       10.11
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.17       49.54       1.478       147.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.17       49.54       1.478       147.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  5.2       9.648     0.03521       14.88       10.11
-----------------------------------------------------------------------------------------
Total                                5.2       9.648     0.03521       14.88       10.11
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC2224_CTS_65 (CKBD16): 	    0.1474
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	  0.000265
* 		Total Cap: 	2.33391e-10 F
* 		Total instances in design: 47680
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14826
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1273.27MB/1273.27MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.447  TNS Slack -464.698 Density 97.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.89%|        -|  -0.447|-464.698|   0:00:00.0| 1666.8M|
|    97.89%|        0|  -0.447|-464.698|   0:00:04.0| 1666.8M|
|    97.89%|        0|  -0.447|-464.698|   0:00:12.0| 1666.8M|
|    97.82%|       82|  -0.447|-458.564|   0:00:23.0| 1662.8M|
|    97.82%|        3|  -0.447|-458.564|   0:00:01.0| 1662.8M|
|    97.72%|     1686|  -0.447|-455.587|   0:00:13.0| 1666.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.447  TNS Slack -455.587 Density 97.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:53.5) (real = 0:00:54.0) **
Executing incremental physical updates
*** Starting refinePlace (0:59:51 mem=1631.7M) ***
Total net bbox length = 5.097e+05 (2.442e+05 2.655e+05) (ext = 3.500e+04)
Density distribution unevenness ratio = 1.117%
Density distribution unevenness ratio = 2.309%
Move report: Timing Driven Placement moves 45955 insts, mean move: 3.08 um, max move: 35.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U722): (177.80, 299.80) --> (178.80, 265.60)
	Runtime: CPU: 0:00:12.9 REAL: 0:00:13.0 MEM: 1631.7MB
Density distribution unevenness ratio = 2.313%
Move report: Detail placement moves 41006 insts, mean move: 1.75 um, max move: 31.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8637_0): (336.60, 263.80) --> (330.80, 289.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1631.7MB
Summary Report:
Instances move: 31771 (out of 32630 movable)
Mean displacement: 3.26 um
Max displacement: 45.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2550_0) (149.2, 240.4) -> (160.6, 274.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.377e+05 (2.735e+05 2.642e+05) (ext = 3.497e+04)
Runtime: CPU: 0:00:14.4 REAL: 0:00:14.0 MEM: 1631.7MB
*** Finished refinePlace (1:00:06 mem=1631.7M) ***
Checking setup slack degradation ...
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.447|   -0.447|-455.587| -455.587|    97.72%|   0:00:00.0| 1666.1M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1666.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1666.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.66MB/1378.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.66MB/1378.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.66MB/1378.66MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 12:05:21 (2025-Mar-17 19:05:21 GMT)
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 10%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 20%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 30%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 40%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 50%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 60%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 70%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 80%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 90%

Finished Levelizing
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT)

Starting Activity Propagation
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT)
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 10%
2025-Mar-17 12:05:22 (2025-Mar-17 19:05:22 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1378.67MB/1378.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT)
 ... Calculating switching power
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT): 10%
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT): 20%
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT): 30%
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT): 40%
2025-Mar-17 12:05:23 (2025-Mar-17 19:05:23 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:05:24 (2025-Mar-17 19:05:24 GMT): 60%
2025-Mar-17 12:05:25 (2025-Mar-17 19:05:25 GMT): 70%
2025-Mar-17 12:05:26 (2025-Mar-17 19:05:26 GMT): 80%
2025-Mar-17 12:05:26 (2025-Mar-17 19:05:26 GMT): 90%

Finished Calculating power
2025-Mar-17 12:05:27 (2025-Mar-17 19:05:27 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1378.67MB/1378.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.67MB/1378.67MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1378.67MB/1378.67MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 12:05:27 (2025-Mar-17 19:05:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       95.96452876 	   65.4269%
Total Switching Power:      49.24355751 	   33.5734%
Total Leakage Power:         1.46642804 	    0.9998%
Total Power:               146.67451464
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.48       3.534      0.3816        58.4       39.82
Macro                                  0           0     0.07354     0.07354     0.05014
IO                                     0           0           0           0           0
Combinational                      36.28       36.06       0.976       73.32       49.99
Clock (Combinational)                5.2       9.648     0.03521       14.88       10.15
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              95.96       49.24       1.466       146.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      95.96       49.24       1.466       146.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  5.2       9.648     0.03521       14.88       10.15
-----------------------------------------------------------------------------------------
Total                                5.2       9.648     0.03521       14.88       10.15
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC2224_CTS_65 (CKBD16): 	    0.1474
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	  0.000265
* 		Total Cap: 	2.32032e-10 F
* 		Total instances in design: 47572
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14826
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1378.51MB/1378.51MB)

*** Finished Leakage Power Optimization (cpu=0:01:19, real=0:01:19, mem=1512.02M, totSessionCpu=1:00:17).
Extraction called for design 'core' of instances=47572 and nets=34815 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1493.340M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1572.25 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1572.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1300.14MB/1300.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1300.56MB/1300.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1300.56MB/1300.56MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-17 12:05:34 (2025-Mar-17 19:05:34 GMT)
2025-Mar-17 12:05:35 (2025-Mar-17 19:05:35 GMT): 10%
2025-Mar-17 12:05:35 (2025-Mar-17 19:05:35 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1301.13MB/1301.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT)
 ... Calculating switching power
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT): 10%
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT): 20%
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT): 30%
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT): 40%
2025-Mar-17 12:05:36 (2025-Mar-17 19:05:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:05:37 (2025-Mar-17 19:05:37 GMT): 60%
2025-Mar-17 12:05:38 (2025-Mar-17 19:05:38 GMT): 70%
2025-Mar-17 12:05:38 (2025-Mar-17 19:05:38 GMT): 80%
2025-Mar-17 12:05:39 (2025-Mar-17 19:05:39 GMT): 90%

Finished Calculating power
2025-Mar-17 12:05:39 (2025-Mar-17 19:05:39 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1301.13MB/1301.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1301.13MB/1301.13MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1301.13MB/1301.13MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 12:05:39 (2025-Mar-17 19:05:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       95.96398971 	   65.4267%
Total Switching Power:      49.24355751 	   33.5735%
Total Leakage Power:         1.46642804 	    0.9998%
Total Power:               146.67397560
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.48       3.534      0.3816        58.4       39.82
Macro                                  0           0     0.07354     0.07354     0.05014
IO                                     0           0           0           0           0
Combinational                      36.28       36.06       0.976       73.32       49.99
Clock (Combinational)                5.2       9.648     0.03521       14.88       10.15
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              95.96       49.24       1.466       146.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      95.96       49.24       1.466       146.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  5.2       9.648     0.03521       14.88       10.15
-----------------------------------------------------------------------------------------
Total                                5.2       9.648     0.03521       14.88       10.15
-----------------------------------------------------------------------------------------
Total leakage power = 1.46643 mW
Cell usage statistics:  
Library tcbn65gpluswc , 47572 cells ( 100.000000%) , 1.46643 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1301.72MB/1301.72MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:12, real = 0:08:10, mem = 1512.0M, totSessionCpu=1:00:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=1512.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1512.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1522.0M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1514.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1514.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.447  | -0.358  | -0.447  |
|           TNS (ns):|-455.468 |-412.716 | -42.751 |
|    Violating Paths:|  2915   |  2755   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.973%
       (97.719% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1514.0M
**optDesign ... cpu = 0:08:14, real = 0:08:12, mem = 1512.0M, totSessionCpu=1:00:31 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:10:15, real = 0:10:13, mem = 1448.6M, totSessionCpu=1:00:32 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1454.6M, totSessionCpu=1:00:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1454.6M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 624
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 624
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:34 mem=1454.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=1.84766 CPU=0:00:03.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1.8M) ***
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:12.3 mem=1.8M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.4 real=0:00:06.0 totSessionCpu=0:00:12.4 mem=1.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1.8M
Done building hold timer [67939 node(s), 102807 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.5 real=0:00:08.0 totSessionCpu=0:00:14.5 mem=1.8M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=1:00:43 mem=1454.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1454.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1462.7M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1462.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1462.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1462.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.447  | -0.358  | -0.447  |
|           TNS (ns):|-455.468 |-412.716 | -42.751 |
|    Violating Paths:|  2915   |  2755   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.085  | -0.379  |
|           TNS (ns):|-721.563 | -11.665 |-714.555 |
|    Violating Paths:|  3902   |   345   |  3706   |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.973%
       (97.719% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1464.7M, totSessionCpu=1:00:47 **
*info: Run optDesign holdfix with 1 thread.
Info: 118 nets with fixed/cover wires excluded.
Info: 240 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=1:00:47 mem=1672.2M density=97.719% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3786
      TNS :    -721.5633
      #VP :         3902
  Density :      97.719%
------------------------------------------------------------------------------------------
 cpu=0:00:13.9 real=0:00:15.0 totSessionCpu=1:00:48 mem=1672.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3786
      TNS :    -721.5633
      #VP :         3902
  Density :      97.719%
------------------------------------------------------------------------------------------
 cpu=0:00:14.1 real=0:00:15.0 totSessionCpu=1:00:48 mem=1672.2M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=1:00:48 mem=1672.2M density=97.719% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4115 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:00:48 mem=1672.2M density=97.719%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1511.9M, totSessionCpu=1:00:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1511.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1511.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=7.08984 CPU=0:00:03.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 7.1M) ***
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:20.4 mem=7.1M)
** Profile ** Overall slacks :  cpu=-1:00:0-7.-8, mem=7.1M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1521.9M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1513.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1513.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.447  | -0.358  | -0.447  |
|           TNS (ns):|-455.468 |-412.716 | -42.751 |
|    Violating Paths:|  2915   |  2755   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.085  | -0.379  |
|           TNS (ns):|-721.563 | -11.665 |-714.555 |
|    Violating Paths:|  3902   |   345   |  3706   |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.973%
       (97.719% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1513.9M
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1511.9M, totSessionCpu=1:00:56 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.63 (MB), peak = 1397.37 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1511.9M, init mem=1511.9M)
*info: Placed = 47572          (Fixed = 116)
*info: Unplaced = 0           
Placement Density:97.72%(168457/172390)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1511.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (118) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1511.9M) ***
#Start route 240 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 17 12:06:09 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_ connects to NET mac_array_instance/CTS_78 at location ( 377.700 322.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ connects to NET mac_array_instance/CTS_78 at location ( 376.700 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_ connects to NET mac_array_instance/CTS_78 at location ( 376.900 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ connects to NET mac_array_instance/CTS_78 at location ( 371.100 324.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_78 at location ( 373.300 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_78 at location ( 370.900 345.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_ connects to NET mac_array_instance/CTS_78 at location ( 366.300 343.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_78 at location ( 366.700 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_78 at location ( 367.900 338.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_ connects to NET mac_array_instance/CTS_78 at location ( 365.900 336.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_ connects to NET mac_array_instance/CTS_78 at location ( 369.500 331.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_ connects to NET mac_array_instance/CTS_78 at location ( 369.500 334.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ connects to NET mac_array_instance/CTS_78 at location ( 374.700 333.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_ connects to NET mac_array_instance/CTS_78 at location ( 374.900 329.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_ connects to NET mac_array_instance/CTS_78 at location ( 370.300 329.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ connects to NET mac_array_instance/CTS_78 at location ( 364.700 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_ connects to NET mac_array_instance/CTS_78 at location ( 363.100 331.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ connects to NET mac_array_instance/CTS_78 at location ( 365.700 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_ connects to NET mac_array_instance/CTS_78 at location ( 364.500 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_ connects to NET mac_array_instance/CTS_78 at location ( 363.900 326.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_78 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_76 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_73 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_276 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET kmem_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_274 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_272 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_269 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_268 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_266 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_265 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_264 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_263 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_262 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34813 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1239.08 (MB), peak = 1397.37 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 327.075 102.510 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.075 104.690 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.475 119.090 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 307.675 113.310 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 314.875 93.890 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 329.675 111.890 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 324.875 116.910 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 315.875 104.690 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 316.475 115.490 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 305.475 109.710 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 326.075 93.890 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 329.875 101.090 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 306.475 108.290 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 310.475 120.510 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 321.875 122.690 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 306.475 111.890 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 325.275 127.710 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 320.920 97.310 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 330.320 99.090 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 317.720 111.710 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#112 routed nets are extracted.
#    111 (0.32%) extracted nets are partially routed.
#6 routed nets are imported.
#122 (0.35%) nets are without wires.
#34575 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 34815.
#
#Number of eco nets is 111
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 12:06:15 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 12:06:16 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.75%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.03%
#  Metal 4        V        2055         127       21025     1.37%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13850       1.66%  168200    11.73%
#
#  240 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1242.89 (MB), peak = 1397.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1277.32 (MB), peak = 1397.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.45 (MB), peak = 1397.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 112 (skipped).
#Total number of nets with skipped attribute = 34463 (skipped).
#Total number of routable nets = 240.
#Total number of nets in the design = 34815.
#
#233 routable nets have only global wires.
#7 routable nets have only detail routed wires.
#34463 skipped nets have only detail routed wires.
#233 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                233               0  
#------------------------------------------------
#        Total                233               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                240                316           34147  
#-------------------------------------------------------------------
#        Total                240                316           34147  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 38756 um.
#Total half perimeter of net bounding box = 12554 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 911 um.
#Total wire length on LAYER M3 = 21938 um.
#Total wire length on LAYER M4 = 15701 um.
#Total wire length on LAYER M5 = 201 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 18751
#Total number of multi-cut vias = 75 (  0.4%)
#Total number of single cut vias = 18676 ( 99.6%)
#Up-Via Summary (total 18751):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6650 ( 98.9%)        75 (  1.1%)       6725
#  Metal 2        5932 (100.0%)         0 (  0.0%)       5932
#  Metal 3        5964 (100.0%)         0 (  0.0%)       5964
#  Metal 4         130 (100.0%)         0 (  0.0%)        130
#-----------------------------------------------------------
#                18676 ( 99.6%)        75 (  0.4%)      18751 
#
#Total number of involved priority nets 233
#Maximum src to sink distance for priority net 230.2
#Average of max src_to_sink distance for priority net 51.2
#Average of ave src_to_sink distance for priority net 30.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1277.70 (MB), peak = 1397.37 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.86 (MB), peak = 1397.37 (MB)
#Start Track Assignment.
#Done with 2225 horizontal wires in 2 hboxes and 1161 vertical wires in 2 hboxes.
#Done with 32 horizontal wires in 2 hboxes and 19 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 40497 um.
#Total half perimeter of net bounding box = 12554 um.
#Total wire length on LAYER M1 = 1705 um.
#Total wire length on LAYER M2 = 913 um.
#Total wire length on LAYER M3 = 21942 um.
#Total wire length on LAYER M4 = 15701 um.
#Total wire length on LAYER M5 = 236 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 18274
#Total number of multi-cut vias = 75 (  0.4%)
#Total number of single cut vias = 18199 ( 99.6%)
#Up-Via Summary (total 18274):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6428 ( 98.8%)        75 (  1.2%)       6503
#  Metal 2        5701 (100.0%)         0 (  0.0%)       5701
#  Metal 3        5945 (100.0%)         0 (  0.0%)       5945
#  Metal 4         125 (100.0%)         0 (  0.0%)        125
#-----------------------------------------------------------
#                18199 ( 99.6%)        75 (  0.4%)      18274 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1268.62 (MB), peak = 1397.37 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 36.43 (MB)
#Total memory = 1268.62 (MB)
#Peak memory = 1397.37 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 79.3% required routing.
#    number of violations = 0
#47458 out of 47572 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1311.58 (MB), peak = 1397.37 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1262.22 (MB), peak = 1397.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 34388 um.
#Total half perimeter of net bounding box = 12554 um.
#Total wire length on LAYER M1 = 33 um.
#Total wire length on LAYER M2 = 6436 um.
#Total wire length on LAYER M3 = 17890 um.
#Total wire length on LAYER M4 = 10030 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15777
#Total number of multi-cut vias = 215 (  1.4%)
#Total number of single cut vias = 15562 ( 98.6%)
#Up-Via Summary (total 15777):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6580 ( 96.8%)       215 (  3.2%)       6795
#  Metal 2        5753 (100.0%)         0 (  0.0%)       5753
#  Metal 3        3229 (100.0%)         0 (  0.0%)       3229
#-----------------------------------------------------------
#                15562 ( 98.6%)       215 (  1.4%)      15777 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -8.13 (MB)
#Total memory = 1260.49 (MB)
#Peak memory = 1397.37 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -8.13 (MB)
#Total memory = 1260.49 (MB)
#Peak memory = 1397.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = -70.80 (MB)
#Total memory = 1224.88 (MB)
#Peak memory = 1397.37 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 12:07:09 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 17 12:07:09 2025
#
#Generating timing data, please wait...
#34703 total nets, 240 already routed, 240 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1530.56 CPU=0:00:04.0 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1196.43 (MB), peak = 1397.37 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_28754.tif.gz ...
#Read in timing information for 243 ports, 32746 instances from timing file .timing_file_28754.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34813 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#316/34703 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1143.47 (MB), peak = 1397.37 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 12:07:22 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 12:07:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.75%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.03%
#  Metal 4        V        2055         127       21025     1.37%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13850       1.66%  168200    11.73%
#
#  240 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1146.90 (MB), peak = 1397.37 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.12 (MB), peak = 1397.37 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1264.52 (MB), peak = 1397.37 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1281.21 (MB), peak = 1397.37 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 112 (skipped).
#Total number of routable nets = 34703.
#Total number of nets in the design = 34815.
#
#34463 routable nets have only global wires.
#240 routable nets have only detail routed wires.
#316 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#240 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                316           34147  
#------------------------------------------------
#        Total                316           34147  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                240                316           34147  
#-------------------------------------------------------------------
#        Total                240                316           34147  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    246(1.18%)     96(0.46%)     17(0.08%)      9(0.04%)   (1.76%)
#   Metal 3      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    247(0.17%)     96(0.06%)     17(0.01%)      9(0.01%)   (0.25%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.00% H + 0.44% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 617124 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 360 um.
#Total wire length on LAYER M2 = 157404 um.
#Total wire length on LAYER M3 = 227934 um.
#Total wire length on LAYER M4 = 124684 um.
#Total wire length on LAYER M5 = 63496 um.
#Total wire length on LAYER M6 = 723 um.
#Total wire length on LAYER M7 = 19530 um.
#Total wire length on LAYER M8 = 22992 um.
#Total number of vias = 225245
#Total number of multi-cut vias = 215 (  0.1%)
#Total number of single cut vias = 225030 ( 99.9%)
#Up-Via Summary (total 225245):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      112882 ( 99.8%)       215 (  0.2%)     113097
#  Metal 2       78820 (100.0%)         0 (  0.0%)      78820
#  Metal 3       16718 (100.0%)         0 (  0.0%)      16718
#  Metal 4        6335 (100.0%)         0 (  0.0%)       6335
#  Metal 5        3685 (100.0%)         0 (  0.0%)       3685
#  Metal 6        3638 (100.0%)         0 (  0.0%)       3638
#  Metal 7        2952 (100.0%)         0 (  0.0%)       2952
#-----------------------------------------------------------
#               225030 ( 99.9%)       215 (  0.1%)     225245 
#
#Max overcon = 10 tracks.
#Total overcon = 0.25%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1281.41 (MB), peak = 1397.37 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.65 (MB), peak = 1397.37 (MB)
#Start Track Assignment.
#Done with 51283 horizontal wires in 2 hboxes and 46208 vertical wires in 2 hboxes.
#Done with 11173 horizontal wires in 2 hboxes and 9004 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 652585 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 25756 um.
#Total wire length on LAYER M2 = 155419 um.
#Total wire length on LAYER M3 = 238306 um.
#Total wire length on LAYER M4 = 125296 um.
#Total wire length on LAYER M5 = 64070 um.
#Total wire length on LAYER M6 = 739 um.
#Total wire length on LAYER M7 = 19753 um.
#Total wire length on LAYER M8 = 23246 um.
#Total number of vias = 225245
#Total number of multi-cut vias = 215 (  0.1%)
#Total number of single cut vias = 225030 ( 99.9%)
#Up-Via Summary (total 225245):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      112882 ( 99.8%)       215 (  0.2%)     113097
#  Metal 2       78820 (100.0%)         0 (  0.0%)      78820
#  Metal 3       16718 (100.0%)         0 (  0.0%)      16718
#  Metal 4        6335 (100.0%)         0 (  0.0%)       6335
#  Metal 5        3685 (100.0%)         0 (  0.0%)       3685
#  Metal 6        3638 (100.0%)         0 (  0.0%)       3638
#  Metal 7        2952 (100.0%)         0 (  0.0%)       2952
#-----------------------------------------------------------
#               225030 ( 99.9%)       215 (  0.1%)     225245 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1207.61 (MB), peak = 1397.37 (MB)
#
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 68.61 (MB)
#Total memory = 1207.61 (MB)
#Peak memory = 1397.37 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 512
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1          158       43       67       35        7        0      310
#	M2           96       68       36        0        0        0      200
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        2        2
#	Totals      254      111      103       35        7        2      512
#cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1259.41 (MB), peak = 1397.37 (MB)
#start 1st optimization iteration ...
#    number of violations = 382
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           81       25       62        4        1        0      173
#	M2           66       40       79       14        0       10      209
#	Totals      147       65      141       18        1       10      382
#    number of process antenna violations = 1
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1213.13 (MB), peak = 1397.37 (MB)
#start 2nd optimization iteration ...
#    number of violations = 362
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           56       21       57        0        0      134
#	M2           75       39       82       20       12      228
#	Totals      131       60      139       20       12      362
#    number of process antenna violations = 1
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1213.37 (MB), peak = 1397.37 (MB)
#start 3rd optimization iteration ...
#    number of violations = 61
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2            7        2       36       10        5       60
#	Totals        7        3       36       10        5       61
#    number of process antenna violations = 1
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1213.86 (MB), peak = 1397.37 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1209.59 (MB), peak = 1397.37 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.36 (MB), peak = 1397.37 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.86 (MB), peak = 1397.37 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 661990 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 950 um.
#Total wire length on LAYER M2 = 167244 um.
#Total wire length on LAYER M3 = 235343 um.
#Total wire length on LAYER M4 = 153413 um.
#Total wire length on LAYER M5 = 69286 um.
#Total wire length on LAYER M6 = 2416 um.
#Total wire length on LAYER M7 = 14206 um.
#Total wire length on LAYER M8 = 19131 um.
#Total number of vias = 250129
#Total number of multi-cut vias = 2150 (  0.9%)
#Total number of single cut vias = 247979 ( 99.1%)
#Up-Via Summary (total 250129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      116941 ( 99.2%)       899 (  0.8%)     117840
#  Metal 2       98667 (100.0%)         0 (  0.0%)      98667
#  Metal 3       23618 (100.0%)         0 (  0.0%)      23618
#  Metal 4        5699 (100.0%)         0 (  0.0%)       5699
#  Metal 5         358 ( 22.2%)      1251 ( 77.8%)       1609
#  Metal 6        1475 (100.0%)         0 (  0.0%)       1475
#  Metal 7        1221 (100.0%)         0 (  0.0%)       1221
#-----------------------------------------------------------
#               247979 ( 99.1%)      2150 (  0.9%)     250129 
#
#Total number of DRC violations = 0
#Cpu time = 00:05:09
#Elapsed time = 00:05:09
#Increased memory = -13.48 (MB)
#Total memory = 1194.12 (MB)
#Peak memory = 1397.37 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1195.89 (MB), peak = 1397.37 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 661990 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 950 um.
#Total wire length on LAYER M2 = 167244 um.
#Total wire length on LAYER M3 = 235343 um.
#Total wire length on LAYER M4 = 153413 um.
#Total wire length on LAYER M5 = 69286 um.
#Total wire length on LAYER M6 = 2416 um.
#Total wire length on LAYER M7 = 14206 um.
#Total wire length on LAYER M8 = 19131 um.
#Total number of vias = 250129
#Total number of multi-cut vias = 2150 (  0.9%)
#Total number of single cut vias = 247979 ( 99.1%)
#Up-Via Summary (total 250129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      116941 ( 99.2%)       899 (  0.8%)     117840
#  Metal 2       98667 (100.0%)         0 (  0.0%)      98667
#  Metal 3       23618 (100.0%)         0 (  0.0%)      23618
#  Metal 4        5699 (100.0%)         0 (  0.0%)       5699
#  Metal 5         358 ( 22.2%)      1251 ( 77.8%)       1609
#  Metal 6        1475 (100.0%)         0 (  0.0%)       1475
#  Metal 7        1221 (100.0%)         0 (  0.0%)       1221
#-----------------------------------------------------------
#               247979 ( 99.1%)      2150 (  0.9%)     250129 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 17 12:13:02 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.89 (MB), peak = 1397.37 (MB)
#
#Start Post Route Wire Spread.
#Done with 6990 horizontal wires in 3 hboxes and 5824 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 667377 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 950 um.
#Total wire length on LAYER M2 = 167906 um.
#Total wire length on LAYER M3 = 237577 um.
#Total wire length on LAYER M4 = 155180 um.
#Total wire length on LAYER M5 = 69589 um.
#Total wire length on LAYER M6 = 2418 um.
#Total wire length on LAYER M7 = 14395 um.
#Total wire length on LAYER M8 = 19363 um.
#Total number of vias = 250129
#Total number of multi-cut vias = 2150 (  0.9%)
#Total number of single cut vias = 247979 ( 99.1%)
#Up-Via Summary (total 250129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      116941 ( 99.2%)       899 (  0.8%)     117840
#  Metal 2       98667 (100.0%)         0 (  0.0%)      98667
#  Metal 3       23618 (100.0%)         0 (  0.0%)      23618
#  Metal 4        5699 (100.0%)         0 (  0.0%)       5699
#  Metal 5         358 ( 22.2%)      1251 ( 77.8%)       1609
#  Metal 6        1475 (100.0%)         0 (  0.0%)       1475
#  Metal 7        1221 (100.0%)         0 (  0.0%)       1221
#-----------------------------------------------------------
#               247979 ( 99.1%)      2150 (  0.9%)     250129 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1243.27 (MB), peak = 1397.37 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 667377 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 950 um.
#Total wire length on LAYER M2 = 167906 um.
#Total wire length on LAYER M3 = 237577 um.
#Total wire length on LAYER M4 = 155180 um.
#Total wire length on LAYER M5 = 69589 um.
#Total wire length on LAYER M6 = 2418 um.
#Total wire length on LAYER M7 = 14395 um.
#Total wire length on LAYER M8 = 19363 um.
#Total number of vias = 250129
#Total number of multi-cut vias = 2150 (  0.9%)
#Total number of single cut vias = 247979 ( 99.1%)
#Up-Via Summary (total 250129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      116941 ( 99.2%)       899 (  0.8%)     117840
#  Metal 2       98667 (100.0%)         0 (  0.0%)      98667
#  Metal 3       23618 (100.0%)         0 (  0.0%)      23618
#  Metal 4        5699 (100.0%)         0 (  0.0%)       5699
#  Metal 5         358 ( 22.2%)      1251 ( 77.8%)       1609
#  Metal 6        1475 (100.0%)         0 (  0.0%)       1475
#  Metal 7        1221 (100.0%)         0 (  0.0%)       1221
#-----------------------------------------------------------
#               247979 ( 99.1%)      2150 (  0.9%)     250129 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1236.34 (MB), peak = 1397.37 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1209.22 (MB), peak = 1397.37 (MB)
#    number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1207.12 (MB), peak = 1397.37 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 45
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 240
#Total wire length = 667377 um.
#Total half perimeter of net bounding box = 576304 um.
#Total wire length on LAYER M1 = 950 um.
#Total wire length on LAYER M2 = 167906 um.
#Total wire length on LAYER M3 = 237577 um.
#Total wire length on LAYER M4 = 155180 um.
#Total wire length on LAYER M5 = 69589 um.
#Total wire length on LAYER M6 = 2418 um.
#Total wire length on LAYER M7 = 14395 um.
#Total wire length on LAYER M8 = 19363 um.
#Total number of vias = 250129
#Total number of multi-cut vias = 171644 ( 68.6%)
#Total number of single cut vias = 78485 ( 31.4%)
#Up-Via Summary (total 250129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76778 ( 65.2%)     41062 ( 34.8%)     117840
#  Metal 2        1389 (  1.4%)     97278 ( 98.6%)      98667
#  Metal 3         112 (  0.5%)     23506 ( 99.5%)      23618
#  Metal 4          66 (  1.2%)      5633 ( 98.8%)       5699
#  Metal 5          10 (  0.6%)      1599 ( 99.4%)       1609
#  Metal 6          63 (  4.3%)      1412 ( 95.7%)       1475
#  Metal 7          67 (  5.5%)      1154 ( 94.5%)       1221
#-----------------------------------------------------------
#                78485 ( 31.4%)    171644 ( 68.6%)     250129 
#
#detailRoute Statistics:
#Cpu time = 00:06:15
#Elapsed time = 00:06:15
#Increased memory = -2.23 (MB)
#Total memory = 1205.38 (MB)
#Peak memory = 1397.37 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:56
#Elapsed time = 00:06:56
#Increased memory = -69.99 (MB)
#Total memory = 1154.89 (MB)
#Peak memory = 1397.37 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 12:14:05 2025
#
#routeDesign: cpu time = 00:07:57, elapsed time = 00:07:57, memory = 1154.89 (MB), peak = 1397.37 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47572 and nets=34815 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1410.3M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1474.9M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1474.9M)
Extracted 30.0006% (CPU Time= 0:00:01.3  MEM= 1474.9M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1474.9M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1474.9M)
Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 1474.9M)
Extracted 70.0003% (CPU Time= 0:00:02.5  MEM= 1478.9M)
Extracted 80.0004% (CPU Time= 0:00:03.0  MEM= 1478.9M)
Extracted 90.0005% (CPU Time= 0:00:03.7  MEM= 1478.9M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1478.9M)
Number of Extracted Resistors     : 626345
Number of Extracted Ground Cap.   : 617341
Number of Extracted Coupling Cap. : 1044704
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1443.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1443.934M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1441.0M, totSessionCpu=1:09:03 **
#Created 847 library cell signatures
#Created 34815 NETS and 0 SPECIALNETS signatures
#Created 47573 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.72 (MB), peak = 1397.37 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.73 (MB), peak = 1397.37 (MB)
Begin checking placement ... (start mem=1441.0M, init mem=1441.0M)
*info: Placed = 47572          (Fixed = 116)
*info: Unplaced = 0           
Placement Density:97.72%(168457/172390)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1441.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32746

Instance distribution across the VT partitions:

 LVT : inst = 13172 (40.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13172 (40.2%)

 HVT : inst = 19574 (59.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19574 (59.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47572 and nets=34815 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1432.9M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1482.6M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1482.6M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1482.6M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1482.6M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1482.6M)
Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1482.6M)
Extracted 70.0003% (CPU Time= 0:00:02.5  MEM= 1486.6M)
Extracted 80.0004% (CPU Time= 0:00:03.0  MEM= 1486.6M)
Extracted 90.0005% (CPU Time= 0:00:03.7  MEM= 1486.6M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1486.6M)
Number of Extracted Resistors     : 626345
Number of Extracted Ground Cap.   : 617341
Number of Extracted Coupling Cap. : 1044704
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1467.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1467.574M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:26.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.4 real=0:00:06.0 totSessionCpu=0:00:26.4 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34815,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1568.1 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1568.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34815,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1544.14 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1544.1M) ***
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=1:09:32 mem=1544.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1544.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1544.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1544.1M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1544.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.377  | -0.370  | -0.377  |
|           TNS (ns):|-440.766 |-406.434 | -34.333 |
|    Violating Paths:|  3043   |  2883   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.973%
       (97.719% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1454.2M, totSessionCpu=1:09:33 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
**INFO: Start fixing DRV (Mem = 1521.00M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 240 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.38 |          0|          0|          0|  97.72  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.38 |          0|          0|          0|  97.72  |   0:00:00.0|    1772.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 240 constrained nets 
Layer 7 has 273 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1772.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1628.3M, totSessionCpu=1:09:39 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1628.30M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1628.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1628.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1638.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1638.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1628.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.377  | -0.370  | -0.377  |
|           TNS (ns):|-440.766 |-406.434 | -34.333 |
|    Violating Paths:|  3043   |  2883   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.973%
       (97.719% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1638.3M
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1628.3M, totSessionCpu=1:09:40 **
*** Timing NOT met, worst failing slack is -0.377
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in WNS mode
Info: 240 clock nets excluded from IPO operation.
*info: 240 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.377 TNS Slack -440.769 Density 97.72
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.370|   -0.377|-406.436| -440.769|    97.72%|   0:00:00.0| 1696.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.330|   -0.376|-430.227| -465.208|    97.72%|   0:00:12.0| 1727.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_12_/D   |
|  -0.330|   -0.376|-430.108| -465.089|    97.72%|   0:00:00.0| 1727.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_12_/D   |
|  -0.330|   -0.376|-430.036| -465.018|    97.72%|   0:00:00.0| 1727.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.312|   -0.376|-437.892| -472.966|    97.72%|   0:00:08.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.312|   -0.376|-437.142| -472.215|    97.72%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.312|   -0.376|-437.273| -472.347|    97.72%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.9 real=0:00:21.0 mem=1737.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.376|   -0.376| -35.073| -472.347|    97.72%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[50]                                            |
|  -0.366|   -0.366| -34.961| -472.235|    97.72%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.350|   -0.350| -34.803| -472.076|    97.72%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[6]                                             |
|  -0.341|   -0.341| -34.689| -471.963|    97.72%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[55]                                            |
|  -0.327|   -0.327| -34.323| -471.597|    97.73%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[45]                                            |
|  -0.327|   -0.327| -34.235| -471.509|    97.73%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[45]                                            |
|  -0.327|   -0.327| -34.235| -471.509|    97.73%|   0:00:00.0| 1737.2M|   WC_VIEW|  default| out[45]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1737.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.3 real=0:00:21.0 mem=1737.2M) ***
** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -471.509 Density 97.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 46 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 250 constrained nets 
Layer 7 has 277 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.8 real=0:00:22.0 mem=1737.2M) ***
*** Starting refinePlace (1:10:06 mem=1718.1M) ***
Density distribution unevenness ratio = 1.197%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1718.1MB
Summary Report:
Instances move: 0 (out of 32666 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1718.1MB
*** Finished refinePlace (1:10:07 mem=1718.1M) ***
Density distribution unevenness ratio = 1.192%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 250 clock nets excluded from IPO operation.
*info: 250 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.329 TNS Slack -471.556 Density 97.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.312|   -0.329|-437.274| -471.556|    97.73%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
|  -0.312|   -0.329|-435.556| -469.838|    97.74%|   0:00:02.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_11_/D   |
|  -0.312|   -0.329|-435.541| -469.823|    97.74%|   0:00:01.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
|  -0.312|   -0.329|-433.821| -468.103|    97.74%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_14_/D  |
|  -0.312|   -0.329|-433.651| -467.933|    97.74%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.312|   -0.329|-433.629| -467.911|    97.74%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/D                                           |
|  -0.312|   -0.329|-432.031| -466.313|    97.75%|   0:00:02.0| 1737.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
|  -0.312|   -0.329|-431.777| -466.059|    97.75%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
|  -0.312|   -0.329|-431.301| -465.582|    97.75%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
|  -0.312|   -0.329|-429.792| -464.074|    97.75%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 22 and inserted 20 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.312|   -0.356|-410.500| -446.615|    97.75%|   0:00:10.0| 1768.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D  |
|  -0.312|   -0.356|-408.882| -444.997|    97.76%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
|  -0.312|   -0.356|-408.719| -444.835|    97.76%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
|  -0.312|   -0.356|-408.673| -444.789|    97.76%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/D                                           |
|  -0.312|   -0.356|-408.649| -444.765|    97.76%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/D                                           |
|  -0.312|   -0.356|-405.789| -441.905|    97.76%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_33_/D                                           |
|  -0.312|   -0.356|-404.701| -440.817|    97.76%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
|  -0.312|   -0.356|-404.374| -440.490|    97.76%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_/D   |
|  -0.312|   -0.356|-403.422| -439.538|    97.76%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
|  -0.312|   -0.356|-402.635| -438.751|    97.76%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_17_/D  |
|  -0.312|   -0.356|-402.512| -438.628|    97.77%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_7_/D    |
|  -0.312|   -0.356|-401.050| -437.166|    97.77%|   0:00:01.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_7_/D    |
|  -0.312|   -0.356|-400.663| -436.779|    97.77%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_14_/D  |
|  -0.312|   -0.356|-399.970| -436.086|    97.77%|   0:00:00.0| 1770.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 6 and inserted 13 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.312|   -0.354|-391.566| -428.298|    97.77%|   0:00:10.0| 1783.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -0.312|   -0.354|-391.491| -428.222|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_14_/D   |
|  -0.312|   -0.354|-391.331| -428.062|    97.77%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_16_/D  |
|  -0.312|   -0.354|-391.156| -427.888|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.312|   -0.354|-391.079| -427.811|    97.77%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
|  -0.312|   -0.354|-390.845| -427.576|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_10_/D  |
|  -0.312|   -0.354|-390.467| -427.198|    97.77%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
|  -0.312|   -0.354|-390.281| -427.013|    97.77%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_19_/D  |
|  -0.312|   -0.354|-390.269| -427.000|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_19_/D  |
|  -0.312|   -0.354|-390.239| -426.970|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
|  -0.312|   -0.354|-390.235| -426.967|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
|  -0.312|   -0.354|-390.235| -426.967|    97.77%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.4 real=0:00:42.0 mem=1802.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.354|   -0.354| -36.731| -426.967|    97.77%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[45]                                            |
|  -0.354|   -0.354| -36.236| -426.472|    97.78%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[44]                                            |
|  -0.354|   -0.354| -36.114| -426.349|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[56]                                            |
|  -0.354|   -0.354| -36.033| -426.268|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[97]                                            |
|  -0.354|   -0.354| -35.990| -426.225|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[123]                                           |
|  -0.354|   -0.354| -35.835| -426.071|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[108]                                           |
|  -0.354|   -0.354| -35.735| -425.971|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[139]                                           |
|  -0.354|   -0.354| -35.696| -425.932|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[158]                                           |
|  -0.354|   -0.354| -35.676| -425.912|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[101]                                           |
|  -0.354|   -0.354| -35.574| -425.809|    97.79%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[22]                                            |
|  -0.354|   -0.354| -35.485| -425.721|    97.80%|   0:00:01.0| 1802.3M|   WC_VIEW|  default| out[94]                                            |
|  -0.354|   -0.354| -35.454| -425.690|    97.80%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[94]                                            |
|  -0.354|   -0.354| -35.454| -425.690|    97.80%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[76]                                            |
|  -0.354|   -0.354| -35.454| -425.690|    97.80%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[31]                                            |
|  -0.354|   -0.354| -35.455| -425.690|    97.80%|   0:00:00.0| 1802.3M|   WC_VIEW|  default| out[45]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1802.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.5 real=0:00:43.0 mem=1802.3M) ***
** GigaOpt Optimizer WNS Slack -0.354 TNS Slack -425.690 Density 97.80
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 56 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 279 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:43.0 real=0:00:43.0 mem=1802.3M) ***
*** Starting refinePlace (1:10:55 mem=1783.2M) ***
Density distribution unevenness ratio = 1.136%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1783.2MB
Summary Report:
Instances move: 0 (out of 32741 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1783.2MB
*** Finished refinePlace (1:10:55 mem=1783.2M) ***
Density distribution unevenness ratio = 1.131%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1647.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1647.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1655.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1655.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.354  | -0.312  | -0.354  |
|           TNS (ns):|-425.702 |-390.236 | -35.467 |
|    Violating Paths:|  2743   |  2583   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.076%
       (97.822% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1655.6M
Info: 283 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1422.36MB/1422.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1422.36MB/1422.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1422.36MB/1422.36MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT)
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 10%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 20%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 30%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 40%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 50%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 60%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 70%
2025-Mar-17 12:16:09 (2025-Mar-17 19:16:09 GMT): 80%
2025-Mar-17 12:16:10 (2025-Mar-17 19:16:10 GMT): 90%

Finished Levelizing
2025-Mar-17 12:16:10 (2025-Mar-17 19:16:10 GMT)

Starting Activity Propagation
2025-Mar-17 12:16:10 (2025-Mar-17 19:16:10 GMT)
2025-Mar-17 12:16:10 (2025-Mar-17 19:16:10 GMT): 10%
2025-Mar-17 12:16:10 (2025-Mar-17 19:16:10 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1423.18MB/1423.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT)
 ... Calculating switching power
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT): 10%
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT): 20%
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT): 30%
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT): 40%
2025-Mar-17 12:16:11 (2025-Mar-17 19:16:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:16:12 (2025-Mar-17 19:16:12 GMT): 60%
2025-Mar-17 12:16:12 (2025-Mar-17 19:16:12 GMT): 70%
2025-Mar-17 12:16:13 (2025-Mar-17 19:16:13 GMT): 80%
2025-Mar-17 12:16:13 (2025-Mar-17 19:16:13 GMT): 90%

Finished Calculating power
2025-Mar-17 12:16:14 (2025-Mar-17 19:16:14 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1423.39MB/1423.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1423.39MB/1423.39MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1423.39MB/1423.39MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 12:16:14 (2025-Mar-17 19:16:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       95.95301900 	   65.9869%
Total Switching Power:      47.98824733 	   33.0015%
Total Leakage Power:         1.47085219 	    1.0115%
Total Power:               145.41211888
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.47       3.258      0.3823       58.11       39.96
Macro                                  0           0     0.07354     0.07354     0.05057
IO                                     0           0           0           0           0
Combinational                      36.32       35.06      0.9797       72.36       49.76
Clock (Combinational)              5.166       9.665      0.0353       14.87       10.22
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              95.95       47.99       1.471       145.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      95.95       47.99       1.471       145.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.166       9.665      0.0353       14.87       10.22
-----------------------------------------------------------------------------------------
Total                              5.166       9.665      0.0353       14.87       10.22
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC2225_CTS_61 (CKBD16): 	    0.1494
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	  0.000265
* 		Total Cap: 	2.24787e-10 F
* 		Total instances in design: 47662
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14826
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1423.64MB/1423.64MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.354  TNS Slack -425.703 Density 97.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.82%|        -|  -0.354|-425.703|   0:00:00.0| 1928.4M|
|    97.72%|      713|  -0.354|-422.498|   0:00:17.0| 1928.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.354  TNS Slack -422.498 Density 97.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 279 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:18.4) (real = 0:00:19.0) **
*** Starting refinePlace (1:11:22 mem=1884.5M) ***
Density distribution unevenness ratio = 1.143%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1884.5MB
Summary Report:
Instances move: 0 (out of 32741 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1884.5MB
*** Finished refinePlace (1:11:22 mem=1884.5M) ***
Density distribution unevenness ratio = 1.138%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:20, real = 0:02:20, mem = 1647.9M, totSessionCpu=1:11:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1647.86M, totSessionCpu=1:11:24 .
**optDesign ... cpu = 0:02:21, real = 0:02:20, mem = 1647.9M, totSessionCpu=1:11:24 **

Info: 283 clock nets excluded from IPO operation.
Info: 283 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.354|   -0.354|-422.498| -422.498|    97.72%|   0:00:00.0| 1798.7M|   WC_VIEW|  default| out[45]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1798.7M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1798.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 279 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.12MB/1451.12MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.12MB/1451.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.12MB/1451.12MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT)
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 10%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 20%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 30%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 40%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 50%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 60%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 70%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 80%
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT): 90%

Finished Levelizing
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT)

Starting Activity Propagation
2025-Mar-17 12:16:39 (2025-Mar-17 19:16:39 GMT)
2025-Mar-17 12:16:40 (2025-Mar-17 19:16:40 GMT): 10%
2025-Mar-17 12:16:40 (2025-Mar-17 19:16:40 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:16:40 (2025-Mar-17 19:16:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1451.55MB/1451.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:16:40 (2025-Mar-17 19:16:40 GMT)
 ... Calculating switching power
2025-Mar-17 12:16:40 (2025-Mar-17 19:16:40 GMT): 10%
2025-Mar-17 12:16:41 (2025-Mar-17 19:16:41 GMT): 20%
2025-Mar-17 12:16:41 (2025-Mar-17 19:16:41 GMT): 30%
2025-Mar-17 12:16:41 (2025-Mar-17 19:16:41 GMT): 40%
2025-Mar-17 12:16:41 (2025-Mar-17 19:16:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:16:41 (2025-Mar-17 19:16:41 GMT): 60%
2025-Mar-17 12:16:42 (2025-Mar-17 19:16:42 GMT): 70%
2025-Mar-17 12:16:43 (2025-Mar-17 19:16:43 GMT): 80%
2025-Mar-17 12:16:43 (2025-Mar-17 19:16:43 GMT): 90%

Finished Calculating power
2025-Mar-17 12:16:43 (2025-Mar-17 19:16:43 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1451.55MB/1451.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1451.55MB/1451.55MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1451.55MB/1451.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 12:16:43 (2025-Mar-17 19:16:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       95.83836620 	   66.0198%
Total Switching Power:      47.86244757 	   32.9708%
Total Leakage Power:         1.46534265 	    1.0094%
Total Power:               145.16615677
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.48       3.256      0.3823       58.12       40.04
Macro                                  0           0     0.07354     0.07354     0.05066
IO                                     0           0           0           0           0
Combinational                      36.19       34.94      0.9742       72.11       49.67
Clock (Combinational)              5.166       9.665      0.0353       14.87       10.24
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              95.84       47.86       1.465       145.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      95.84       47.86       1.465       145.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.166       9.665      0.0353       14.87       10.24
-----------------------------------------------------------------------------------------
Total                              5.166       9.665      0.0353       14.87       10.24
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/FE_USKC2225_CTS_61 (CKBD16): 	    0.1494
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (FA1D4): 	  0.000265
* 		Total Cap: 	2.24235e-10 F
* 		Total instances in design: 47662
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14826
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1451.80MB/1451.80MB)

*** Finished Leakage Power Optimization (cpu=0:00:30, real=0:00:30, mem=1647.86M, totSessionCpu=1:11:33).
**ERROR: (IMPOPT-310):	Design density (97.72%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 624
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 624
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:34 mem=1647.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 34905,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3.55078 CPU=0:00:07.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 3.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:00:39.8 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:00:39.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [74769 node(s), 96627 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:00:42.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/coe_eosdata_PvO5PU/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:14.2 real=0:00:15.0 totSessionCpu=1:11:48 mem=1647.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1647.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1655.9M
Loading timing data from /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/coe_eosdata_PvO5PU/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1655.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1655.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1655.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.354  | -0.311  | -0.354  |
|           TNS (ns):|-422.497 |-387.030 | -35.467 |
|    Violating Paths:|  2746   |  2586   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.379  | -0.135  | -0.379  |
|           TNS (ns):|-762.833 | -13.860 |-754.329 |
|    Violating Paths:|  3967   |   424   |  3729   |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:48, real = 0:02:48, mem = 1659.9M, totSessionCpu=1:11:51 **
*info: Run optDesign holdfix with 1 thread.
Info: 283 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:17.4 real=0:00:19.0 totSessionCpu=1:11:51 mem=1793.4M density=97.720% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3787
      TNS :    -762.8339
      #VP :         3967
  Density :      97.720%
------------------------------------------------------------------------------------------
 cpu=0:00:18.0 real=0:00:19.0 totSessionCpu=1:11:52 mem=1793.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3787
      TNS :    -762.8339
      #VP :         3967
  Density :      97.720%
------------------------------------------------------------------------------------------
 cpu=0:00:18.2 real=0:00:20.0 totSessionCpu=1:11:52 mem=1793.4M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:20.0 totSessionCpu=1:11:52 mem=1793.4M density=97.720% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4810 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:18.6 real=0:00:20.0 totSessionCpu=1:11:52 mem=1793.4M density=97.720%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.311 ns
Total 0 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: -0.3114
        slack threshold: 1.1086
GigaOpt: 14 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1038 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.354 ns
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total 3 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.3544
        slack threshold: 1.0656
GigaOpt: 16 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1038 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1723.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1723.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1723.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1723.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.354  | -0.311  | -0.354  |
|           TNS (ns):|-422.497 |-387.030 | -35.467 |
|    Violating Paths:|  2746   |  2586   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1723.7M
**optDesign ... cpu = 0:02:54, real = 0:02:55, mem = 1596.2M, totSessionCpu=1:11:57 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 12:17:09 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9727_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5637_0 at location ( 187.500 219.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5637_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L3_17 connects to NET mac_array_instance/CTS_79 at location ( 242.900 293.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_5 connects to NET CTS_282 at location ( 110.500 127.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_282 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_ connects to NET CTS_277 at location ( 22.500 313.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_277 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_70 connects to NET CTS_275 at location ( 261.300 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_68 connects to NET CTS_275 at location ( 219.100 210.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_275 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_26_ connects to NET CTS_271 at location ( 307.500 203.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_271 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_5 connects to NET CTS_267 at location ( 113.500 127.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_62 connects to NET CTS_267 at location ( 123.100 99.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_267 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_49 connects to NET CTS_253 at location ( 110.500 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_51 connects to NET CTS_253 at location ( 110.500 361.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_clk_G0_L5_40 connects to NET CTS_253 at location ( 46.700 383.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_253 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_11_ connects to NET CTS_248 at location ( 103.300 406.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_58_ connects to NET psum_mem_instance/CTS_18 at location ( 115.100 293.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_53_ connects to NET psum_mem_instance/CTS_18 at location ( 115.100 295.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_57_ connects to NET psum_mem_instance/CTS_18 at location ( 110.500 295.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_55_ connects to NET psum_mem_instance/CTS_18 at location ( 113.700 297.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_18 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_34 connects to NET CTS_244 at location ( 362.900 177.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_28 connects to NET CTS_244 at location ( 392.900 174.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_36 connects to NET CTS_244 at location ( 341.100 113.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_241 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_240 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_238 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_237 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_233 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_220 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_217 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 91 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 142
#  Number of instances deleted (including moved) = 52
#  Number of instances resized = 810
#  Number of instances with same cell size swap = 23
#  Number of instances with pin swaps = 7
#  Total number of placement changes (moved instances are counted twice) = 1004
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34903 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1038/34793 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1312.32 (MB), peak = 1514.32 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 330.120 104.510 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 331.920 117.090 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 343.320 66.690 ) on M1 for NET CTS_217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 335.920 90.110 ) on M1 for NET CTS_220. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 267.050 120.395 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 266.850 102.395 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 267.050 108.400 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 178.650 62.795 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.120 192.690 ) on M1 for NET CTS_233. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 394.800 174.700 ) on M1 for NET CTS_233. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 420.520 154.910 ) on M1 for NET CTS_235. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.120 73.890 ) on M1 for NET CTS_237. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 364.800 178.300 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 343.000 113.500 ) on M1 for NET CTS_240. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 343.000 171.100 ) on M1 for NET CTS_241. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 341.250 170.795 ) on M1 for NET CTS_244. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 341.250 113.195 ) on M1 for NET CTS_244. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 363.050 177.995 ) on M1 for NET CTS_244. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 349.050 108.400 ) on M1 for NET CTS_244. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 344.650 134.795 ) on M1 for NET CTS_244. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1774_n1536. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2492 routed nets are extracted.
#    1150 (3.29%) extracted nets are partially routed.
#32258 routed nets are imported.
#43 (0.12%) nets are without wires.
#112 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 34905.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1150
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 12:17:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 12:17:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.76%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.03%
#  Metal 4        V        2055         127       21025     1.37%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13850       1.66%  168200    11.74%
#
#  316 nets (0.91%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1314.02 (MB), peak = 1514.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.71 (MB), peak = 1514.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.90 (MB), peak = 1514.32 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.91 (MB), peak = 1514.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 112 (skipped).
#Total number of routable nets = 34793.
#Total number of nets in the design = 34905.
#
#1193 routable nets have only global wires.
#33600 routable nets have only detail routed wires.
#148 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#487 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                100                 48            1045  
#-------------------------------------------------------------------
#        Total                100                 48            1045  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                316                319           34158  
#-------------------------------------------------------------------
#        Total                316                319           34158  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.05%)      2(0.01%)   (0.06%)
#   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     13(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 668945 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 944 um.
#Total wire length on LAYER M2 = 167966 um.
#Total wire length on LAYER M3 = 238297 um.
#Total wire length on LAYER M4 = 155704 um.
#Total wire length on LAYER M5 = 68960 um.
#Total wire length on LAYER M6 = 2422 um.
#Total wire length on LAYER M7 = 15067 um.
#Total wire length on LAYER M8 = 19585 um.
#Total number of vias = 250476
#Total number of multi-cut vias = 171260 ( 68.4%)
#Total number of single cut vias = 79216 ( 31.6%)
#Up-Via Summary (total 250476):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76917 ( 65.3%)     40900 ( 34.7%)     117817
#  Metal 2        1714 (  1.7%)     97082 ( 98.3%)      98796
#  Metal 3         280 (  1.2%)     23496 ( 98.8%)      23776
#  Metal 4          97 (  1.7%)      5624 ( 98.3%)       5721
#  Metal 5          33 (  2.0%)      1595 ( 98.0%)       1628
#  Metal 6          86 (  5.8%)      1409 ( 94.2%)       1495
#  Metal 7          89 (  7.2%)      1154 ( 92.8%)       1243
#-----------------------------------------------------------
#                79216 ( 31.6%)    171260 ( 68.4%)     250476 
#
#Total number of involved priority nets 77
#Maximum src to sink distance for priority net 171.6
#Average of max src_to_sink distance for priority net 49.6
#Average of ave src_to_sink distance for priority net 33.9
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1341.92 (MB), peak = 1514.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.92 (MB), peak = 1514.32 (MB)
#Start Track Assignment.
#Done with 189 horizontal wires in 2 hboxes and 166 vertical wires in 2 hboxes.
#Done with 20 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669132 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 1029 um.
#Total wire length on LAYER M2 = 167978 um.
#Total wire length on LAYER M3 = 238365 um.
#Total wire length on LAYER M4 = 155723 um.
#Total wire length on LAYER M5 = 68960 um.
#Total wire length on LAYER M6 = 2422 um.
#Total wire length on LAYER M7 = 15068 um.
#Total wire length on LAYER M8 = 19587 um.
#Total number of vias = 250435
#Total number of multi-cut vias = 171260 ( 68.4%)
#Total number of single cut vias = 79175 ( 31.6%)
#Up-Via Summary (total 250435):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76900 ( 65.3%)     40900 ( 34.7%)     117800
#  Metal 2        1701 (  1.7%)     97082 ( 98.3%)      98783
#  Metal 3         277 (  1.2%)     23496 ( 98.8%)      23773
#  Metal 4          95 (  1.7%)      5624 ( 98.3%)       5719
#  Metal 5          31 (  1.9%)      1595 ( 98.1%)       1626
#  Metal 6          84 (  5.6%)      1409 ( 94.4%)       1493
#  Metal 7          87 (  7.0%)      1154 ( 93.0%)       1241
#-----------------------------------------------------------
#                79175 ( 31.6%)    171260 ( 68.4%)     250435 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1391.14 (MB), peak = 1514.32 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 78.29 (MB)
#Total memory = 1391.14 (MB)
#Peak memory = 1514.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.1% of the total area was rechecked for DRC, and 60.8% required routing.
#    number of violations = 144
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1           26        6       14        4        0        9       59
#	M2           38       34        9        0        0        1       82
#	M3            0        0        1        0        1        0        2
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        1        0        0        0        1
#	Totals       64       40       25        4        1       10      144
#952 out of 47662 instances need to be verified(marked ipoed).
#42.4% of the total area is being checked for drcs
#42.4% of the total area was checked
#    number of violations = 569
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   MinCut   Totals
#	M1          195       59       85      125        0        9        2      475
#	M2           40       36       14        0        0        1        0       91
#	M3            0        0        1        0        1        0        0        2
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        1        0        0        0        0        1
#	Totals      235       95      101      125        1       10        2      569
#cpu time = 00:01:10, elapsed time = 00:01:10, memory = 1381.55 (MB), peak = 1514.32 (MB)
#start 1st optimization iteration ...
#    number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           22        5        9        6        0        0       42
#	M2            7        3       15        0        3        1       29
#	M3            1        0        0        0        0        0        1
#	Totals       30        8       24        6        3        1       72
#    number of process antenna violations = 45
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1374.09 (MB), peak = 1514.32 (MB)
#start 2nd optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           22        4        9        6       41
#	M2            2        1        0        0        3
#	Totals       24        5        9        6       44
#    number of process antenna violations = 45
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1366.09 (MB), peak = 1514.32 (MB)
#start 3rd optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        2        2        1        6
#	Totals        1        2        2        1        6
#    number of process antenna violations = 45
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1356.42 (MB), peak = 1514.32 (MB)
#start 4th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            0        0        0
#	M4            0        0        0
#	M5            1        0        1
#	M6            0        0        0
#	M7            0        1        1
#	Totals        1        1        2
#    number of process antenna violations = 45
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1352.93 (MB), peak = 1514.32 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1347.48 (MB), peak = 1514.32 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.72 (MB), peak = 1514.32 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.29 (MB), peak = 1514.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 668456 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 166913 um.
#Total wire length on LAYER M3 = 238473 um.
#Total wire length on LAYER M4 = 156094 um.
#Total wire length on LAYER M5 = 68919 um.
#Total wire length on LAYER M6 = 2408 um.
#Total wire length on LAYER M7 = 15116 um.
#Total wire length on LAYER M8 = 19574 um.
#Total number of vias = 252539
#Total number of multi-cut vias = 166460 ( 65.9%)
#Total number of single cut vias = 86079 ( 34.1%)
#Up-Via Summary (total 252539):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       78395 ( 66.4%)     39684 ( 33.6%)     118079
#  Metal 2        5422 (  5.4%)     94540 ( 94.6%)      99962
#  Metal 3        1537 (  6.3%)     22752 ( 93.7%)      24289
#  Metal 4         289 (  5.0%)      5459 ( 95.0%)       5748
#  Metal 5          17 (  1.0%)      1610 ( 99.0%)       1627
#  Metal 6         170 ( 11.4%)      1323 ( 88.6%)       1493
#  Metal 7         249 ( 18.6%)      1092 ( 81.4%)       1341
#-----------------------------------------------------------
#                86079 ( 34.1%)    166460 ( 65.9%)     252539 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:31
#Elapsed time = 00:01:31
#Increased memory = -57.59 (MB)
#Total memory = 1333.55 (MB)
#Peak memory = 1514.32 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1335.29 (MB), peak = 1514.32 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 668456 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 166913 um.
#Total wire length on LAYER M3 = 238473 um.
#Total wire length on LAYER M4 = 156094 um.
#Total wire length on LAYER M5 = 68919 um.
#Total wire length on LAYER M6 = 2408 um.
#Total wire length on LAYER M7 = 15116 um.
#Total wire length on LAYER M8 = 19574 um.
#Total number of vias = 252539
#Total number of multi-cut vias = 166460 ( 65.9%)
#Total number of single cut vias = 86079 ( 34.1%)
#Up-Via Summary (total 252539):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       78395 ( 66.4%)     39684 ( 33.6%)     118079
#  Metal 2        5422 (  5.4%)     94540 ( 94.6%)      99962
#  Metal 3        1537 (  6.3%)     22752 ( 93.7%)      24289
#  Metal 4         289 (  5.0%)      5459 ( 95.0%)       5748
#  Metal 5          17 (  1.0%)      1610 ( 99.0%)       1627
#  Metal 6         170 ( 11.4%)      1323 ( 88.6%)       1493
#  Metal 7         249 ( 18.6%)      1092 ( 81.4%)       1341
#-----------------------------------------------------------
#                86079 ( 34.1%)    166460 ( 65.9%)     252539 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 17 12:18:53 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.29 (MB), peak = 1514.32 (MB)
#
#Start Post Route Wire Spread.
#Done with 1088 horizontal wires in 3 hboxes and 1387 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669229 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167048 um.
#Total wire length on LAYER M3 = 238777 um.
#Total wire length on LAYER M4 = 156363 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2409 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19601 um.
#Total number of vias = 252539
#Total number of multi-cut vias = 166460 ( 65.9%)
#Total number of single cut vias = 86079 ( 34.1%)
#Up-Via Summary (total 252539):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       78395 ( 66.4%)     39684 ( 33.6%)     118079
#  Metal 2        5422 (  5.4%)     94540 ( 94.6%)      99962
#  Metal 3        1537 (  6.3%)     22752 ( 93.7%)      24289
#  Metal 4         289 (  5.0%)      5459 ( 95.0%)       5748
#  Metal 5          17 (  1.0%)      1610 ( 99.0%)       1627
#  Metal 6         170 ( 11.4%)      1323 ( 88.6%)       1493
#  Metal 7         249 ( 18.6%)      1092 ( 81.4%)       1341
#-----------------------------------------------------------
#                86079 ( 34.1%)    166460 ( 65.9%)     252539 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1384.49 (MB), peak = 1514.32 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669229 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167048 um.
#Total wire length on LAYER M3 = 238777 um.
#Total wire length on LAYER M4 = 156363 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2409 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19601 um.
#Total number of vias = 252539
#Total number of multi-cut vias = 166460 ( 65.9%)
#Total number of single cut vias = 86079 ( 34.1%)
#Up-Via Summary (total 252539):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       78395 ( 66.4%)     39684 ( 33.6%)     118079
#  Metal 2        5422 (  5.4%)     94540 ( 94.6%)      99962
#  Metal 3        1537 (  6.3%)     22752 ( 93.7%)      24289
#  Metal 4         289 (  5.0%)      5459 ( 95.0%)       5748
#  Metal 5          17 (  1.0%)      1610 ( 99.0%)       1627
#  Metal 6         170 ( 11.4%)      1323 ( 88.6%)       1493
#  Metal 7         249 ( 18.6%)      1092 ( 81.4%)       1341
#-----------------------------------------------------------
#                86079 ( 34.1%)    166460 ( 65.9%)     252539 
#
#
#Start Post Route via swapping..
#67.07% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1342.67 (MB), peak = 1514.32 (MB)
#    number of violations = 0
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1343.37 (MB), peak = 1514.32 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669229 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167048 um.
#Total wire length on LAYER M3 = 238777 um.
#Total wire length on LAYER M4 = 156363 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2409 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19601 um.
#Total number of vias = 252539
#Total number of multi-cut vias = 174038 ( 68.9%)
#Total number of single cut vias = 78501 ( 31.1%)
#Up-Via Summary (total 252539):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76737 ( 65.0%)     41342 ( 35.0%)     118079
#  Metal 2        1441 (  1.4%)     98521 ( 98.6%)      99962
#  Metal 3         111 (  0.5%)     24178 ( 99.5%)      24289
#  Metal 4          47 (  0.8%)      5701 ( 99.2%)       5748
#  Metal 5           4 (  0.2%)      1623 ( 99.8%)       1627
#  Metal 6          43 (  2.9%)      1450 ( 97.1%)       1493
#  Metal 7         118 (  8.8%)      1223 ( 91.2%)       1341
#-----------------------------------------------------------
#                78501 ( 31.1%)    174038 ( 68.9%)     252539 
#
#detailRoute Statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:02:02
#Increased memory = -49.51 (MB)
#Total memory = 1341.63 (MB)
#Peak memory = 1514.32 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 34905 NETS and 0 SPECIALNETS signatures
#Created 47663 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.18 (MB), peak = 1514.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.35 (MB), peak = 1514.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:15
#Elapsed time = 00:02:14
#Increased memory = -86.16 (MB)
#Total memory = 1289.06 (MB)
#Peak memory = 1514.32 (MB)
#Number of warnings = 64
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 12:19:23 2025
#
**optDesign ... cpu = 0:05:09, real = 0:05:09, mem = 1549.7M, totSessionCpu=1:14:12 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47662 and nets=34905 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1549.7M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1598.3M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1598.3M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1598.3M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1598.3M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1598.3M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1598.3M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1602.3M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1602.3M)
Extracted 90.0005% (CPU Time= 0:00:03.9  MEM= 1602.3M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1602.3M)
Number of Extracted Resistors     : 636963
Number of Extracted Ground Cap.   : 626954
Number of Extracted Coupling Cap. : 1057220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1582.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1582.324M)
**optDesign ... cpu = 0:05:16, real = 0:05:15, mem = 1549.7M, totSessionCpu=1:14:18 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 34905,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1645.69 CPU=0:00:08.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:10.6  real=0:00:10.0  mem= 1645.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1621.73 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1621.7M) ***
*** Done Building Timing Graph (cpu=0:00:16.7 real=0:00:17.0 totSessionCpu=1:14:35 mem=1621.7M)
**optDesign ... cpu = 0:05:32, real = 0:05:32, mem = 1551.0M, totSessionCpu=1:14:35 **
*** Timing NOT met, worst failing slack is -0.350
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 283 clock nets excluded from IPO operation.
*info: 283 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.350 TNS Slack -421.059 Density 97.72
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.319|   -0.350|-385.803| -421.059|    97.72%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_18_/D   |
|  -0.319|   -0.350|-385.803| -421.059|    97.72%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
|  -0.319|   -0.350|-385.803| -421.059|    97.72%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_19_/D                |
|  -0.319|   -0.350|-385.803| -421.059|    97.72%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=1789.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=1789.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 282 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1789.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:40, real = 0:05:39, mem = 1638.8M, totSessionCpu=1:14:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1638.84M, totSessionCpu=1:14:43 .
**optDesign ... cpu = 0:05:40, real = 0:05:40, mem = 1638.8M, totSessionCpu=1:14:43 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:42, real = 0:05:41, mem = 1638.8M, totSessionCpu=1:14:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1696.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1696.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 34905,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:08.4 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=0:00:55.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:0-8.-8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:14.4, mem=1696.1M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1640.9M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1640.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.350  | -0.319  | -0.350  |
|           TNS (ns):|-421.058 |-385.803 | -35.255 |
|    Violating Paths:|  2780   |  2620   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.378  | -0.133  | -0.378  |
|           TNS (ns):|-759.097 | -13.656 |-750.701 |
|    Violating Paths:|  3974   |   426   |  3729   |
|          All Paths:|  7622   |  7214   |  4752   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1640.9M
**optDesign ... cpu = 0:05:58, real = 0:05:58, mem = 1638.8M, totSessionCpu=1:15:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1588.8M, totSessionCpu=1:15:04 **
#Created 847 library cell signatures
#Created 34905 NETS and 0 SPECIALNETS signatures
#Created 47663 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.13 (MB), peak = 1514.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.13 (MB), peak = 1514.32 (MB)
Begin checking placement ... (start mem=1588.8M, init mem=1588.8M)
*info: Placed = 47662          (Fixed = 95)
*info: Unplaced = 0           
Placement Density:97.72%(168459/172390)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1588.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32836

Instance distribution across the VT partitions:

 LVT : inst = 13248 (40.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13248 (40.3%)

 HVT : inst = 19588 (59.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19588 (59.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47662 and nets=34905 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1578.8M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1627.4M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1627.4M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1627.4M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1627.4M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1627.4M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1627.4M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1631.4M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1631.4M)
Extracted 90.0005% (CPU Time= 0:00:03.9  MEM= 1631.4M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1631.4M)
Number of Extracted Resistors     : 636963
Number of Extracted Ground Cap.   : 626954
Number of Extracted Coupling Cap. : 1057220
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1611.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1611.426M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1670.14 CPU=0:00:09.1 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1670.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1646.18 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 1646.2M) ***
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:15:29 mem=1646.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1646.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1646.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1646.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1646.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.350  | -0.319  | -0.350  |
|           TNS (ns):|-421.058 |-385.803 | -35.255 |
|    Violating Paths:|  2780   |  2620   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1646.2M
**optDesign ... cpu = 0:00:27, real = 0:00:26, mem = 1548.8M, totSessionCpu=1:15:31 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
**INFO: Start fixing DRV (Mem = 1615.54M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 283 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.35 |          0|          0|          0|  97.72  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.35 |          0|          0|          0|  97.72  |   0:00:00.0|    1857.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 283 constrained nets 
Layer 7 has 282 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1857.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1713.6M, totSessionCpu=1:15:38 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1713.60M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1713.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1713.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1723.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1723.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1713.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.350  | -0.319  | -0.350  |
|           TNS (ns):|-421.058 |-385.803 | -35.255 |
|    Violating Paths:|  2780   |  2620   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1723.6M
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1713.6M, totSessionCpu=1:15:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=1704.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1704.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1704.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1704.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.350  | -0.319  | -0.350  |
|           TNS (ns):|-421.058 |-385.803 | -35.255 |
|    Violating Paths:|  2780   |  2620   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1704.1M
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1646.8M, totSessionCpu=1:15:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 12:20:53 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34903 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1038/34793 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1386.09 (MB), peak = 1514.32 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.62 (MB)
#Total memory = 1386.09 (MB)
#Peak memory = 1514.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.91 (MB), peak = 1514.32 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1397.06 (MB), peak = 1514.32 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.91 (MB), peak = 1514.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669231 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167048 um.
#Total wire length on LAYER M3 = 238777 um.
#Total wire length on LAYER M4 = 156363 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2410 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19602 um.
#Total number of vias = 252541
#Total number of multi-cut vias = 174010 ( 68.9%)
#Total number of single cut vias = 78531 ( 31.1%)
#Up-Via Summary (total 252541):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76737 ( 65.0%)     41342 ( 35.0%)     118079
#  Metal 2        1445 (  1.4%)     98517 ( 98.6%)      99962
#  Metal 3         115 (  0.5%)     24174 ( 99.5%)      24289
#  Metal 4          51 (  0.9%)      5697 ( 99.1%)       5748
#  Metal 5           4 (  0.2%)      1623 ( 99.8%)       1627
#  Metal 6          49 (  3.3%)      1444 ( 96.7%)       1493
#  Metal 7         130 (  9.7%)      1213 ( 90.3%)       1343
#-----------------------------------------------------------
#                78531 ( 31.1%)    174010 ( 68.9%)     252541 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.08 (MB)
#Total memory = 1388.17 (MB)
#Peak memory = 1514.32 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1389.91 (MB), peak = 1514.32 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669231 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167048 um.
#Total wire length on LAYER M3 = 238777 um.
#Total wire length on LAYER M4 = 156363 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2410 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19602 um.
#Total number of vias = 252541
#Total number of multi-cut vias = 174010 ( 68.9%)
#Total number of single cut vias = 78531 ( 31.1%)
#Up-Via Summary (total 252541):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76737 ( 65.0%)     41342 ( 35.0%)     118079
#  Metal 2        1445 (  1.4%)     98517 ( 98.6%)      99962
#  Metal 3         115 (  0.5%)     24174 ( 99.5%)      24289
#  Metal 4          51 (  0.9%)      5697 ( 99.1%)       5748
#  Metal 5           4 (  0.2%)      1623 ( 99.8%)       1627
#  Metal 6          49 (  3.3%)      1444 ( 96.7%)       1493
#  Metal 7         130 (  9.7%)      1213 ( 90.3%)       1343
#-----------------------------------------------------------
#                78531 ( 31.1%)    174010 ( 68.9%)     252541 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.26% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.94 (MB), peak = 1514.32 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1401.57 (MB), peak = 1514.32 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 316
#Total wire length = 669231 um.
#Total half perimeter of net bounding box = 578083 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167048 um.
#Total wire length on LAYER M3 = 238777 um.
#Total wire length on LAYER M4 = 156363 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2410 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19602 um.
#Total number of vias = 252541
#Total number of multi-cut vias = 174027 ( 68.9%)
#Total number of single cut vias = 78514 ( 31.1%)
#Up-Via Summary (total 252541):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76737 ( 65.0%)     41342 ( 35.0%)     118079
#  Metal 2        1441 (  1.4%)     98521 ( 98.6%)      99962
#  Metal 3         111 (  0.5%)     24178 ( 99.5%)      24289
#  Metal 4          48 (  0.8%)      5700 ( 99.2%)       5748
#  Metal 5           4 (  0.2%)      1623 ( 99.8%)       1627
#  Metal 6          45 (  3.0%)      1448 ( 97.0%)       1493
#  Metal 7         128 (  9.5%)      1215 ( 90.5%)       1343
#-----------------------------------------------------------
#                78514 ( 31.1%)    174027 ( 68.9%)     252541 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 13.74 (MB)
#Total memory = 1399.83 (MB)
#Peak memory = 1514.32 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 34905 NETS and 0 SPECIALNETS signatures
#Created 47663 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.70 (MB), peak = 1514.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.76 (MB), peak = 1514.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:12
#Increased memory = -81.09 (MB)
#Total memory = 1352.15 (MB)
#Peak memory = 1514.32 (MB)
#Number of warnings = 1
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 12:21:05 2025
#
**optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1614.3M, totSessionCpu=1:15:54 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47662 and nets=34905 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1614.3M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1654.9M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1654.9M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1654.9M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1654.9M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1654.9M)
Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1654.9M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1658.9M)
Extracted 80.0006% (CPU Time= 0:00:03.2  MEM= 1658.9M)
Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1658.9M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1658.9M)
Number of Extracted Resistors     : 636969
Number of Extracted Ground Cap.   : 626958
Number of Extracted Coupling Cap. : 1057224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1646.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1646.902M)
**optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 1612.3M, totSessionCpu=1:16:01 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 34905,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1708.3 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1708.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1684.34 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 1684.3M) ***
*** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:15.0 totSessionCpu=1:16:16 mem=1684.3M)
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1614.5M, totSessionCpu=1:16:16 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:14, real = 0:01:12, mem = 1614.5M, totSessionCpu=1:16:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=1671.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1671.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1671.8M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1616.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1616.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.350  | -0.319  | -0.350  |
|           TNS (ns):|-421.059 |-385.804 | -35.255 |
|    Violating Paths:|  2780   |  2620   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1616.6M
**optDesign ... cpu = 0:01:16, real = 0:01:15, mem = 1614.5M, totSessionCpu=1:16:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1580.5M, totSessionCpu=1:16:24 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 34905 NETS and 0 SPECIALNETS signatures
#Created 47663 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.53 (MB), peak = 1514.32 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.53 (MB), peak = 1514.32 (MB)
Begin checking placement ... (start mem=1580.5M, init mem=1580.5M)
*info: Placed = 47662          (Fixed = 95)
*info: Unplaced = 0           
Placement Density:97.72%(168459/172390)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1580.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32836

Instance distribution across the VT partitions:

 LVT : inst = 13248 (40.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13248 (40.3%)

 HVT : inst = 19588 (59.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 19588 (59.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47662 and nets=34905 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1570.5M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1635.2M)
Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1635.2M)
Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1635.2M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1635.2M)
Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1635.2M)
Extracted 60.0006% (CPU Time= 0:00:02.3  MEM= 1635.2M)
Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1639.2M)
Extracted 80.0006% (CPU Time= 0:00:03.2  MEM= 1639.2M)
Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1639.2M)
Extracted 100% (CPU Time= 0:00:05.4  MEM= 1639.2M)
Number of Extracted Resistors     : 636969
Number of Extracted Ground Cap.   : 626958
Number of Extracted Coupling Cap. : 1057224
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1619.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1619.145M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1677.86 CPU=0:00:08.8 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:09.0  mem= 1677.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34905,  7.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1653.9 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 1653.9M) ***
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:15.0 totSessionCpu=1:16:49 mem=1653.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1653.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1653.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1653.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1653.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.350  | -0.319  | -0.350  |
|           TNS (ns):|-421.059 |-385.804 | -35.255 |
|    Violating Paths:|  2780   |  2620   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.974%
       (97.720% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1653.9M
**optDesign ... cpu = 0:00:27, real = 0:00:26, mem = 1549.5M, totSessionCpu=1:16:50 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.350
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in WNS mode
Info: 283 clock nets excluded from IPO operation.
*info: 283 clock nets excluded
*info: 2 special nets excluded.
*info: 112 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.350 TNS Slack -421.060 Density 97.72
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.319|   -0.350|-385.805| -421.060|    97.72%|   0:00:00.0| 1791.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.309|   -0.350|-399.958| -435.403|    97.73%|   0:00:08.0| 1780.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.350|-402.422| -437.872|    97.73%|   0:00:05.0| 1781.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
|  -0.306|   -0.350|-402.416| -437.866|    97.73%|   0:00:02.0| 1781.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
|  -0.306|   -0.350|-402.416| -437.866|    97.73%|   0:00:00.0| 1781.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.4 real=0:00:15.0 mem=1781.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.4 real=0:00:15.0 mem=1781.7M) ***
** GigaOpt Optimizer WNS Slack -0.350 TNS Slack -437.866 Density 97.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 15 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 286 constrained nets 
Layer 7 has 283 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:16.0 real=0:00:16.0 mem=1781.7M) ***
*** Starting refinePlace (1:17:15 mem=1770.6M) ***
Density distribution unevenness ratio = 1.138%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1770.6MB
Summary Report:
Instances move: 0 (out of 32758 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1770.6MB
*** Finished refinePlace (1:17:15 mem=1770.6M) ***
Density distribution unevenness ratio = 1.134%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 923
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 923
Begin: GigaOpt Optimization in TNS mode
Info: 286 clock nets excluded from IPO operation.
*info: 286 clock nets excluded
*info: 2 special nets excluded.
*info: 113 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.350 TNS Slack -437.866 Density 97.74
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.350|-402.416| -437.866|    97.74%|   0:00:01.0| 1789.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
|  -0.306|   -0.350|-402.416| -437.866|    97.74%|   0:00:01.0| 1789.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.306|   -0.350|-402.100| -437.550|    97.74%|   0:00:03.0| 1789.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_46_/D                                           |
|  -0.306|   -0.350|-402.031| -437.481|    97.74%|   0:00:01.0| 1789.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
|  -0.306|   -0.350|-401.910| -437.360|    97.74%|   0:00:03.0| 1789.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 20 and inserted 47 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.516|-281.799| -337.458|    97.74%|   0:00:17.0| 1834.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_16_/D                                         |
|  -0.306|   -0.516|-281.775| -337.434|    97.74%|   0:00:01.0| 1836.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
|  -0.306|   -0.516|-281.773| -337.432|    97.74%|   0:00:01.0| 1836.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory3_reg_71_/D                |
|  -0.306|   -0.516|-281.516| -337.175|    97.74%|   0:00:01.0| 1836.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_11_/D                                         |
|  -0.306|   -0.516|-281.401| -337.060|    97.74%|   0:00:00.0| 1836.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.515|-275.221| -331.024|    97.74%|   0:00:13.0| 1852.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.306|   -0.515|-275.212| -331.016|    97.74%|   0:00:01.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.306|   -0.515|-274.985| -330.789|    97.74%|   0:00:00.0| 1871.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/D                                         |
|  -0.306|   -0.515|-274.928| -330.731|    97.74%|   0:00:00.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.306|   -0.515|-274.685| -330.488|    97.74%|   0:00:00.0| 1871.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
|  -0.306|   -0.515|-274.488| -330.291|    97.74%|   0:00:01.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_6_/D    |
|  -0.306|   -0.515|-274.428| -330.232|    97.74%|   0:00:00.0| 1871.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -0.306|   -0.515|-274.325| -330.128|    97.74%|   0:00:01.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -0.306|   -0.515|-274.313| -330.116|    97.74%|   0:00:00.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -0.306|   -0.515|-274.280| -330.084|    97.74%|   0:00:00.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.306|   -0.515|-274.278| -330.081|    97.74%|   0:00:01.0| 1871.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.306|   -0.515|-274.278| -330.081|    97.74%|   0:00:00.0| 1852.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:45.3 real=0:00:46.0 mem=1852.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:45.4 real=0:00:46.0 mem=1852.0M) ***
** GigaOpt Optimizer WNS Slack -0.515 TNS Slack -330.081 Density 97.74
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 15 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 341 constrained nets 
Layer 7 has 283 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:45.9 real=0:00:46.0 mem=1852.0M) ***
*** Starting refinePlace (1:18:07 mem=1832.9M) ***
Density distribution unevenness ratio = 1.103%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1832.9MB
Summary Report:
Instances move: 0 (out of 32824 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1832.9MB
*** Finished refinePlace (1:18:07 mem=1832.9M) ***
Density distribution unevenness ratio = 1.099%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.306 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.3059
        slack threshold: 1.1141
GigaOpt: 9 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1039 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.515 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.5150
        slack threshold: 0.9050
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1039 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1829.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1829.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1829.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1829.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.515  | -0.306  | -0.515  |
|           TNS (ns):|-330.080 |-274.277 | -55.803 |
|    Violating Paths:|  1894   |  1734   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.049%
       (97.795% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1829.9M
**optDesign ... cpu = 0:01:47, real = 0:01:46, mem = 1660.4M, totSessionCpu=1:18:11 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 17 12:23:21 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_clk_G0_L5_22 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN2272_CTS_8 at location ( 269.300 44.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN2272_CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L5_50 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN2269_CTS_12 at location ( 191.500 386.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN2269_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_2 connects to NET mac_array_instance/FE_USKN2228_CTS_62 at location ( 165.100 181.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN2228_CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L3_12 connects to NET mac_array_instance/CTS_79 at location ( 377.100 293.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_16 connects to NET mac_array_instance/CTS_79 at location ( 356.500 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L3_15 connects to NET mac_array_instance/CTS_79 at location ( 320.500 264.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L3_19 connects to NET mac_array_instance/CTS_79 at location ( 339.500 318.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_16 connects to NET mac_array_instance/col_idx_8__mac_col_inst/CTS_4 at location ( 359.500 260.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_77 connects to NET CTS_281 at location ( 61.700 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_281 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L5_50 connects to NET CTS_253 at location ( 188.900 386.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L5_45 connects to NET CTS_253 at location ( 119.300 361.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_253 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC2270_CTS_12 connects to NET ofifo_inst/col_idx_3__fifo_instance/CTS_12 at location ( 202.900 387.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_5 connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_7 at location ( 63.500 210.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_2 connects to NET CTS_247 at location ( 162.500 181.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_247 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L3_1 connects to NET CTS_246 at location ( 231.700 181.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC2276_CTS_237 connects to NET CTS_237 at location ( 394.500 86.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_237 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L5_24 connects to NET CTS_232 at location ( 264.700 138.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U37 connects to NET mac_array_instance/FE_OCPN2198_q_temp_402_ at location ( 342.100 331.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2198_q_temp_402_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U233 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_16 at location ( 180.300 292.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_5643_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3424_0 at location ( 254.300 221.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3424_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3262_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3261_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3127_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3126_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 72 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 76
#  Number of instances deleted (including moved) = 5
#  Number of instances resized = 95
#  Number of instances with same cell size swap = 2
#  Total number of placement changes (moved instances are counted twice) = 176
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34975 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1039/34864 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1370.02 (MB), peak = 1576.78 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 264.850 138.395 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 394.105 86.500 ) on M1 for NET CTS_237. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 353.340 108.100 ) on M1 for NET CTS_240. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 231.850 181.595 ) on M1 for NET CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 162.695 181.900 ) on M1 for NET CTS_247. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 189.000 387.000 ) on M1 for NET CTS_253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 119.450 361.595 ) on M1 for NET CTS_253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 103.140 115.300 ) on M1 for NET CTS_267. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 211.400 390.600 ) on M1 for NET CTS_269. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 240.400 205.300 ) on M1 for NET CTS_270. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 213.800 389.000 ) on M1 for NET CTS_273. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 61.850 231.995 ) on M1 for NET CTS_281. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 28.485 358.300 ) on M1 for NET FE_PSN2448_array_out_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 110.310 340.270 ) on M1 for NET FE_USKN2207_CTS_253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 370.510 140.500 ) on M1 for NET FE_USKN2233_CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 113.730 372.690 ) on M1 for NET FE_USKN2234_CTS_250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 307.555 106.300 ) on M1 for NET FE_USKN2251_CTS_221. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 270.510 102.670 ) on M1 for NET FE_USKN2258_CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 270.710 120.670 ) on M1 for NET FE_USKN2259_CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 288.130 104.505 ) on M1 for NET FE_USKN2260_CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#343 routed nets are extracted.
#    116 (0.33%) extracted nets are partially routed.
#34463 routed nets are imported.
#58 (0.17%) nets are without wires.
#113 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 34977.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 116
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 17 12:23:26 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 17 12:23:27 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.77%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.03%
#  Metal 4        V        2055         127       21025     1.37%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13850       1.66%  168200    11.74%
#
#  387 nets (1.11%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1371.12 (MB), peak = 1576.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.91 (MB), peak = 1576.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.01 (MB), peak = 1576.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 113 (skipped).
#Total number of routable nets = 34864.
#Total number of nets in the design = 34977.
#
#174 routable nets have only global wires.
#34690 routable nets have only detail routed wires.
#112 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#596 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                102                 10              62  
#-------------------------------------------------------------------
#        Total                102                 10              62  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                387                321           34156  
#-------------------------------------------------------------------
#        Total                387                321           34156  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 387
#Total wire length = 670695 um.
#Total half perimeter of net bounding box = 579643 um.
#Total wire length on LAYER M1 = 959 um.
#Total wire length on LAYER M2 = 167042 um.
#Total wire length on LAYER M3 = 239505 um.
#Total wire length on LAYER M4 = 157105 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2409 um.
#Total wire length on LAYER M7 = 15133 um.
#Total wire length on LAYER M8 = 19605 um.
#Total number of vias = 252964
#Total number of multi-cut vias = 173946 ( 68.8%)
#Total number of single cut vias = 79018 ( 31.2%)
#Up-Via Summary (total 252964):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76899 ( 65.1%)     41309 ( 34.9%)     118208
#  Metal 2        1615 (  1.6%)     98482 ( 98.4%)     100097
#  Metal 3         267 (  1.1%)     24172 ( 98.9%)      24439
#  Metal 4          51 (  0.9%)      5699 ( 99.1%)       5750
#  Metal 5           7 (  0.4%)      1622 ( 99.6%)       1629
#  Metal 6          48 (  3.2%)      1447 ( 96.8%)       1495
#  Metal 7         131 (  9.7%)      1215 ( 90.3%)       1346
#-----------------------------------------------------------
#                79018 ( 31.2%)    173946 ( 68.8%)     252964 
#
#Total number of involved priority nets 99
#Maximum src to sink distance for priority net 290.1
#Average of max src_to_sink distance for priority net 38.5
#Average of ave src_to_sink distance for priority net 28.3
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1393.02 (MB), peak = 1576.78 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.02 (MB), peak = 1576.78 (MB)
#Start Track Assignment.
#Done with 109 horizontal wires in 2 hboxes and 89 vertical wires in 2 hboxes.
#Done with 14 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 387
#Total wire length = 670784 um.
#Total half perimeter of net bounding box = 579643 um.
#Total wire length on LAYER M1 = 991 um.
#Total wire length on LAYER M2 = 167052 um.
#Total wire length on LAYER M3 = 239550 um.
#Total wire length on LAYER M4 = 157106 um.
#Total wire length on LAYER M5 = 68937 um.
#Total wire length on LAYER M6 = 2409 um.
#Total wire length on LAYER M7 = 15134 um.
#Total wire length on LAYER M8 = 19605 um.
#Total number of vias = 252961
#Total number of multi-cut vias = 173946 ( 68.8%)
#Total number of single cut vias = 79015 ( 31.2%)
#Up-Via Summary (total 252961):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76898 ( 65.1%)     41309 ( 34.9%)     118207
#  Metal 2        1614 (  1.6%)     98482 ( 98.4%)     100096
#  Metal 3         266 (  1.1%)     24172 ( 98.9%)      24438
#  Metal 4          51 (  0.9%)      5699 ( 99.1%)       5750
#  Metal 5           7 (  0.4%)      1622 ( 99.6%)       1629
#  Metal 6          48 (  3.2%)      1447 ( 96.8%)       1495
#  Metal 7         131 (  9.7%)      1215 ( 90.3%)       1346
#-----------------------------------------------------------
#                79015 ( 31.2%)    173946 ( 68.8%)     252961 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1432.06 (MB), peak = 1576.78 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 61.57 (MB)
#Total memory = 1432.06 (MB)
#Peak memory = 1576.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.8% of the total area was rechecked for DRC, and 19.8% required routing.
#    number of violations = 29
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1            8        1        1        2        1        1        2       16
#	M2            6        0        4        3        0        0        0       13
#	Totals       14        1        5        5        1        1        2       29
#171 out of 47733 instances need to be verified(marked ipoed).
#10.6% of the total area is being checked for drcs
#10.6% of the total area was checked
#    number of violations = 167
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1           53        1       17       46       29        1        2      149
#	M2            7        0        5        6        0        0        0       18
#	Totals       60        1       22       52       29        1        2      167
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1431.19 (MB), peak = 1576.78 (MB)
#start 1st optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           26        8        3       12       49
#	M2            1        0        3        0        4
#	Totals       27        8        6       12       53
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1414.85 (MB), peak = 1576.78 (MB)
#start 2nd optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           26        6        3       12       47
#	M2            1        0        0        0        1
#	Totals       27        6        3       12       48
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1421.06 (MB), peak = 1576.78 (MB)
#start 3rd optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            1        0        0        0        1
#	M2            1        1        2        1        5
#	Totals        2        1        2        1        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1424.00 (MB), peak = 1576.78 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.28 (MB), peak = 1576.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 387
#Total wire length = 670677 um.
#Total half perimeter of net bounding box = 579643 um.
#Total wire length on LAYER M1 = 948 um.
#Total wire length on LAYER M2 = 166926 um.
#Total wire length on LAYER M3 = 239558 um.
#Total wire length on LAYER M4 = 157166 um.
#Total wire length on LAYER M5 = 68935 um.
#Total wire length on LAYER M6 = 2408 um.
#Total wire length on LAYER M7 = 15136 um.
#Total wire length on LAYER M8 = 19602 um.
#Total number of vias = 253282
#Total number of multi-cut vias = 173484 ( 68.5%)
#Total number of single cut vias = 79798 ( 31.5%)
#Up-Via Summary (total 253282):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       77008 ( 65.1%)     41219 ( 34.9%)     118227
#  Metal 2        1999 (  2.0%)     98221 ( 98.0%)     100220
#  Metal 3         543 (  2.2%)     24067 ( 97.8%)      24610
#  Metal 4          61 (  1.1%)      5694 ( 98.9%)       5755
#  Metal 5           5 (  0.3%)      1626 ( 99.7%)       1631
#  Metal 6          52 (  3.5%)      1445 ( 96.5%)       1497
#  Metal 7         130 (  9.7%)      1212 ( 90.3%)       1342
#-----------------------------------------------------------
#                79798 ( 31.5%)    173484 ( 68.5%)     253282 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -50.23 (MB)
#Total memory = 1381.83 (MB)
#Peak memory = 1576.78 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1383.56 (MB), peak = 1576.78 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 387
#Total wire length = 670677 um.
#Total half perimeter of net bounding box = 579643 um.
#Total wire length on LAYER M1 = 948 um.
#Total wire length on LAYER M2 = 166926 um.
#Total wire length on LAYER M3 = 239558 um.
#Total wire length on LAYER M4 = 157166 um.
#Total wire length on LAYER M5 = 68935 um.
#Total wire length on LAYER M6 = 2408 um.
#Total wire length on LAYER M7 = 15136 um.
#Total wire length on LAYER M8 = 19602 um.
#Total number of vias = 253282
#Total number of multi-cut vias = 173484 ( 68.5%)
#Total number of single cut vias = 79798 ( 31.5%)
#Up-Via Summary (total 253282):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       77008 ( 65.1%)     41219 ( 34.9%)     118227
#  Metal 2        1999 (  2.0%)     98221 ( 98.0%)     100220
#  Metal 3         543 (  2.2%)     24067 ( 97.8%)      24610
#  Metal 4          61 (  1.1%)      5694 ( 98.9%)       5755
#  Metal 5           5 (  0.3%)      1626 ( 99.7%)       1631
#  Metal 6          52 (  3.5%)      1445 ( 96.5%)       1497
#  Metal 7         130 (  9.7%)      1212 ( 90.3%)       1342
#-----------------------------------------------------------
#                79798 ( 31.5%)    173484 ( 68.5%)     253282 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#23.22% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1389.11 (MB), peak = 1576.78 (MB)
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1389.96 (MB), peak = 1576.78 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 387
#Total wire length = 670677 um.
#Total half perimeter of net bounding box = 579643 um.
#Total wire length on LAYER M1 = 948 um.
#Total wire length on LAYER M2 = 166926 um.
#Total wire length on LAYER M3 = 239558 um.
#Total wire length on LAYER M4 = 157166 um.
#Total wire length on LAYER M5 = 68935 um.
#Total wire length on LAYER M6 = 2408 um.
#Total wire length on LAYER M7 = 15136 um.
#Total wire length on LAYER M8 = 19602 um.
#Total number of vias = 253282
#Total number of multi-cut vias = 174773 ( 69.0%)
#Total number of single cut vias = 78509 ( 31.0%)
#Up-Via Summary (total 253282):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       76789 ( 65.0%)     41438 ( 35.0%)     118227
#  Metal 2        1433 (  1.4%)     98787 ( 98.6%)     100220
#  Metal 3         102 (  0.4%)     24508 ( 99.6%)      24610
#  Metal 4          33 (  0.6%)      5722 ( 99.4%)       5755
#  Metal 5           1 (  0.1%)      1630 ( 99.9%)       1631
#  Metal 6          35 (  2.3%)      1462 ( 97.7%)       1497
#  Metal 7         116 (  8.6%)      1226 ( 91.4%)       1342
#-----------------------------------------------------------
#                78509 ( 31.0%)    174773 ( 69.0%)     253282 
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -43.83 (MB)
#Total memory = 1388.23 (MB)
#Peak memory = 1576.78 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 34977 NETS and 0 SPECIALNETS signatures
#Created 47734 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.80 (MB), peak = 1576.78 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.87 (MB), peak = 1576.78 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:54
#Increased memory = -85.20 (MB)
#Total memory = 1343.27 (MB)
#Peak memory = 1576.78 (MB)
#Number of warnings = 63
#Total number of warnings = 221
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 17 12:24:16 2025
#
**optDesign ... cpu = 0:02:42, real = 0:02:41, mem = 1622.3M, totSessionCpu=1:19:06 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47733 and nets=34977 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1622.3M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1663.0M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1663.0M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1663.0M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1663.0M)
Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1663.0M)
Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1663.0M)
Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1667.0M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1667.0M)
Extracted 90.0004% (CPU Time= 0:00:03.8  MEM= 1667.0M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1667.0M)
Number of Extracted Resistors     : 638139
Number of Extracted Ground Cap.   : 627968
Number of Extracted Coupling Cap. : 1059628
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1654.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1654.949M)
**optDesign ... cpu = 0:02:49, real = 0:02:47, mem = 1620.3M, totSessionCpu=1:19:13 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 34977,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1716.35 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_To1Vph/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1716.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 34977,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1692.39 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1692.4M) ***
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=1:19:29 mem=1692.4M)
**optDesign ... cpu = 0:03:05, real = 0:03:03, mem = 1620.6M, totSessionCpu=1:19:29 **
*** Timing NOT met, worst failing slack is -0.504
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 341 clock nets excluded from IPO operation.
*info: 341 clock nets excluded
*info: 2 special nets excluded.
*info: 113 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.504 TNS Slack -329.939 Density 97.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.307|   -0.504|-275.442| -329.939|    97.79%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.307|   -0.504|-275.442| -329.939|    97.79%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
|  -0.307|   -0.504|-275.442| -329.939|    97.79%|   0:00:01.0| 1853.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
|  -0.307|   -0.504|-275.442| -329.939|    97.79%|   0:00:00.0| 1853.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1853.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1853.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 341 constrained nets 
Layer 7 has 283 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1853.1M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:03:11, real = 0:03:10, mem = 1704.2M, totSessionCpu=1:19:35 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1704.17M, totSessionCpu=1:19:36 .
**optDesign ... cpu = 0:03:12, real = 0:03:10, mem = 1704.2M, totSessionCpu=1:19:36 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.48MB/1274.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.80MB/1274.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.85MB/1274.85MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT)
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 10%
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 20%
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 30%
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 40%
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 50%
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 60%
2025-Mar-17 12:24:46 (2025-Mar-17 19:24:46 GMT): 70%
2025-Mar-17 12:24:47 (2025-Mar-17 19:24:47 GMT): 80%
2025-Mar-17 12:24:47 (2025-Mar-17 19:24:47 GMT): 90%

Finished Levelizing
2025-Mar-17 12:24:47 (2025-Mar-17 19:24:47 GMT)

Starting Activity Propagation
2025-Mar-17 12:24:47 (2025-Mar-17 19:24:47 GMT)
2025-Mar-17 12:24:47 (2025-Mar-17 19:24:47 GMT): 10%
2025-Mar-17 12:24:47 (2025-Mar-17 19:24:47 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1276.61MB/1276.61MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT)
 ... Calculating switching power
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT): 10%
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT): 20%
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT): 30%
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT): 40%
2025-Mar-17 12:24:48 (2025-Mar-17 19:24:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:24:49 (2025-Mar-17 19:24:49 GMT): 60%
2025-Mar-17 12:24:49 (2025-Mar-17 19:24:49 GMT): 70%
2025-Mar-17 12:24:50 (2025-Mar-17 19:24:50 GMT): 80%
2025-Mar-17 12:24:50 (2025-Mar-17 19:24:50 GMT): 90%

Finished Calculating power
2025-Mar-17 12:24:51 (2025-Mar-17 19:24:51 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1277.73MB/1277.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.73MB/1277.73MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1277.76MB/1277.76MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-17 12:24:51 (2025-Mar-17 19:24:51 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       95.93224724 	   65.8865%
Total Switching Power:      48.20255179 	   33.1056%
Total Leakage Power:         1.46754862 	    1.0079%
Total Power:               145.60234798
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         54.46       3.259      0.3823        58.1        39.9
Macro                                  0           0     0.07354     0.07354     0.05051
IO                                     0           0           0           0           0
Combinational                      36.23       35.01      0.9753       72.22        49.6
Clock (Combinational)              5.242       9.935     0.03647       15.21       10.45
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              95.93        48.2       1.468       145.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      95.93        48.2       1.468       145.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.242       9.935     0.03647       15.21       10.45
-----------------------------------------------------------------------------------------
Total                              5.242       9.935     0.03647       15.21       10.45
-----------------------------------------------------------------------------------------
Total leakage power = 1.46755 mW
Cell usage statistics:  
Library tcbn65gpluswc , 47733 cells ( 100.000000%) , 1.46755 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1278.78MB/1278.78MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:03:17, real = 0:03:16, mem = 1704.2M, totSessionCpu=1:19:41 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:19, real = 0:03:18, mem = 1704.2M, totSessionCpu=1:19:42 **
** Profile ** Start :  cpu=0:00:00.0, mem=1761.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1761.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1761.4M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1706.2M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1706.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.504  | -0.307  | -0.504  |
|           TNS (ns):|-329.939 |-275.442 | -54.497 |
|    Violating Paths:|  1912   |  1752   |   160   |
|          All Paths:|  8648   |  7214   |  6866   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.049%
       (97.795% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1706.2M
**optDesign ... cpu = 0:03:21, real = 0:03:21, mem = 1704.2M, totSessionCpu=1:19:45 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.28754 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1704.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1650.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 24.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 4
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:24.1  MEM: 294.3M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar 17 12:25:25 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (436.4000, 434.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 12:25:25 **** Processed 5000 nets.
**** 12:25:26 **** Processed 10000 nets.
**** 12:25:26 **** Processed 15000 nets.
**** 12:25:26 **** Processed 20000 nets.
**** 12:25:26 **** Processed 25000 nets.
**** 12:25:26 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar 17 12:25:27 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.1  MEM: -0.512M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1788.05MB/1788.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1788.05MB/1788.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1788.05MB/1788.05MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT)
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 10%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 20%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 30%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 40%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 50%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 60%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 70%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 80%
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT): 90%

Finished Levelizing
2025-Mar-17 12:25:29 (2025-Mar-17 19:25:29 GMT)

Starting Activity Propagation
2025-Mar-17 12:25:30 (2025-Mar-17 19:25:30 GMT)
2025-Mar-17 12:25:30 (2025-Mar-17 19:25:30 GMT): 10%
2025-Mar-17 12:25:30 (2025-Mar-17 19:25:30 GMT): 20%

Finished Activity Propagation
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1788.05MB/1788.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT)
 ... Calculating switching power
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT): 10%
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT): 20%
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT): 30%
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT): 40%
2025-Mar-17 12:25:31 (2025-Mar-17 19:25:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-17 12:25:32 (2025-Mar-17 19:25:32 GMT): 60%
2025-Mar-17 12:25:32 (2025-Mar-17 19:25:32 GMT): 70%
2025-Mar-17 12:25:33 (2025-Mar-17 19:25:33 GMT): 80%
2025-Mar-17 12:25:33 (2025-Mar-17 19:25:33 GMT): 90%

Finished Calculating power
2025-Mar-17 12:25:34 (2025-Mar-17 19:25:34 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1788.26MB/1788.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1788.26MB/1788.26MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1788.26MB/1788.26MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       95.93224724 	   65.8865%
Total Switching Power:      48.20255179 	   33.1056%
Total Leakage Power:         1.46754862 	    1.0079%
Total Power:               145.60234798
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1788.26MB/1788.26MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> streamOut core.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          47733

Ports/Pins                           242
    metal layer M3                   242

Nets                              383902
    metal layer M1                  1553
    metal layer M2                202901
    metal layer M3                125044
    metal layer M4                 40857
    metal layer M5                  7613
    metal layer M6                  1494
    metal layer M7                  2802
    metal layer M8                  1638

    Via Instances                 253282

Special Nets                         706
    metal layer M1                   696
    metal layer M2                     3
    metal layer M4                     7

    Via Instances                   3290

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               35101
    metal layer M1                   624
    metal layer M2                 28249
    metal layer M3                  5798
    metal layer M4                   361
    metal layer M5                    24
    metal layer M6                     5
    metal layer M7                    19
    metal layer M8                    21


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Mon Mar 17 12:25:35 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Mon Mar 17 12:25:36 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.mmmcwC4Vsi/modes/CON/CON.sdc' ...
Current (total cpu=1:20:25, real=1:20:44, peak res=1141.7M, current mem=1604.5M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=932.7M, current mem=1614.2M)
Current (total cpu=1:20:26, real=1:20:44, peak res=1141.7M, current mem=1614.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 34977,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1733.22 CPU=0:00:08.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_cirLAy/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1733.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 34977,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1701.21 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1701.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    9.7 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 34977,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1750.77 CPU=0:00:07.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_cirLAy/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1750.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 34977,  8.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1718.76 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1718.8M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.mmmcUxdl3G/modes/CON/CON.sdc' ...
Current (total cpu=1:21:09, real=1:21:27, peak res=1141.7M, current mem=1583.0M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=938.5M, current mem=1592.7M)
Current (total cpu=1:21:09, real=1:21:27, peak res=1141.7M, current mem=1592.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=47733 and nets=34977 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/core_28754_IYBbqg.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1615.4M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1688.0M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1688.0M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1688.0M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1688.0M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1688.0M)
Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1688.0M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1692.0M)
Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1692.0M)
Extracted 90.0004% (CPU Time= 0:00:03.5  MEM= 1692.0M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1692.0M)
Number of Extracted Resistors     : 638139
Number of Extracted Ground Cap.   : 627968
Number of Extracted Coupling Cap. : 1059580
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1680.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1679.988M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 34977,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1759.85 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_5sjICK/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:16.1  real=0:00:16.0  mem= 1759.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 34977,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1727.85 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1727.8M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    9.6 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 34977,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1759.85 CPU=0:00:06.9 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_28754_ieng6-ece-20.ucsd.edu_trhussain_gXjk6Q/.AAE_5sjICK/.AAE_28754/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1759.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 34977,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1727.85 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1727.8M) ***

*** Memory Usage v#1 (Current mem = 1802.852M, initial mem = 152.258M) ***
