{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@131:146@HdlStmProcess", "    dma_lastaddr_d <= dma_lastaddr;\n    dma_lastaddr_2d <= dma_lastaddr_d;\n  end\n\n  // generate dac read address\n  always @(posedge dac_clk) begin\n    if(dac_valid == 1'b1) begin\n      dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;\n    end\n    dac_data <= dac_data_s;\n  end\n\n\n  // memory instantiation\n\n  ad_mem #(\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@125:138", "  assign dma_wren = dma_valid & dma_xfer_req;\n\n  // read interface\n\n  // sync lastaddr to dac clock domain\n  always @(posedge dac_clk) begin\n    dma_lastaddr_d <= dma_lastaddr;\n    dma_lastaddr_2d <= dma_lastaddr_d;\n  end\n\n  // generate dac read address\n  always @(posedge dac_clk) begin\n    if(dac_valid == 1'b1) begin\n      dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;\n"]], "Diff Content": {"Delete": [[138, "      dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;\n"]], "Add": [[138, "      if (dma_lastaddr_2d == 'h0) begin\n"], [138, "        dac_raddr <= dac_raddr + 1;\n"], [138, "      end else begin\n"], [138, "        dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;\n"], [138, "      end\n"]]}}