Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Tue Jan  9 22:30:52 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design            : top_level
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.25 10-30-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.673        0.000                      0                 5535       -0.056      -12.715                    775                 5535        3.020        0.000                       0                  2724  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_125mhz  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz          4.673        0.000                      0                 5535       -0.056      -12.715                    775                 5535        3.020        0.000                       0                  2724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.673ns,  Total Violation        0.000ns
Hold  :          775  Failing Endpoints,  Worst Slack       -0.056ns,  Total Violation      -12.715ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 main/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.871ns (27.176%)  route 2.334ns (72.824%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk_125mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz_p_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      1.313     1.313 r  clk_125mhz_p_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     1.402    clk_125mhz_p_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.402 r  clk_125mhz_p_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     2.073    clk_125mhz_p_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     2.156 r  clk_125mhz_p_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.584     4.740    main/clk_125mhz_p_IBUF_BUFG
                         FDSE                                         r  main/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.115     4.855 r  main/FSM_sequential_state_reg[0]/Q
                         net (fo=248, unplaced)       0.343     5.198    main/graph/out[0]
                         LUT5 (Prop_LUT5_I2_O)        0.115     5.313 r  main/graph/ram_data_b[12]_i_622/O
                         net (fo=123, unplaced)       0.324     5.637    main/graph/ram_data_b[12]_i_622_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     5.677 r  main/graph/ram_data_b[12]_i_630/O
                         net (fo=59, unplaced)        0.307     5.984    main/graph/ram_data_b[12]_i_630_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.093     6.077 r  main/graph/ram_data_b[10]_i_385/O
                         net (fo=29, unplaced)        0.291     6.368    main/graph/ram_data_b[10]_i_385_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     6.408 r  main/graph/ram_data_b[8]_i_914/O
                         net (fo=1, unplaced)         0.000     6.408    main/graph/ram_data_b[8]_i_914_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     6.475 r  main/graph/ram_data_b_reg[8]_i_576/O
                         net (fo=1, unplaced)         0.271     6.746    main/graph/ram_data_b_reg[8]_i_576_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     6.839 r  main/graph/ram_data_b[8]_i_243/O
                         net (fo=1, unplaced)         0.253     7.092    main/graph/ram_data_b[8]_i_243_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.041     7.133 r  main/graph/ram_data_b[8]_i_80/O
                         net (fo=1, unplaced)         0.000     7.133    main/graph/ram_data_b[8]_i_80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     7.200 r  main/graph/ram_data_b_reg[8]_i_31/O
                         net (fo=1, unplaced)         0.271     7.471    main/graph/ram_data_b_reg[8]_i_31_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     7.564 r  main/graph/ram_data_b[8]_i_11/O
                         net (fo=1, unplaced)         0.234     7.798    main/graph/ram_data_b[8]_i_11_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     7.838 r  main/graph/ram_data_b[8]_i_3/O
                         net (fo=1, unplaced)         0.000     7.838    main/graph/ram_data_b[8]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     7.905 r  main/graph/ram_data_b_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.040     7.945    main/gmem/data_mem/first_pos_lookup_addr_reg[0][8]
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  clk_125mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz_p_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      1.131     9.131 r  clk_125mhz_p_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     9.181    clk_125mhz_p_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.181 r  clk_125mhz_p_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     9.766    clk_125mhz_p_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.841 r  clk_125mhz_p_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.439    12.280    main/gmem/data_mem/clk_125mhz_p_IBUF_BUFG
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/C
                         clock pessimism              0.315    12.595    
                         clock uncertainty           -0.035    12.559    
                         FDRE (Setup_FDRE_C_D)        0.058    12.617    main/gmem/data_mem/ram_data_b_reg[8]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  4.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 main/graph/mem_valid_out2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main/gmem/ctb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.064ns (44.159%)  route 0.081ns (55.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk_125mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz_p_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      1.131     1.131 r  clk_125mhz_p_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     1.158    clk_125mhz_p_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.158 r  clk_125mhz_p_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     1.483    clk_125mhz_p_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     1.510 r  clk_125mhz_p_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      1.114     2.624    main/graph/clk_125mhz_p_IBUF_BUFG
                         FDRE                                         r  main/graph/mem_valid_out2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     2.673 r  main/graph/mem_valid_out2_reg/Q
                         net (fo=2, unplaced)         0.069     2.741    main/graph/mem_valid_out2
                         LUT5 (Prop_LUT5_I4_O)        0.015     2.756 r  main/graph/ctb_i_1/O
                         net (fo=1, unplaced)         0.012     2.768    main/gmem/first_pos_lookup_addr_valid_reg_0
                         FDRE                                         r  main/gmem/ctb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk_125mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz_p_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      1.313     1.313 r  clk_125mhz_p_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     1.360    clk_125mhz_p_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.360 r  clk_125mhz_p_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     1.736    clk_125mhz_p_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.767 r  clk_125mhz_p_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      1.259     3.026    main/gmem/clk_125mhz_p_IBUF_BUFG
                         FDRE                                         r  main/gmem/ctb_reg/C
                         clock pessimism             -0.257     2.769    
                         FDRE (Hold_FDRE_C_D)         0.056     2.825    main/gmem/ctb_reg
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                 -0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039                main/gmem/ptr_mem/BRAM_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020                main/gmem/ptr_mem/BRAM_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020                main/gmem/ptr_mem/BRAM_reg_bram_0/CLKARDCLK



