--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MainModule.twx MainModule.ncd -o MainModule.twr
MainModule.pcf -ucf MainModule.ucf

Design file:              MainModule.ncd
Physical constraint file: MainModule.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
resetGral   |   10.377(R)|      SLOW  |   -1.320(R)|      FAST  |dcmOut            |   0.000|
            |    8.407(F)|      SLOW  |   -1.935(F)|      FAST  |dcmOut            |   0.000|
            |    8.250(R)|      SLOW  |   -4.063(R)|      FAST  |dcmOut70          |   0.000|
uartRxPin   |    5.532(R)|      SLOW  |   -2.674(R)|      FAST  |dcmOut70          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
sendCounter<0>|         8.133(R)|      SLOW  |         4.883(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<1>|         8.471(R)|      SLOW  |         5.083(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<2>|         7.983(R)|      SLOW  |         4.750(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<3>|         7.919(R)|      SLOW  |         4.696(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<4>|         7.845(R)|      SLOW  |         4.586(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<5>|         7.197(R)|      SLOW  |         4.185(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<6>|         7.078(R)|      SLOW  |         4.143(R)|      FAST  |dcmOut70          |   0.000|
sendCounter<7>|         7.260(R)|      SLOW  |         4.210(R)|      FAST  |dcmOut70          |   0.000|
uartTxPin     |         6.838(R)|      SLOW  |         4.000(R)|      FAST  |dcmOut70          |   0.000|
waitingForReg |        12.670(R)|      SLOW  |         4.136(R)|      FAST  |dcmOut70          |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.892|    7.067|    7.955|   15.000|
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 27 18:19:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



