#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 15 16:01:33 2024
# Process ID: 30328
# Current directory: C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1\vivado.jou
# Running On: DESKTOP-FKIQQDJ, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 448.336 ; gain = 162.410
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/ip/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu5eg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu5eg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_LSTM_Top_0_5/design_1_LSTM_Top_0_5.dcp' for cell 'design_1_i/LSTM_Top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.664 ; gain = 3.391
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.570 ; gain = 35.371
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2130.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 485 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 224 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 74 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2130.613 ; gain = 1598.715
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.613 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1107bac85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.613 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 25 pins
INFO: [Opt 31-138] Pushed 60 inverter(s) to 1267 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fa2020e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2460.070 ; gain = 8.918
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 489 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6fb767bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2460.070 ; gain = 8.918
INFO: [Opt 31-389] Phase Constant propagation created 56 cells and removed 246 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6102840

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.070 ; gain = 8.918
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 451 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: f6102840

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2460.070 ; gain = 8.918
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6c2e07c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.070 ; gain = 8.918
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 127d0d0a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.070 ; gain = 8.918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             489  |                                             40  |
|  Constant propagation         |              56  |             246  |                                             40  |
|  Sweep                        |               0  |             451  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2460.070 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 152f0f4fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2460.070 ; gain = 8.918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 131 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 4 Total Ports: 262
Ending PowerOpt Patch Enables Task | Checksum: 1637c49b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.258 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1637c49b8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3347.258 ; gain = 887.188

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1637c49b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3347.258 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3347.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bb41691e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3347.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3347.258 ; gain = 1216.645
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3347.258 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3347.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 924ed14d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3347.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3347.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 439de864

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f99047e6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f99047e6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 3917.859 ; gain = 570.602
Phase 1 Placer Initialization | Checksum: f99047e6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 5e4ef133

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 8be78fd2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 63d521ac

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 63d521ac

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 126d4c62d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1606d610f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1606d610f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3917.859 ; gain = 570.602
Phase 2.1.1 Partition Driven Placement | Checksum: 1606d610f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3917.859 ; gain = 570.602
Phase 2.1 Floorplanning | Checksum: deb2c531

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: deb2c531

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: deb2c531

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 3917.859 ; gain = 570.602

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: a1c3632e

Time (s): cpu = 00:02:25 ; elapsed = 00:01:40 . Memory (MB): peak = 4055.711 ; gain = 708.453

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1072 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 448 nets or LUTs. Breaked 0 LUT, combined 448 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 4 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 8 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 8 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 4067.969 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4067.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            448  |                   448  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            448  |                   451  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: aa2a4972

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 4067.969 ; gain = 720.711
Phase 2.4 Global Placement Core | Checksum: 183b08679

Time (s): cpu = 00:02:46 ; elapsed = 00:01:53 . Memory (MB): peak = 4067.969 ; gain = 720.711
Phase 2 Global Placement | Checksum: 183b08679

Time (s): cpu = 00:02:47 ; elapsed = 00:01:54 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13adc2d4a

Time (s): cpu = 00:03:03 ; elapsed = 00:02:02 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11bfa84c7

Time (s): cpu = 00:03:06 ; elapsed = 00:02:05 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1a4e7c163

Time (s): cpu = 00:03:36 ; elapsed = 00:02:20 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 15f001c5b

Time (s): cpu = 00:03:50 ; elapsed = 00:02:28 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 18c8143b9

Time (s): cpu = 00:03:51 ; elapsed = 00:02:29 . Memory (MB): peak = 4067.969 ; gain = 720.711
Phase 3.3.3 Slice Area Swap | Checksum: 18c8143b9

Time (s): cpu = 00:03:52 ; elapsed = 00:02:29 . Memory (MB): peak = 4067.969 ; gain = 720.711
Phase 3.3 Small Shape DP | Checksum: f7f32452

Time (s): cpu = 00:04:25 ; elapsed = 00:02:46 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1bf0fe1c3

Time (s): cpu = 00:04:26 ; elapsed = 00:02:47 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1007bf781

Time (s): cpu = 00:04:26 ; elapsed = 00:02:47 . Memory (MB): peak = 4067.969 ; gain = 720.711
Phase 3 Detail Placement | Checksum: 1007bf781

Time (s): cpu = 00:04:26 ; elapsed = 00:02:47 . Memory (MB): peak = 4067.969 ; gain = 720.711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2417fba9c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.263 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24a1c695c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.715 . Memory (MB): peak = 4120.258 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24a1c695c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.995 . Memory (MB): peak = 4120.258 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2417fba9c

Time (s): cpu = 00:05:00 ; elapsed = 00:03:10 . Memory (MB): peak = 4120.258 ; gain = 773.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.263. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e69dce6c

Time (s): cpu = 00:05:00 ; elapsed = 00:03:10 . Memory (MB): peak = 4120.258 ; gain = 773.000

Time (s): cpu = 00:05:00 ; elapsed = 00:03:10 . Memory (MB): peak = 4120.258 ; gain = 773.000
Phase 4.1 Post Commit Optimization | Checksum: 1e69dce6c

Time (s): cpu = 00:05:01 ; elapsed = 00:03:10 . Memory (MB): peak = 4120.258 ; gain = 773.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4135.762 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26a9d12fe

Time (s): cpu = 00:05:18 ; elapsed = 00:03:21 . Memory (MB): peak = 4135.762 ; gain = 788.504

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26a9d12fe

Time (s): cpu = 00:05:18 ; elapsed = 00:03:21 . Memory (MB): peak = 4135.762 ; gain = 788.504
Phase 4.3 Placer Reporting | Checksum: 26a9d12fe

Time (s): cpu = 00:05:19 ; elapsed = 00:03:21 . Memory (MB): peak = 4135.762 ; gain = 788.504

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4135.762 ; gain = 0.000

Time (s): cpu = 00:05:19 ; elapsed = 00:03:21 . Memory (MB): peak = 4135.762 ; gain = 788.504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19e732a1f

Time (s): cpu = 00:05:19 ; elapsed = 00:03:21 . Memory (MB): peak = 4135.762 ; gain = 788.504
Ending Placer Task | Checksum: 12d0279a1

Time (s): cpu = 00:05:19 ; elapsed = 00:03:22 . Memory (MB): peak = 4135.762 ; gain = 788.504
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:25 ; elapsed = 00:03:25 . Memory (MB): peak = 4135.762 ; gain = 788.504
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 4135.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4135.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4135.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4135.762 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.762 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4135.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4157.727 ; gain = 21.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4157.727 ; gain = 21.965
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 78e195b2 ConstDB: 0 ShapeSum: 30219f5d RouteDB: 83ff4492
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4157.871 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8c3dc767 | NumContArr: 1537564f | Constraints: 4a185c97 | Timing: 0
Phase 1 Build RT Design | Checksum: eb8d7a4d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4162.578 ; gain = 4.707

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: eb8d7a4d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4162.578 ; gain = 4.707

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: eb8d7a4d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4162.578 ; gain = 4.707

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 155a64b80

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4167.883 ; gain = 10.012

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 31601435e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4167.883 ; gain = 10.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.426  | TNS=0.000  | WHS=-0.047 | THS=-10.737|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16634
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14137
  Number of Partially Routed Nets     = 2497
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 237e1c960

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 4176.973 ; gain = 19.102

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 237e1c960

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 4176.973 ; gain = 19.102
Phase 3 Initial Routing | Checksum: e38af34c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3735
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.165  | TNS=0.000  | WHS=-0.026 | THS=-0.194 |

Phase 4.1 Global Iteration 0 | Checksum: 2521ef413

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 240b8eb37

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4188.762 ; gain = 30.891
Phase 4 Rip-up And Reroute | Checksum: 240b8eb37

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12a92593a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 4188.762 ; gain = 30.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.165  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1f96f5f2a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4188.762 ; gain = 30.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.165  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1f96f5f2a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f96f5f2a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4188.762 ; gain = 30.891
Phase 5 Delay and Skew Optimization | Checksum: 1f96f5f2a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad56ff62

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4188.762 ; gain = 30.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.165  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1560eac74

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4188.762 ; gain = 30.891
Phase 6 Post Hold Fix | Checksum: 1560eac74

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.09715 %
  Global Horizontal Routing Utilization  = 2.13006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1894e161e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1894e161e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1894e161e

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1894e161e

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 4188.762 ; gain = 30.891

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.165  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1894e161e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 4188.762 ; gain = 30.891
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 43716ec4

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 4188.762 ; gain = 30.891

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 4188.762 ; gain = 30.891

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:06 . Memory (MB): peak = 4188.762 ; gain = 31.035
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4188.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4188.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4188.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4189.195 ; gain = 0.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/ljh/Desktop/mnist_lstm/mnist_lstm/mnist_lstm.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4189.195 ; gain = 0.434
INFO: [Common 17-206] Exiting Vivado at Wed May 15 16:09:05 2024...
