potkonjak
voltage
consumption
scc
unfolding
srivastava
prf
programmable
rabaey
unfolded
sccs
pn
processors
dsp
power
maximally
transformations
soi
minimization
throughput
sub
merging
chandrakasan
temperature
filter
1996
cmos
annealing
nonlinear
1992
compilation
ultra
messerschmitt
sri96
apcm
supply
audio
modem
dd
additions
1994
tiwari
vnew
init
technologies
synthesis
processor
retiming
1v
vstol
sheliga
insulator
ge
multiplications
chemical
dist
capacitance
1995
conquer
dac
platforms
merged
parhi
behavioral
minimizing
life
controller
peephole
portable
parallelism
heuristic
computations
sdf
silicon
delays
isolation
04
58
1991
clock
voltages
iir
pipeline
micheli
cdfg
architectural
iir6
iir12
adcs
kareh
iir10
wdf5
hsdf
06v
759p
ipposhi
iir5
inputs
76
wireless
targeted
script
asic
ellip
simulated
fig
switching
ops
outputs
synchronous
optimization
sha
65
ineffective
dataflow
threshold
motivational
lee
03
innovation
lowered
frozen
trade
circuits
adc
saxe
steam
receiver
opt
45
parts
enabling
switched
54
88
microcontroller
intensive
latency
leiserson
samples
optimizes
ordering
singh
designs
subsection
85
benini
regularity
96
pseudo
arcs
schedule
92
75
greedy
hardware
outperforms
digital
scaled
71
dey
optimized
equilibrium
leakage
dense
optimize
market
flow
02
circuit
comprehensive
compiler
feedback
nec
offs
metrics
converter
mix
unfold
technology
1972
numerous
disabling
subexpression
43
products
gain
1987
isolating
loops
ullman
activity
explanatory
probabilistic
giovanni
1993
beneficial
divide
vn
rp
sub part
sub parts
power consumption
of operations
linear computations
3 0
and potkonjak
potkonjak 1996
srivastava and
maximally fast
0 7
low power
and rabaey
times unfolded
programmable processors
5 0
ultra low
processor implementation
supply voltage
1 3
0 3
linear sub
nonlinear operations
rabaey 1992
pn product
of srivastava
minimization of
7 2
of transformations
potkonjak and
fast procedure
power minimization
programmable processor
of processors
chandrakasan et
voltage v
multiple programmable
n prf
prf n
unfolded system
single programmable
audio filter
filter 1
minimizing power
unfolding factor
group j
filter 2
n a
operations for
i times
simulated annealing
et al
initial voltage
space equations
pipeline delays
part merging
life examples
single processor
power reduction
0 1
v dd
the maximally
al 1995
the supply
4 02
the temperature
threshold voltage
voltage for
real life
and messerschmitt
vnew prf
linear computation
ge controller
optimal unfolding
effective switched
merged sub
feedback loops
consumption on
voltage is
the power
on single
the sub
for minimization
the isolation
cost effective
2 65
v init
sccs are
and ultra
a computation
power analysis
and power
for sub
al 1994
of compilation
power optimization
pn t
input sample
merging of
k processors
an scc
switched capacitance
per input
v t
for single
form formula
al 1992
3 3
65 3
the scc
1 1
data flow
of multiplications
61 2
parts which
every output
prf power
power technology
silicon on
apcm receiver
using pipeline
state group
general dsp
or performs
on insulator
arbitrarily fast
peephole optimization
from srivastava
scc p
threshold pn
trivial sccs
capacitance increases
pn products
programmable platforms
operations outside
scaled voltage
sha 1994
unfolded sub
isolation step
sheliga and
54 1
power efficient
of linear
multiple processors
in power
our technique
compilation techniques
for power
factor of
and additions
power estimation
4 45
dense linear
all arcs
04 1
70 1
of portable
closed form
operations is
each sub
j depends
operations being
any adjacent
outperforms or
using retiming
technical innovation
output group
consider merging
possible merging
ratio analysis
part is
reduction factor
30 1
of delays
consumption by
for ordering
45 1
the minimization
and chemical
annealing based
additions in
dd and
tiwari et
and sha
singh et
dist and
and conquer
the number
for minimizing
compilation and
output and
divide and
the approach
voltage can
also outperforms
a maximally
data memory
and states
24 1
a sub
number of operations
3 3 0
srivastava and potkonjak
and potkonjak 1996
3 0 7
0 7 2
1 3 0
3 0 3
5 0 1
0 1 1
1 1 3
of operations for
ultra low power
minimization of the
the number of
0 3 1
and rabaey 1992
i times unfolded
maximally fast procedure
linear sub parts
potkonjak and rabaey
of srivastava and
0 3 0
the power consumption
chandrakasan et al
minimizing power consumption
times unfolded system
sub part is
prf n prf
a sub part
for minimization of
number of processors
of the number
real life examples
the initial voltage
output and state
the sub parts
single processor implementation
sub part merging
the sub part
single programmable processor
each sub part
for sub part
state space equations
the maximally fast
power consumption on
the supply voltage
et al 1995
ordering of transformations
multiple programmable processors
per input sample
technique of srivastava
after the isolation
group j depends
of linear computations
for linear computations
for i times
and ultra low
effective switched capacitance
sub part of
n prf n
every output and
inputs and states
in linear computations
of the approach
et al 1994
the feedback loops
voltage v t
for single processor
threshold voltage v
operations per input
number of delays
et al 1992
of operations is
n a n
closed form formula
of operations by
the minimization of
a n a
in power consumption
power consumption by
of operations in
operations being executed
outperforms or performs
audio filter 2
sub parts which
power reduction factor
the merged sub
sccs are merged
space equations in
and sha 1994
operations for general
sub parts to
additions in linear
and additions in
dist and chemical
and arbitrarily fast
the linear sub
threshold pn product
operations is n
on single programmable
state group j
switched capacitance increases
consumption on single
arbitrarily fast implementation
but also outperforms
approach for minimization
audio filter 1
implementation of linear
from srivastava and
sub parts and
or performs at
for general dsp
of operations being
power efficient solutions
merged sub part
supply voltage can
part is linear
silicon on insulator
for ordering of
data memory requirement
the real life
using k processors
of operations since
linear computation with
low power technology
prf power reduction
the scaled voltage
the isolation step
1 4 02
v dd and
of nonlinear operations
mix of operations
output group j
sheliga and sha
of sub parts
j depends on
provided in figure
form formula for
consider merging of
technique for minimizing
global flow of
divide and conquer
by a factor
tiwari et al
the mix of
of multiplications and
the next states
simulated annealing based
of transformations in
singh et al
power analysis of
n a 2
equations in figure
all the real
power consumption for
has reduced the
a factor of
synchronous data flow
a few processors
number of multiplications
minimizing the number
of linear systems
the closed form
fast implementation of
transformations have been
performs at least
power consumption is
1 5 0
that the power
low power design
the initial number
0 7 1
of operations per
least as well
1 10 1
for the minimization
initial number of
reduced the number
power consumption of
the approach is
metrics such as
minimize the number
the benchmark examples
voltage for single
take one clock
code is provided
between 0 06v
set of compilation
power cost trade
ipposhi et al
of operations outside
programmable processor for
audio 5 0
25 4 15
significantly wider set
vnew prf n
the equilibrium criterion
that output group
00 2 69
