C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 32768 work.meio_subtrador_behav_tf(fast) -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 2-ac675dfda9e9-681bfb6e-157-ef8 +__design_bin_path+D:/RTL_FPGA/VERILOG/aula22_subtrator/sim_meio_subtrador +__betafsm