
AVRASM ver. 2.2.7  C:\Users\Martin\Documents\GitHub\snake-assembly\Snake\main.asm Tue May 28 22:27:42 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
                                 
                                 //[En lista med registerdefinitioner]
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .DEF rTemp         = r16
                                 .DEF rStickDirection    = r23
                                 .DEF rZero         = r17
                                 .DEF rTemp2        = r19
                                 .DEF rTemp4        = r20
                                 .DEF rTemp3        = r21
                                 .DEF rInter		   = r22
                                 .DEF rTempBit      = r18
                                 .DEF rADMUXx	   = r24
                                 .DEF rADMUXy	   = r14
                                 .DEF rStickInp	   = r15
                                 .DEF rCount        = r25
                                 
                                 //[En lista med konstanter]
                                 .EQU NUM_COLUMNS   = 8
                                 .EQU MAX_LENGTH    = 63 //ursprungligen 25
                                 //[Datasegmentet]
                                 .DSEG
000100                           matrix:   .BYTE 8
000108                           apple:    .BYTE 1
000109                           snake:    .BYTE MAX_LENGTH+1
000149                           snakeLengthIndex: .BYTE 1
00014a                           updateCounter: .BYTE 1
00014b                           Bout:	  .BYTE 1
00014c                           Cout:      .BYTE 1
00014d                           Dout:	  .BYTE 1
00014e                           currentMovment: .BYTE 1
00014f                           isGrowing:      .BYTE 1
                                 
                                 //[Kodsegmentet]
                                 .CSEG
                                 // Interrupt vector table
                                 .ORG 0x0000
000000 940c 0034                      jmp init // Reset vector
                                 //... fler interrupts
                                 .ORG 0x0020
000020 940c 0236                 	 jmp interup
000022 0000                      	 nop
                                 .ORG INT_VECTORS_SIZE
                                 init:
                                 
                                 	 //Stt vrden p rADMUXx & rADMUXy
000034 e604                      	 ldi rTemp, 0b01100100
000035 2f80                      	 mov rADMUXx, rTemp
000036 e605                      	 ldi rTemp, 0b01100101
000037 2ee0                      	 mov rADMUXy, rTemp	
                                      // Stt stackpekaren till hgsta minnesadressen
000038 e008                           ldi rTemp, HIGH(RAMEND)
000039 bf0e                           out SPH, rTemp
00003a ef0f                           ldi rTemp, LOW(RAMEND)
00003b bf0d                           out SPL, rTemp
                                 	 //stt interupt biten till 0
00003c e060                      	 ldi rInter, 0b00000000
                                 	 //configuration till timer enheten
00003d e003                      	 ldi rTemp, 0b011
00003e bd05                      	 out TCCR0B, rTemp
00003f e001                      	 ldi rTemp, 0b001
000040 9300 006e                 	 sts TIMSK0, rTemp
000042 9478                      	 sei
                                 	 //configuration till led enheten
000043 e00f                      	 ldi rTemp, 0b00001111
000044 b907                      	 out DDRC, rTemp
000045 ef0f                      	 ldi rTemp, 0b11111111
000046 b90a                      	 out DDRD, rTemp
000047 b904                      	 out DDRB, rTemp
000048 e010                      	 ldi rZero, 0
000049 e070                      	 ldi rStickDirection, 0
                                 	 //tilldela minne till matrixen
00004a e0b1                      	 ldi XH, HIGH(matrix)
00004b e0a0                      	 ldi XL, LOW(matrix)
00004c d017                      	 rcall clearMatrix
                                 	 //creates the snake
00004d d21c                      	 rcall snakeSet
                                 	 //sets the joystick direction 2
00004e e072                      	 ldi rStickDirection,2
                                 	 //Spawn Apple
00004f d31c                      	 rcall spawnApple
                                 
                                 	 //main progam loop
                                 	 loop:
                                 	 //rcall snakeCollision
000050 d1fc                      	 rcall stickXInput
000051 d1e6                      	 rcall stickYInput
000052 d2ce                      	 rcall paintInit
000053 d242                      	 rcall snakeUpdateCheck
                                 	 
                                 	 
                                 	 
                                 	 //sts matrix, rStickDirection
000054 d033                      	 rcall outputMatrix
                                 	
000055 940c 0050                 	 jmp loop
                                 	 //wait for interupt
                                 	 wait:
000057 3060                      	 cpi rInter, 0
000058 f3f1                      	 breq wait
000059 9508                      	 ret
                                 	 //turn off all the leds
                                 	 dim:
00005a b918                      	 out PortC, rZero
00005b b91b                      	 out PortD, rZero
00005c b915                      	 out PortB, rZero
00005d 9508                      	 ret
                                 	 //reset the matrix pointer
                                 	 resetMatPoint:
00005e e0b1                      	 ldi XH, HIGH(matrix)
00005f e0a0                      	 ldi XL, LOW(matrix)
000060 9508                      	 ret
                                 
                                 	 //reset the snake pointer
                                 	 resetSnakePoint:
000061 e0d1                      	 ldi YH, HIGH(snake)
000062 e0c9                      	 ldi YL, LOW(snake)
000063 9508                      	 ret
                                 	  clearMatrix:
                                 	 //lgg in vrden i matrixen
000064 e000                      	 ldi rTemp, 0b00000000
000065 9300 0100                 	 sts matrix, rTemp
000067 9300 0101                 	 sts matrix+1, rTemp
000069 9300 0102                 	 sts matrix+2, rTemp
00006b 9300 0103                 	 sts matrix+3, rTemp
00006d 9300 0104                 	 sts matrix+4, rTemp
00006f 9300 0105                 	 sts matrix+5, rTemp
000071 9300 0106                 	 sts matrix+6, rTemp
000073 9300 0107                 	 sts matrix+7, rTemp
000075 9508                      	 ret
                                 	 fillMatrix:
                                 	 //lgg in vrden i matrixen
000076 ef0f                      	 ldi rTemp, 0b11111111
000077 9300 0100                 	 sts matrix, rTemp
000079 9300 0101                 	 sts matrix+1, rTemp
00007b 9300 0102                 	 sts matrix+2, rTemp
00007d 9300 0103                 	 sts matrix+3, rTemp
00007f 9300 0104                 	 sts matrix+4, rTemp
000081 9300 0105                 	 sts matrix+5, rTemp
000083 9300 0106                 	 sts matrix+6, rTemp
000085 9300 0107                 	 sts matrix+7, rTemp
000087 9508                      	 ret
                                 	 //output the matrix to the led display
                                 	 outputMatrix:
                                 	 //1
000088 910d                      	 ld rTemp, X+
000089 e031                      	 ldi rTemp2, 0b1
00008a 9330 014c                 	 sts Cout, rTemp2
                                 	 
00008c e030                      	 ldi rTemp2, 0
00008d 9330 014b                 	 sts Bout, rTemp2
00008f 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
000091 fb07                      	 bst rTemp, 7
000092 f936                      	 bld rTemp2, 6
000093 9330 014d                 	 sts Dout, rTemp2
                                 	 
000095 fb06                      	 bst rTemp, 6
000096 f937                      	 bld rTemp2, 7
000097 9330 014d                 	 sts Dout, rTemp2
                                 	 
000099 fb05                      	 bst rTemp, 5
00009a f930                      	 bld rTemp2, 0
00009b 9330 014b                 	 sts Bout, rTemp2
                                 	 
00009d fb04                      	 bst rTemp, 4
00009e f931                      	 bld rTemp2, 1
00009f 9330 014b                 	 sts Bout, rTemp2
                                 
0000a1 fb03                      	 bst rTemp, 3
0000a2 f932                      	 bld rTemp2, 2
0000a3 9330 014b                 	 sts Bout, rTemp2
                                 
0000a5 fb02                      	 bst rTemp, 2
0000a6 f933                      	 bld rTemp2, 3
0000a7 9330 014b                 	 sts Bout, rTemp2
                                 
0000a9 fb01                      	 bst rTemp, 1
0000aa f934                      	 bld rTemp2, 4
0000ab 9330 014b                 	 sts Bout, rTemp2
                                 
0000ad fb00                      	 bst rTemp, 0
0000ae f935                      	 bld rTemp2, 5
0000af 9330 014b                 	 sts Bout, rTemp2
                                 
0000b1 9130 014d                 	 lds rTemp2, Dout
0000b3 b93b                      	 out PortD, rTemp2
                                 
0000b4 9130 014b                 	 lds rTemp2, Bout
0000b6 b935                      	 out PortB, rTemp2
                                 
0000b7 9130 014c                 	 lds rTemp2, Cout
0000b9 b938                      	 out PortC, rTemp2
                                 	 
0000ba df9c                      	 rcall wait 
0000bb df9e                      	 rcall dim
                                 	 
0000bc e060                      	 ldi rInter, 0
                                 
                                 	 //2
0000bd 910d                      	 ld rTemp, X+
0000be e032                      	 ldi rTemp2, 0b10
0000bf 9330 014c                 	 sts Cout, rTemp2
                                 	 
0000c1 e030                      	 ldi rTemp2, 0
0000c2 9330 014b                 	 sts Bout, rTemp2
0000c4 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0000c6 fb07                      	 bst rTemp, 7
0000c7 f936                      	 bld rTemp2, 6
0000c8 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000ca fb06                      	 bst rTemp, 6
0000cb f937                      	 bld rTemp2, 7
0000cc 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000ce fb05                      	 bst rTemp, 5
0000cf f930                      	 bld rTemp2, 0
0000d0 9330 014b                 	 sts Bout, rTemp2
                                 	 
0000d2 fb04                      	 bst rTemp, 4
0000d3 f931                      	 bld rTemp2, 1
0000d4 9330 014b                 	 sts Bout, rTemp2
                                 
0000d6 fb03                      	 bst rTemp, 3
0000d7 f932                      	 bld rTemp2, 2
0000d8 9330 014b                 	 sts Bout, rTemp2
                                 
0000da fb02                      	 bst rTemp, 2
0000db f933                      	 bld rTemp2, 3
0000dc 9330 014b                 	 sts Bout, rTemp2
                                 
0000de fb01                      	 bst rTemp, 1
0000df f934                      	 bld rTemp2, 4
0000e0 9330 014b                 	 sts Bout, rTemp2
                                 
0000e2 fb00                      	 bst rTemp, 0
0000e3 f935                      	 bld rTemp2, 5
0000e4 9330 014b                 	 sts Bout, rTemp2
                                 
0000e6 9130 014d                 	 lds rTemp2, Dout
0000e8 b93b                      	 out PortD, rTemp2
                                 
0000e9 9130 014b                 	 lds rTemp2, Bout
0000eb b935                      	 out PortB, rTemp2
                                 
0000ec 9130 014c                 	 lds rTemp2, Cout
0000ee b938                      	 out PortC, rTemp2
                                 	 
0000ef df67                      	 rcall wait 
0000f0 df69                      	 rcall dim
                                 	 
0000f1 e060                      	 ldi rInter, 0
                                 	 
                                 	 //3
0000f2 910d                      	 ld rTemp, X+
0000f3 e034                      	 ldi rTemp2, 0b100
0000f4 9330 014c                 	 sts Cout, rTemp2
                                 	 
0000f6 e030                      	 ldi rTemp2, 0
0000f7 9330 014b                 	 sts Bout, rTemp2
0000f9 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0000fb fb07                      	 bst rTemp, 7
0000fc f936                      	 bld rTemp2, 6
0000fd 9330 014d                 	 sts Dout, rTemp2
                                 	 
0000ff fb06                      	 bst rTemp, 6
000100 f937                      	 bld rTemp2, 7
000101 9330 014d                 	 sts Dout, rTemp2
                                 	 
000103 fb05                      	 bst rTemp, 5
000104 f930                      	 bld rTemp2, 0
000105 9330 014b                 	 sts Bout, rTemp2
                                 	 
000107 fb04                      	 bst rTemp, 4
000108 f931                      	 bld rTemp2, 1
000109 9330 014b                 	 sts Bout, rTemp2
                                 
00010b fb03                      	 bst rTemp, 3
00010c f932                      	 bld rTemp2, 2
00010d 9330 014b                 	 sts Bout, rTemp2
                                 
00010f fb02                      	 bst rTemp, 2
000110 f933                      	 bld rTemp2, 3
000111 9330 014b                 	 sts Bout, rTemp2
                                 
000113 fb01                      	 bst rTemp, 1
000114 f934                      	 bld rTemp2, 4
000115 9330 014b                 	 sts Bout, rTemp2
                                 
000117 fb00                      	 bst rTemp, 0
000118 f935                      	 bld rTemp2, 5
000119 9330 014b                 	 sts Bout, rTemp2
                                 
00011b 9130 014d                 	 lds rTemp2, Dout
00011d b93b                      	 out PortD, rTemp2
                                 
00011e 9130 014b                 	 lds rTemp2, Bout
000120 b935                      	 out PortB, rTemp2
                                 
000121 9130 014c                 	 lds rTemp2, Cout
000123 b938                      	 out PortC, rTemp2
                                 	 
000124 df32                      	 rcall wait 
000125 df34                      	 rcall dim
                                 	 
000126 e060                      	 ldi rInter, 0
                                 	 //4
000127 910d                      	 ld rTemp, X+
000128 e038                      	 ldi rTemp2, 0b0001000
000129 9330 014c                 	 sts Cout, rTemp2
                                 	 
00012b e030                      	 ldi rTemp2, 0
00012c 9330 014b                 	 sts Bout, rTemp2
00012e 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
000130 fb07                      	 bst rTemp, 7
000131 f936                      	 bld rTemp2, 6
000132 9330 014d                 	 sts Dout, rTemp2
                                 	 
000134 fb06                      	 bst rTemp, 6
000135 f937                      	 bld rTemp2, 7
000136 9330 014d                 	 sts Dout, rTemp2
                                 	 
000138 fb05                      	 bst rTemp, 5
000139 f930                      	 bld rTemp2, 0
00013a 9330 014b                 	 sts Bout, rTemp2
                                 	 
00013c fb04                      	 bst rTemp, 4
00013d f931                      	 bld rTemp2, 1
00013e 9330 014b                 	 sts Bout, rTemp2
                                 
000140 fb03                      	 bst rTemp, 3
000141 f932                      	 bld rTemp2, 2
000142 9330 014b                 	 sts Bout, rTemp2
                                 
000144 fb02                      	 bst rTemp, 2
000145 f933                      	 bld rTemp2, 3
000146 9330 014b                 	 sts Bout, rTemp2
                                 
000148 fb01                      	 bst rTemp, 1
000149 f934                      	 bld rTemp2, 4
00014a 9330 014b                 	 sts Bout, rTemp2
                                 
00014c fb00                      	 bst rTemp, 0
00014d f935                      	 bld rTemp2, 5
00014e 9330 014b                 	 sts Bout, rTemp2
                                 
000150 9130 014d                 	 lds rTemp2, Dout
000152 b93b                      	 out PortD, rTemp2
                                 
000153 9130 014b                 	 lds rTemp2, Bout
000155 b935                      	 out PortB, rTemp2
                                 
000156 9130 014c                 	 lds rTemp2, Cout
000158 b938                      	 out PortC, rTemp2
                                 	 
000159 defd                      	 rcall wait 
00015a deff                      	 rcall dim
                                 	 
00015b e060                      	 ldi rInter, 0
                                 	 //5
00015c 910d                      	 ld rTemp, X+
00015d e030                      	 ldi rTemp2, 0
00015e 9330 014c                 	 sts Cout, rTemp2
                                 	 
000160 e030                      	 ldi rTemp2, 0
000161 9330 014b                 	 sts Bout, rTemp2
000163 e034                      	 ldi rTemp2, 4
000164 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
000166 fb07                      	 bst rTemp, 7
000167 f936                      	 bld rTemp2, 6
000168 9330 014d                 	 sts Dout, rTemp2
                                 	 
00016a fb06                      	 bst rTemp, 6
00016b f937                      	 bld rTemp2, 7
00016c 9330 014d                 	 sts Dout, rTemp2
                                 	 
00016e fb05                      	 bst rTemp, 5
00016f f930                      	 bld rTemp2, 0
000170 9330 014b                 	 sts Bout, rTemp2
                                 	 
000172 fb04                      	 bst rTemp, 4
000173 f931                      	 bld rTemp2, 1
000174 9330 014b                 	 sts Bout, rTemp2
                                 
000176 fb03                      	 bst rTemp, 3
000177 f932                      	 bld rTemp2, 2
000178 9330 014b                 	 sts Bout, rTemp2
                                 
00017a fb02                      	 bst rTemp, 2
00017b f933                      	 bld rTemp2, 3
00017c 9330 014b                 	 sts Bout, rTemp2
                                 
00017e fb01                      	 bst rTemp, 1
00017f f934                      	 bld rTemp2, 4
000180 9330 014b                 	 sts Bout, rTemp2
                                 
000182 fb00                      	 bst rTemp, 0
000183 f935                      	 bld rTemp2, 5
000184 9330 014b                 	 sts Bout, rTemp2
                                 
000186 9130 014d                 	 lds rTemp2, Dout
000188 b93b                      	 out PortD, rTemp2
                                 
000189 9130 014b                 	 lds rTemp2, Bout
00018b b935                      	 out PortB, rTemp2
                                 
00018c 9130 014c                 	 lds rTemp2, Cout
00018e b938                      	 out PortC, rTemp2
                                 	 
00018f dec7                      	 rcall wait 
000190 dec9                      	 rcall dim
                                 	 
000191 e060                      	 ldi rInter, 0
                                 	 //6
000192 910d                      	 ld rTemp, X+
000193 e030                      	 ldi rTemp2, 0
000194 9330 014c                 	 sts Cout, rTemp2
                                 	 
000196 e030                      	 ldi rTemp2, 0
000197 9330 014b                 	 sts Bout, rTemp2
000199 e038                      	 ldi rTemp2, 8
00019a 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
00019c fb07                      	 bst rTemp, 7
00019d f936                      	 bld rTemp2, 6
00019e 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001a0 fb06                      	 bst rTemp, 6
0001a1 f937                      	 bld rTemp2, 7
0001a2 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001a4 fb05                      	 bst rTemp, 5
0001a5 f930                      	 bld rTemp2, 0
0001a6 9330 014b                 	 sts Bout, rTemp2
                                 	 
0001a8 fb04                      	 bst rTemp, 4
0001a9 f931                      	 bld rTemp2, 1
0001aa 9330 014b                 	 sts Bout, rTemp2
                                 
0001ac fb03                      	 bst rTemp, 3
0001ad f932                      	 bld rTemp2, 2
0001ae 9330 014b                 	 sts Bout, rTemp2
                                 
0001b0 fb02                      	 bst rTemp, 2
0001b1 f933                      	 bld rTemp2, 3
0001b2 9330 014b                 	 sts Bout, rTemp2
                                 
0001b4 fb01                      	 bst rTemp, 1
0001b5 f934                      	 bld rTemp2, 4
0001b6 9330 014b                 	 sts Bout, rTemp2
                                 
0001b8 fb00                      	 bst rTemp, 0
0001b9 f935                      	 bld rTemp2, 5
0001ba 9330 014b                 	 sts Bout, rTemp2
                                 
0001bc 9130 014d                 	 lds rTemp2, Dout
0001be b93b                      	 out PortD, rTemp2
                                 
0001bf 9130 014b                 	 lds rTemp2, Bout
0001c1 b935                      	 out PortB, rTemp2
                                 
0001c2 9130 014c                 	 lds rTemp2, Cout
0001c4 b938                      	 out PortC, rTemp2
                                 	 
0001c5 de91                      	 rcall wait 
0001c6 de93                      	 rcall dim
                                 	 
0001c7 e060                      	 ldi rInter, 0
                                 	 //7
0001c8 910d                      	 ld rTemp, X+
0001c9 e030                      	 ldi rTemp2, 0
0001ca 9330 014c                 	 sts Cout, rTemp2
                                 	 
0001cc e030                      	 ldi rTemp2, 0
0001cd 9330 014b                 	 sts Bout, rTemp2
0001cf e130                      	 ldi rTemp2, 16
0001d0 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
0001d2 fb07                      	 bst rTemp, 7
0001d3 f936                      	 bld rTemp2, 6
0001d4 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001d6 fb06                      	 bst rTemp, 6
0001d7 f937                      	 bld rTemp2, 7
0001d8 9330 014d                 	 sts Dout, rTemp2
                                 	 
0001da fb05                      	 bst rTemp, 5
0001db f930                      	 bld rTemp2, 0
0001dc 9330 014b                 	 sts Bout, rTemp2
                                 	 
0001de fb04                      	 bst rTemp, 4
0001df f931                      	 bld rTemp2, 1
0001e0 9330 014b                 	 sts Bout, rTemp2
                                 
0001e2 fb03                      	 bst rTemp, 3
0001e3 f932                      	 bld rTemp2, 2
0001e4 9330 014b                 	 sts Bout, rTemp2
                                 
0001e6 fb02                      	 bst rTemp, 2
0001e7 f933                      	 bld rTemp2, 3
0001e8 9330 014b                 	 sts Bout, rTemp2
                                 
0001ea fb01                      	 bst rTemp, 1
0001eb f934                      	 bld rTemp2, 4
0001ec 9330 014b                 	 sts Bout, rTemp2
                                 
0001ee fb00                      	 bst rTemp, 0
0001ef f935                      	 bld rTemp2, 5
0001f0 9330 014b                 	 sts Bout, rTemp2
                                 
0001f2 9130 014d                 	 lds rTemp2, Dout
0001f4 b93b                      	 out PortD, rTemp2
                                 
0001f5 9130 014b                 	 lds rTemp2, Bout
0001f7 b935                      	 out PortB, rTemp2
                                 
0001f8 9130 014c                 	 lds rTemp2, Cout
0001fa b938                      	 out PortC, rTemp2
                                 	 
0001fb de5b                      	 rcall wait 
0001fc de5d                      	 rcall dim
                                 	 
0001fd e060                      	 ldi rInter, 0
                                 	 //8
0001fe 910d                      	 ld rTemp, X+
0001ff e030                      	 ldi rTemp2, 0
000200 9330 014c                 	 sts Cout, rTemp2
                                 	 
000202 e030                      	 ldi rTemp2, 0
000203 9330 014b                 	 sts Bout, rTemp2
000205 e230                      	 ldi rTemp2, 32
000206 9330 014d                 	 sts Dout, rTemp2
                                 	 
                                 
000208 fb07                      	 bst rTemp, 7
000209 f936                      	 bld rTemp2, 6
00020a 9330 014d                 	 sts Dout, rTemp2
                                 	 
00020c fb06                      	 bst rTemp, 6
00020d f937                      	 bld rTemp2, 7
00020e 9330 014d                 	 sts Dout, rTemp2
                                 	 
000210 fb05                      	 bst rTemp, 5
000211 f930                      	 bld rTemp2, 0
000212 9330 014b                 	 sts Bout, rTemp2
                                 	 
000214 fb04                      	 bst rTemp, 4
000215 f931                      	 bld rTemp2, 1
000216 9330 014b                 	 sts Bout, rTemp2
                                 
000218 fb03                      	 bst rTemp, 3
000219 f932                      	 bld rTemp2, 2
00021a 9330 014b                 	 sts Bout, rTemp2
                                 
00021c fb02                      	 bst rTemp, 2
00021d f933                      	 bld rTemp2, 3
00021e 9330 014b                 	 sts Bout, rTemp2
                                 
000220 fb01                      	 bst rTemp, 1
000221 f934                      	 bld rTemp2, 4
000222 9330 014b                 	 sts Bout, rTemp2
                                 
000224 fb00                      	 bst rTemp, 0
000225 f935                      	 bld rTemp2, 5
000226 9330 014b                 	 sts Bout, rTemp2
                                 
000228 9130 014d                 	 lds rTemp2, Dout
00022a b93b                      	 out PortD, rTemp2
                                 
00022b 9130 014b                 	 lds rTemp2, Bout
00022d b935                      	 out PortB, rTemp2
                                 
00022e 9130 014c                 	 lds rTemp2, Cout
000230 b938                      	 out PortC, rTemp2
                                 	 
000231 de25                      	 rcall wait 
000232 de27                      	 rcall dim
                                 	 
000233 e060                      	 ldi rInter, 0
000234 de29                      	 rcall resetMatPoint
000235 9508                      	 ret
                                 	 
                                 	 
                                 	 //interup subrutinen
                                 	 interup:
000236 e061                      	 ldi rInter, 0b00000001
000237 9518                      	 reti
                                 
                                 	 stickYInput:
000238 9380 007c                 	 sts ADMUX, rADMUXx
00023a ec07                      	 ldi rTemp, 0b11000111
00023b 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 stickYLoop:
00023d 9100 007a                 	 lds rTemp, ADCSRA
00023f fd06                      	 sbrc rTemp, ADSC
000240 940c 0252                 	 jmp stickXLoop
000242 9100 0078                 	 lds rTemp, ADCL
000244 90f0 0079                 	 lds rStickInp, ADCH
000246 ec08                      	 ldi rTemp, 200
000247 16f0                      	 cp rStickInp, rTemp
000248 f4e8                      	 brsh YPos
000249 e302                      	 ldi rTemp, 50
00024a 16f0                      	 cp rStickInp, rTemp
00024b f0e0                      	 brlo YNeg 
00024c 9508                      	 ret
                                 
                                 
                                 	 
                                 	 stickXInput:
00024d 92e0 007c                 	 sts ADMUX, rADMUXy
00024f ec07                      	 ldi rTemp, 0b11000111
000250 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 stickXLoop:
000252 9100 007a                 	 lds rTemp, ADCSRA
000254 fd06                      	 sbrc rTemp, ADSC
000255 940c 023d                 	 jmp stickYLoop
000257 9100 0078                 	 lds rTemp, ADCL
000259 90f0 0079                 	 lds rStickInp, ADCH
                                 	 
00025b ec08                      	 ldi rTemp, 200
00025c 16f0                      	 cp rStickInp, rTemp
00025d f430                      	 brsh XNeg
00025e e302                      	 ldi rTemp, 50
00025f 16f0                      	 cp rStickInp, rTemp
000260 f008                      	 brlo XPos
                                 	  
000261 9508                      	 ret
                                 
                                 	 
                                 	 XPos:
000262 e072                      	 ldi rStickDirection , 2
000263 9508                      	 ret
                                 
                                 	 XNeg:
000264 e074                      	 ldi rStickDirection , 4
000265 9508                      	 ret
                                 
                                 	 YPos:
000266 e071                      	 ldi rStickDirection , 1
000267 9508                      	 ret
                                 
                                 	 YNeg:
000268 e073                      	 ldi rStickDirection , 3
000269 9508                      	 ret
                                 
                                 	 //Stter startvrden fr ormen
                                 	 snakeSet:
00026a e000                      	 ldi rTemp,0
00026b 9300 014f                 	 sts isGrowing,rTemp
00026d e002                      	 ldi rTemp, 2
00026e 9300 014e                 	 sts currentMovment, rTemp
000270 e002                      	 ldi rTemp, 2
000271 9300 0149                 	 sts snakeLengthIndex, rTemp
000273 dded                      	 rcall resetSnakePoint
000274 e102                      	 ldi rTemp, 0b00010010
000275 9309                      	 ST Y+, rTemp
000276 e202                      	 ldi rTemp,0b00100010
000277 9309                      	 st Y+, rTemp
000278 e302                      	 ldi rTemp,0b00110010
000279 9309                      	 st Y+, rTemp
00027a dde6                      	 rcall resetSnakePoint
00027b 9508                      	 ret
                                 
                                 	 return:
00027c 9508                      	 ret
                                 
                                 	 growSnake:
00027d e090                      	 ldi rCount,0
00027e 9390 014f                 	 sts isGrowing,rCount
000280 9100 0149                 	 lds rTemp, snakeLengthIndex
000282 5f0f                      	 subi rTemp,-1
000283 9300 0149                 	 sts snakeLengthIndex,rTemp
                                 
                                 	 walkthroughSnake:
000285 5f9f                      	 subi rCount,-1
000286 5fcf                      	 subi YL,-1
000287 1790                      	 cp rCount,rTemp
000288 f7e1                      	 brne walkthroughSnake
                                 
                                 	 reverseWalkthroughSnake:
000289 5091                      	 subi rCount,1
00028a 50c1                      	 subi YL,1
00028b 8108                      	 ld rTemp,Y
00028c 5fcf                      	 subi YL,-1
00028d 5f9f                      	 subi rCount,-1
00028e 8308                      	 st Y, rTemp
00028f 5091                      	 subi rCount,1
000290 50c1                      	 subi YL,1
000291 3090                      	 cpi rCount,0
000292 f7b1                      	 brne reverseWalkthroughSnake
000293 ddcd                      	 rcall resetSnakePoint
000294 940c 029f                 	 jmp snakeUpdate
                                 
                                 	 snakeUpdateCheck:
000296 9100 014a                 	 lds rTemp, updateCounter
000298 5f0f                      	 subi rTemp, -1
000299 9300 014a                 	 sts updateCounter, rTemp
00029b 9100 014a                 	 lds rTemp, updateCounter
00029d 3604                      	 cpi rTemp, 100
00029e f2e8                      	 brlo return
                                 	 snakeUpdate:
00029f 9100 014f                 	 lds rTemp,isGrowing
0002a1 3000                      	 cpi rTemp,0
0002a2 f6d1                      	 brne growSnake 	
0002a3 e000                      	 ldi rTemp, 0
0002a4 9300 014a                 	 sts updateCounter, rTemp
0002a6 e090                      	 ldi rCount,0
                                 
                                 	 snakeUpdateSwitchBP:
0002a7 5f9f                      	 subi rCount,-1
0002a8 5fcf                      	 subi YL,-1
0002a9 8138                      	 ld rTemp2,Y
0002aa 50c1                      	 subi YL,1
0002ab 9339                      	 st Y+,rTemp2
0002ac 9100 0149                 	 lds rTemp, snakeLengthIndex
0002ae 1790                      	 cp rCount, rTemp
0002af f7b9                      	 brne snakeUpdateSwitchBP
                                 
0002b0 9100 014e                 	 lds rTemp, currentMovment
                                 	 //sub rTemp,rStickDirection
0002b2 3001                      	 cpi	rTemp,1
0002b3 f031                      	 breq currentDirectionUp
                                 
0002b4 3002                      	 cpi	rTemp,2
0002b5 f041                      	 breq currentDirectionRight
                                 
0002b6 3003                      	 cpi	rTemp,3
0002b7 f051                      	 breq currentDirectionDown
                                 
0002b8 3004                      	 cpi	rTemp,4
0002b9 f061                      	 breq currentDirectionLeft
                                 	 
                                 	 currentDirectionUp:
0002ba 3073                      	 cpi rStickDirection,3
0002bb f0b1                      	 breq noNewDirection
0002bc 940c 02ca                 	 jmp newDirection
                                 
                                 	 currentDirectionRight:
0002be 3074                      	 cpi rStickDirection,4
0002bf f091                      	 breq noNewDirection
0002c0 940c 02ca                 	 jmp newDirection
                                 
                                 	 currentDirectionDown:
0002c2 3071                      	 cpi rStickDirection,1
0002c3 f071                      	 breq noNewDirection
0002c4 940c 02ca                 	 jmp newDirection
                                 
                                 	 currentDirectionLeft:
0002c6 3072                      	 cpi rStickDirection,2
0002c7 f051                      	 breq noNewDirection
0002c8 940c 02ca                 	 jmp newDirection
                                 
                                 	 newDirection:
                                 	 
0002ca 3071                      	 cpi rStickDirection,1
0002cb f159                      	 breq newDirectionUP
                                 
0002cc 3072                      	 cpi rStickDirection,2
0002cd f171                      	 breq newDirectionRight
                                 
0002ce 3073                      	 cpi rStickDirection,3
0002cf f189                      	 breq newDirectionDown
                                 
0002d0 3074                      	 cpi rStickDirection,4
0002d1 f1a1                      	 breq newDirectionLeft
                                 
                                 
                                 	 noNewDirection:
0002d2 3001                      	 cpi rTemp,1
0002d3 f031                      	 breq noNewDirectionUp
                                 
0002d4 3002                      	 cpi rTemp,2
0002d5 f039                      	 breq noNewDirectionRight
                                 
0002d6 3003                      	 cpi rTemp,3
0002d7 f041                      	 breq noNewDirectionDown
                                 
0002d8 3004                      	 cpi rTemp,4
0002d9 f049                      	 breq noNewDirectionLeft
                                 
                                 	 noNewDirectionUp:
                                 
0002da e001                      	 ldi rTemp,1
0002db 940c 02e6                 	 jmp moveSnake
                                 
                                 	 noNewDirectionRight:
0002dd ef00                      	 ldi rTemp,-16
0002de 940c 02e6                 	 jmp moveSnake
                                 
                                 	 noNewDirectionDown:
0002e0 ef0f                      	 ldi rTemp,-1
0002e1 940c 02e6                 	 jmp moveSnake
                                 
                                 	 noNewDirectionLeft:
0002e3 e100                      	 ldi rTemp,16
0002e4 940c 02e6                 	 jmp moveSnake
                                 
                                 
                                 	 moveSnake:
0002e6 8138                      	 ld rTemp2,Y
0002e7 1b30                      	 sub rTemp2, rTemp
0002e8 3930                      	 cpi rTemp2, 144
0002e9 f508                      	 BRSH wallWrapX9
0002ea 3130                      	 cpi rTemp2,16
0002eb f128                      	 BRLO wallWrapX0
0002ec 2f53                      	 mov rTemp3,rTemp2
0002ed 705f                      	 andi rTemp3, 0b00001111
0002ee 3059                      	 cpi rTemp3, 9
0002ef f538                      	 BRSH wallWrapY9
0002f0 3051                      	 cpi rTemp3, 1
0002f1 f150                      	 BRLO wallWrapY0
0002f2 8338                      	 st Y,rTemp2
0002f3 dd6d                      	 rcall resetSnakePoint
                                 
                                 	 checkCollisions:
0002f4 d0b3                      	 rcall appleCollision
0002f5 d0c7                      	 rcall snakeCollision
0002f6 9508                      	 ret
                                 
                                 	 newDirectionUp:
0002f7 9370 014e                 	 sts currentMovment, rStickDirection
0002f9 e001                      	 ldi rTemp,1
0002fa 940c 02e6                 	 jmp moveSnake
                                 	 
                                 	 newDirectionRight:
0002fc 9370 014e                 	 sts currentMovment, rStickDirection
0002fe ef00                      	 ldi rTemp,-16
0002ff 940c 02e6                 	 jmp moveSnake
                                 
                                 	 newDirectionDown:
000301 9370 014e                 	 sts currentMovment, rStickDirection
000303 ef0f                      	 ldi rTemp,-1
000304 940c 02e6                 	 jmp moveSnake
                                 
                                 	 newDirectionLeft:
000306 9370 014e                 	 sts currentMovment, rStickDirection
000308 e100                      	 ldi rTemp,16
000309 940c 02e6                 	 jmp moveSnake
                                 
                                 	 wallWrapX9:
00030b e05f                      	 ldi rTemp3, 0b00001111
00030c 2335                      	 and rTemp2,rTemp3
00030d 5f30                      	 subi rTemp2, -16
00030e 8338                      	 st Y,rTemp2
00030f dd51                      	 rcall resetSnakePoint
000310 9508                      	 ret
                                 
                                 	 wallWrapX0:
000311 e05f                      	 ldi rTemp3, 0b00001111
000312 2335                      	 and rTemp2,rTemp3
000313 5830                      	 subi rTemp2, -128
000314 8338                      	 st Y,rTemp2
000315 dd4b                      	 rcall resetSnakePoint
000316 9508                      	 ret
                                 
                                 	 wallWrapY9:
000317 7f30                      	 andi rTemp2,0b11110000
000318 5f3f                      	 subi rTemp2, -1
000319 8338                      	 st Y,rTemp2
00031a dd46                      	 rcall resetSnakePoint
00031b 9508                      	 ret
                                 
                                 	 wallWrapY0:
00031c 7f30                      	 andi rTemp2,0b11110000
00031d 5f38                      	 subi rTemp2, -8
00031e 8338                      	 st Y,rTemp2
00031f dd41                      	 rcall resetSnakePoint
000320 9508                      	 ret
                                 
                                 
                                 	 paintInit:
000321 dd42                      	 rcall clearMatrix
000322 e090                      	 ldi rCount,0
000323 939f                      	 push rCount
                                 
                                 	 snakePaint:
000324 8138                      	 ld rTemp2, Y
000325 2f53                      	 mov rTemp3,rTemp2
000326 ef40                      	 ldi rTemp4,0b11110000
000327 2334                      	 and rTemp2,rTemp4
000328 9536                      	 LSR rTemp2
000329 9536                      	 LSR rTemp2
00032a 9536                      	 LSR rTemp2
00032b 9536                      	 LSR rTemp2
00032c e04f                      	 ldi rTemp4,0b00001111
00032d 2354                      	 and rTemp3,rTemp4
                                 	 
00032e e009                      	 ldi rTemp,9
00032f e091                      	 ldi rCount,1
000330 1b05                      	 sub rTemp, rTemp3
                                 	 
                                 	 toggleMatrixrow:
000331 1795                      	 cp rCount,rTemp3 
000332 f021                      	 breq setBitMatrix
000333 9611                      	 adiw X,1
000334 5f9f                      	 subi rCount,-1
000335 1795                      	 cp rCount,rTemp3
000336 f7d1                      	 brne toggleMatrixrow
                                 	
                                 	
                                 	 setBitMatrix:
000337 e091                      	 ldi rCount,1
000338 914c                      	 ld rTemp4,X
000339 e850                      	 ldi rTemp3, 0b10000000
00033a 1793                      	 cp rCount,rTemp2
00033b f021                      	 breq orOperationMatrix
                                 
                                 	 logicalShiftMatrixBit:
00033c 9556                      	 lsr rTemp3
00033d 5f9f                      	 subi rCount,-1
00033e 1793                      	 cp rCount,rTemp2
00033f f7e1                      	 brne logicalShiftMatrixBit
                                 	 
                                 	 orOperationMatrix:
000340 2b45                      	 or rTemp4,rTemp3
000341 934c                      	 ST X,rTemp4
000342 dd1b                      	 rcall resetMatPoint
                                 	 
                                 
000343 9621                      	 adiw Y,1
000344 5f9f                      	 subi rCount,-1
000345 9100 0149                 	 lds rTemp,snakeLengthIndex
000347 5f0f                      	 subi rTemp,-1
000348 919f                      	 pop rCount
000349 5f9f                      	 subi rCount,-1
00034a 1790                      	 cp rCount,rTemp
00034b 939f                      	 push rCount
00034c f6b9                      	 brne snakePaint
00034d 919f                      	 pop rCount
00034e dd12                      	 rcall resetSnakePoint
                                 
                                 	 //paint apple
                                 	 paintApple:
00034f 9100 0108                 	 lds rTemp, apple
000351 2f30                      	 mov rTemp2, rTemp
000352 703f                      	 andi rTemp2, 0b00001111
000353 7f00                           andi rTemp, 0b11110000
000354 9506                      	 lsr rTemp
000355 9506                      	 lsr rTemp
000356 9506                      	 lsr rTemp
000357 9506                      	 lsr rTemp
000358 e090                      	 ldi rCount,0
                                 
                                 	 appleMatrixRowToggle:
000359 5f9f                      	 subi rCount,-1
00035a 1793                      	 cp rCount,rTemp2 
00035b f019                      	 breq setAppleBitMatrix
00035c 9611                      	 adiw X,1
00035d 940c 0359                 	 jmp appleMatrixRowToggle
                                 	 
                                 	 
                                 	 setAppleBitMatrix:
00035f e091                      	 ldi rCount,1
000360 914c                      	 ld rTemp4,X
000361 e850                      	 ldi rTemp3, 0b10000000
000362 1790                      	 cp rCount,rTemp
000363 f021                      	 breq appleOrOperationMatrix
                                 
                                 	 appleLogicalShiftMatrixBit:
000364 9556                      	 lsr rTemp3
000365 5f9f                      	 subi rCount,-1
000366 1790                      	 cp rCount,rTemp
000367 f7e1                      	 brne appleLogicalShiftMatrixBit
                                 	 
                                 	 appleOrOperationMatrix:
000368 2b45                      	 or rTemp4,rTemp3
000369 934c                      	 ST X,rTemp4
00036a dcf3                      	 rcall resetMatPoint
00036b 9508                      	 ret
                                 
                                 	 spawnApple:
00036c e802                      	 ldi rTemp, 0b10000010
00036d 9300 0108                 	 sts apple,rTemp
00036f 9508                      	 ret
                                 	 //X coordinate random
000370 9380 007c                 	 sts ADMUX, rADMUXx
000372 ec07                      	 ldi rTemp, 0b11000111
000373 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 appleXLoop:
000375 9100 007a                 	 lds rTemp, ADCSRA
000377 fd06                      	 sbrc rTemp, ADSC
000378 940c 0375                 	 jmp appleXLoop
00037a 9100 0078                 	 lds rTemp, ADCL
00037c 2f30                      	 mov rTemp2,rTemp
00037d 9f03                      	 mul rTemp,rTemp2
00037e 9f03                      	 mul rTemp,rTemp2
00037f 9f03                      	 mul rTemp,rTemp2
000380 9f03                      	 mul rTemp,rTemp2
000381 9f03                      	 mul rTemp,rTemp2
000382 7007                      	 andi rTemp,0b0111
000383 5f0f                      	 subi rTemp,-1
000384 0f00                      	 lsl rTemp
000385 0f00                           lsl rTemp
000386 0f00                           lsl rTemp
000387 0f00                      	 lsl rTemp
000388 9300 0108                 	 sts apple, rTemp
00038a 9300 0100                 	 sts matrix,rTemp
                                 
                                 	 //Y coordinate random
00038c 92e0 007c                 	 sts ADMUX, rADMUXy
00038e ec07                      	 ldi rTemp, 0b11000111
00038f 9300 007a                 	 sts ADCSRA, rTemp
                                 
                                 	 appleYLoop:
000391 9100 007a                 	 lds rTemp, ADCSRA
000393 fd06                      	 sbrc rTemp, ADSC
000394 940c 0391                 	 jmp appleYLoop
000396 9100 0078                 	 lds rTemp, ADCL
000398 9100 0078                 	 lds rTemp, ADCL
00039a 2f30                      	 mov rTemp2,rTemp
00039b 9f03                      	 mul rTemp,rTemp2
00039c 9f03                      	 mul rTemp,rTemp2
00039d 9f03                      	 mul rTemp,rTemp2
00039e 9f03                      	 mul rTemp,rTemp2
00039f 9f03                      	 mul rTemp,rTemp2
0003a0 9130 0108                 	 lds rTemp2, apple
0003a2 7007                      	 andi rTemp,0b00000111
0003a3 5f0f                      	 subi rTemp,-1
0003a4 0f03                      	 add rTemp,rTemp2
0003a5 9300 0108                 	 sts apple, rTemp
                                 	   
0003a7 9508                      	 ret
                                 
                                 
                                 	 appleCollision:
0003a8 dcb8                      	 rcall resetSnakePoint
0003a9 9100 0108                 	 lds rTemp, apple
0003ab e090                      	 ldi rCount, 0
0003ac 9130 0149                 	 lds rTemp2,snakeLengthIndex
                                 	 findSnakeHead:
0003ae 5f9f                      	 subi rCount,-1
0003af 5fcf                      	 subi YL,-1
0003b0 1793                      	 cp rCount,rTemp2
0003b1 f7e1                      	 brne findSnakeHead
0003b2 8138                      	 ld rTemp2,Y
0003b3 1730                      	 cp rTemp2,rTemp
0003b4 f431                      	 brne return2
0003b5 e041                      	 ldi rTemp4,0b00000001
0003b6 9340 014f                 	 sts isGrowing,rTemp4
0003b8 e608                      	 ldi rTemp,0b01101000
0003b9 9300 0108                 	 sts apple,rTemp
                                 	 return2:
0003bb dca5                      	 rcall resetSnakePoint
0003bc 9508                      	 ret
                                 
                                 	 snakeCollision:
0003bd 9100 0149                 	 lds rTemp, snakeLengthIndex
0003bf e090                      	 ldi rCount,0
                                 
                                 	 findSnakeHeadCollision:
0003c0 5f9f                      	 subi rCount,-1
0003c1 5fcf                      	 subi YL,-1
0003c2 1790                      	 cp rCount,rTemp
0003c3 f7e1                      	 brne findSnakeHeadCollision
0003c4 8108                      	 ld rTemp,Y
0003c5 dc9b                      	 rcall resetSnakePoint
                                 
0003c6 e090                      	 ldi rCount,0
0003c7 9130 0149                 	 lds rTemp2,snakeLengthIndex
                                 
                                 	 compareSnakeheadToBody:
0003c9 9159                      	 ld rTemp3,Y+
0003ca 5f9f                      	 subi rCount,-1
0003cb 1705                      	 cp rTemp,rTemp3
0003cc f021                      	 breq GAMEOVER
0003cd 1793                      	 cp rCount,rTemp2
0003ce f7d1                      	 brne compareSnakeheadToBody
0003cf dc91                      	 rcall resetSnakePoint
0003d0 9508                      	 ret
                                 
                                 	 GAMEOVER:
0003d1 dca4                      	 rcall fillMatrix
0003d2 dcb5                      	 rcall outputMatrix
0003d3 940c 03d1                 	 jmp GAMEOVER
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :  14 y  :  18 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   3 r15:   6 r16: 231 r17:   4 r18:   0 r19: 272 r20:  12 
r21:  21 r22:  11 r23:  18 r24:   3 r25:  43 r26:   2 r27:   2 r28:   9 
r29:   1 r30:   0 r31:   0 
Registers used: 17 out of 35 (48.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   1 adiw  :   3 and   :   4 
andi  :   7 asr   :   0 bclr  :   0 bld   :  64 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  22 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :  12 brpl  :   0 brsh  :   4 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :  64 call  :   0 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  19 cpc   :   0 
cpi   :  24 cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  22 
ld    :  17 ldd   :   0 ldi   :  96 lds   :  48 lpm   :   0 lsl   :   4 
lsr   :  10 mov   :   7 movw  :   0 mul   :  10 muls  :   0 mulsu :   0 
neg   :   0 nop   :   1 or    :   2 ori   :   0 out   :  33 pop   :   2 
push  :   2 rcall :  45 ret   :  25 reti  :   1 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   4 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  12 std   :   0 sts   : 130 
sub   :   2 subi  :  31 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 34 out of 113 (30.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007aa   1868      0   1868   32768   5.7%
[.dseg] 0x000100 0x000150      0     80     80    2048   3.9%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
