=====
SETUP
0.170
18.119
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
18.119
=====
SETUP
0.173
18.116
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
18.116
=====
SETUP
0.173
18.116
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
18.116
=====
SETUP
0.177
18.112
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
18.112
=====
SETUP
0.199
18.091
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
18.091
=====
SETUP
0.199
18.091
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
18.091
=====
SETUP
0.201
18.088
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
18.088
=====
SETUP
0.338
17.951
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.951
=====
SETUP
0.338
17.951
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.951
=====
SETUP
0.338
17.951
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.951
=====
SETUP
0.386
17.904
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.912
15.429
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.311
16.773
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.776
17.325
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.904
=====
SETUP
1.606
16.683
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1
10.177
10.630
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0
11.027
11.398
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.834
12.404
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.404
12.874
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.437
13.986
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.986
14.456
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.631
15.084
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
15.272
15.789
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_2_s2
16.221
16.683
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0
16.683
=====
SETUP
1.606
16.683
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1
10.177
10.630
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0
11.027
11.398
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.834
12.404
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.404
12.874
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.437
13.986
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.986
14.456
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.631
15.084
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
15.272
15.789
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_3_s2
16.221
16.683
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0
16.683
=====
SETUP
1.742
16.547
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1
10.177
10.630
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0
11.027
11.398
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.834
12.404
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.404
12.874
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.437
13.986
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.986
14.456
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.631
15.084
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
15.272
15.821
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s2
15.998
16.547
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0
16.547
=====
SETUP
1.747
16.543
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1
10.177
10.630
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0
11.027
11.398
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.834
12.404
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.404
12.874
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.437
13.986
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.986
14.456
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.631
15.084
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3
15.272
15.821
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2
15.994
16.543
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0
16.543
=====
SETUP
1.759
16.530
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n318_s3
9.517
9.979
u_v9958/u_v9958_core/u_vdp_command/n311_s2
10.156
10.711
u_v9958/u_v9958_core/u_vdp_command/n311_s0
11.367
11.820
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.225
12.774
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.774
12.810
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.810
12.845
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.845
12.880
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.880
12.915
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.041
14.494
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
14.912
15.461
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
15.605
16.067
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
16.068
16.530
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.530
=====
SETUP
2.004
16.286
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s1
10.177
10.630
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_3_s0
11.027
11.398
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.834
12.404
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.404
12.874
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.437
13.986
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.986
14.456
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.631
15.084
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
15.272
15.821
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s2
15.824
16.286
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0
16.286
=====
SETUP
2.327
15.962
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.180
9.697
u_v9958/u_v9958_core/n524_s8
10.899
11.270
u_v9958/u_v9958_core/n524_s5
11.274
11.791
u_v9958/u_v9958_core/n1007_s11
12.062
12.515
u_v9958/u_v9958_core/n1043_s4
14.929
15.391
u_v9958/u_v9958_core/n1043_s2
15.392
15.962
u_v9958/u_v9958_core/ff_vram_address_6_s0
15.962
=====
SETUP
2.420
15.869
18.289
u_sdram/ff_sdr_read_data2_0_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_0_s0
8.288
8.843
u_v9958/u_v9958_core/u_sprite/w_listup_y_0_s
9.729
10.100
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.100
10.135
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
10.135
10.170
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
10.170
10.640
u_v9958/u_v9958_core/u_sprite/n3139_s8
11.058
11.520
u_v9958/u_v9958_core/u_sprite/n3139_s6
11.521
12.038
u_v9958/u_v9958_core/u_sprite/n3139_s4
12.451
12.968
u_v9958/u_v9958_core/u_sprite/n3139_s1
13.381
13.898
u_v9958/u_v9958_core/u_sprite/n3159_s0
14.594
15.143
u_v9958/u_v9958_core/u_sprite/ff_render_planes[2]_0_s0
15.869
=====
SETUP
2.437
15.852
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
9.540
10.002
u_v9958/u_v9958_core/u_vdp_command/n190_s1
10.177
10.548
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.239
11.809
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.983
12.500
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.112
13.483
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.483
13.518
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.518
13.553
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.553
14.023
u_v9958/u_v9958_core/u_vdp_command/n1559_s27
14.513
15.068
u_v9958/u_v9958_core/u_vdp_command/n1559_s25
15.481
15.852
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
15.852
=====
SETUP
2.458
15.831
18.289
u_sdram/ff_sdr_read_data2_0_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_0_s0
8.288
8.843
u_v9958/u_v9958_core/u_sprite/w_listup_y_0_s
9.729
10.100
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.100
10.135
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
10.135
10.170
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
10.170
10.640
u_v9958/u_v9958_core/u_sprite/n3139_s8
11.058
11.520
u_v9958/u_v9958_core/u_sprite/n3139_s6
11.521
12.038
u_v9958/u_v9958_core/u_sprite/n3139_s4
12.451
12.968
u_v9958/u_v9958_core/u_sprite/n3139_s1
13.381
13.898
u_v9958/u_v9958_core/u_sprite/n3159_s0
14.594
15.143
u_v9958/u_v9958_core/u_sprite/ff_render_planes[2]_3_s0
15.831
=====
SETUP
2.458
15.831
18.289
u_sdram/ff_sdr_read_data2_0_s0
6.928
7.160
u_v9958/u_v9958_core/w_vram_data_0_s0
8.288
8.843
u_v9958/u_v9958_core/u_sprite/w_listup_y_0_s
9.729
10.100
u_v9958/u_v9958_core/u_sprite/w_listup_y_1_s
10.100
10.135
u_v9958/u_v9958_core/u_sprite/w_listup_y_2_s
10.135
10.170
u_v9958/u_v9958_core/u_sprite/w_listup_y_3_s
10.170
10.640
u_v9958/u_v9958_core/u_sprite/n3139_s8
11.058
11.520
u_v9958/u_v9958_core/u_sprite/n3139_s6
11.521
12.038
u_v9958/u_v9958_core/u_sprite/n3139_s4
12.451
12.968
u_v9958/u_v9958_core/u_sprite/n3139_s1
13.381
13.898
u_v9958/u_v9958_core/u_sprite/n3159_s0
14.594
15.143
u_v9958/u_v9958_core/u_sprite/ff_render_planes[2]_4_s0
15.831
=====
SETUP
2.484
15.806
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
9.540
10.002
u_v9958/u_v9958_core/u_vdp_command/n190_s1
10.177
10.548
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.239
11.809
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.983
12.500
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.415
13.786
u_v9958/u_v9958_core/u_vdp_command/n964_s
13.786
13.821
u_v9958/u_v9958_core/u_vdp_command/n963_s
13.821
13.856
u_v9958/u_v9958_core/u_vdp_command/n962_s
13.856
13.891
u_v9958/u_v9958_core/u_vdp_command/n961_s
13.891
13.927
u_v9958/u_v9958_core/u_vdp_command/n960_s
13.927
13.962
u_v9958/u_v9958_core/u_vdp_command/n959_s
13.962
13.997
u_v9958/u_v9958_core/u_vdp_command/n958_s
13.997
14.467
u_v9958/u_v9958_core/u_vdp_command/n1575_s22
14.880
15.342
u_v9958/u_v9958_core/u_vdp_command/n1575_s21
15.344
15.806
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_8_s0
15.806
=====
SETUP
2.499
15.790
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
9.540
10.002
u_v9958/u_v9958_core/u_vdp_command/n190_s1
10.177
10.548
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.239
11.809
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.983
12.500
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.112
13.483
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.483
13.518
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.518
13.553
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.553
13.588
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.588
13.623
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.623
13.659
u_v9958/u_v9958_core/u_vdp_command/n718_s
13.659
13.694
u_v9958/u_v9958_core/u_vdp_command/n717_s
13.694
14.164
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
14.168
14.723
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
15.241
15.790
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
15.790
=====
SETUP
2.509
15.780
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n1344_s1
9.180
9.697
u_v9958/u_v9958_core/n524_s8
10.899
11.270
u_v9958/u_v9958_core/n524_s5
11.274
11.791
u_v9958/u_v9958_core/n2178_s1
12.333
12.786
u_v9958/u_v9958_core/n1008_s2
14.020
14.575
u_v9958/u_v9958_core/n1008_s1
15.231
15.780
u_v9958/u_v9958_core/ff_vram_access_address_10_s0
15.780
=====
HOLD
0.076
6.493
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.207
6.493
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_3_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_x_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.493
=====
HOLD
0.333
6.619
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.619
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_5_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.754
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.754
=====
HOLD
0.337
6.623
6.286
u_debugger/ff_rom_address_4_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.623
=====
HOLD
0.342
6.628
6.286
u_debugger/ff_rom_address_13_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.628
=====
HOLD
0.343
6.629
6.286
u_debugger/ff_rom_address_12_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.629
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.347
6.633
6.286
u_debugger/ff_rom_address_5_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.633
=====
HOLD
0.352
6.638
6.286
u_debugger/ff_rom_address_8_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.638
=====
HOLD
0.353
6.639
6.286
u_debugger/ff_rom_address_6_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.639
=====
HOLD
0.353
6.639
6.286
u_debugger/ff_rom_address_11_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.639
=====
HOLD
0.353
6.639
6.286
u_debugger/ff_rom_address_7_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.639
=====
HOLD
0.353
6.639
6.286
u_debugger/ff_rom_address_11_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.639
=====
HOLD
0.354
6.640
6.286
u_debugger/ff_rom_address_6_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.640
