Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 08:22:25 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |              74 |           23 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |              32 |           15 |
| Yes          | No                    | Yes                    |              54 |           19 |
| Yes          | Yes                   | No                     |              44 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------+--------------------------------+------------------+----------------+
|          Clock Signal          |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------+--------------------------------+------------------+----------------+
|  alarm/alarmFlag_n_reg_i_2_n_0 |                                | alarm/alarmFlag_n_reg_i_3_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 | clock/hoursOut[1][3]_i_2_n_0   | clock/hoursOut[1][3]_i_1_n_0   |                2 |              4 |
|  clk_IBUF_BUFG                 | clock/minutesOut[0][3]_i_2_n_0 | clock/minutesOut[0][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG                 | clock/minutesOut[1][3]_i_2_n_0 | clock/minutesOut[1][3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG                 | clock/secondsOut[1][3]_i_1_n_0 |                                |                2 |              4 |
|  clk_IBUF_BUFG                 | btnc_db/E[0]                   | clock/hoursOut[0][3]_i_1_n_0   |                2 |              4 |
|  clk_IBUF_BUFG                 | clock/hours[4]_i_1_n_0         |                                |                3 |              5 |
|  clk_IBUF_BUFG                 | clock/minutes[5]_i_1_n_0       |                                |                3 |              6 |
|  clk_IBUF_BUFG                 | musicbox/counter_octave        |                                |                3 |              8 |
|  clk_IBUF_BUFG                 | btnc_db/seconds_reg[5][0]      |                                |                4 |              9 |
|  clk_IBUF_BUFG                 | btnc_db/load                   | rst_IBUF                       |                2 |             10 |
|  clk_IBUF_BUFG                 | btnu_db/load                   | rst_IBUF                       |                2 |             10 |
|  clk_IBUF_BUFG                 | btnl_db/load                   | rst_IBUF                       |                3 |             10 |
|  clk_IBUF_BUFG                 | ssg/load                       | rst_IBUF                       |                5 |             11 |
|  clk_IBUF_BUFG                 | btnu_db/target_h_reg[0][0]     | rst_IBUF                       |                7 |             13 |
|  clk_IBUF_BUFG                 |                                |                                |               13 |             20 |
|  clk_IBUF_BUFG                 | btnc_db/tcount_reg[27]         | clock/p_4_out[0]               |                7 |             28 |
|  clk_IBUF_BUFG                 |                                | alarm/clear                    |                8 |             30 |
|  clk_IBUF_BUFG                 |                                | rst_IBUF                       |               23 |             74 |
+--------------------------------+--------------------------------+--------------------------------+------------------+----------------+


