#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d032c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ce94f0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1cf4840 .functor NOT 1, L_0x1d2abb0, C4<0>, C4<0>, C4<0>;
L_0x1d2a940 .functor XOR 5, L_0x1d2a800, L_0x1d2a8a0, C4<00000>, C4<00000>;
L_0x1d2aaa0 .functor XOR 5, L_0x1d2a940, L_0x1d2aa00, C4<00000>, C4<00000>;
v0x1d26d70_0 .net *"_ivl_10", 4 0, L_0x1d2aa00;  1 drivers
v0x1d26e70_0 .net *"_ivl_12", 4 0, L_0x1d2aaa0;  1 drivers
v0x1d26f50_0 .net *"_ivl_2", 4 0, L_0x1d2a760;  1 drivers
v0x1d27010_0 .net *"_ivl_4", 4 0, L_0x1d2a800;  1 drivers
v0x1d270f0_0 .net *"_ivl_6", 4 0, L_0x1d2a8a0;  1 drivers
v0x1d27220_0 .net *"_ivl_8", 4 0, L_0x1d2a940;  1 drivers
v0x1d27300_0 .var "clk", 0 0;
v0x1d273a0_0 .var/2u "stats1", 159 0;
v0x1d27460_0 .var/2u "strobe", 0 0;
v0x1d275b0_0 .net "sum_dut", 4 0, L_0x1d2a620;  1 drivers
v0x1d27670_0 .net "sum_ref", 4 0, L_0x1d27d80;  1 drivers
v0x1d27710_0 .net "tb_match", 0 0, L_0x1d2abb0;  1 drivers
v0x1d277b0_0 .net "tb_mismatch", 0 0, L_0x1cf4840;  1 drivers
v0x1d27870_0 .net "x", 3 0, v0x1d232a0_0;  1 drivers
v0x1d27930_0 .net "y", 3 0, v0x1d23360_0;  1 drivers
L_0x1d2a760 .concat [ 5 0 0 0], L_0x1d27d80;
L_0x1d2a800 .concat [ 5 0 0 0], L_0x1d27d80;
L_0x1d2a8a0 .concat [ 5 0 0 0], L_0x1d2a620;
L_0x1d2aa00 .concat [ 5 0 0 0], L_0x1d27d80;
L_0x1d2abb0 .cmp/eeq 5, L_0x1d2a760, L_0x1d2aaa0;
S_0x1cfdca0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1ce94f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1d047a0_0 .net *"_ivl_0", 4 0, L_0x1d27a70;  1 drivers
L_0x7fb518e50018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d04840_0 .net *"_ivl_3", 0 0, L_0x7fb518e50018;  1 drivers
v0x1d22a90_0 .net *"_ivl_4", 4 0, L_0x1d27c00;  1 drivers
L_0x7fb518e50060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d22b50_0 .net *"_ivl_7", 0 0, L_0x7fb518e50060;  1 drivers
v0x1d22c30_0 .net "sum", 4 0, L_0x1d27d80;  alias, 1 drivers
v0x1d22d60_0 .net "x", 3 0, v0x1d232a0_0;  alias, 1 drivers
v0x1d22e40_0 .net "y", 3 0, v0x1d23360_0;  alias, 1 drivers
L_0x1d27a70 .concat [ 4 1 0 0], v0x1d232a0_0, L_0x7fb518e50018;
L_0x1d27c00 .concat [ 4 1 0 0], v0x1d23360_0, L_0x7fb518e50060;
L_0x1d27d80 .arith/sum 5, L_0x1d27a70, L_0x1d27c00;
S_0x1d22fa0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1ce94f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1d231c0_0 .net "clk", 0 0, v0x1d27300_0;  1 drivers
v0x1d232a0_0 .var "x", 3 0;
v0x1d23360_0 .var "y", 3 0;
E_0x1cefd10/0 .event negedge, v0x1d231c0_0;
E_0x1cefd10/1 .event posedge, v0x1d231c0_0;
E_0x1cefd10 .event/or E_0x1cefd10/0, E_0x1cefd10/1;
S_0x1d23440 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1ce94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x1d29f30 .functor AND 1, L_0x1d2a250, L_0x1d2a340, C4<1>, C4<1>;
L_0x1d2a510 .functor OR 1, L_0x1d2a130, L_0x1d29f30, C4<0>, C4<0>;
v0x1d261b0_0 .net *"_ivl_43", 0 0, L_0x1d2a130;  1 drivers
v0x1d262b0_0 .net *"_ivl_45", 0 0, L_0x1d2a250;  1 drivers
v0x1d26390_0 .net *"_ivl_47", 0 0, L_0x1d2a340;  1 drivers
v0x1d26450_0 .net *"_ivl_48", 0 0, L_0x1d29f30;  1 drivers
v0x1d26530_0 .net "carry", 3 0, L_0x1d29fa0;  1 drivers
v0x1d26610_0 .net "full_adder_sum", 3 0, L_0x1d29da0;  1 drivers
v0x1d266f0_0 .net "overflow", 0 0, L_0x1d2a510;  1 drivers
v0x1d267b0_0 .net "sum", 4 0, L_0x1d2a620;  alias, 1 drivers
v0x1d26890_0 .net "x", 3 0, v0x1d232a0_0;  alias, 1 drivers
v0x1d269e0_0 .net "y", 3 0, v0x1d23360_0;  alias, 1 drivers
L_0x1d283c0 .part v0x1d232a0_0, 0, 1;
L_0x1d28460 .part v0x1d23360_0, 0, 1;
L_0x1d28aa0 .part v0x1d232a0_0, 1, 1;
L_0x1d28b40 .part v0x1d23360_0, 1, 1;
L_0x1d28c10 .part L_0x1d29fa0, 0, 1;
L_0x1d29250 .part v0x1d232a0_0, 2, 1;
L_0x1d29330 .part v0x1d23360_0, 2, 1;
L_0x1d293d0 .part L_0x1d29fa0, 1, 1;
L_0x1d29a50 .part v0x1d232a0_0, 3, 1;
L_0x1d29af0 .part v0x1d23360_0, 3, 1;
L_0x1d29d00 .part L_0x1d29fa0, 2, 1;
L_0x1d29da0 .concat8 [ 1 1 1 1], L_0x1d27f80, L_0x1d28660, L_0x1d28e10, L_0x1d29640;
L_0x1d29fa0 .concat8 [ 1 1 1 1], L_0x1d28270, L_0x1d28950, L_0x1d29100, L_0x1d29900;
L_0x1d2a130 .part L_0x1d29fa0, 3, 1;
L_0x1d2a250 .part L_0x1d29da0, 3, 1;
L_0x1d2a340 .part L_0x1d29fa0, 2, 1;
L_0x1d2a620 .concat [ 4 1 0 0], L_0x1d29da0, L_0x1d2a510;
S_0x1d23620 .scope module, "full_adder0" "full_adder" 4 12, 4 24 0, S_0x1d23440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d04df0 .functor XOR 1, L_0x1d283c0, L_0x1d28460, C4<0>, C4<0>;
L_0x7fb518e500a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d27ec0 .functor XOR 1, L_0x1d04df0, L_0x7fb518e500a8, C4<0>, C4<0>;
L_0x1d27f80 .functor BUFZ 1, L_0x1d27ec0, C4<0>, C4<0>, C4<0>;
L_0x1d28070 .functor AND 1, L_0x1d283c0, L_0x1d28460, C4<1>, C4<1>;
L_0x1d281b0 .functor AND 1, L_0x1d04df0, L_0x7fb518e500a8, C4<1>, C4<1>;
L_0x1d28270 .functor OR 1, L_0x1d28070, L_0x1d281b0, C4<0>, C4<0>;
v0x1d238b0_0 .net *"_ivl_6", 0 0, L_0x1d28070;  1 drivers
v0x1d239b0_0 .net *"_ivl_8", 0 0, L_0x1d281b0;  1 drivers
v0x1d23a90_0 .net "a", 0 0, L_0x1d283c0;  1 drivers
v0x1d23b60_0 .net "b", 0 0, L_0x1d28460;  1 drivers
v0x1d23c20_0 .net "cin", 0 0, L_0x7fb518e500a8;  1 drivers
v0x1d23d30_0 .net "cout", 0 0, L_0x1d28270;  1 drivers
v0x1d23df0_0 .net "s1", 0 0, L_0x1d04df0;  1 drivers
v0x1d23eb0_0 .net "s2", 0 0, L_0x1d27ec0;  1 drivers
v0x1d23f70_0 .net "sum", 0 0, L_0x1d27f80;  1 drivers
S_0x1d240d0 .scope module, "full_adder1" "full_adder" 4 13, 4 24 0, S_0x1d23440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d28500 .functor XOR 1, L_0x1d28aa0, L_0x1d28b40, C4<0>, C4<0>;
L_0x1d28570 .functor XOR 1, L_0x1d28500, L_0x1d28c10, C4<0>, C4<0>;
L_0x1d28660 .functor BUFZ 1, L_0x1d28570, C4<0>, C4<0>, C4<0>;
L_0x1d28750 .functor AND 1, L_0x1d28aa0, L_0x1d28b40, C4<1>, C4<1>;
L_0x1d28890 .functor AND 1, L_0x1d28500, L_0x1d28c10, C4<1>, C4<1>;
L_0x1d28950 .functor OR 1, L_0x1d28750, L_0x1d28890, C4<0>, C4<0>;
v0x1d24330_0 .net *"_ivl_6", 0 0, L_0x1d28750;  1 drivers
v0x1d24410_0 .net *"_ivl_8", 0 0, L_0x1d28890;  1 drivers
v0x1d244f0_0 .net "a", 0 0, L_0x1d28aa0;  1 drivers
v0x1d245c0_0 .net "b", 0 0, L_0x1d28b40;  1 drivers
v0x1d24680_0 .net "cin", 0 0, L_0x1d28c10;  1 drivers
v0x1d24790_0 .net "cout", 0 0, L_0x1d28950;  1 drivers
v0x1d24850_0 .net "s1", 0 0, L_0x1d28500;  1 drivers
v0x1d24910_0 .net "s2", 0 0, L_0x1d28570;  1 drivers
v0x1d249d0_0 .net "sum", 0 0, L_0x1d28660;  1 drivers
S_0x1d24bc0 .scope module, "full_adder2" "full_adder" 4 14, 4 24 0, S_0x1d23440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d28cb0 .functor XOR 1, L_0x1d29250, L_0x1d29330, C4<0>, C4<0>;
L_0x1d28d20 .functor XOR 1, L_0x1d28cb0, L_0x1d293d0, C4<0>, C4<0>;
L_0x1d28e10 .functor BUFZ 1, L_0x1d28d20, C4<0>, C4<0>, C4<0>;
L_0x1d28f00 .functor AND 1, L_0x1d29250, L_0x1d29330, C4<1>, C4<1>;
L_0x1d29040 .functor AND 1, L_0x1d28cb0, L_0x1d293d0, C4<1>, C4<1>;
L_0x1d29100 .functor OR 1, L_0x1d28f00, L_0x1d29040, C4<0>, C4<0>;
v0x1d24e30_0 .net *"_ivl_6", 0 0, L_0x1d28f00;  1 drivers
v0x1d24f10_0 .net *"_ivl_8", 0 0, L_0x1d29040;  1 drivers
v0x1d24ff0_0 .net "a", 0 0, L_0x1d29250;  1 drivers
v0x1d250c0_0 .net "b", 0 0, L_0x1d29330;  1 drivers
v0x1d25180_0 .net "cin", 0 0, L_0x1d293d0;  1 drivers
v0x1d25290_0 .net "cout", 0 0, L_0x1d29100;  1 drivers
v0x1d25350_0 .net "s1", 0 0, L_0x1d28cb0;  1 drivers
v0x1d25410_0 .net "s2", 0 0, L_0x1d28d20;  1 drivers
v0x1d254d0_0 .net "sum", 0 0, L_0x1d28e10;  1 drivers
S_0x1d256c0 .scope module, "full_adder3" "full_adder" 4 15, 4 24 0, S_0x1d23440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1d29510 .functor XOR 1, L_0x1d29a50, L_0x1d29af0, C4<0>, C4<0>;
L_0x1d29580 .functor XOR 1, L_0x1d29510, L_0x1d29d00, C4<0>, C4<0>;
L_0x1d29640 .functor BUFZ 1, L_0x1d29580, C4<0>, C4<0>, C4<0>;
L_0x1d29700 .functor AND 1, L_0x1d29a50, L_0x1d29af0, C4<1>, C4<1>;
L_0x1d29840 .functor AND 1, L_0x1d29510, L_0x1d29d00, C4<1>, C4<1>;
L_0x1d29900 .functor OR 1, L_0x1d29700, L_0x1d29840, C4<0>, C4<0>;
v0x1d25900_0 .net *"_ivl_6", 0 0, L_0x1d29700;  1 drivers
v0x1d25a00_0 .net *"_ivl_8", 0 0, L_0x1d29840;  1 drivers
v0x1d25ae0_0 .net "a", 0 0, L_0x1d29a50;  1 drivers
v0x1d25bb0_0 .net "b", 0 0, L_0x1d29af0;  1 drivers
v0x1d25c70_0 .net "cin", 0 0, L_0x1d29d00;  1 drivers
v0x1d25d80_0 .net "cout", 0 0, L_0x1d29900;  1 drivers
v0x1d25e40_0 .net "s1", 0 0, L_0x1d29510;  1 drivers
v0x1d25f00_0 .net "s2", 0 0, L_0x1d29580;  1 drivers
v0x1d25fc0_0 .net "sum", 0 0, L_0x1d29640;  1 drivers
S_0x1d26b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1ce94f0;
 .timescale -12 -12;
E_0x1cefeb0 .event anyedge, v0x1d27460_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d27460_0;
    %nor/r;
    %assign/vec4 v0x1d27460_0, 0;
    %wait E_0x1cefeb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d22fa0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cefd10;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1d23360_0, 0;
    %assign/vec4 v0x1d232a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ce94f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d27300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d27460_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ce94f0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d27300_0;
    %inv;
    %store/vec4 v0x1d27300_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1ce94f0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d231c0_0, v0x1d277b0_0, v0x1d27870_0, v0x1d27930_0, v0x1d27670_0, v0x1d275b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ce94f0;
T_5 ;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1ce94f0;
T_6 ;
    %wait E_0x1cefd10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d273a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d273a0_0, 4, 32;
    %load/vec4 v0x1d27710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d273a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d273a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d273a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d27670_0;
    %load/vec4 v0x1d27670_0;
    %load/vec4 v0x1d275b0_0;
    %xor;
    %load/vec4 v0x1d27670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d273a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d273a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d273a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/m2014_q4j/iter2/response0/top_module.sv";
