// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mcalcI (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nIterationCounter,
        Peta_tabi_V_0,
        Lam_tabi_V_0,
        Peta_tabi_V_1,
        Lam_tabi_V_1,
        Peta_tabi_V_2,
        Lam_tabi_V_2,
        Peta_tabi_V_3,
        Lam_tabi_V_3,
        Peta_tabi_V_4,
        Lam_tabi_V_4,
        Peta_tabi_V_5,
        Lam_tabi_V_5,
        Peta_tabi_V_6,
        Lam_tabi_V_6,
        Peta_tabi_V_7,
        Lam_tabi_V_7,
        Peta_tabi_V_8,
        Lam_tabi_V_8,
        Peta_tabi_V_9,
        Lam_tabi_V_9,
        Eta_ans_7_V_0,
        Eta_ans_7_V_0_ap_vld,
        Eta_ans_7_V_1,
        Eta_ans_7_V_1_ap_vld,
        Eta_ans_7_V_2,
        Eta_ans_7_V_2_ap_vld,
        Eta_ans_7_V_3,
        Eta_ans_7_V_3_ap_vld,
        Eta_ans_7_V_4,
        Eta_ans_7_V_4_ap_vld,
        Eta_ans_7_V_5,
        Eta_ans_7_V_5_ap_vld,
        Eta_ans_7_V_6,
        Eta_ans_7_V_6_ap_vld,
        Eta_ans_7_V_7,
        Eta_ans_7_V_7_ap_vld,
        Eta_ans_7_V_8,
        Eta_ans_7_V_8_ap_vld,
        Eta_ans_7_V_9,
        Eta_ans_7_V_9_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_7E = 9'b1111110;
parameter    ap_const_lv9_3E = 9'b111110;
parameter    ap_const_lv9_1E = 9'b11110;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv7_F = 7'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] nIterationCounter;
input  [7:0] Peta_tabi_V_0;
input  [7:0] Lam_tabi_V_0;
input  [7:0] Peta_tabi_V_1;
input  [7:0] Lam_tabi_V_1;
input  [7:0] Peta_tabi_V_2;
input  [7:0] Lam_tabi_V_2;
input  [7:0] Peta_tabi_V_3;
input  [7:0] Lam_tabi_V_3;
input  [7:0] Peta_tabi_V_4;
input  [7:0] Lam_tabi_V_4;
input  [7:0] Peta_tabi_V_5;
input  [7:0] Lam_tabi_V_5;
input  [7:0] Peta_tabi_V_6;
input  [7:0] Lam_tabi_V_6;
input  [7:0] Peta_tabi_V_7;
input  [7:0] Lam_tabi_V_7;
input  [7:0] Peta_tabi_V_8;
input  [7:0] Lam_tabi_V_8;
input  [7:0] Peta_tabi_V_9;
input  [7:0] Lam_tabi_V_9;
output  [7:0] Eta_ans_7_V_0;
output   Eta_ans_7_V_0_ap_vld;
output  [7:0] Eta_ans_7_V_1;
output   Eta_ans_7_V_1_ap_vld;
output  [7:0] Eta_ans_7_V_2;
output   Eta_ans_7_V_2_ap_vld;
output  [7:0] Eta_ans_7_V_3;
output   Eta_ans_7_V_3_ap_vld;
output  [7:0] Eta_ans_7_V_4;
output   Eta_ans_7_V_4_ap_vld;
output  [7:0] Eta_ans_7_V_5;
output   Eta_ans_7_V_5_ap_vld;
output  [7:0] Eta_ans_7_V_6;
output   Eta_ans_7_V_6_ap_vld;
output  [7:0] Eta_ans_7_V_7;
output   Eta_ans_7_V_7_ap_vld;
output  [7:0] Eta_ans_7_V_8;
output   Eta_ans_7_V_8_ap_vld;
output  [7:0] Eta_ans_7_V_9;
output   Eta_ans_7_V_9_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Eta_ans_7_V_0_ap_vld;
reg Eta_ans_7_V_1_ap_vld;
reg Eta_ans_7_V_2_ap_vld;
reg Eta_ans_7_V_3_ap_vld;
reg Eta_ans_7_V_4_ap_vld;
reg Eta_ans_7_V_5_ap_vld;
reg Eta_ans_7_V_6_ap_vld;
reg Eta_ans_7_V_7_ap_vld;
reg Eta_ans_7_V_8_ap_vld;
reg Eta_ans_7_V_9_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] tmp_fu_114_p2;
reg   [0:0] tmp_reg_2749;
wire   [0:0] tmp_287_fu_149_p3;
reg   [0:0] tmp_287_reg_2763;
wire   [6:0] rhs_V_6_fu_311_p3;
reg   [6:0] rhs_V_6_reg_2769;
wire   [0:0] tmp_288_fu_348_p3;
reg   [0:0] tmp_288_reg_2774;
wire   [6:0] rhs_V_6_1_fu_510_p3;
reg   [6:0] rhs_V_6_1_reg_2780;
wire   [6:0] r_V_36_1_fu_518_p2;
reg   [6:0] r_V_36_1_reg_2785;
wire   [0:0] tmp_289_fu_553_p3;
reg   [0:0] tmp_289_reg_2791;
wire   [6:0] rhs_V_6_2_fu_715_p3;
reg   [6:0] rhs_V_6_2_reg_2798;
wire   [0:0] tmp_290_fu_752_p3;
reg   [0:0] tmp_290_reg_2805;
wire   [6:0] rhs_V_6_3_fu_914_p3;
reg   [6:0] rhs_V_6_3_reg_2811;
wire   [0:0] tmp_291_fu_951_p3;
reg   [0:0] tmp_291_reg_2817;
wire   [0:0] tmp_405_4_fu_973_p2;
reg   [0:0] tmp_405_4_reg_2824;
wire   [0:0] tmp_406_4_fu_979_p2;
reg   [0:0] tmp_406_4_reg_2830;
wire   [0:0] tmp_407_4_fu_985_p2;
reg   [0:0] tmp_407_4_reg_2835;
wire   [0:0] tmp_408_4_fu_991_p2;
reg   [0:0] tmp_408_4_reg_2840;
wire   [0:0] tmp_409_4_fu_997_p2;
reg   [0:0] tmp_409_4_reg_2846;
wire   [0:0] tmp_410_4_fu_1003_p2;
reg   [0:0] tmp_410_4_reg_2851;
wire   [0:0] sel_tmp111_fu_1015_p2;
reg   [0:0] sel_tmp111_reg_2856;
wire   [0:0] tmp_292_fu_1050_p3;
reg   [0:0] tmp_292_reg_2862;
wire   [0:0] tmp_405_5_fu_1072_p2;
reg   [0:0] tmp_405_5_reg_2869;
wire   [0:0] tmp_406_5_fu_1078_p2;
reg   [0:0] tmp_406_5_reg_2875;
wire   [0:0] tmp_407_5_fu_1084_p2;
reg   [0:0] tmp_407_5_reg_2881;
wire   [0:0] tmp_408_5_fu_1090_p2;
reg   [0:0] tmp_408_5_reg_2887;
wire   [0:0] tmp_409_5_fu_1096_p2;
reg   [0:0] tmp_409_5_reg_2893;
wire   [0:0] tmp_410_5_fu_1102_p2;
reg   [0:0] tmp_410_5_reg_2898;
wire   [0:0] tmp_293_fu_1137_p3;
reg   [0:0] tmp_293_reg_2903;
wire   [0:0] tmp_405_6_fu_1159_p2;
reg   [0:0] tmp_405_6_reg_2910;
wire   [0:0] tmp_406_6_fu_1165_p2;
reg   [0:0] tmp_406_6_reg_2916;
wire   [0:0] tmp_407_6_fu_1171_p2;
reg   [0:0] tmp_407_6_reg_2922;
wire   [0:0] tmp_408_6_fu_1177_p2;
reg   [0:0] tmp_408_6_reg_2928;
wire   [0:0] tmp_409_6_fu_1183_p2;
reg   [0:0] tmp_409_6_reg_2934;
wire   [0:0] tmp_410_6_fu_1189_p2;
reg   [0:0] tmp_410_6_reg_2939;
wire   [0:0] tmp_294_fu_1224_p3;
reg   [0:0] tmp_294_reg_2944;
wire   [0:0] tmp_405_7_fu_1246_p2;
reg   [0:0] tmp_405_7_reg_2950;
wire   [0:0] tmp_406_7_fu_1252_p2;
reg   [0:0] tmp_406_7_reg_2956;
wire   [0:0] tmp_407_7_fu_1258_p2;
reg   [0:0] tmp_407_7_reg_2962;
wire   [0:0] tmp_408_7_fu_1264_p2;
reg   [0:0] tmp_408_7_reg_2968;
wire   [0:0] tmp_409_7_fu_1270_p2;
reg   [0:0] tmp_409_7_reg_2974;
wire   [0:0] tmp_410_7_fu_1276_p2;
reg   [0:0] tmp_410_7_reg_2979;
wire   [0:0] tmp_295_fu_1311_p3;
reg   [0:0] tmp_295_reg_2984;
wire   [0:0] tmp_405_8_fu_1333_p2;
reg   [0:0] tmp_405_8_reg_2990;
wire   [0:0] tmp_406_8_fu_1339_p2;
reg   [0:0] tmp_406_8_reg_2996;
wire   [0:0] tmp_407_8_fu_1345_p2;
reg   [0:0] tmp_407_8_reg_3002;
wire   [0:0] tmp_408_8_fu_1351_p2;
reg   [0:0] tmp_408_8_reg_3008;
wire   [0:0] tmp_409_8_fu_1357_p2;
reg   [0:0] tmp_409_8_reg_3014;
wire   [0:0] tmp_410_8_fu_1363_p2;
reg   [0:0] tmp_410_8_reg_3019;
wire   [0:0] tmp_296_fu_1398_p3;
reg   [0:0] tmp_296_reg_3024;
wire   [0:0] tmp_405_9_fu_1420_p2;
reg   [0:0] tmp_405_9_reg_3030;
wire   [0:0] tmp_406_9_fu_1426_p2;
reg   [0:0] tmp_406_9_reg_3036;
wire   [0:0] tmp_407_9_fu_1432_p2;
reg   [0:0] tmp_407_9_reg_3042;
wire   [0:0] tmp_408_9_fu_1438_p2;
reg   [0:0] tmp_408_9_reg_3048;
wire   [0:0] tmp_409_9_fu_1444_p2;
reg   [0:0] tmp_409_9_reg_3054;
wire   [0:0] tmp_410_9_fu_1450_p2;
reg   [0:0] tmp_410_9_reg_3059;
wire   [7:0] p_s_fu_124_p3;
wire  signed [8:0] p_cast_fu_131_p1;
wire  signed [8:0] rhs_V_fu_139_p1;
wire   [8:0] vArg_V_fu_143_p2;
wire   [8:0] vArg_V_8_fu_157_p2;
wire   [8:0] vArg_V_9_fu_163_p3;
wire   [0:0] tmp_248_fu_171_p2;
wire   [0:0] tmp_253_fu_201_p2;
wire   [2:0] p_18_cast_cast_fu_207_p3;
wire   [2:0] sel_tmp_fu_215_p3;
wire   [0:0] tmp_249_fu_177_p2;
wire   [0:0] sel_tmp1_fu_227_p2;
wire   [0:0] tmp_250_fu_183_p2;
wire   [0:0] sel_tmp6_fu_239_p2;
wire   [0:0] sel_tmp7_fu_245_p2;
wire   [0:0] sel_tmp2_fu_233_p2;
wire   [0:0] tmp_267_fu_259_p2;
wire   [6:0] sel_tmp3_cast_fu_251_p3;
wire  signed [6:0] sel_tmp_cast_fu_223_p1;
wire   [0:0] tmp_251_fu_189_p2;
wire   [0:0] sel_tmp13_fu_273_p2;
wire   [0:0] tmp_252_fu_195_p2;
wire   [0:0] sel_tmp22_fu_285_p2;
wire   [0:0] sel_tmp23_fu_291_p2;
wire   [0:0] sel_tmp14_fu_279_p2;
wire   [0:0] tmp_268_fu_305_p2;
wire   [6:0] sel_tmp15_cast_fu_297_p3;
wire   [6:0] sel_tmp8_fu_265_p3;
wire   [7:0] p_44_1_fu_323_p3;
wire  signed [8:0] p_44_1_cast_fu_330_p1;
wire  signed [8:0] rhs_V_1_fu_338_p1;
wire   [8:0] vArg_V_1_fu_342_p2;
wire   [8:0] vArg_V_8_1_fu_356_p2;
wire   [8:0] vArg_V_9_1_fu_362_p3;
wire   [0:0] tmp_405_1_fu_370_p2;
wire   [0:0] tmp_410_1_fu_400_p2;
wire   [2:0] p_45_1_cast_cast_fu_406_p3;
wire   [2:0] sel_tmp26_fu_414_p3;
wire   [0:0] tmp_406_1_fu_376_p2;
wire   [0:0] sel_tmp27_fu_426_p2;
wire   [0:0] tmp_407_1_fu_382_p2;
wire   [0:0] sel_tmp32_fu_438_p2;
wire   [0:0] sel_tmp33_fu_444_p2;
wire   [0:0] sel_tmp28_fu_432_p2;
wire   [0:0] tmp_269_fu_458_p2;
wire   [6:0] sel_tmp29_cast_fu_450_p3;
wire  signed [6:0] sel_tmp26_cast_fu_422_p1;
wire   [0:0] tmp_408_1_fu_388_p2;
wire   [0:0] sel_tmp39_fu_472_p2;
wire   [0:0] tmp_409_1_fu_394_p2;
wire   [0:0] sel_tmp48_fu_484_p2;
wire   [0:0] sel_tmp49_fu_490_p2;
wire   [0:0] sel_tmp40_fu_478_p2;
wire   [0:0] tmp_270_fu_504_p2;
wire   [6:0] sel_tmp41_cast_fu_496_p3;
wire   [6:0] sel_tmp34_fu_464_p3;
wire   [7:0] p_44_2_fu_528_p3;
wire  signed [8:0] p_44_2_cast_fu_535_p1;
wire  signed [8:0] rhs_V_2_fu_543_p1;
wire   [8:0] vArg_V_2_fu_547_p2;
wire   [8:0] vArg_V_8_2_fu_561_p2;
wire   [8:0] vArg_V_9_2_fu_567_p3;
wire   [0:0] tmp_405_2_fu_575_p2;
wire   [0:0] tmp_410_2_fu_605_p2;
wire   [2:0] p_45_2_cast_cast_fu_611_p3;
wire   [2:0] sel_tmp52_fu_619_p3;
wire   [0:0] tmp_406_2_fu_581_p2;
wire   [0:0] sel_tmp53_fu_631_p2;
wire   [0:0] tmp_407_2_fu_587_p2;
wire   [0:0] sel_tmp58_fu_643_p2;
wire   [0:0] sel_tmp59_fu_649_p2;
wire   [0:0] sel_tmp54_fu_637_p2;
wire   [0:0] tmp_271_fu_663_p2;
wire   [6:0] sel_tmp55_cast_fu_655_p3;
wire  signed [6:0] sel_tmp52_cast_fu_627_p1;
wire   [0:0] tmp_408_2_fu_593_p2;
wire   [0:0] sel_tmp65_fu_677_p2;
wire   [0:0] tmp_409_2_fu_599_p2;
wire   [0:0] sel_tmp74_fu_689_p2;
wire   [0:0] sel_tmp75_fu_695_p2;
wire   [0:0] sel_tmp66_fu_683_p2;
wire   [0:0] tmp_272_fu_709_p2;
wire   [6:0] sel_tmp67_cast_fu_701_p3;
wire   [6:0] sel_tmp60_fu_669_p3;
wire   [7:0] p_44_3_fu_727_p3;
wire  signed [8:0] p_44_3_cast_fu_734_p1;
wire  signed [8:0] rhs_V_3_fu_742_p1;
wire   [8:0] vArg_V_3_fu_746_p2;
wire   [8:0] vArg_V_8_3_fu_760_p2;
wire   [8:0] vArg_V_9_3_fu_766_p3;
wire   [0:0] tmp_405_3_fu_774_p2;
wire   [0:0] tmp_410_3_fu_804_p2;
wire   [2:0] p_45_3_cast_cast_fu_810_p3;
wire   [2:0] sel_tmp78_fu_818_p3;
wire   [0:0] tmp_406_3_fu_780_p2;
wire   [0:0] sel_tmp79_fu_830_p2;
wire   [0:0] tmp_407_3_fu_786_p2;
wire   [0:0] sel_tmp84_fu_842_p2;
wire   [0:0] sel_tmp85_fu_848_p2;
wire   [0:0] sel_tmp80_fu_836_p2;
wire   [0:0] tmp_273_fu_862_p2;
wire   [6:0] sel_tmp81_cast_fu_854_p3;
wire  signed [6:0] sel_tmp78_cast_fu_826_p1;
wire   [0:0] tmp_408_3_fu_792_p2;
wire   [0:0] sel_tmp91_fu_876_p2;
wire   [0:0] tmp_409_3_fu_798_p2;
wire   [0:0] sel_tmp100_fu_888_p2;
wire   [0:0] sel_tmp101_fu_894_p2;
wire   [0:0] sel_tmp92_fu_882_p2;
wire   [0:0] tmp_274_fu_908_p2;
wire   [6:0] sel_tmp93_cast_fu_900_p3;
wire   [6:0] sel_tmp86_fu_868_p3;
wire   [7:0] p_44_4_fu_926_p3;
wire  signed [8:0] p_44_4_cast_fu_933_p1;
wire  signed [8:0] rhs_V_4_fu_941_p1;
wire   [8:0] vArg_V_4_fu_945_p2;
wire   [8:0] vArg_V_8_4_fu_959_p2;
wire   [8:0] vArg_V_9_4_fu_965_p3;
wire   [0:0] sel_tmp110_fu_1009_p2;
wire   [7:0] p_44_5_fu_1025_p3;
wire  signed [8:0] p_44_5_cast_fu_1032_p1;
wire  signed [8:0] rhs_V_5_fu_1040_p1;
wire   [8:0] vArg_V_5_fu_1044_p2;
wire   [8:0] vArg_V_8_5_fu_1058_p2;
wire   [8:0] vArg_V_9_5_fu_1064_p3;
wire   [7:0] p_44_6_fu_1112_p3;
wire  signed [8:0] p_44_6_cast_fu_1119_p1;
wire  signed [8:0] rhs_V_s_fu_1127_p1;
wire   [8:0] vArg_V_6_fu_1131_p2;
wire   [8:0] vArg_V_8_6_fu_1145_p2;
wire   [8:0] vArg_V_9_6_fu_1151_p3;
wire   [7:0] p_44_7_fu_1199_p3;
wire  signed [8:0] p_44_7_cast_fu_1206_p1;
wire  signed [8:0] rhs_V_7_fu_1214_p1;
wire   [8:0] vArg_V_7_fu_1218_p2;
wire   [8:0] vArg_V_8_7_fu_1232_p2;
wire   [8:0] vArg_V_9_7_fu_1238_p3;
wire   [7:0] p_44_8_fu_1286_p3;
wire  signed [8:0] p_44_8_cast_fu_1293_p1;
wire  signed [8:0] rhs_V_8_fu_1301_p1;
wire   [8:0] vArg_V_s_fu_1305_p2;
wire   [8:0] vArg_V_8_8_fu_1319_p2;
wire   [8:0] vArg_V_9_8_fu_1325_p3;
wire   [7:0] p_44_9_fu_1373_p3;
wire  signed [8:0] p_44_9_cast_fu_1380_p1;
wire  signed [8:0] rhs_V_9_fu_1388_p1;
wire   [8:0] vArg_V_13_fu_1392_p2;
wire   [8:0] vArg_V_8_9_fu_1406_p2;
wire   [8:0] vArg_V_9_9_fu_1412_p3;
wire   [0:0] tmp_416_1_fu_1456_p2;
wire   [0:0] rev8_fu_1460_p2;
wire   [6:0] r_V_37_2_fu_1465_p2;
wire   [0:0] tmp_418_2_fu_1469_p2;
wire   [0:0] rev11_fu_1475_p2;
wire   [2:0] p_45_4_cast_cast_fu_1496_p3;
wire   [2:0] sel_tmp104_fu_1503_p3;
wire   [0:0] sel_tmp105_fu_1514_p2;
wire   [0:0] sel_tmp106_fu_1519_p2;
wire   [0:0] tmp_275_fu_1531_p2;
wire   [6:0] sel_tmp107_cast_fu_1524_p3;
wire  signed [6:0] sel_tmp104_cast_fu_1510_p1;
wire   [0:0] sel_tmp117_fu_1544_p2;
wire   [0:0] sel_tmp126_fu_1554_p2;
wire   [0:0] sel_tmp127_fu_1559_p2;
wire   [0:0] sel_tmp118_fu_1549_p2;
wire   [0:0] tmp_276_fu_1572_p2;
wire   [6:0] sel_tmp119_cast_fu_1564_p3;
wire   [6:0] sel_tmp112_fu_1536_p3;
wire   [6:0] r_V_38_3_fu_1480_p2;
wire   [6:0] rhs_V_6_4_fu_1578_p3;
wire   [0:0] tmp_420_3_fu_1485_p2;
wire   [0:0] rev14_fu_1491_p2;
wire   [2:0] p_45_5_cast_cast_fu_1603_p3;
wire   [2:0] sel_tmp130_fu_1610_p3;
wire   [0:0] sel_tmp131_fu_1621_p2;
wire   [0:0] sel_tmp136_fu_1631_p2;
wire   [0:0] sel_tmp137_fu_1636_p2;
wire   [0:0] sel_tmp132_fu_1626_p2;
wire   [0:0] tmp_277_fu_1649_p2;
wire   [6:0] sel_tmp133_cast_fu_1641_p3;
wire  signed [6:0] sel_tmp130_cast_fu_1617_p1;
wire   [0:0] sel_tmp143_fu_1663_p2;
wire   [0:0] sel_tmp152_fu_1673_p2;
wire   [0:0] sel_tmp153_fu_1678_p2;
wire   [0:0] sel_tmp144_fu_1668_p2;
wire   [0:0] tmp_278_fu_1691_p2;
wire   [6:0] sel_tmp145_cast_fu_1683_p3;
wire   [6:0] sel_tmp138_fu_1655_p3;
wire   [6:0] r_V_39_4_fu_1586_p2;
wire   [6:0] rhs_V_6_5_fu_1697_p3;
wire   [0:0] tmp_422_4_fu_1592_p2;
wire   [0:0] rev17_fu_1598_p2;
wire   [2:0] p_45_6_cast_cast_fu_1722_p3;
wire   [2:0] sel_tmp156_fu_1729_p3;
wire   [0:0] sel_tmp157_fu_1740_p2;
wire   [0:0] sel_tmp162_fu_1750_p2;
wire   [0:0] sel_tmp163_fu_1755_p2;
wire   [0:0] sel_tmp158_fu_1745_p2;
wire   [0:0] tmp_279_fu_1768_p2;
wire   [6:0] sel_tmp159_cast_fu_1760_p3;
wire  signed [6:0] sel_tmp156_cast_fu_1736_p1;
wire   [0:0] sel_tmp169_fu_1782_p2;
wire   [0:0] sel_tmp178_fu_1792_p2;
wire   [0:0] sel_tmp179_fu_1797_p2;
wire   [0:0] sel_tmp170_fu_1787_p2;
wire   [0:0] tmp_280_fu_1810_p2;
wire   [6:0] sel_tmp171_cast_fu_1802_p3;
wire   [6:0] sel_tmp164_fu_1774_p3;
wire   [6:0] r_V_40_5_fu_1705_p2;
wire   [6:0] rhs_V_6_6_fu_1816_p3;
wire   [0:0] tmp_424_5_fu_1711_p2;
wire   [0:0] rev_fu_1717_p2;
wire   [2:0] p_45_7_cast_cast_fu_1841_p3;
wire   [2:0] sel_tmp182_fu_1848_p3;
wire   [0:0] sel_tmp183_fu_1859_p2;
wire   [0:0] sel_tmp188_fu_1869_p2;
wire   [0:0] sel_tmp189_fu_1874_p2;
wire   [0:0] sel_tmp184_fu_1864_p2;
wire   [0:0] tmp_281_fu_1887_p2;
wire   [6:0] sel_tmp185_cast_fu_1879_p3;
wire  signed [6:0] sel_tmp182_cast_fu_1855_p1;
wire   [0:0] sel_tmp195_fu_1901_p2;
wire   [0:0] sel_tmp199_fu_1911_p2;
wire   [0:0] sel_tmp200_fu_1916_p2;
wire   [0:0] sel_tmp196_fu_1906_p2;
wire   [0:0] tmp_282_fu_1929_p2;
wire   [6:0] sel_tmp197_cast_fu_1921_p3;
wire   [6:0] sel_tmp190_fu_1893_p3;
wire   [6:0] r_V_41_6_fu_1824_p2;
wire   [6:0] rhs_V_6_7_fu_1935_p3;
wire   [0:0] tmp_426_6_fu_1830_p2;
wire   [0:0] rev18_fu_1836_p2;
wire   [2:0] p_45_8_cast_cast_fu_1960_p3;
wire   [2:0] sel_tmp201_fu_1967_p3;
wire   [0:0] sel_tmp202_fu_1978_p2;
wire   [0:0] sel_tmp204_fu_1988_p2;
wire   [0:0] sel_tmp205_fu_1993_p2;
wire   [0:0] sel_tmp203_fu_1983_p2;
wire   [0:0] tmp_283_fu_2006_p2;
wire   [6:0] sel_tmp211_cast_fu_1998_p3;
wire  signed [6:0] sel_tmp208_cast_fu_1974_p1;
wire   [0:0] sel_tmp207_fu_2020_p2;
wire   [0:0] sel_tmp209_fu_2030_p2;
wire   [0:0] sel_tmp210_fu_2035_p2;
wire   [0:0] sel_tmp208_fu_2025_p2;
wire   [0:0] tmp_284_fu_2048_p2;
wire   [6:0] sel_tmp222_cast_fu_2040_p3;
wire   [6:0] sel_tmp206_fu_2012_p3;
wire   [6:0] r_V_42_7_fu_1943_p2;
wire   [6:0] rhs_V_6_8_fu_2054_p3;
wire   [6:0] r_V_43_8_fu_2062_p2;
wire   [0:0] tmp_428_7_fu_1949_p2;
wire   [0:0] rev19_fu_1955_p2;
wire   [2:0] p_45_9_cast_cast_fu_2083_p3;
wire   [2:0] sel_tmp211_fu_2090_p3;
wire   [0:0] sel_tmp212_fu_2101_p2;
wire   [0:0] sel_tmp214_fu_2111_p2;
wire   [0:0] sel_tmp215_fu_2116_p2;
wire   [0:0] sel_tmp213_fu_2106_p2;
wire   [0:0] tmp_285_fu_2129_p2;
wire   [6:0] sel_tmp228_cast_fu_2121_p3;
wire  signed [6:0] sel_tmp234_cast_fu_2097_p1;
wire   [0:0] sel_tmp217_fu_2143_p2;
wire   [0:0] sel_tmp219_fu_2153_p2;
wire   [0:0] sel_tmp220_fu_2158_p2;
wire   [0:0] sel_tmp218_fu_2148_p2;
wire   [0:0] tmp_286_fu_2171_p2;
wire   [6:0] sel_tmp234_cast1_fu_2163_p3;
wire   [6:0] sel_tmp216_fu_2135_p3;
wire   [6:0] tmp200_fu_2191_p2;
wire   [6:0] tmp199_fu_2185_p2;
wire   [6:0] rhs_V_6_9_fu_2177_p3;
wire   [6:0] tmp203_fu_2207_p2;
wire   [6:0] tmp204_fu_2212_p2;
wire   [6:0] tmp202_fu_2203_p2;
wire   [6:0] tmp205_fu_2218_p2;
wire   [6:0] tmp201_fu_2197_p2;
wire   [6:0] r_V_34_9_fu_2224_p2;
wire   [0:0] tmp207_fu_2238_p2;
wire   [0:0] tmp206_fu_2234_p2;
wire   [0:0] tmp210_fu_2252_p2;
wire   [0:0] tmp211_fu_2256_p2;
wire   [0:0] tmp209_fu_2248_p2;
wire   [0:0] tmp212_fu_2262_p2;
wire   [0:0] tmp208_fu_2242_p2;
wire   [6:0] tmp213_fu_2274_p2;
wire   [6:0] tmp214_fu_2278_p2;
wire   [6:0] r_V_35_9_fu_2284_p2;
wire   [0:0] tmp215_fu_2294_p2;
wire   [0:0] tmp216_fu_2298_p2;
wire   [6:0] tmp217_fu_2310_p2;
wire   [6:0] tmp218_fu_2315_p2;
wire   [6:0] r_V_36_9_fu_2321_p2;
wire   [0:0] tmp220_fu_2337_p2;
wire   [0:0] tmp219_fu_2331_p2;
wire   [0:0] tmp222_fu_2347_p2;
wire   [0:0] tmp223_fu_2351_p2;
wire   [0:0] tmp221_fu_2341_p2;
wire   [6:0] tmp224_fu_2363_p2;
wire   [6:0] tmp227_fu_2381_p2;
wire   [6:0] tmp226_fu_2375_p2;
wire   [6:0] tmp228_fu_2387_p2;
wire   [6:0] tmp225_fu_2369_p2;
wire   [6:0] r_V_37_9_fu_2393_p2;
wire   [0:0] tmp229_fu_2403_p2;
wire   [6:0] tmp230_fu_2415_p2;
wire   [6:0] tmp231_fu_2421_p2;
wire   [6:0] r_V_38_9_fu_2427_p2;
wire   [0:0] tmp232_fu_2437_p2;
wire   [6:0] tmp233_fu_2449_p2;
wire   [6:0] tmp234_fu_2455_p2;
wire   [6:0] r_V_39_9_fu_2461_p2;
wire   [0:0] tmp235_fu_2471_p2;
wire   [6:0] tmp236_fu_2483_p2;
wire   [6:0] r_V_40_9_fu_2489_p2;
wire   [0:0] tmp237_fu_2499_p2;
wire   [6:0] tmp238_fu_2511_p2;
wire   [6:0] r_V_41_9_fu_2517_p2;
wire   [6:0] r_V_42_9_fu_2533_p2;
wire   [0:0] rev20_fu_2078_p2;
wire   [7:0] r_V_34_9_cast_fu_2230_p1;
wire   [0:0] tmp_412_9_fu_2268_p2;
wire   [7:0] mt1_fu_2549_p2;
wire   [7:0] r_V_35_9_cast_fu_2290_p1;
wire   [0:0] tmp_414_9_fu_2304_p2;
wire   [7:0] mt2_fu_2569_p2;
wire   [7:0] r_V_36_9_cast_fu_2327_p1;
wire   [0:0] tmp_416_9_fu_2357_p2;
wire   [7:0] mt3_fu_2589_p2;
wire   [7:0] r_V_37_9_cast_fu_2399_p1;
wire   [0:0] tmp_418_9_fu_2409_p2;
wire   [7:0] mt5_fu_2609_p2;
wire   [7:0] r_V_38_9_cast_fu_2433_p1;
wire   [0:0] tmp_420_9_fu_2443_p2;
wire   [7:0] mt7_fu_2629_p2;
wire   [7:0] r_V_39_9_cast_fu_2467_p1;
wire   [0:0] tmp_422_9_fu_2477_p2;
wire   [7:0] mt9_fu_2649_p2;
wire   [7:0] r_V_40_9_cast_fu_2495_p1;
wire   [0:0] tmp_424_9_fu_2505_p2;
wire   [7:0] mt8_fu_2669_p2;
wire   [7:0] r_V_41_9_cast_fu_2523_p1;
wire   [0:0] tmp_426_9_fu_2527_p2;
wire   [7:0] mt6_fu_2689_p2;
wire   [7:0] r_V_42_9_cast_fu_2539_p1;
wire   [0:0] tmp_428_9_fu_2543_p2;
wire   [7:0] mt4_fu_2709_p2;
wire   [7:0] r_V_43_8_cast_fu_2068_p1;
wire   [0:0] tmp_430_8_fu_2072_p2;
wire   [7:0] mt_fu_2729_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_pipeline_idle_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        r_V_36_1_reg_2785[6 : 1] <= r_V_36_1_fu_518_p2[6 : 1];
        rhs_V_6_1_reg_2780[6 : 1] <= rhs_V_6_1_fu_510_p3[6 : 1];
        rhs_V_6_2_reg_2798[6 : 1] <= rhs_V_6_2_fu_715_p3[6 : 1];
        rhs_V_6_3_reg_2811[6 : 1] <= rhs_V_6_3_fu_914_p3[6 : 1];
        rhs_V_6_reg_2769[6 : 1] <= rhs_V_6_fu_311_p3[6 : 1];
        sel_tmp111_reg_2856 <= sel_tmp111_fu_1015_p2;
        tmp_287_reg_2763 <= vArg_V_fu_143_p2[ap_const_lv32_8];
        tmp_288_reg_2774 <= vArg_V_1_fu_342_p2[ap_const_lv32_8];
        tmp_289_reg_2791 <= vArg_V_2_fu_547_p2[ap_const_lv32_8];
        tmp_290_reg_2805 <= vArg_V_3_fu_746_p2[ap_const_lv32_8];
        tmp_291_reg_2817 <= vArg_V_4_fu_945_p2[ap_const_lv32_8];
        tmp_292_reg_2862 <= vArg_V_5_fu_1044_p2[ap_const_lv32_8];
        tmp_293_reg_2903 <= vArg_V_6_fu_1131_p2[ap_const_lv32_8];
        tmp_294_reg_2944 <= vArg_V_7_fu_1218_p2[ap_const_lv32_8];
        tmp_295_reg_2984 <= vArg_V_s_fu_1305_p2[ap_const_lv32_8];
        tmp_296_reg_3024 <= vArg_V_13_fu_1392_p2[ap_const_lv32_8];
        tmp_405_4_reg_2824 <= tmp_405_4_fu_973_p2;
        tmp_405_5_reg_2869 <= tmp_405_5_fu_1072_p2;
        tmp_405_6_reg_2910 <= tmp_405_6_fu_1159_p2;
        tmp_405_7_reg_2950 <= tmp_405_7_fu_1246_p2;
        tmp_405_8_reg_2990 <= tmp_405_8_fu_1333_p2;
        tmp_405_9_reg_3030 <= tmp_405_9_fu_1420_p2;
        tmp_406_4_reg_2830 <= tmp_406_4_fu_979_p2;
        tmp_406_5_reg_2875 <= tmp_406_5_fu_1078_p2;
        tmp_406_6_reg_2916 <= tmp_406_6_fu_1165_p2;
        tmp_406_7_reg_2956 <= tmp_406_7_fu_1252_p2;
        tmp_406_8_reg_2996 <= tmp_406_8_fu_1339_p2;
        tmp_406_9_reg_3036 <= tmp_406_9_fu_1426_p2;
        tmp_407_4_reg_2835 <= tmp_407_4_fu_985_p2;
        tmp_407_5_reg_2881 <= tmp_407_5_fu_1084_p2;
        tmp_407_6_reg_2922 <= tmp_407_6_fu_1171_p2;
        tmp_407_7_reg_2962 <= tmp_407_7_fu_1258_p2;
        tmp_407_8_reg_3002 <= tmp_407_8_fu_1345_p2;
        tmp_407_9_reg_3042 <= tmp_407_9_fu_1432_p2;
        tmp_408_4_reg_2840 <= tmp_408_4_fu_991_p2;
        tmp_408_5_reg_2887 <= tmp_408_5_fu_1090_p2;
        tmp_408_6_reg_2928 <= tmp_408_6_fu_1177_p2;
        tmp_408_7_reg_2968 <= tmp_408_7_fu_1264_p2;
        tmp_408_8_reg_3008 <= tmp_408_8_fu_1351_p2;
        tmp_408_9_reg_3048 <= tmp_408_9_fu_1438_p2;
        tmp_409_4_reg_2846 <= tmp_409_4_fu_997_p2;
        tmp_409_5_reg_2893 <= tmp_409_5_fu_1096_p2;
        tmp_409_6_reg_2934 <= tmp_409_6_fu_1183_p2;
        tmp_409_7_reg_2974 <= tmp_409_7_fu_1270_p2;
        tmp_409_8_reg_3014 <= tmp_409_8_fu_1357_p2;
        tmp_409_9_reg_3054 <= tmp_409_9_fu_1444_p2;
        tmp_410_4_reg_2851 <= tmp_410_4_fu_1003_p2;
        tmp_410_5_reg_2898 <= tmp_410_5_fu_1102_p2;
        tmp_410_6_reg_2939 <= tmp_410_6_fu_1189_p2;
        tmp_410_7_reg_2979 <= tmp_410_7_fu_1276_p2;
        tmp_410_8_reg_3019 <= tmp_410_8_fu_1363_p2;
        tmp_410_9_reg_3059 <= tmp_410_9_fu_1450_p2;
        tmp_reg_2749 <= tmp_fu_114_p2;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_0_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_1_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_2_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_3_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_4_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_5_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_6_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_7_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_8_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        Eta_ans_7_V_9_ap_vld = 1'b1;
    end else begin
        Eta_ans_7_V_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0)) | (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_pipeline_idle_pp0 = 1'b1;
    end else begin
        ap_pipeline_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_pp0_stage0 == 1'b1) & (1'b1 == ap_enable_reg_pp0_iter0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_start == 1'b0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Eta_ans_7_V_0 = ((tmp_412_9_fu_2268_p2[0:0] === 1'b1) ? mt1_fu_2549_p2 : r_V_34_9_cast_fu_2230_p1);

assign Eta_ans_7_V_1 = ((tmp_414_9_fu_2304_p2[0:0] === 1'b1) ? mt2_fu_2569_p2 : r_V_35_9_cast_fu_2290_p1);

assign Eta_ans_7_V_2 = ((tmp_416_9_fu_2357_p2[0:0] === 1'b1) ? mt3_fu_2589_p2 : r_V_36_9_cast_fu_2327_p1);

assign Eta_ans_7_V_3 = ((tmp_418_9_fu_2409_p2[0:0] === 1'b1) ? mt5_fu_2609_p2 : r_V_37_9_cast_fu_2399_p1);

assign Eta_ans_7_V_4 = ((tmp_420_9_fu_2443_p2[0:0] === 1'b1) ? mt7_fu_2629_p2 : r_V_38_9_cast_fu_2433_p1);

assign Eta_ans_7_V_5 = ((tmp_422_9_fu_2477_p2[0:0] === 1'b1) ? mt9_fu_2649_p2 : r_V_39_9_cast_fu_2467_p1);

assign Eta_ans_7_V_6 = ((tmp_424_9_fu_2505_p2[0:0] === 1'b1) ? mt8_fu_2669_p2 : r_V_40_9_cast_fu_2495_p1);

assign Eta_ans_7_V_7 = ((tmp_426_9_fu_2527_p2[0:0] === 1'b1) ? mt6_fu_2689_p2 : r_V_41_9_cast_fu_2523_p1);

assign Eta_ans_7_V_8 = ((tmp_428_9_fu_2543_p2[0:0] === 1'b1) ? mt4_fu_2709_p2 : r_V_42_9_cast_fu_2539_p1);

assign Eta_ans_7_V_9 = ((tmp_430_8_fu_2072_p2[0:0] === 1'b1) ? mt_fu_2729_p2 : r_V_43_8_cast_fu_2068_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_0];

assign ap_enable_reg_pp0_iter0 = ap_start;

assign mt1_fu_2549_p2 = (ap_const_lv8_0 - r_V_34_9_cast_fu_2230_p1);

assign mt2_fu_2569_p2 = (ap_const_lv8_0 - r_V_35_9_cast_fu_2290_p1);

assign mt3_fu_2589_p2 = (ap_const_lv8_0 - r_V_36_9_cast_fu_2327_p1);

assign mt4_fu_2709_p2 = (ap_const_lv8_0 - r_V_42_9_cast_fu_2539_p1);

assign mt5_fu_2609_p2 = (ap_const_lv8_0 - r_V_37_9_cast_fu_2399_p1);

assign mt6_fu_2689_p2 = (ap_const_lv8_0 - r_V_41_9_cast_fu_2523_p1);

assign mt7_fu_2629_p2 = (ap_const_lv8_0 - r_V_38_9_cast_fu_2433_p1);

assign mt8_fu_2669_p2 = (ap_const_lv8_0 - r_V_40_9_cast_fu_2495_p1);

assign mt9_fu_2649_p2 = (ap_const_lv8_0 - r_V_39_9_cast_fu_2467_p1);

assign mt_fu_2729_p2 = (ap_const_lv8_0 - r_V_43_8_cast_fu_2068_p1);

assign p_18_cast_cast_fu_207_p3 = ((tmp_248_fu_171_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_44_1_cast_fu_330_p1 = $signed(p_44_1_fu_323_p3);

assign p_44_1_fu_323_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_1);

assign p_44_2_cast_fu_535_p1 = $signed(p_44_2_fu_528_p3);

assign p_44_2_fu_528_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_2);

assign p_44_3_cast_fu_734_p1 = $signed(p_44_3_fu_727_p3);

assign p_44_3_fu_727_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_3);

assign p_44_4_cast_fu_933_p1 = $signed(p_44_4_fu_926_p3);

assign p_44_4_fu_926_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_4);

assign p_44_5_cast_fu_1032_p1 = $signed(p_44_5_fu_1025_p3);

assign p_44_5_fu_1025_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_5);

assign p_44_6_cast_fu_1119_p1 = $signed(p_44_6_fu_1112_p3);

assign p_44_6_fu_1112_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_6);

assign p_44_7_cast_fu_1206_p1 = $signed(p_44_7_fu_1199_p3);

assign p_44_7_fu_1199_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_7);

assign p_44_8_cast_fu_1293_p1 = $signed(p_44_8_fu_1286_p3);

assign p_44_8_fu_1286_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_8);

assign p_44_9_cast_fu_1380_p1 = $signed(p_44_9_fu_1373_p3);

assign p_44_9_fu_1373_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_9);

assign p_45_1_cast_cast_fu_406_p3 = ((tmp_405_1_fu_370_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_2_cast_cast_fu_611_p3 = ((tmp_405_2_fu_575_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_3_cast_cast_fu_810_p3 = ((tmp_405_3_fu_774_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_4_cast_cast_fu_1496_p3 = ((tmp_405_4_reg_2824[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_5_cast_cast_fu_1603_p3 = ((tmp_405_5_reg_2869[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_6_cast_cast_fu_1722_p3 = ((tmp_405_6_reg_2910[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_7_cast_cast_fu_1841_p3 = ((tmp_405_7_reg_2950[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_8_cast_cast_fu_1960_p3 = ((tmp_405_8_reg_2990[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_45_9_cast_cast_fu_2083_p3 = ((tmp_405_9_reg_3030[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_3);

assign p_cast_fu_131_p1 = $signed(p_s_fu_124_p3);

assign p_s_fu_124_p3 = ((tmp_reg_2749[0:0] === 1'b1) ? ap_const_lv8_0 : Peta_tabi_V_0);

assign r_V_34_9_cast_fu_2230_p1 = r_V_34_9_fu_2224_p2;

assign r_V_34_9_fu_2224_p2 = (tmp205_fu_2218_p2 & tmp201_fu_2197_p2);

assign r_V_35_9_cast_fu_2290_p1 = r_V_35_9_fu_2284_p2;

assign r_V_35_9_fu_2284_p2 = (tmp214_fu_2278_p2 & tmp201_fu_2197_p2);

assign r_V_36_1_fu_518_p2 = (rhs_V_6_fu_311_p3 & rhs_V_6_1_fu_510_p3);

assign r_V_36_9_cast_fu_2327_p1 = r_V_36_9_fu_2321_p2;

assign r_V_36_9_fu_2321_p2 = (tmp218_fu_2315_p2 & tmp201_fu_2197_p2);

assign r_V_37_2_fu_1465_p2 = (r_V_36_1_reg_2785 & rhs_V_6_2_reg_2798);

assign r_V_37_9_cast_fu_2399_p1 = r_V_37_9_fu_2393_p2;

assign r_V_37_9_fu_2393_p2 = (tmp228_fu_2387_p2 & tmp225_fu_2369_p2);

assign r_V_38_3_fu_1480_p2 = (r_V_37_2_fu_1465_p2 & rhs_V_6_3_reg_2811);

assign r_V_38_9_cast_fu_2433_p1 = r_V_38_9_fu_2427_p2;

assign r_V_38_9_fu_2427_p2 = (tmp231_fu_2421_p2 & tmp225_fu_2369_p2);

assign r_V_39_4_fu_1586_p2 = (r_V_38_3_fu_1480_p2 & rhs_V_6_4_fu_1578_p3);

assign r_V_39_9_cast_fu_2467_p1 = r_V_39_9_fu_2461_p2;

assign r_V_39_9_fu_2461_p2 = (tmp234_fu_2455_p2 & tmp199_fu_2185_p2);

assign r_V_40_5_fu_1705_p2 = (r_V_39_4_fu_1586_p2 & rhs_V_6_5_fu_1697_p3);

assign r_V_40_9_cast_fu_2495_p1 = r_V_40_9_fu_2489_p2;

assign r_V_40_9_fu_2489_p2 = (tmp236_fu_2483_p2 & tmp199_fu_2185_p2);

assign r_V_41_6_fu_1824_p2 = (r_V_40_5_fu_1705_p2 & rhs_V_6_6_fu_1816_p3);

assign r_V_41_9_cast_fu_2523_p1 = r_V_41_9_fu_2517_p2;

assign r_V_41_9_fu_2517_p2 = (tmp238_fu_2511_p2 & r_V_41_6_fu_1824_p2);

assign r_V_42_7_fu_1943_p2 = (r_V_41_6_fu_1824_p2 & rhs_V_6_7_fu_1935_p3);

assign r_V_42_9_cast_fu_2539_p1 = r_V_42_9_fu_2533_p2;

assign r_V_42_9_fu_2533_p2 = (r_V_42_7_fu_1943_p2 & rhs_V_6_9_fu_2177_p3);

assign r_V_43_8_cast_fu_2068_p1 = r_V_43_8_fu_2062_p2;

assign r_V_43_8_fu_2062_p2 = (r_V_42_7_fu_1943_p2 & rhs_V_6_8_fu_2054_p3);

assign rev11_fu_1475_p2 = (tmp_290_reg_2805 ^ 1'b1);

assign rev14_fu_1491_p2 = (tmp_291_reg_2817 ^ 1'b1);

assign rev17_fu_1598_p2 = (tmp_292_reg_2862 ^ 1'b1);

assign rev18_fu_1836_p2 = (tmp_294_reg_2944 ^ 1'b1);

assign rev19_fu_1955_p2 = (tmp_295_reg_2984 ^ 1'b1);

assign rev20_fu_2078_p2 = (tmp_296_reg_3024 ^ 1'b1);

assign rev8_fu_1460_p2 = (tmp_289_reg_2791 ^ 1'b1);

assign rev_fu_1717_p2 = (tmp_293_reg_2903 ^ 1'b1);

assign rhs_V_1_fu_338_p1 = $signed(Lam_tabi_V_1);

assign rhs_V_2_fu_543_p1 = $signed(Lam_tabi_V_2);

assign rhs_V_3_fu_742_p1 = $signed(Lam_tabi_V_3);

assign rhs_V_4_fu_941_p1 = $signed(Lam_tabi_V_4);

assign rhs_V_5_fu_1040_p1 = $signed(Lam_tabi_V_5);

assign rhs_V_6_1_fu_510_p3 = ((tmp_270_fu_504_p2[0:0] === 1'b1) ? sel_tmp41_cast_fu_496_p3 : sel_tmp34_fu_464_p3);

assign rhs_V_6_2_fu_715_p3 = ((tmp_272_fu_709_p2[0:0] === 1'b1) ? sel_tmp67_cast_fu_701_p3 : sel_tmp60_fu_669_p3);

assign rhs_V_6_3_fu_914_p3 = ((tmp_274_fu_908_p2[0:0] === 1'b1) ? sel_tmp93_cast_fu_900_p3 : sel_tmp86_fu_868_p3);

assign rhs_V_6_4_fu_1578_p3 = ((tmp_276_fu_1572_p2[0:0] === 1'b1) ? sel_tmp119_cast_fu_1564_p3 : sel_tmp112_fu_1536_p3);

assign rhs_V_6_5_fu_1697_p3 = ((tmp_278_fu_1691_p2[0:0] === 1'b1) ? sel_tmp145_cast_fu_1683_p3 : sel_tmp138_fu_1655_p3);

assign rhs_V_6_6_fu_1816_p3 = ((tmp_280_fu_1810_p2[0:0] === 1'b1) ? sel_tmp171_cast_fu_1802_p3 : sel_tmp164_fu_1774_p3);

assign rhs_V_6_7_fu_1935_p3 = ((tmp_282_fu_1929_p2[0:0] === 1'b1) ? sel_tmp197_cast_fu_1921_p3 : sel_tmp190_fu_1893_p3);

assign rhs_V_6_8_fu_2054_p3 = ((tmp_284_fu_2048_p2[0:0] === 1'b1) ? sel_tmp222_cast_fu_2040_p3 : sel_tmp206_fu_2012_p3);

assign rhs_V_6_9_fu_2177_p3 = ((tmp_286_fu_2171_p2[0:0] === 1'b1) ? sel_tmp234_cast1_fu_2163_p3 : sel_tmp216_fu_2135_p3);

assign rhs_V_6_fu_311_p3 = ((tmp_268_fu_305_p2[0:0] === 1'b1) ? sel_tmp15_cast_fu_297_p3 : sel_tmp8_fu_265_p3);

assign rhs_V_7_fu_1214_p1 = $signed(Lam_tabi_V_7);

assign rhs_V_8_fu_1301_p1 = $signed(Lam_tabi_V_8);

assign rhs_V_9_fu_1388_p1 = $signed(Lam_tabi_V_9);

assign rhs_V_fu_139_p1 = $signed(Lam_tabi_V_0);

assign rhs_V_s_fu_1127_p1 = $signed(Lam_tabi_V_6);

assign sel_tmp100_fu_888_p2 = (tmp_408_3_fu_792_p2 ^ 1'b1);

assign sel_tmp101_fu_894_p2 = (tmp_409_3_fu_798_p2 & sel_tmp100_fu_888_p2);

assign sel_tmp104_cast_fu_1510_p1 = $signed(sel_tmp104_fu_1503_p3);

assign sel_tmp104_fu_1503_p3 = ((tmp_410_4_reg_2851[0:0] === 1'b1) ? p_45_4_cast_cast_fu_1496_p3 : ap_const_lv3_1);

assign sel_tmp105_fu_1514_p2 = (tmp_405_4_reg_2824 ^ 1'b1);

assign sel_tmp106_fu_1519_p2 = (tmp_406_4_reg_2830 & sel_tmp105_fu_1514_p2);

assign sel_tmp107_cast_fu_1524_p3 = ((sel_tmp111_reg_2856[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp110_fu_1009_p2 = (tmp_406_4_fu_979_p2 ^ 1'b1);

assign sel_tmp111_fu_1015_p2 = (tmp_407_4_fu_985_p2 & sel_tmp110_fu_1009_p2);

assign sel_tmp112_fu_1536_p3 = ((tmp_275_fu_1531_p2[0:0] === 1'b1) ? sel_tmp107_cast_fu_1524_p3 : sel_tmp104_cast_fu_1510_p1);

assign sel_tmp117_fu_1544_p2 = (tmp_407_4_reg_2835 ^ 1'b1);

assign sel_tmp118_fu_1549_p2 = (tmp_408_4_reg_2840 & sel_tmp117_fu_1544_p2);

assign sel_tmp119_cast_fu_1564_p3 = ((sel_tmp127_fu_1559_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp126_fu_1554_p2 = (tmp_408_4_reg_2840 ^ 1'b1);

assign sel_tmp127_fu_1559_p2 = (tmp_409_4_reg_2846 & sel_tmp126_fu_1554_p2);

assign sel_tmp130_cast_fu_1617_p1 = $signed(sel_tmp130_fu_1610_p3);

assign sel_tmp130_fu_1610_p3 = ((tmp_410_5_reg_2898[0:0] === 1'b1) ? p_45_5_cast_cast_fu_1603_p3 : ap_const_lv3_1);

assign sel_tmp131_fu_1621_p2 = (tmp_405_5_reg_2869 ^ 1'b1);

assign sel_tmp132_fu_1626_p2 = (tmp_406_5_reg_2875 & sel_tmp131_fu_1621_p2);

assign sel_tmp133_cast_fu_1641_p3 = ((sel_tmp137_fu_1636_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp136_fu_1631_p2 = (tmp_406_5_reg_2875 ^ 1'b1);

assign sel_tmp137_fu_1636_p2 = (tmp_407_5_reg_2881 & sel_tmp136_fu_1631_p2);

assign sel_tmp138_fu_1655_p3 = ((tmp_277_fu_1649_p2[0:0] === 1'b1) ? sel_tmp133_cast_fu_1641_p3 : sel_tmp130_cast_fu_1617_p1);

assign sel_tmp13_fu_273_p2 = (tmp_250_fu_183_p2 ^ 1'b1);

assign sel_tmp143_fu_1663_p2 = (tmp_407_5_reg_2881 ^ 1'b1);

assign sel_tmp144_fu_1668_p2 = (tmp_408_5_reg_2887 & sel_tmp143_fu_1663_p2);

assign sel_tmp145_cast_fu_1683_p3 = ((sel_tmp153_fu_1678_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp14_fu_279_p2 = (tmp_251_fu_189_p2 & sel_tmp13_fu_273_p2);

assign sel_tmp152_fu_1673_p2 = (tmp_408_5_reg_2887 ^ 1'b1);

assign sel_tmp153_fu_1678_p2 = (tmp_409_5_reg_2893 & sel_tmp152_fu_1673_p2);

assign sel_tmp156_cast_fu_1736_p1 = $signed(sel_tmp156_fu_1729_p3);

assign sel_tmp156_fu_1729_p3 = ((tmp_410_6_reg_2939[0:0] === 1'b1) ? p_45_6_cast_cast_fu_1722_p3 : ap_const_lv3_1);

assign sel_tmp157_fu_1740_p2 = (tmp_405_6_reg_2910 ^ 1'b1);

assign sel_tmp158_fu_1745_p2 = (tmp_406_6_reg_2916 & sel_tmp157_fu_1740_p2);

assign sel_tmp159_cast_fu_1760_p3 = ((sel_tmp163_fu_1755_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp15_cast_fu_297_p3 = ((sel_tmp23_fu_291_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp162_fu_1750_p2 = (tmp_406_6_reg_2916 ^ 1'b1);

assign sel_tmp163_fu_1755_p2 = (tmp_407_6_reg_2922 & sel_tmp162_fu_1750_p2);

assign sel_tmp164_fu_1774_p3 = ((tmp_279_fu_1768_p2[0:0] === 1'b1) ? sel_tmp159_cast_fu_1760_p3 : sel_tmp156_cast_fu_1736_p1);

assign sel_tmp169_fu_1782_p2 = (tmp_407_6_reg_2922 ^ 1'b1);

assign sel_tmp170_fu_1787_p2 = (tmp_408_6_reg_2928 & sel_tmp169_fu_1782_p2);

assign sel_tmp171_cast_fu_1802_p3 = ((sel_tmp179_fu_1797_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp178_fu_1792_p2 = (tmp_408_6_reg_2928 ^ 1'b1);

assign sel_tmp179_fu_1797_p2 = (tmp_409_6_reg_2934 & sel_tmp178_fu_1792_p2);

assign sel_tmp182_cast_fu_1855_p1 = $signed(sel_tmp182_fu_1848_p3);

assign sel_tmp182_fu_1848_p3 = ((tmp_410_7_reg_2979[0:0] === 1'b1) ? p_45_7_cast_cast_fu_1841_p3 : ap_const_lv3_1);

assign sel_tmp183_fu_1859_p2 = (tmp_405_7_reg_2950 ^ 1'b1);

assign sel_tmp184_fu_1864_p2 = (tmp_406_7_reg_2956 & sel_tmp183_fu_1859_p2);

assign sel_tmp185_cast_fu_1879_p3 = ((sel_tmp189_fu_1874_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp188_fu_1869_p2 = (tmp_406_7_reg_2956 ^ 1'b1);

assign sel_tmp189_fu_1874_p2 = (tmp_407_7_reg_2962 & sel_tmp188_fu_1869_p2);

assign sel_tmp190_fu_1893_p3 = ((tmp_281_fu_1887_p2[0:0] === 1'b1) ? sel_tmp185_cast_fu_1879_p3 : sel_tmp182_cast_fu_1855_p1);

assign sel_tmp195_fu_1901_p2 = (tmp_407_7_reg_2962 ^ 1'b1);

assign sel_tmp196_fu_1906_p2 = (tmp_408_7_reg_2968 & sel_tmp195_fu_1901_p2);

assign sel_tmp197_cast_fu_1921_p3 = ((sel_tmp200_fu_1916_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp199_fu_1911_p2 = (tmp_408_7_reg_2968 ^ 1'b1);

assign sel_tmp1_fu_227_p2 = (tmp_248_fu_171_p2 ^ 1'b1);

assign sel_tmp200_fu_1916_p2 = (tmp_409_7_reg_2974 & sel_tmp199_fu_1911_p2);

assign sel_tmp201_fu_1967_p3 = ((tmp_410_8_reg_3019[0:0] === 1'b1) ? p_45_8_cast_cast_fu_1960_p3 : ap_const_lv3_1);

assign sel_tmp202_fu_1978_p2 = (tmp_405_8_reg_2990 ^ 1'b1);

assign sel_tmp203_fu_1983_p2 = (tmp_406_8_reg_2996 & sel_tmp202_fu_1978_p2);

assign sel_tmp204_fu_1988_p2 = (tmp_406_8_reg_2996 ^ 1'b1);

assign sel_tmp205_fu_1993_p2 = (tmp_407_8_reg_3002 & sel_tmp204_fu_1988_p2);

assign sel_tmp206_fu_2012_p3 = ((tmp_283_fu_2006_p2[0:0] === 1'b1) ? sel_tmp211_cast_fu_1998_p3 : sel_tmp208_cast_fu_1974_p1);

assign sel_tmp207_fu_2020_p2 = (tmp_407_8_reg_3002 ^ 1'b1);

assign sel_tmp208_cast_fu_1974_p1 = $signed(sel_tmp201_fu_1967_p3);

assign sel_tmp208_fu_2025_p2 = (tmp_408_8_reg_3008 & sel_tmp207_fu_2020_p2);

assign sel_tmp209_fu_2030_p2 = (tmp_408_8_reg_3008 ^ 1'b1);

assign sel_tmp210_fu_2035_p2 = (tmp_409_8_reg_3014 & sel_tmp209_fu_2030_p2);

assign sel_tmp211_cast_fu_1998_p3 = ((sel_tmp205_fu_1993_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp211_fu_2090_p3 = ((tmp_410_9_reg_3059[0:0] === 1'b1) ? p_45_9_cast_cast_fu_2083_p3 : ap_const_lv3_1);

assign sel_tmp212_fu_2101_p2 = (tmp_405_9_reg_3030 ^ 1'b1);

assign sel_tmp213_fu_2106_p2 = (tmp_406_9_reg_3036 & sel_tmp212_fu_2101_p2);

assign sel_tmp214_fu_2111_p2 = (tmp_406_9_reg_3036 ^ 1'b1);

assign sel_tmp215_fu_2116_p2 = (tmp_407_9_reg_3042 & sel_tmp214_fu_2111_p2);

assign sel_tmp216_fu_2135_p3 = ((tmp_285_fu_2129_p2[0:0] === 1'b1) ? sel_tmp228_cast_fu_2121_p3 : sel_tmp234_cast_fu_2097_p1);

assign sel_tmp217_fu_2143_p2 = (tmp_407_9_reg_3042 ^ 1'b1);

assign sel_tmp218_fu_2148_p2 = (tmp_408_9_reg_3048 & sel_tmp217_fu_2143_p2);

assign sel_tmp219_fu_2153_p2 = (tmp_408_9_reg_3048 ^ 1'b1);

assign sel_tmp220_fu_2158_p2 = (tmp_409_9_reg_3054 & sel_tmp219_fu_2153_p2);

assign sel_tmp222_cast_fu_2040_p3 = ((sel_tmp210_fu_2035_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp228_cast_fu_2121_p3 = ((sel_tmp215_fu_2116_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp22_fu_285_p2 = (tmp_251_fu_189_p2 ^ 1'b1);

assign sel_tmp234_cast1_fu_2163_p3 = ((sel_tmp220_fu_2158_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp234_cast_fu_2097_p1 = $signed(sel_tmp211_fu_2090_p3);

assign sel_tmp23_fu_291_p2 = (tmp_252_fu_195_p2 & sel_tmp22_fu_285_p2);

assign sel_tmp26_cast_fu_422_p1 = $signed(sel_tmp26_fu_414_p3);

assign sel_tmp26_fu_414_p3 = ((tmp_410_1_fu_400_p2[0:0] === 1'b1) ? p_45_1_cast_cast_fu_406_p3 : ap_const_lv3_1);

assign sel_tmp27_fu_426_p2 = (tmp_405_1_fu_370_p2 ^ 1'b1);

assign sel_tmp28_fu_432_p2 = (tmp_406_1_fu_376_p2 & sel_tmp27_fu_426_p2);

assign sel_tmp29_cast_fu_450_p3 = ((sel_tmp33_fu_444_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp2_fu_233_p2 = (tmp_249_fu_177_p2 & sel_tmp1_fu_227_p2);

assign sel_tmp32_fu_438_p2 = (tmp_406_1_fu_376_p2 ^ 1'b1);

assign sel_tmp33_fu_444_p2 = (tmp_407_1_fu_382_p2 & sel_tmp32_fu_438_p2);

assign sel_tmp34_fu_464_p3 = ((tmp_269_fu_458_p2[0:0] === 1'b1) ? sel_tmp29_cast_fu_450_p3 : sel_tmp26_cast_fu_422_p1);

assign sel_tmp39_fu_472_p2 = (tmp_407_1_fu_382_p2 ^ 1'b1);

assign sel_tmp3_cast_fu_251_p3 = ((sel_tmp7_fu_245_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp40_fu_478_p2 = (tmp_408_1_fu_388_p2 & sel_tmp39_fu_472_p2);

assign sel_tmp41_cast_fu_496_p3 = ((sel_tmp49_fu_490_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp48_fu_484_p2 = (tmp_408_1_fu_388_p2 ^ 1'b1);

assign sel_tmp49_fu_490_p2 = (tmp_409_1_fu_394_p2 & sel_tmp48_fu_484_p2);

assign sel_tmp52_cast_fu_627_p1 = $signed(sel_tmp52_fu_619_p3);

assign sel_tmp52_fu_619_p3 = ((tmp_410_2_fu_605_p2[0:0] === 1'b1) ? p_45_2_cast_cast_fu_611_p3 : ap_const_lv3_1);

assign sel_tmp53_fu_631_p2 = (tmp_405_2_fu_575_p2 ^ 1'b1);

assign sel_tmp54_fu_637_p2 = (tmp_406_2_fu_581_p2 & sel_tmp53_fu_631_p2);

assign sel_tmp55_cast_fu_655_p3 = ((sel_tmp59_fu_649_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp58_fu_643_p2 = (tmp_406_2_fu_581_p2 ^ 1'b1);

assign sel_tmp59_fu_649_p2 = (tmp_407_2_fu_587_p2 & sel_tmp58_fu_643_p2);

assign sel_tmp60_fu_669_p3 = ((tmp_271_fu_663_p2[0:0] === 1'b1) ? sel_tmp55_cast_fu_655_p3 : sel_tmp52_cast_fu_627_p1);

assign sel_tmp65_fu_677_p2 = (tmp_407_2_fu_587_p2 ^ 1'b1);

assign sel_tmp66_fu_683_p2 = (tmp_408_2_fu_593_p2 & sel_tmp65_fu_677_p2);

assign sel_tmp67_cast_fu_701_p3 = ((sel_tmp75_fu_695_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp6_fu_239_p2 = (tmp_249_fu_177_p2 ^ 1'b1);

assign sel_tmp74_fu_689_p2 = (tmp_408_2_fu_593_p2 ^ 1'b1);

assign sel_tmp75_fu_695_p2 = (tmp_409_2_fu_599_p2 & sel_tmp74_fu_689_p2);

assign sel_tmp78_cast_fu_826_p1 = $signed(sel_tmp78_fu_818_p3);

assign sel_tmp78_fu_818_p3 = ((tmp_410_3_fu_804_p2[0:0] === 1'b1) ? p_45_3_cast_cast_fu_810_p3 : ap_const_lv3_1);

assign sel_tmp79_fu_830_p2 = (tmp_405_3_fu_774_p2 ^ 1'b1);

assign sel_tmp7_fu_245_p2 = (tmp_250_fu_183_p2 & sel_tmp6_fu_239_p2);

assign sel_tmp80_fu_836_p2 = (tmp_406_3_fu_780_p2 & sel_tmp79_fu_830_p2);

assign sel_tmp81_cast_fu_854_p3 = ((sel_tmp85_fu_848_p2[0:0] === 1'b1) ? ap_const_lv7_1F : ap_const_lv7_3F);

assign sel_tmp84_fu_842_p2 = (tmp_406_3_fu_780_p2 ^ 1'b1);

assign sel_tmp85_fu_848_p2 = (tmp_407_3_fu_786_p2 & sel_tmp84_fu_842_p2);

assign sel_tmp86_fu_868_p3 = ((tmp_273_fu_862_p2[0:0] === 1'b1) ? sel_tmp81_cast_fu_854_p3 : sel_tmp78_cast_fu_826_p1);

assign sel_tmp8_fu_265_p3 = ((tmp_267_fu_259_p2[0:0] === 1'b1) ? sel_tmp3_cast_fu_251_p3 : sel_tmp_cast_fu_223_p1);

assign sel_tmp91_fu_876_p2 = (tmp_407_3_fu_786_p2 ^ 1'b1);

assign sel_tmp92_fu_882_p2 = (tmp_408_3_fu_792_p2 & sel_tmp91_fu_876_p2);

assign sel_tmp93_cast_fu_900_p3 = ((sel_tmp101_fu_894_p2[0:0] === 1'b1) ? ap_const_lv7_7 : ap_const_lv7_F);

assign sel_tmp_cast_fu_223_p1 = $signed(sel_tmp_fu_215_p3);

assign sel_tmp_fu_215_p3 = ((tmp_253_fu_201_p2[0:0] === 1'b1) ? p_18_cast_cast_fu_207_p3 : ap_const_lv3_1);

assign tmp199_fu_2185_p2 = (rhs_V_6_7_fu_1935_p3 & rhs_V_6_8_fu_2054_p3);

assign tmp200_fu_2191_p2 = (rhs_V_6_6_fu_1816_p3 & rhs_V_6_5_fu_1697_p3);

assign tmp201_fu_2197_p2 = (tmp200_fu_2191_p2 & tmp199_fu_2185_p2);

assign tmp202_fu_2203_p2 = (rhs_V_6_2_reg_2798 & rhs_V_6_1_reg_2780);

assign tmp203_fu_2207_p2 = (rhs_V_6_3_reg_2811 & rhs_V_6_9_fu_2177_p3);

assign tmp204_fu_2212_p2 = (tmp203_fu_2207_p2 & rhs_V_6_4_fu_1578_p3);

assign tmp205_fu_2218_p2 = (tmp204_fu_2212_p2 & tmp202_fu_2203_p2);

assign tmp206_fu_2234_p2 = (tmp_288_reg_2774 ^ tmp_289_reg_2791);

assign tmp207_fu_2238_p2 = (tmp_290_reg_2805 ^ tmp_291_reg_2817);

assign tmp208_fu_2242_p2 = (tmp207_fu_2238_p2 ^ tmp206_fu_2234_p2);

assign tmp209_fu_2248_p2 = (tmp_292_reg_2862 ^ tmp_293_reg_2903);

assign tmp210_fu_2252_p2 = (tmp_295_reg_2984 ^ tmp_296_reg_3024);

assign tmp211_fu_2256_p2 = (tmp210_fu_2252_p2 ^ rev18_fu_1836_p2);

assign tmp212_fu_2262_p2 = (tmp211_fu_2256_p2 ^ tmp209_fu_2248_p2);

assign tmp213_fu_2274_p2 = (rhs_V_6_2_reg_2798 & rhs_V_6_reg_2769);

assign tmp214_fu_2278_p2 = (tmp204_fu_2212_p2 & tmp213_fu_2274_p2);

assign tmp215_fu_2294_p2 = (tmp_287_reg_2763 ^ tmp_289_reg_2791);

assign tmp216_fu_2298_p2 = (tmp207_fu_2238_p2 ^ tmp215_fu_2294_p2);

assign tmp217_fu_2310_p2 = (r_V_36_1_reg_2785 & rhs_V_6_4_fu_1578_p3);

assign tmp218_fu_2315_p2 = (tmp203_fu_2207_p2 & tmp217_fu_2310_p2);

assign tmp219_fu_2331_p2 = (tmp_416_1_fu_1456_p2 ^ rev11_fu_1475_p2);

assign tmp220_fu_2337_p2 = (tmp_291_reg_2817 ^ tmp_292_reg_2862);

assign tmp221_fu_2341_p2 = (tmp220_fu_2337_p2 ^ tmp219_fu_2331_p2);

assign tmp222_fu_2347_p2 = (tmp_293_reg_2903 ^ tmp_294_reg_2944);

assign tmp223_fu_2351_p2 = (tmp210_fu_2252_p2 ^ tmp222_fu_2347_p2);

assign tmp224_fu_2363_p2 = (rhs_V_6_8_fu_2054_p3 & rhs_V_6_6_fu_1816_p3);

assign tmp225_fu_2369_p2 = (tmp224_fu_2363_p2 & rhs_V_6_7_fu_1935_p3);

assign tmp226_fu_2375_p2 = (r_V_37_2_fu_1465_p2 & rhs_V_6_5_fu_1697_p3);

assign tmp227_fu_2381_p2 = (rhs_V_6_4_fu_1578_p3 & rhs_V_6_9_fu_2177_p3);

assign tmp228_fu_2387_p2 = (tmp227_fu_2381_p2 & tmp226_fu_2375_p2);

assign tmp229_fu_2403_p2 = (tmp220_fu_2337_p2 ^ tmp_418_2_fu_1469_p2);

assign tmp230_fu_2415_p2 = (r_V_38_3_fu_1480_p2 & rhs_V_6_9_fu_2177_p3);

assign tmp231_fu_2421_p2 = (tmp230_fu_2415_p2 & rhs_V_6_5_fu_1697_p3);

assign tmp232_fu_2437_p2 = (tmp209_fu_2248_p2 ^ tmp_420_3_fu_1485_p2);

assign tmp233_fu_2449_p2 = (r_V_39_4_fu_1586_p2 & rhs_V_6_9_fu_2177_p3);

assign tmp234_fu_2455_p2 = (tmp233_fu_2449_p2 & rhs_V_6_6_fu_1816_p3);

assign tmp235_fu_2471_p2 = (tmp_422_4_fu_1592_p2 ^ rev_fu_1717_p2);

assign tmp236_fu_2483_p2 = (r_V_40_5_fu_1705_p2 & rhs_V_6_9_fu_2177_p3);

assign tmp237_fu_2499_p2 = (tmp_424_5_fu_1711_p2 ^ rev18_fu_1836_p2);

assign tmp238_fu_2511_p2 = (rhs_V_6_8_fu_2054_p3 & rhs_V_6_9_fu_2177_p3);

assign tmp_248_fu_171_p2 = (($signed(vArg_V_9_fu_163_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_249_fu_177_p2 = (($signed(vArg_V_9_fu_163_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_250_fu_183_p2 = (($signed(vArg_V_9_fu_163_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_251_fu_189_p2 = (($signed(vArg_V_9_fu_163_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_252_fu_195_p2 = (($signed(vArg_V_9_fu_163_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_253_fu_201_p2 = (($signed(vArg_V_9_fu_163_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_267_fu_259_p2 = (sel_tmp7_fu_245_p2 | sel_tmp2_fu_233_p2);

assign tmp_268_fu_305_p2 = (sel_tmp23_fu_291_p2 | sel_tmp14_fu_279_p2);

assign tmp_269_fu_458_p2 = (sel_tmp33_fu_444_p2 | sel_tmp28_fu_432_p2);

assign tmp_270_fu_504_p2 = (sel_tmp49_fu_490_p2 | sel_tmp40_fu_478_p2);

assign tmp_271_fu_663_p2 = (sel_tmp59_fu_649_p2 | sel_tmp54_fu_637_p2);

assign tmp_272_fu_709_p2 = (sel_tmp75_fu_695_p2 | sel_tmp66_fu_683_p2);

assign tmp_273_fu_862_p2 = (sel_tmp85_fu_848_p2 | sel_tmp80_fu_836_p2);

assign tmp_274_fu_908_p2 = (sel_tmp101_fu_894_p2 | sel_tmp92_fu_882_p2);

assign tmp_275_fu_1531_p2 = (sel_tmp111_reg_2856 | sel_tmp106_fu_1519_p2);

assign tmp_276_fu_1572_p2 = (sel_tmp127_fu_1559_p2 | sel_tmp118_fu_1549_p2);

assign tmp_277_fu_1649_p2 = (sel_tmp137_fu_1636_p2 | sel_tmp132_fu_1626_p2);

assign tmp_278_fu_1691_p2 = (sel_tmp153_fu_1678_p2 | sel_tmp144_fu_1668_p2);

assign tmp_279_fu_1768_p2 = (sel_tmp163_fu_1755_p2 | sel_tmp158_fu_1745_p2);

assign tmp_280_fu_1810_p2 = (sel_tmp179_fu_1797_p2 | sel_tmp170_fu_1787_p2);

assign tmp_281_fu_1887_p2 = (sel_tmp189_fu_1874_p2 | sel_tmp184_fu_1864_p2);

assign tmp_282_fu_1929_p2 = (sel_tmp200_fu_1916_p2 | sel_tmp196_fu_1906_p2);

assign tmp_283_fu_2006_p2 = (sel_tmp205_fu_1993_p2 | sel_tmp203_fu_1983_p2);

assign tmp_284_fu_2048_p2 = (sel_tmp210_fu_2035_p2 | sel_tmp208_fu_2025_p2);

assign tmp_285_fu_2129_p2 = (sel_tmp215_fu_2116_p2 | sel_tmp213_fu_2106_p2);

assign tmp_286_fu_2171_p2 = (sel_tmp220_fu_2158_p2 | sel_tmp218_fu_2148_p2);

assign tmp_287_fu_149_p3 = vArg_V_fu_143_p2[ap_const_lv32_8];

assign tmp_288_fu_348_p3 = vArg_V_1_fu_342_p2[ap_const_lv32_8];

assign tmp_289_fu_553_p3 = vArg_V_2_fu_547_p2[ap_const_lv32_8];

assign tmp_290_fu_752_p3 = vArg_V_3_fu_746_p2[ap_const_lv32_8];

assign tmp_291_fu_951_p3 = vArg_V_4_fu_945_p2[ap_const_lv32_8];

assign tmp_292_fu_1050_p3 = vArg_V_5_fu_1044_p2[ap_const_lv32_8];

assign tmp_293_fu_1137_p3 = vArg_V_6_fu_1131_p2[ap_const_lv32_8];

assign tmp_294_fu_1224_p3 = vArg_V_7_fu_1218_p2[ap_const_lv32_8];

assign tmp_295_fu_1311_p3 = vArg_V_s_fu_1305_p2[ap_const_lv32_8];

assign tmp_296_fu_1398_p3 = vArg_V_13_fu_1392_p2[ap_const_lv32_8];

assign tmp_405_1_fu_370_p2 = (($signed(vArg_V_9_1_fu_362_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_2_fu_575_p2 = (($signed(vArg_V_9_2_fu_567_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_3_fu_774_p2 = (($signed(vArg_V_9_3_fu_766_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_4_fu_973_p2 = (($signed(vArg_V_9_4_fu_965_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_5_fu_1072_p2 = (($signed(vArg_V_9_5_fu_1064_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_6_fu_1159_p2 = (($signed(vArg_V_9_6_fu_1151_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_7_fu_1246_p2 = (($signed(vArg_V_9_7_fu_1238_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_8_fu_1333_p2 = (($signed(vArg_V_9_8_fu_1325_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_405_9_fu_1420_p2 = (($signed(vArg_V_9_9_fu_1412_p3) > $signed(9'b1111110)) ? 1'b1 : 1'b0);

assign tmp_406_1_fu_376_p2 = (($signed(vArg_V_9_1_fu_362_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_2_fu_581_p2 = (($signed(vArg_V_9_2_fu_567_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_3_fu_780_p2 = (($signed(vArg_V_9_3_fu_766_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_4_fu_979_p2 = (($signed(vArg_V_9_4_fu_965_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_5_fu_1078_p2 = (($signed(vArg_V_9_5_fu_1064_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_6_fu_1165_p2 = (($signed(vArg_V_9_6_fu_1151_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_7_fu_1252_p2 = (($signed(vArg_V_9_7_fu_1238_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_8_fu_1339_p2 = (($signed(vArg_V_9_8_fu_1325_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_406_9_fu_1426_p2 = (($signed(vArg_V_9_9_fu_1412_p3) > $signed(9'b111110)) ? 1'b1 : 1'b0);

assign tmp_407_1_fu_382_p2 = (($signed(vArg_V_9_1_fu_362_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_2_fu_587_p2 = (($signed(vArg_V_9_2_fu_567_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_3_fu_786_p2 = (($signed(vArg_V_9_3_fu_766_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_4_fu_985_p2 = (($signed(vArg_V_9_4_fu_965_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_5_fu_1084_p2 = (($signed(vArg_V_9_5_fu_1064_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_6_fu_1171_p2 = (($signed(vArg_V_9_6_fu_1151_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_7_fu_1258_p2 = (($signed(vArg_V_9_7_fu_1238_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_8_fu_1345_p2 = (($signed(vArg_V_9_8_fu_1325_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_407_9_fu_1432_p2 = (($signed(vArg_V_9_9_fu_1412_p3) > $signed(9'b11110)) ? 1'b1 : 1'b0);

assign tmp_408_1_fu_388_p2 = (($signed(vArg_V_9_1_fu_362_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_2_fu_593_p2 = (($signed(vArg_V_9_2_fu_567_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_3_fu_792_p2 = (($signed(vArg_V_9_3_fu_766_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_4_fu_991_p2 = (($signed(vArg_V_9_4_fu_965_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_5_fu_1090_p2 = (($signed(vArg_V_9_5_fu_1064_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_6_fu_1177_p2 = (($signed(vArg_V_9_6_fu_1151_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_7_fu_1264_p2 = (($signed(vArg_V_9_7_fu_1238_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_8_fu_1351_p2 = (($signed(vArg_V_9_8_fu_1325_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_408_9_fu_1438_p2 = (($signed(vArg_V_9_9_fu_1412_p3) > $signed(9'b1110)) ? 1'b1 : 1'b0);

assign tmp_409_1_fu_394_p2 = (($signed(vArg_V_9_1_fu_362_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_2_fu_599_p2 = (($signed(vArg_V_9_2_fu_567_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_3_fu_798_p2 = (($signed(vArg_V_9_3_fu_766_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_4_fu_997_p2 = (($signed(vArg_V_9_4_fu_965_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_5_fu_1096_p2 = (($signed(vArg_V_9_5_fu_1064_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_6_fu_1183_p2 = (($signed(vArg_V_9_6_fu_1151_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_7_fu_1270_p2 = (($signed(vArg_V_9_7_fu_1238_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_8_fu_1357_p2 = (($signed(vArg_V_9_8_fu_1325_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_409_9_fu_1444_p2 = (($signed(vArg_V_9_9_fu_1412_p3) > $signed(9'b110)) ? 1'b1 : 1'b0);

assign tmp_410_1_fu_400_p2 = (($signed(vArg_V_9_1_fu_362_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_2_fu_605_p2 = (($signed(vArg_V_9_2_fu_567_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_3_fu_804_p2 = (($signed(vArg_V_9_3_fu_766_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_4_fu_1003_p2 = (($signed(vArg_V_9_4_fu_965_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_5_fu_1102_p2 = (($signed(vArg_V_9_5_fu_1064_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_6_fu_1189_p2 = (($signed(vArg_V_9_6_fu_1151_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_7_fu_1276_p2 = (($signed(vArg_V_9_7_fu_1238_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_8_fu_1363_p2 = (($signed(vArg_V_9_8_fu_1325_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_410_9_fu_1450_p2 = (($signed(vArg_V_9_9_fu_1412_p3) > $signed(9'b10)) ? 1'b1 : 1'b0);

assign tmp_412_9_fu_2268_p2 = (tmp212_fu_2262_p2 ^ tmp208_fu_2242_p2);

assign tmp_414_9_fu_2304_p2 = (tmp212_fu_2262_p2 ^ tmp216_fu_2298_p2);

assign tmp_416_1_fu_1456_p2 = (tmp_287_reg_2763 ^ tmp_288_reg_2774);

assign tmp_416_9_fu_2357_p2 = (tmp223_fu_2351_p2 ^ tmp221_fu_2341_p2);

assign tmp_418_2_fu_1469_p2 = (tmp_416_1_fu_1456_p2 ^ rev8_fu_1460_p2);

assign tmp_418_9_fu_2409_p2 = (tmp223_fu_2351_p2 ^ tmp229_fu_2403_p2);

assign tmp_420_3_fu_1485_p2 = (tmp_418_2_fu_1469_p2 ^ rev11_fu_1475_p2);

assign tmp_420_9_fu_2443_p2 = (tmp211_fu_2256_p2 ^ tmp232_fu_2437_p2);

assign tmp_422_4_fu_1592_p2 = (tmp_420_3_fu_1485_p2 ^ rev14_fu_1491_p2);

assign tmp_422_9_fu_2477_p2 = (tmp211_fu_2256_p2 ^ tmp235_fu_2471_p2);

assign tmp_424_5_fu_1711_p2 = (tmp_422_4_fu_1592_p2 ^ rev17_fu_1598_p2);

assign tmp_424_9_fu_2505_p2 = (tmp210_fu_2252_p2 ^ tmp237_fu_2499_p2);

assign tmp_426_6_fu_1830_p2 = (tmp_424_5_fu_1711_p2 ^ rev_fu_1717_p2);

assign tmp_426_9_fu_2527_p2 = (tmp210_fu_2252_p2 ^ tmp_426_6_fu_1830_p2);

assign tmp_428_7_fu_1949_p2 = (tmp_426_6_fu_1830_p2 ^ rev18_fu_1836_p2);

assign tmp_428_9_fu_2543_p2 = (tmp_428_7_fu_1949_p2 ^ rev20_fu_2078_p2);

assign tmp_430_8_fu_2072_p2 = (tmp_428_7_fu_1949_p2 ^ rev19_fu_1955_p2);

assign tmp_fu_114_p2 = ((nIterationCounter == ap_const_lv16_0) ? 1'b1 : 1'b0);

assign vArg_V_13_fu_1392_p2 = ($signed(p_44_9_cast_fu_1380_p1) - $signed(rhs_V_9_fu_1388_p1));

assign vArg_V_1_fu_342_p2 = ($signed(p_44_1_cast_fu_330_p1) - $signed(rhs_V_1_fu_338_p1));

assign vArg_V_2_fu_547_p2 = ($signed(p_44_2_cast_fu_535_p1) - $signed(rhs_V_2_fu_543_p1));

assign vArg_V_3_fu_746_p2 = ($signed(p_44_3_cast_fu_734_p1) - $signed(rhs_V_3_fu_742_p1));

assign vArg_V_4_fu_945_p2 = ($signed(p_44_4_cast_fu_933_p1) - $signed(rhs_V_4_fu_941_p1));

assign vArg_V_5_fu_1044_p2 = ($signed(p_44_5_cast_fu_1032_p1) - $signed(rhs_V_5_fu_1040_p1));

assign vArg_V_6_fu_1131_p2 = ($signed(p_44_6_cast_fu_1119_p1) - $signed(rhs_V_s_fu_1127_p1));

assign vArg_V_7_fu_1218_p2 = ($signed(p_44_7_cast_fu_1206_p1) - $signed(rhs_V_7_fu_1214_p1));

assign vArg_V_8_1_fu_356_p2 = (ap_const_lv9_0 - vArg_V_1_fu_342_p2);

assign vArg_V_8_2_fu_561_p2 = (ap_const_lv9_0 - vArg_V_2_fu_547_p2);

assign vArg_V_8_3_fu_760_p2 = (ap_const_lv9_0 - vArg_V_3_fu_746_p2);

assign vArg_V_8_4_fu_959_p2 = (ap_const_lv9_0 - vArg_V_4_fu_945_p2);

assign vArg_V_8_5_fu_1058_p2 = (ap_const_lv9_0 - vArg_V_5_fu_1044_p2);

assign vArg_V_8_6_fu_1145_p2 = (ap_const_lv9_0 - vArg_V_6_fu_1131_p2);

assign vArg_V_8_7_fu_1232_p2 = (ap_const_lv9_0 - vArg_V_7_fu_1218_p2);

assign vArg_V_8_8_fu_1319_p2 = (ap_const_lv9_0 - vArg_V_s_fu_1305_p2);

assign vArg_V_8_9_fu_1406_p2 = (ap_const_lv9_0 - vArg_V_13_fu_1392_p2);

assign vArg_V_8_fu_157_p2 = (ap_const_lv9_0 - vArg_V_fu_143_p2);

assign vArg_V_9_1_fu_362_p3 = ((tmp_288_fu_348_p3[0:0] === 1'b1) ? vArg_V_8_1_fu_356_p2 : vArg_V_1_fu_342_p2);

assign vArg_V_9_2_fu_567_p3 = ((tmp_289_fu_553_p3[0:0] === 1'b1) ? vArg_V_8_2_fu_561_p2 : vArg_V_2_fu_547_p2);

assign vArg_V_9_3_fu_766_p3 = ((tmp_290_fu_752_p3[0:0] === 1'b1) ? vArg_V_8_3_fu_760_p2 : vArg_V_3_fu_746_p2);

assign vArg_V_9_4_fu_965_p3 = ((tmp_291_fu_951_p3[0:0] === 1'b1) ? vArg_V_8_4_fu_959_p2 : vArg_V_4_fu_945_p2);

assign vArg_V_9_5_fu_1064_p3 = ((tmp_292_fu_1050_p3[0:0] === 1'b1) ? vArg_V_8_5_fu_1058_p2 : vArg_V_5_fu_1044_p2);

assign vArg_V_9_6_fu_1151_p3 = ((tmp_293_fu_1137_p3[0:0] === 1'b1) ? vArg_V_8_6_fu_1145_p2 : vArg_V_6_fu_1131_p2);

assign vArg_V_9_7_fu_1238_p3 = ((tmp_294_fu_1224_p3[0:0] === 1'b1) ? vArg_V_8_7_fu_1232_p2 : vArg_V_7_fu_1218_p2);

assign vArg_V_9_8_fu_1325_p3 = ((tmp_295_fu_1311_p3[0:0] === 1'b1) ? vArg_V_8_8_fu_1319_p2 : vArg_V_s_fu_1305_p2);

assign vArg_V_9_9_fu_1412_p3 = ((tmp_296_fu_1398_p3[0:0] === 1'b1) ? vArg_V_8_9_fu_1406_p2 : vArg_V_13_fu_1392_p2);

assign vArg_V_9_fu_163_p3 = ((tmp_287_fu_149_p3[0:0] === 1'b1) ? vArg_V_8_fu_157_p2 : vArg_V_fu_143_p2);

assign vArg_V_fu_143_p2 = ($signed(p_cast_fu_131_p1) - $signed(rhs_V_fu_139_p1));

assign vArg_V_s_fu_1305_p2 = ($signed(p_44_8_cast_fu_1293_p1) - $signed(rhs_V_8_fu_1301_p1));

always @ (posedge ap_clk) begin
    rhs_V_6_reg_2769[0] <= 1'b1;
    rhs_V_6_1_reg_2780[0] <= 1'b1;
    r_V_36_1_reg_2785[0] <= 1'b1;
    rhs_V_6_2_reg_2798[0] <= 1'b1;
    rhs_V_6_3_reg_2811[0] <= 1'b1;
end

endmodule //mcalcI
