INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/xmesho00/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/impl/timing/xsim/tb_hex_7seg_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_7seg
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xmesho00/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7sec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xmesho00/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
