/*
* gpio.h- Sigmastar
*
* Copyright (C) 2018 Sigmastar Technology Corp.
*
* Author: giggshuang <giggshuang@sigmastar.com.tw>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
*/

#ifndef __GPIO_H__
#define __GPIO_H__

#define PAD_GPIO0           0
#define PAD_GPIO1           1
#define PAD_GPIO2           2
#define PAD_GPIO3           3
#define PAD_GPIO4           4
#define PAD_GPIO5           5
#define PAD_GPIO6           6
#define PAD_GPIO7           7
#define PAD_GPIO8           8
#define PAD_GPIO9           9
#define PAD_GPIO10         10
#define PAD_GPIO11         11
#define PAD_GPIO12         12
#define PAD_GPIO13         13
#define PAD_GPIO14         14
#define PAD_GPIO15         15
#define PAD_PWM0           16
#define PAD_PWM1           17
#define PAD_FUART_RX       18
#define PAD_FUART_TX       19
#define PAD_FUART_CTS      20
#define PAD_FUART_RTS      21
#define PAD_UART0_RX       22
#define PAD_UART0_TX       23
#define PAD_UART1_RX       24
#define PAD_UART1_TX       25
#define PAD_SR_IO00        26
#define PAD_SR_IO01        27
#define PAD_SR_IO02        28
#define PAD_SR_IO03        29
#define PAD_SR_IO04        30
#define PAD_SR_IO05        31
#define PAD_SR_IO06        32
#define PAD_SR_IO07        33
#define PAD_SR_IO08        34
#define PAD_SR_IO09        35
#define PAD_SR_IO10        36
#define PAD_SR_IO11        37
#define PAD_SR_IO12        38
#define PAD_SR_IO13        39
#define PAD_SR_IO14        40
#define PAD_SR_IO15        41
#define PAD_SR_IO16        42
#define PAD_SR_IO17        43
#define PAD_NAND_CEZ       44
#define PAD_NAND_ALE       45
#define PAD_NAND_CLE       46
#define PAD_NAND_WEZ       47
#define PAD_NAND_WPZ       48
#define PAD_NAND_REZ       49
#define PAD_NAND_RBZ       50
#define PAD_NAND_DA0       51
#define PAD_NAND_DA1       52
#define PAD_NAND_DA2       53
#define PAD_NAND_DA3       54
#define PAD_NAND_DA4       55
#define PAD_NAND_DA5       56
#define PAD_NAND_DA6       57
#define PAD_NAND_DA7       58
#define PAD_SD_CLK         59
#define PAD_SD_CMD         60
#define PAD_SD_D0          61
#define PAD_SD_D1          62
#define PAD_SD_D2          63
#define PAD_SD_D3          64
#define PAD_I2C0_SCL       65
#define PAD_I2C0_SDA       66
#define PAD_I2C1_SCL       67
#define PAD_I2C1_SDA       68
#define PAD_SPI0_CZ        69
#define PAD_SPI0_CK        70
#define PAD_SPI0_DI        71
#define PAD_SPI0_DO        72
#define PAD_SPI1_CZ        73
#define PAD_SPI1_CK        74
#define PAD_SPI1_DI        75
#define PAD_SPI1_DO        76
#define PAD_PM_SD_CDZ      77
#define PAD_PM_IRIN        78
#define PAD_PM_GPIO0       79
#define PAD_PM_GPIO1       80
#define PAD_PM_GPIO2       81
#define PAD_PM_GPIO3       82
#define PAD_PM_GPIO4       83
#define PAD_PM_GPIO5       84
#define PAD_PM_GPIO6       85
#define PAD_PM_GPIO7       86
#define PAD_PM_GPIO8       87
#define PAD_PM_GPIO9       88
#define PAD_PM_GPIO10      89
#define PAD_PM_SPI_CZ      90
#define PAD_PM_SPI_CK      91
#define PAD_PM_SPI_DI      92
#define PAD_PM_SPI_DO      93
#define PAD_PM_SPI_WPZ     94
#define PAD_PM_SPI_HLD     95
#define PAD_PM_LED0        96
#define PAD_PM_LED1        97
#define PAD_SAR_GPIO0      98
#define PAD_SAR_GPIO1      99
#define PAD_SAR_GPIO2     100
#define PAD_SAR_GPIO3     101
#define PAD_ETH_RN        102
#define PAD_ETH_RP        103
#define PAD_ETH_TN        104
#define PAD_ETH_TP        105
#define PAD_USB_DM        106
#define PAD_USB_DP        107

#define GPIO_NR           108

#endif  // __GPIO_H__
