0.7
2020.1
May 27 2020
20:09:33
C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sim_1/new/mp_adder_TB.v,1742461751,verilog,,,,mp_adder_TB,,,,,,,,
C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sources_1/imports/new/full_adder.v,1740574740,verilog,,C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sources_1/new/mp_adder.v,,full_adder,,,,,,,,
C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,1740580264,verilog,,C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sim_1/new/mp_adder_TB.v,,ripple_carry_adder_Nb,,,,,,,,
C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sources_1/new/mp_adder.v,1742461259,verilog,,C:/Users/pipor/Documents/00KUL/Y3/S2/CDD/Lab3/Lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,,mp_adder,,,,,,,,
