# Stretch Goal 2: Pipelined Processor with Data Cache.
For this stretch goal, we will be implementing a data cache designed for both temporal and spatial locality.

### Cache Organisation:
TODO: include diagram of cache organisation diagram

### Cache in the Top Level:
- Since the data cache interacts directly with the data memory, there needed to be some modifications to the data memory:
TODO: include top level diagram of just data cache and 

### Data Cache Functionality Overview:
