module dff_zero(d,q,clk,rst);
input d,clk,rst;
output reg q;
always@(posedge clk or posedge rst)
if(rst)
q<=0;
else
q<=d;
endmodule


module dff_one(d,q,clk,rst);
input d,clk,rst;
output reg q;
always@(posedge clk)
if(rst)
q<=0;
else
q<=d;
endmodule


module dff_two(d,q,clk,rst);
input d,clk,rst;
output reg q;
always@(posedge clk)
if(rst)
q<=0;
else
q<=d;
endmodule


module dff_three(d,q,clk,rst);
input d,clk,rst;
output reg q;
always@(posedge clk)
if(rst)
q<=1;
else
q<=d;
endmodule
