--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/kkk/Apps/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4797 paths analyzed, 371 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.064ns.
--------------------------------------------------------------------------------
Slack:                  12.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_29 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_29 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_29
    SLICE_X14Y17.B1      net (fanout=19)       1.054   autoclk/M_fast_clk_q[29]
    SLICE_X14Y17.B       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_slow_clk_d31212
    SLICE_X12Y20.D4      net (fanout=1)        1.082   autoclk/Mmux_M_slow_clk_d31212
    SLICE_X12Y20.CMUX    Topdc                 0.456   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_F
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (2.224ns logic, 4.781ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  13.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_22 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.287 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_22 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[25]
                                                       autoclk/M_fast_clk_q_22
    SLICE_X12Y22.B4      net (fanout=15)       1.110   autoclk/M_fast_clk_q[22]
    SLICE_X12Y22.B       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312_SW0
    SLICE_X12Y22.A6      net (fanout=1)        0.414   autoclk/N7
    SLICE_X12Y22.A       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312
    SLICE_X14Y21.B1      net (fanout=4)        1.137   autoclk/out312
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (2.021ns logic, 4.703ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  13.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_9 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.592 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_9 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[9]
                                                       autoclk/M_fast_clk_q_9
    SLICE_X12Y20.B5      net (fanout=12)       1.433   autoclk/M_fast_clk_q[9]
    SLICE_X12Y20.B       Tilo                  0.254   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>21
    SLICE_X12Y20.C4      net (fanout=4)        0.351   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
    SLICE_X12Y20.CMUX    Tilo                  0.430   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_G
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (2.217ns logic, 4.429ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  13.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_15 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_15 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[17]
                                                       autoclk/M_fast_clk_q_15
    SLICE_X15Y19.D1      net (fanout=13)       1.256   autoclk/M_fast_clk_q[15]
    SLICE_X15Y19.D       Tilo                  0.259   autoclk/out14
                                                       autoclk/out141
    SLICE_X14Y21.A3      net (fanout=6)        0.737   autoclk/out14
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (1.787ns logic, 4.936ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_10 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.592 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_10 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[13]
                                                       autoclk/M_fast_clk_q_10
    SLICE_X12Y22.B6      net (fanout=14)       0.920   autoclk/M_fast_clk_q[10]
    SLICE_X12Y22.B       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312_SW0
    SLICE_X12Y22.A6      net (fanout=1)        0.414   autoclk/N7
    SLICE_X12Y22.A       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312
    SLICE_X14Y21.B1      net (fanout=4)        1.137   autoclk/out312
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.534ns (2.021ns logic, 4.513ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_23 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.603ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_23 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[25]
                                                       autoclk/M_fast_clk_q_23
    SLICE_X14Y20.B2      net (fanout=12)       1.057   autoclk/M_fast_clk_q[23]
    SLICE_X14Y20.B       Tilo                  0.235   autoclk/out23
                                                       autoclk/out231
    SLICE_X14Y21.A1      net (fanout=2)        0.840   autoclk/out23
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.603ns (1.763ns logic, 4.840ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_10 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_10 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[13]
                                                       autoclk/M_fast_clk_q_10
    SLICE_X14Y17.C4      net (fanout=14)       0.891   autoclk/M_fast_clk_q[10]
    SLICE_X14Y17.C       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/out313_SW0
    SLICE_X14Y21.A5      net (fanout=1)        0.901   autoclk/N9
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (1.763ns logic, 4.735ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_21_1 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.287 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_21_1 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.AQ      Tcko                  0.476   autoclk/M_fast_clk_q_21_1
                                                       autoclk/M_fast_clk_q_21_1
    SLICE_X14Y17.B2      net (fanout=3)        0.561   autoclk/M_fast_clk_q_21_1
    SLICE_X14Y17.B       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_slow_clk_d31212
    SLICE_X12Y20.D4      net (fanout=1)        1.082   autoclk/Mmux_M_slow_clk_d31212
    SLICE_X12Y20.CMUX    Topdc                 0.456   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_F
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (2.270ns logic, 4.288ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  13.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_14 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.287 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_14 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[17]
                                                       autoclk/M_fast_clk_q_14
    SLICE_X12Y20.A6      net (fanout=16)       1.274   autoclk/M_fast_clk_q[14]
    SLICE_X12Y20.A       Tilo                  0.254   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31213
    SLICE_X12Y20.D3      net (fanout=1)        0.361   autoclk/Mmux_M_slow_clk_d31213
    SLICE_X12Y20.CMUX    Topdc                 0.456   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_F
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.523ns (2.243ns logic, 4.280ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  13.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_28 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.524ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_28 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_28
    SLICE_X10Y18.B1      net (fanout=19)       1.641   autoclk/M_fast_clk_q[28]
    SLICE_X10Y18.B       Tilo                  0.235   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41111
    SLICE_X10Y18.C4      net (fanout=1)        0.371   autoclk/Mmux_M_slow_clk_d41111
    SLICE_X10Y18.CMUX    Tilo                  0.403   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41114_G
                                                       autoclk/Mmux_M_slow_clk_d41114
    SLICE_X12Y19.D3      net (fanout=2)        0.873   autoclk/Mmux_M_slow_clk_d4111
    SLICE_X12Y19.D       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C6      net (fanout=1)        0.143   autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.524ns (2.171ns logic, 4.353ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_23 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.287 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_23 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[25]
                                                       autoclk/M_fast_clk_q_23
    SLICE_X12Y22.A1      net (fanout=12)       1.552   autoclk/M_fast_clk_q[23]
    SLICE_X12Y22.A       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312
    SLICE_X14Y21.B1      net (fanout=4)        1.137   autoclk/out312
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (1.767ns logic, 4.731ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_29 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.442ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_29 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_29
    SLICE_X10Y18.A2      net (fanout=19)       1.589   autoclk/M_fast_clk_q[29]
    SLICE_X10Y18.A       Tilo                  0.235   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41112
    SLICE_X10Y18.D3      net (fanout=1)        0.342   autoclk/Mmux_M_slow_clk_d41112
    SLICE_X10Y18.CMUX    Topdc                 0.402   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41114_F
                                                       autoclk/Mmux_M_slow_clk_d41114
    SLICE_X12Y19.D3      net (fanout=2)        0.873   autoclk/Mmux_M_slow_clk_d4111
    SLICE_X12Y19.D       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C6      net (fanout=1)        0.143   autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (2.170ns logic, 4.272ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  13.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_19 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_19 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_19
    SLICE_X17Y19.D2      net (fanout=9)        1.258   autoclk/M_fast_clk_q[19]
    SLICE_X17Y19.D       Tilo                  0.259   autoclk/M_fast_clk_q[30]
                                                       autoclk/out21
    SLICE_X17Y19.A3      net (fanout=1)        0.359   autoclk/out21
    SLICE_X17Y19.A       Tilo                  0.259   autoclk/M_fast_clk_q[30]
                                                       autoclk/out23
    SLICE_X12Y22.C4      net (fanout=1)        1.013   autoclk/out25
    SLICE_X12Y22.C       Tilo                  0.255   autoclk/out7
                                                       autoclk/out27
    SLICE_X12Y22.D5      net (fanout=2)        0.245   autoclk/out2
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (2.051ns logic, 4.373ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_28 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.407ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_28 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_28
    SLICE_X14Y20.B4      net (fanout=19)       0.861   autoclk/M_fast_clk_q[28]
    SLICE_X14Y20.B       Tilo                  0.235   autoclk/out23
                                                       autoclk/out231
    SLICE_X14Y21.A1      net (fanout=2)        0.840   autoclk/out23
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.407ns (1.763ns logic, 4.644ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_29 (FF)
  Destination:          autoclk/M_slow_clk_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_29 to autoclk/M_slow_clk_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_29
    SLICE_X14Y17.B1      net (fanout=19)       1.054   autoclk/M_fast_clk_q[29]
    SLICE_X14Y17.B       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_slow_clk_d31212
    SLICE_X12Y20.D4      net (fanout=1)        1.082   autoclk/Mmux_M_slow_clk_d31212
    SLICE_X12Y20.CMUX    Topdc                 0.456   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_F
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y18.D5      net (fanout=2)        0.247   autoclk/n0020
    SLICE_X12Y18.CLK     Tas                   0.339   M_autoclk_out[2]
                                                       autoclk/Mmux_M_slow_clk_d37
                                                       autoclk/M_slow_clk_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (2.224ns logic, 4.121ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  13.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_22 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.352ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_22 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[25]
                                                       autoclk/M_fast_clk_q_22
    SLICE_X14Y20.B5      net (fanout=15)       0.806   autoclk/M_fast_clk_q[22]
    SLICE_X14Y20.B       Tilo                  0.235   autoclk/out23
                                                       autoclk/out231
    SLICE_X14Y21.A1      net (fanout=2)        0.840   autoclk/out23
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (1.763ns logic, 4.589ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_28 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.333ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_28 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_28
    SLICE_X12Y20.A4      net (fanout=19)       1.084   autoclk/M_fast_clk_q[28]
    SLICE_X12Y20.A       Tilo                  0.254   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31213
    SLICE_X12Y20.D3      net (fanout=1)        0.361   autoclk/Mmux_M_slow_clk_d31213
    SLICE_X12Y20.CMUX    Topdc                 0.456   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_F
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (2.243ns logic, 4.090ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  13.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_12 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_12 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[13]
                                                       autoclk/M_fast_clk_q_12
    SLICE_X14Y17.C6      net (fanout=8)        0.663   autoclk/M_fast_clk_q[12]
    SLICE_X14Y17.C       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/out313_SW0
    SLICE_X14Y21.A5      net (fanout=1)        0.901   autoclk/N9
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.763ns logic, 4.507ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_28 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_28 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_28
    SLICE_X10Y18.A3      net (fanout=19)       1.448   autoclk/M_fast_clk_q[28]
    SLICE_X10Y18.A       Tilo                  0.235   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41112
    SLICE_X10Y18.D3      net (fanout=1)        0.342   autoclk/Mmux_M_slow_clk_d41112
    SLICE_X10Y18.CMUX    Topdc                 0.402   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41114_F
                                                       autoclk/Mmux_M_slow_clk_d41114
    SLICE_X12Y19.D3      net (fanout=2)        0.873   autoclk/Mmux_M_slow_clk_d4111
    SLICE_X12Y19.D       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C6      net (fanout=1)        0.143   autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.170ns logic, 4.131ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  13.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_26 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_26 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_26
    SLICE_X12Y20.B2      net (fanout=11)       1.086   autoclk/M_fast_clk_q[26]
    SLICE_X12Y20.B       Tilo                  0.254   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>21
    SLICE_X12Y20.C4      net (fanout=4)        0.351   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
    SLICE_X12Y20.CMUX    Tilo                  0.430   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>2
                                                       autoclk/Mmux_M_slow_clk_d31214_G
                                                       autoclk/Mmux_M_slow_clk_d31214
    SLICE_X12Y19.A1      net (fanout=2)        0.780   autoclk/Mmux_M_slow_clk_d3121
    SLICE_X12Y19.A       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C1      net (fanout=1)        0.540   autoclk/Mmux_M_slow_clk_d1112
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (2.217ns logic, 4.082ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  13.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_21 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.296ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_21 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    SLICE_X19Y17.D5      net (fanout=17)       0.458   autoclk/M_fast_clk_q[21]
    SLICE_X19Y17.D       Tilo                  0.259   autoclk/M_fast_clk_q[21]
                                                       autoclk/out4
    SLICE_X14Y21.CX      net (fanout=1)        0.951   autoclk/out3
    SLICE_X14Y21.CMUX    Tcxc                  0.192   autoclk/out6
                                                       autoclk/out5
    SLICE_X14Y21.B3      net (fanout=1)        0.881   autoclk/out4
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.964ns logic, 4.332ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  13.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_21_1 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.255ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.287 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_21_1 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.AQ      Tcko                  0.476   autoclk/M_fast_clk_q_21_1
                                                       autoclk/M_fast_clk_q_21_1
    SLICE_X10Y18.A1      net (fanout=3)        1.356   autoclk/M_fast_clk_q_21_1
    SLICE_X10Y18.A       Tilo                  0.235   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41112
    SLICE_X10Y18.D3      net (fanout=1)        0.342   autoclk/Mmux_M_slow_clk_d41112
    SLICE_X10Y18.CMUX    Topdc                 0.402   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41114_F
                                                       autoclk/Mmux_M_slow_clk_d41114
    SLICE_X12Y19.D3      net (fanout=2)        0.873   autoclk/Mmux_M_slow_clk_d4111
    SLICE_X12Y19.D       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C6      net (fanout=1)        0.143   autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.255ns (2.216ns logic, 4.039ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  13.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_19 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_19 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_19
    SLICE_X12Y22.A3      net (fanout=9)        1.277   autoclk/M_fast_clk_q[19]
    SLICE_X12Y22.A       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312
    SLICE_X14Y21.B1      net (fanout=4)        1.137   autoclk/out312
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (1.767ns logic, 4.456ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  13.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_29 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_29 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[29]
                                                       autoclk/M_fast_clk_q_29
    SLICE_X19Y17.D6      net (fanout=19)       0.386   autoclk/M_fast_clk_q[29]
    SLICE_X19Y17.D       Tilo                  0.259   autoclk/M_fast_clk_q[21]
                                                       autoclk/out4
    SLICE_X14Y21.CX      net (fanout=1)        0.951   autoclk/out3
    SLICE_X14Y21.CMUX    Tcxc                  0.192   autoclk/out6
                                                       autoclk/out5
    SLICE_X14Y21.B3      net (fanout=1)        0.881   autoclk/out4
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (1.964ns logic, 4.260ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  13.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_16 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.287 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_16 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[17]
                                                       autoclk/M_fast_clk_q_16
    SLICE_X14Y21.C3      net (fanout=12)       1.376   autoclk/M_fast_clk_q[16]
    SLICE_X14Y21.CMUX    Tilo                  0.403   autoclk/out6
                                                       autoclk/out5_G
                                                       autoclk/out5
    SLICE_X14Y21.B3      net (fanout=1)        0.881   autoclk/out4
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (1.916ns logic, 4.299ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  13.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_19 (FF)
  Destination:          autoclk/M_fast_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.228ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_19 to autoclk/M_fast_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_19
    SLICE_X15Y19.D5      net (fanout=9)        0.761   autoclk/M_fast_clk_q[19]
    SLICE_X15Y19.D       Tilo                  0.259   autoclk/out14
                                                       autoclk/out141
    SLICE_X14Y21.A3      net (fanout=6)        0.737   autoclk/out14
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X15Y20.C5      net (fanout=2)        0.391   autoclk/out313
    SLICE_X15Y20.C       Tilo                  0.259   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>11
    SLICE_X16Y13.C5      net (fanout=2)        0.906   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>1_out1
    SLICE_X16Y13.C       Tilo                  0.255   autoclk/M_fast_clk_q[1]
                                                       autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o<30>4
    SLICE_X14Y17.A4      net (fanout=31)       0.793   autoclk/M_fast_clk_q[30]_PWR_9_o_equal_1_o
    SLICE_X14Y17.A       Tilo                  0.235   autoclk/M_fast_clk_q_21_1
                                                       autoclk/Mmux_M_fast_clk_d141
    SLICE_X19Y17.DX      net (fanout=1)        0.853   autoclk/M_fast_clk_d[21]
    SLICE_X19Y17.CLK     Tdick                 0.114   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (1.787ns logic, 4.441ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_21 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_21 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.DQ      Tcko                  0.430   autoclk/M_fast_clk_q[21]
                                                       autoclk/M_fast_clk_q_21
    SLICE_X17Y19.D1      net (fanout=17)       1.029   autoclk/M_fast_clk_q[21]
    SLICE_X17Y19.D       Tilo                  0.259   autoclk/M_fast_clk_q[30]
                                                       autoclk/out21
    SLICE_X17Y19.A3      net (fanout=1)        0.359   autoclk/out21
    SLICE_X17Y19.A       Tilo                  0.259   autoclk/M_fast_clk_q[30]
                                                       autoclk/out23
    SLICE_X12Y22.C4      net (fanout=1)        1.013   autoclk/out25
    SLICE_X12Y22.C       Tilo                  0.255   autoclk/out7
                                                       autoclk/out27
    SLICE_X12Y22.D5      net (fanout=2)        0.245   autoclk/out2
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (2.051ns logic, 4.144ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_14 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.287 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_14 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.430   autoclk/M_fast_clk_q[17]
                                                       autoclk/M_fast_clk_q_14
    SLICE_X10Y18.B5      net (fanout=16)       1.310   autoclk/M_fast_clk_q[14]
    SLICE_X10Y18.B       Tilo                  0.235   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41111
    SLICE_X10Y18.C4      net (fanout=1)        0.371   autoclk/Mmux_M_slow_clk_d41111
    SLICE_X10Y18.CMUX    Tilo                  0.403   autoclk/Mmux_M_slow_clk_d41111
                                                       autoclk/Mmux_M_slow_clk_d41114_G
                                                       autoclk/Mmux_M_slow_clk_d41114
    SLICE_X12Y19.D3      net (fanout=2)        0.873   autoclk/Mmux_M_slow_clk_d4111
    SLICE_X12Y19.D       Tilo                  0.254   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C6      net (fanout=1)        0.143   autoclk/Mmux_M_slow_clk_d1114
    SLICE_X12Y19.C       Tilo                  0.255   autoclk/Mmux_M_slow_clk_d1114
                                                       autoclk/Mmux_M_slow_clk_d1115
    SLICE_X12Y18.C5      net (fanout=4)        0.418   autoclk/Mmux_M_slow_clk_d111
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (2.171ns logic, 4.022ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  13.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_15 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.287 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_15 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.BQ      Tcko                  0.430   autoclk/M_fast_clk_q[17]
                                                       autoclk/M_fast_clk_q_15
    SLICE_X15Y19.D1      net (fanout=13)       1.256   autoclk/M_fast_clk_q[15]
    SLICE_X15Y19.D       Tilo                  0.259   autoclk/out14
                                                       autoclk/out141
    SLICE_X14Y21.A3      net (fanout=6)        0.737   autoclk/out14
    SLICE_X14Y21.A       Tilo                  0.235   autoclk/out6
                                                       autoclk/out313
    SLICE_X14Y21.B6      net (fanout=2)        0.149   autoclk/out313
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (2.007ns logic, 4.184ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  13.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoclk/M_fast_clk_q_30 (FF)
  Destination:          autoclk/M_slow_clk_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.188ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.287 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoclk/M_fast_clk_q_30 to autoclk/M_slow_clk_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.CQ      Tcko                  0.430   autoclk/M_fast_clk_q[30]
                                                       autoclk/M_fast_clk_q_30
    SLICE_X12Y22.A2      net (fanout=12)       1.242   autoclk/M_fast_clk_q[30]
    SLICE_X12Y22.A       Tilo                  0.254   autoclk/out7
                                                       autoclk/out312
    SLICE_X14Y21.B1      net (fanout=4)        1.137   autoclk/out312
    SLICE_X14Y21.B       Tilo                  0.235   autoclk/out6
                                                       autoclk/out7
    SLICE_X12Y22.D4      net (fanout=1)        0.544   autoclk/out6
    SLICE_X12Y22.D       Tilo                  0.254   autoclk/out7
                                                       autoclk/out8
    SLICE_X12Y18.C6      net (fanout=4)        0.591   autoclk/out7
    SLICE_X12Y18.C       Tilo                  0.255   M_autoclk_out[2]
                                                       autoclk/out9
    SLICE_X12Y21.A5      net (fanout=2)        0.907   autoclk/n0020
    SLICE_X12Y21.CLK     Tas                   0.339   M_autoclk_out[4]
                                                       autoclk/Mmux_M_slow_clk_d49
                                                       autoclk/M_slow_clk_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (1.767ns logic, 4.421ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[3]/CLK
  Logical resource: debounce/M_debounce_clk_q_0/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[3]/CLK
  Logical resource: debounce/M_debounce_clk_q_1/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[3]/CLK
  Logical resource: debounce/M_debounce_clk_q_2/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[3]/CLK
  Logical resource: debounce/M_debounce_clk_q_3/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[7]/CLK
  Logical resource: debounce/M_debounce_clk_q_4/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[7]/CLK
  Logical resource: debounce/M_debounce_clk_q_5/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[7]/CLK
  Logical resource: debounce/M_debounce_clk_q_6/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[7]/CLK
  Logical resource: debounce/M_debounce_clk_q_7/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[11]/CLK
  Logical resource: debounce/M_debounce_clk_q_8/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[11]/CLK
  Logical resource: debounce/M_debounce_clk_q_9/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debounce/M_debounce_clk_q[11]/CLK
  Logical resource: debounce/M_debounce_clk_q_10/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.064|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4797 paths, 0 nets, and 705 connections

Design statistics:
   Minimum period:   7.064ns{1}   (Maximum frequency: 141.563MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 10 14:00:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



