# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 11:41:53  December 10, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		EDA2_SellMachine_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16Q240C8
set_global_assignment -name TOP_LEVEL_ENTITY sell_machine_2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:41:53  DECEMBER 10, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 240
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_152 -to clk
set_location_assignment PIN_131 -to in_5j
set_location_assignment PIN_128 -to in_1y
set_location_assignment PIN_127 -to in_5y
set_location_assignment PIN_160 -to in_buy1
set_location_assignment PIN_161 -to in_buy2
set_location_assignment PIN_176 -to reset
set_location_assignment PIN_63 -to seg[6]
set_location_assignment PIN_52 -to seg[5]
set_location_assignment PIN_70 -to seg[4]
set_location_assignment PIN_55 -to seg[3]
set_location_assignment PIN_65 -to seg[2]
set_location_assignment PIN_68 -to seg[1]
set_location_assignment PIN_56 -to seg[0]
set_location_assignment PIN_69 -to which_seg[2]
set_location_assignment PIN_64 -to which_seg[1]
set_location_assignment PIN_57 -to which_seg[0]
set_location_assignment PIN_143 -to out_less
set_location_assignment PIN_144 -to out_money
set_location_assignment PIN_145 -to out_take
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE sell_machine_2.v
set_global_assignment -name VERILOG_FILE rebounce.v
set_global_assignment -name VERILOG_FILE select_seg.v
set_global_assignment -name VERILOG_FILE debounce.v
set_location_assignment PIN_177 -to in_refund
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top