DECL|Reserved10|member|__I uint32_t Reserved10[52];
DECL|Reserved11|member|__I uint32_t Reserved11[2];
DECL|Reserved12|member|__I uint32_t Reserved12[2];
DECL|Reserved13|member|__I uint32_t Reserved13[2];
DECL|Reserved14|member|__I uint32_t Reserved14[2];
DECL|Reserved15|member|__I uint32_t Reserved15[2];
DECL|Reserved16|member|__I uint32_t Reserved16[2];
DECL|Reserved17|member|__I uint32_t Reserved17[2];
DECL|Reserved18|member|__I uint32_t Reserved18[2];
DECL|Reserved19|member|__I uint32_t Reserved19[26];
DECL|Reserved1|member|__I uint32_t Reserved1[55];
DECL|Reserved20|member|__I uint32_t Reserved20[32];
DECL|Reserved21|member|__I uint32_t Reserved21[7];
DECL|Reserved2|member|__I uint32_t Reserved2[2];
DECL|Reserved3|member|__I uint32_t Reserved3[2];
DECL|Reserved4|member|__I uint32_t Reserved4[2];
DECL|Reserved5|member|__I uint32_t Reserved5[2];
DECL|Reserved6|member|__I uint32_t Reserved6[2];
DECL|Reserved7|member|__I uint32_t Reserved7[2];
DECL|Reserved8|member|__I uint32_t Reserved8[50];
DECL|Reserved9|member|__I uint32_t Reserved9[32];
DECL|UOTGHSDEVDMA_NUMBER|macro|UOTGHSDEVDMA_NUMBER
DECL|UOTGHSHSTDMA_NUMBER|macro|UOTGHSHSTDMA_NUMBER
DECL|UOTGHS_CTRL_BCERRE|macro|UOTGHS_CTRL_BCERRE
DECL|UOTGHS_CTRL_FRZCLK|macro|UOTGHS_CTRL_FRZCLK
DECL|UOTGHS_CTRL_HNPERRE|macro|UOTGHS_CTRL_HNPERRE
DECL|UOTGHS_CTRL_HNPREQ|macro|UOTGHS_CTRL_HNPREQ
DECL|UOTGHS_CTRL_IDTE|macro|UOTGHS_CTRL_IDTE
DECL|UOTGHS_CTRL_OTGPADE|macro|UOTGHS_CTRL_OTGPADE
DECL|UOTGHS_CTRL_ROLEEXE|macro|UOTGHS_CTRL_ROLEEXE
DECL|UOTGHS_CTRL_SRPE|macro|UOTGHS_CTRL_SRPE
DECL|UOTGHS_CTRL_SRPREQ|macro|UOTGHS_CTRL_SRPREQ
DECL|UOTGHS_CTRL_SRPSEL|macro|UOTGHS_CTRL_SRPSEL
DECL|UOTGHS_CTRL_STOE|macro|UOTGHS_CTRL_STOE
DECL|UOTGHS_CTRL_TIMPAGE_Msk|macro|UOTGHS_CTRL_TIMPAGE_Msk
DECL|UOTGHS_CTRL_TIMPAGE_Pos|macro|UOTGHS_CTRL_TIMPAGE_Pos
DECL|UOTGHS_CTRL_TIMPAGE|macro|UOTGHS_CTRL_TIMPAGE
DECL|UOTGHS_CTRL_TIMVALUE_Msk|macro|UOTGHS_CTRL_TIMVALUE_Msk
DECL|UOTGHS_CTRL_TIMVALUE_Pos|macro|UOTGHS_CTRL_TIMVALUE_Pos
DECL|UOTGHS_CTRL_TIMVALUE|macro|UOTGHS_CTRL_TIMVALUE
DECL|UOTGHS_CTRL_UIDE_UIMOD|macro|UOTGHS_CTRL_UIDE_UIMOD
DECL|UOTGHS_CTRL_UIDE_UOTGID|macro|UOTGHS_CTRL_UIDE_UOTGID
DECL|UOTGHS_CTRL_UIDE|macro|UOTGHS_CTRL_UIDE
DECL|UOTGHS_CTRL_UIMOD_DEVICE|macro|UOTGHS_CTRL_UIMOD_DEVICE
DECL|UOTGHS_CTRL_UIMOD_HOST|macro|UOTGHS_CTRL_UIMOD_HOST
DECL|UOTGHS_CTRL_UIMOD|macro|UOTGHS_CTRL_UIMOD
DECL|UOTGHS_CTRL_UNLOCK|macro|UOTGHS_CTRL_UNLOCK
DECL|UOTGHS_CTRL_USBE|macro|UOTGHS_CTRL_USBE
DECL|UOTGHS_CTRL_VBERRE|macro|UOTGHS_CTRL_VBERRE
DECL|UOTGHS_CTRL_VBUSHWC|macro|UOTGHS_CTRL_VBUSHWC
DECL|UOTGHS_CTRL_VBUSPO|macro|UOTGHS_CTRL_VBUSPO
DECL|UOTGHS_CTRL_VBUSTE|macro|UOTGHS_CTRL_VBUSTE
DECL|UOTGHS_CTRL|member|__IO uint32_t UOTGHS_CTRL; /**< \brief (Uotghs Offset: 0x0800) General Control Register */
DECL|UOTGHS_DEVCTRL_ADDEN|macro|UOTGHS_DEVCTRL_ADDEN
DECL|UOTGHS_DEVCTRL_DETACH|macro|UOTGHS_DEVCTRL_DETACH
DECL|UOTGHS_DEVCTRL_LS|macro|UOTGHS_DEVCTRL_LS
DECL|UOTGHS_DEVCTRL_OPMODE2|macro|UOTGHS_DEVCTRL_OPMODE2
DECL|UOTGHS_DEVCTRL_RMWKUP|macro|UOTGHS_DEVCTRL_RMWKUP
DECL|UOTGHS_DEVCTRL_SPDCONF_FORCED_FS|macro|UOTGHS_DEVCTRL_SPDCONF_FORCED_FS
DECL|UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED|macro|UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED
DECL|UOTGHS_DEVCTRL_SPDCONF_LOW_POWER|macro|UOTGHS_DEVCTRL_SPDCONF_LOW_POWER
DECL|UOTGHS_DEVCTRL_SPDCONF_Msk|macro|UOTGHS_DEVCTRL_SPDCONF_Msk
DECL|UOTGHS_DEVCTRL_SPDCONF_NORMAL|macro|UOTGHS_DEVCTRL_SPDCONF_NORMAL
DECL|UOTGHS_DEVCTRL_SPDCONF_Pos|macro|UOTGHS_DEVCTRL_SPDCONF_Pos
DECL|UOTGHS_DEVCTRL_TSTJ|macro|UOTGHS_DEVCTRL_TSTJ
DECL|UOTGHS_DEVCTRL_TSTK|macro|UOTGHS_DEVCTRL_TSTK
DECL|UOTGHS_DEVCTRL_TSTPCKT|macro|UOTGHS_DEVCTRL_TSTPCKT
DECL|UOTGHS_DEVCTRL_UADD_Msk|macro|UOTGHS_DEVCTRL_UADD_Msk
DECL|UOTGHS_DEVCTRL_UADD_Pos|macro|UOTGHS_DEVCTRL_UADD_Pos
DECL|UOTGHS_DEVCTRL_UADD|macro|UOTGHS_DEVCTRL_UADD
DECL|UOTGHS_DEVCTRL|member|__IO uint32_t UOTGHS_DEVCTRL; /**< \brief (Uotghs Offset: 0x0000) Device General Control Register */
DECL|UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk|macro|UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk
DECL|UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos|macro|UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos
DECL|UOTGHS_DEVDMAADDRESS_BUFF_ADD|macro|UOTGHS_DEVDMAADDRESS_BUFF_ADD
DECL|UOTGHS_DEVDMAADDRESS|member|__IO uint32_t UOTGHS_DEVDMAADDRESS; /**< \brief (UotghsDevdma Offset: 0x4) Device DMA Channel Address Register */
DECL|UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk|macro|UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk
DECL|UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos|macro|UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos
DECL|UOTGHS_DEVDMACONTROL_BUFF_LENGTH|macro|UOTGHS_DEVDMACONTROL_BUFF_LENGTH
DECL|UOTGHS_DEVDMACONTROL_BURST_LCK|macro|UOTGHS_DEVDMACONTROL_BURST_LCK
DECL|UOTGHS_DEVDMACONTROL_CHANN_ENB|macro|UOTGHS_DEVDMACONTROL_CHANN_ENB
DECL|UOTGHS_DEVDMACONTROL_DESC_LD_IT|macro|UOTGHS_DEVDMACONTROL_DESC_LD_IT
DECL|UOTGHS_DEVDMACONTROL_END_BUFFIT|macro|UOTGHS_DEVDMACONTROL_END_BUFFIT
DECL|UOTGHS_DEVDMACONTROL_END_B_EN|macro|UOTGHS_DEVDMACONTROL_END_B_EN
DECL|UOTGHS_DEVDMACONTROL_END_TR_EN|macro|UOTGHS_DEVDMACONTROL_END_TR_EN
DECL|UOTGHS_DEVDMACONTROL_END_TR_IT|macro|UOTGHS_DEVDMACONTROL_END_TR_IT
DECL|UOTGHS_DEVDMACONTROL_LDNXT_DSC|macro|UOTGHS_DEVDMACONTROL_LDNXT_DSC
DECL|UOTGHS_DEVDMACONTROL|member|__IO uint32_t UOTGHS_DEVDMACONTROL; /**< \brief (UotghsDevdma Offset: 0x8) Device DMA Channel Control Register */
DECL|UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk|macro|UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk
DECL|UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos|macro|UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos
DECL|UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD|macro|UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD
DECL|UOTGHS_DEVDMANXTDSC|member|__IO uint32_t UOTGHS_DEVDMANXTDSC; /**< \brief (UotghsDevdma Offset: 0x0) Device DMA Channel Next Descriptor Address Register */
DECL|UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk|macro|UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk
DECL|UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos|macro|UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos
DECL|UOTGHS_DEVDMASTATUS_BUFF_COUNT|macro|UOTGHS_DEVDMASTATUS_BUFF_COUNT
DECL|UOTGHS_DEVDMASTATUS_CHANN_ACT|macro|UOTGHS_DEVDMASTATUS_CHANN_ACT
DECL|UOTGHS_DEVDMASTATUS_CHANN_ENB|macro|UOTGHS_DEVDMASTATUS_CHANN_ENB
DECL|UOTGHS_DEVDMASTATUS_DESC_LDST|macro|UOTGHS_DEVDMASTATUS_DESC_LDST
DECL|UOTGHS_DEVDMASTATUS_END_BF_ST|macro|UOTGHS_DEVDMASTATUS_END_BF_ST
DECL|UOTGHS_DEVDMASTATUS_END_TR_ST|macro|UOTGHS_DEVDMASTATUS_END_TR_ST
DECL|UOTGHS_DEVDMASTATUS|member|__IO uint32_t UOTGHS_DEVDMASTATUS; /**< \brief (UotghsDevdma Offset: 0xC) Device DMA Channel Status Register */
DECL|UOTGHS_DEVDMA|member|UotghsDevdma UOTGHS_DEVDMA[UOTGHSDEVDMA_NUMBER]; /**< \brief (Uotghs Offset: 0x310) n = 1 .. 7 */
DECL|UOTGHS_DEVEPTCFG_ALLOC|macro|UOTGHS_DEVEPTCFG_ALLOC
DECL|UOTGHS_DEVEPTCFG_AUTOSW|macro|UOTGHS_DEVEPTCFG_AUTOSW
DECL|UOTGHS_DEVEPTCFG_EPBK_1_BANK|macro|UOTGHS_DEVEPTCFG_EPBK_1_BANK
DECL|UOTGHS_DEVEPTCFG_EPBK_2_BANK|macro|UOTGHS_DEVEPTCFG_EPBK_2_BANK
DECL|UOTGHS_DEVEPTCFG_EPBK_3_BANK|macro|UOTGHS_DEVEPTCFG_EPBK_3_BANK
DECL|UOTGHS_DEVEPTCFG_EPBK_Msk|macro|UOTGHS_DEVEPTCFG_EPBK_Msk
DECL|UOTGHS_DEVEPTCFG_EPBK_Pos|macro|UOTGHS_DEVEPTCFG_EPBK_Pos
DECL|UOTGHS_DEVEPTCFG_EPDIR_IN|macro|UOTGHS_DEVEPTCFG_EPDIR_IN
DECL|UOTGHS_DEVEPTCFG_EPDIR_OUT|macro|UOTGHS_DEVEPTCFG_EPDIR_OUT
DECL|UOTGHS_DEVEPTCFG_EPDIR|macro|UOTGHS_DEVEPTCFG_EPDIR
DECL|UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE|macro|UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE
DECL|UOTGHS_DEVEPTCFG_EPSIZE_Msk|macro|UOTGHS_DEVEPTCFG_EPSIZE_Msk
DECL|UOTGHS_DEVEPTCFG_EPSIZE_Pos|macro|UOTGHS_DEVEPTCFG_EPSIZE_Pos
DECL|UOTGHS_DEVEPTCFG_EPTYPE_BLK|macro|UOTGHS_DEVEPTCFG_EPTYPE_BLK
DECL|UOTGHS_DEVEPTCFG_EPTYPE_CTRL|macro|UOTGHS_DEVEPTCFG_EPTYPE_CTRL
DECL|UOTGHS_DEVEPTCFG_EPTYPE_INTRPT|macro|UOTGHS_DEVEPTCFG_EPTYPE_INTRPT
DECL|UOTGHS_DEVEPTCFG_EPTYPE_ISO|macro|UOTGHS_DEVEPTCFG_EPTYPE_ISO
DECL|UOTGHS_DEVEPTCFG_EPTYPE_Msk|macro|UOTGHS_DEVEPTCFG_EPTYPE_Msk
DECL|UOTGHS_DEVEPTCFG_EPTYPE_Pos|macro|UOTGHS_DEVEPTCFG_EPTYPE_Pos
DECL|UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS|macro|UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS
DECL|UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS|macro|UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS
DECL|UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS|macro|UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS
DECL|UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS|macro|UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS
DECL|UOTGHS_DEVEPTCFG_NBTRANS_Msk|macro|UOTGHS_DEVEPTCFG_NBTRANS_Msk
DECL|UOTGHS_DEVEPTCFG_NBTRANS_Pos|macro|UOTGHS_DEVEPTCFG_NBTRANS_Pos
DECL|UOTGHS_DEVEPTCFG|member|__IO uint32_t UOTGHS_DEVEPTCFG[10]; /**< \brief (Uotghs Offset: 0x100) Device Endpoint Configuration Register (n = 0) */
DECL|UOTGHS_DEVEPTICR_CRCERRIC|macro|UOTGHS_DEVEPTICR_CRCERRIC
DECL|UOTGHS_DEVEPTICR_HBISOFLUSHIC|macro|UOTGHS_DEVEPTICR_HBISOFLUSHIC
DECL|UOTGHS_DEVEPTICR_HBISOINERRIC|macro|UOTGHS_DEVEPTICR_HBISOINERRIC
DECL|UOTGHS_DEVEPTICR_NAKINIC|macro|UOTGHS_DEVEPTICR_NAKINIC
DECL|UOTGHS_DEVEPTICR_NAKOUTIC|macro|UOTGHS_DEVEPTICR_NAKOUTIC
DECL|UOTGHS_DEVEPTICR_OVERFIC|macro|UOTGHS_DEVEPTICR_OVERFIC
DECL|UOTGHS_DEVEPTICR_RXOUTIC|macro|UOTGHS_DEVEPTICR_RXOUTIC
DECL|UOTGHS_DEVEPTICR_RXSTPIC|macro|UOTGHS_DEVEPTICR_RXSTPIC
DECL|UOTGHS_DEVEPTICR_SHORTPACKETC|macro|UOTGHS_DEVEPTICR_SHORTPACKETC
DECL|UOTGHS_DEVEPTICR_STALLEDIC|macro|UOTGHS_DEVEPTICR_STALLEDIC
DECL|UOTGHS_DEVEPTICR_TXINIC|macro|UOTGHS_DEVEPTICR_TXINIC
DECL|UOTGHS_DEVEPTICR_UNDERFIC|macro|UOTGHS_DEVEPTICR_UNDERFIC
DECL|UOTGHS_DEVEPTICR|member|__O uint32_t UOTGHS_DEVEPTICR[10]; /**< \brief (Uotghs Offset: 0x160) Device Endpoint Clear Register (n = 0) */
DECL|UOTGHS_DEVEPTIDR_CRCERREC|macro|UOTGHS_DEVEPTIDR_CRCERREC
DECL|UOTGHS_DEVEPTIDR_DATAXEC|macro|UOTGHS_DEVEPTIDR_DATAXEC
DECL|UOTGHS_DEVEPTIDR_EPDISHDMAC|macro|UOTGHS_DEVEPTIDR_EPDISHDMAC
DECL|UOTGHS_DEVEPTIDR_ERRORTRANSEC|macro|UOTGHS_DEVEPTIDR_ERRORTRANSEC
DECL|UOTGHS_DEVEPTIDR_FIFOCONC|macro|UOTGHS_DEVEPTIDR_FIFOCONC
DECL|UOTGHS_DEVEPTIDR_HBISOFLUSHEC|macro|UOTGHS_DEVEPTIDR_HBISOFLUSHEC
DECL|UOTGHS_DEVEPTIDR_HBISOINERREC|macro|UOTGHS_DEVEPTIDR_HBISOINERREC
DECL|UOTGHS_DEVEPTIDR_MDATEC|macro|UOTGHS_DEVEPTIDR_MDATEC
DECL|UOTGHS_DEVEPTIDR_NAKINEC|macro|UOTGHS_DEVEPTIDR_NAKINEC
DECL|UOTGHS_DEVEPTIDR_NAKOUTEC|macro|UOTGHS_DEVEPTIDR_NAKOUTEC
DECL|UOTGHS_DEVEPTIDR_NBUSYBKEC|macro|UOTGHS_DEVEPTIDR_NBUSYBKEC
DECL|UOTGHS_DEVEPTIDR_NYETDISC|macro|UOTGHS_DEVEPTIDR_NYETDISC
DECL|UOTGHS_DEVEPTIDR_OVERFEC|macro|UOTGHS_DEVEPTIDR_OVERFEC
DECL|UOTGHS_DEVEPTIDR_RXOUTEC|macro|UOTGHS_DEVEPTIDR_RXOUTEC
DECL|UOTGHS_DEVEPTIDR_RXSTPEC|macro|UOTGHS_DEVEPTIDR_RXSTPEC
DECL|UOTGHS_DEVEPTIDR_SHORTPACKETEC|macro|UOTGHS_DEVEPTIDR_SHORTPACKETEC
DECL|UOTGHS_DEVEPTIDR_STALLEDEC|macro|UOTGHS_DEVEPTIDR_STALLEDEC
DECL|UOTGHS_DEVEPTIDR_STALLRQC|macro|UOTGHS_DEVEPTIDR_STALLRQC
DECL|UOTGHS_DEVEPTIDR_TXINEC|macro|UOTGHS_DEVEPTIDR_TXINEC
DECL|UOTGHS_DEVEPTIDR_UNDERFEC|macro|UOTGHS_DEVEPTIDR_UNDERFEC
DECL|UOTGHS_DEVEPTIDR|member|__O uint32_t UOTGHS_DEVEPTIDR[10]; /**< \brief (Uotghs Offset: 0x220) Device Endpoint Disable Register (n = 0) */
DECL|UOTGHS_DEVEPTIER_CRCERRES|macro|UOTGHS_DEVEPTIER_CRCERRES
DECL|UOTGHS_DEVEPTIER_DATAXES|macro|UOTGHS_DEVEPTIER_DATAXES
DECL|UOTGHS_DEVEPTIER_EPDISHDMAS|macro|UOTGHS_DEVEPTIER_EPDISHDMAS
DECL|UOTGHS_DEVEPTIER_ERRORTRANSES|macro|UOTGHS_DEVEPTIER_ERRORTRANSES
DECL|UOTGHS_DEVEPTIER_FIFOCONS|macro|UOTGHS_DEVEPTIER_FIFOCONS
DECL|UOTGHS_DEVEPTIER_HBISOFLUSHES|macro|UOTGHS_DEVEPTIER_HBISOFLUSHES
DECL|UOTGHS_DEVEPTIER_HBISOINERRES|macro|UOTGHS_DEVEPTIER_HBISOINERRES
DECL|UOTGHS_DEVEPTIER_KILLBKS|macro|UOTGHS_DEVEPTIER_KILLBKS
DECL|UOTGHS_DEVEPTIER_MDATAES|macro|UOTGHS_DEVEPTIER_MDATAES
DECL|UOTGHS_DEVEPTIER_NAKINES|macro|UOTGHS_DEVEPTIER_NAKINES
DECL|UOTGHS_DEVEPTIER_NAKOUTES|macro|UOTGHS_DEVEPTIER_NAKOUTES
DECL|UOTGHS_DEVEPTIER_NBUSYBKES|macro|UOTGHS_DEVEPTIER_NBUSYBKES
DECL|UOTGHS_DEVEPTIER_NYETDISS|macro|UOTGHS_DEVEPTIER_NYETDISS
DECL|UOTGHS_DEVEPTIER_OVERFES|macro|UOTGHS_DEVEPTIER_OVERFES
DECL|UOTGHS_DEVEPTIER_RSTDTS|macro|UOTGHS_DEVEPTIER_RSTDTS
DECL|UOTGHS_DEVEPTIER_RXOUTES|macro|UOTGHS_DEVEPTIER_RXOUTES
DECL|UOTGHS_DEVEPTIER_RXSTPES|macro|UOTGHS_DEVEPTIER_RXSTPES
DECL|UOTGHS_DEVEPTIER_SHORTPACKETES|macro|UOTGHS_DEVEPTIER_SHORTPACKETES
DECL|UOTGHS_DEVEPTIER_STALLEDES|macro|UOTGHS_DEVEPTIER_STALLEDES
DECL|UOTGHS_DEVEPTIER_STALLRQS|macro|UOTGHS_DEVEPTIER_STALLRQS
DECL|UOTGHS_DEVEPTIER_TXINES|macro|UOTGHS_DEVEPTIER_TXINES
DECL|UOTGHS_DEVEPTIER_UNDERFES|macro|UOTGHS_DEVEPTIER_UNDERFES
DECL|UOTGHS_DEVEPTIER|member|__O uint32_t UOTGHS_DEVEPTIER[10]; /**< \brief (Uotghs Offset: 0x1F0) Device Endpoint Enable Register (n = 0) */
DECL|UOTGHS_DEVEPTIFR_CRCERRIS|macro|UOTGHS_DEVEPTIFR_CRCERRIS
DECL|UOTGHS_DEVEPTIFR_HBISOFLUSHIS|macro|UOTGHS_DEVEPTIFR_HBISOFLUSHIS
DECL|UOTGHS_DEVEPTIFR_HBISOINERRIS|macro|UOTGHS_DEVEPTIFR_HBISOINERRIS
DECL|UOTGHS_DEVEPTIFR_NAKINIS|macro|UOTGHS_DEVEPTIFR_NAKINIS
DECL|UOTGHS_DEVEPTIFR_NAKOUTIS|macro|UOTGHS_DEVEPTIFR_NAKOUTIS
DECL|UOTGHS_DEVEPTIFR_NBUSYBKS|macro|UOTGHS_DEVEPTIFR_NBUSYBKS
DECL|UOTGHS_DEVEPTIFR_OVERFIS|macro|UOTGHS_DEVEPTIFR_OVERFIS
DECL|UOTGHS_DEVEPTIFR_RXOUTIS|macro|UOTGHS_DEVEPTIFR_RXOUTIS
DECL|UOTGHS_DEVEPTIFR_RXSTPIS|macro|UOTGHS_DEVEPTIFR_RXSTPIS
DECL|UOTGHS_DEVEPTIFR_SHORTPACKETS|macro|UOTGHS_DEVEPTIFR_SHORTPACKETS
DECL|UOTGHS_DEVEPTIFR_STALLEDIS|macro|UOTGHS_DEVEPTIFR_STALLEDIS
DECL|UOTGHS_DEVEPTIFR_TXINIS|macro|UOTGHS_DEVEPTIFR_TXINIS
DECL|UOTGHS_DEVEPTIFR_UNDERFIS|macro|UOTGHS_DEVEPTIFR_UNDERFIS
DECL|UOTGHS_DEVEPTIFR|member|__O uint32_t UOTGHS_DEVEPTIFR[10]; /**< \brief (Uotghs Offset: 0x190) Device Endpoint Set Register (n = 0) */
DECL|UOTGHS_DEVEPTIMR_CRCERRE|macro|UOTGHS_DEVEPTIMR_CRCERRE
DECL|UOTGHS_DEVEPTIMR_DATAXE|macro|UOTGHS_DEVEPTIMR_DATAXE
DECL|UOTGHS_DEVEPTIMR_EPDISHDMA|macro|UOTGHS_DEVEPTIMR_EPDISHDMA
DECL|UOTGHS_DEVEPTIMR_ERRORTRANSE|macro|UOTGHS_DEVEPTIMR_ERRORTRANSE
DECL|UOTGHS_DEVEPTIMR_FIFOCON|macro|UOTGHS_DEVEPTIMR_FIFOCON
DECL|UOTGHS_DEVEPTIMR_HBISOFLUSHE|macro|UOTGHS_DEVEPTIMR_HBISOFLUSHE
DECL|UOTGHS_DEVEPTIMR_HBISOINERRE|macro|UOTGHS_DEVEPTIMR_HBISOINERRE
DECL|UOTGHS_DEVEPTIMR_KILLBK|macro|UOTGHS_DEVEPTIMR_KILLBK
DECL|UOTGHS_DEVEPTIMR_MDATAE|macro|UOTGHS_DEVEPTIMR_MDATAE
DECL|UOTGHS_DEVEPTIMR_NAKINE|macro|UOTGHS_DEVEPTIMR_NAKINE
DECL|UOTGHS_DEVEPTIMR_NAKOUTE|macro|UOTGHS_DEVEPTIMR_NAKOUTE
DECL|UOTGHS_DEVEPTIMR_NBUSYBKE|macro|UOTGHS_DEVEPTIMR_NBUSYBKE
DECL|UOTGHS_DEVEPTIMR_NYETDIS|macro|UOTGHS_DEVEPTIMR_NYETDIS
DECL|UOTGHS_DEVEPTIMR_OVERFE|macro|UOTGHS_DEVEPTIMR_OVERFE
DECL|UOTGHS_DEVEPTIMR_RSTDT|macro|UOTGHS_DEVEPTIMR_RSTDT
DECL|UOTGHS_DEVEPTIMR_RXOUTE|macro|UOTGHS_DEVEPTIMR_RXOUTE
DECL|UOTGHS_DEVEPTIMR_RXSTPE|macro|UOTGHS_DEVEPTIMR_RXSTPE
DECL|UOTGHS_DEVEPTIMR_SHORTPACKETE|macro|UOTGHS_DEVEPTIMR_SHORTPACKETE
DECL|UOTGHS_DEVEPTIMR_STALLEDE|macro|UOTGHS_DEVEPTIMR_STALLEDE
DECL|UOTGHS_DEVEPTIMR_STALLRQ|macro|UOTGHS_DEVEPTIMR_STALLRQ
DECL|UOTGHS_DEVEPTIMR_TXINE|macro|UOTGHS_DEVEPTIMR_TXINE
DECL|UOTGHS_DEVEPTIMR_UNDERFE|macro|UOTGHS_DEVEPTIMR_UNDERFE
DECL|UOTGHS_DEVEPTIMR|member|__I uint32_t UOTGHS_DEVEPTIMR[10]; /**< \brief (Uotghs Offset: 0x1C0) Device Endpoint Mask Register (n = 0) */
DECL|UOTGHS_DEVEPTISR_BYCT_Msk|macro|UOTGHS_DEVEPTISR_BYCT_Msk
DECL|UOTGHS_DEVEPTISR_BYCT_Pos|macro|UOTGHS_DEVEPTISR_BYCT_Pos
DECL|UOTGHS_DEVEPTISR_CFGOK|macro|UOTGHS_DEVEPTISR_CFGOK
DECL|UOTGHS_DEVEPTISR_CRCERRI|macro|UOTGHS_DEVEPTISR_CRCERRI
DECL|UOTGHS_DEVEPTISR_CTRLDIR|macro|UOTGHS_DEVEPTISR_CTRLDIR
DECL|UOTGHS_DEVEPTISR_CURRBK_BANK0|macro|UOTGHS_DEVEPTISR_CURRBK_BANK0
DECL|UOTGHS_DEVEPTISR_CURRBK_BANK1|macro|UOTGHS_DEVEPTISR_CURRBK_BANK1
DECL|UOTGHS_DEVEPTISR_CURRBK_BANK2|macro|UOTGHS_DEVEPTISR_CURRBK_BANK2
DECL|UOTGHS_DEVEPTISR_CURRBK_Msk|macro|UOTGHS_DEVEPTISR_CURRBK_Msk
DECL|UOTGHS_DEVEPTISR_CURRBK_Pos|macro|UOTGHS_DEVEPTISR_CURRBK_Pos
DECL|UOTGHS_DEVEPTISR_DTSEQ_DATA0|macro|UOTGHS_DEVEPTISR_DTSEQ_DATA0
DECL|UOTGHS_DEVEPTISR_DTSEQ_DATA1|macro|UOTGHS_DEVEPTISR_DTSEQ_DATA1
DECL|UOTGHS_DEVEPTISR_DTSEQ_DATA2|macro|UOTGHS_DEVEPTISR_DTSEQ_DATA2
DECL|UOTGHS_DEVEPTISR_DTSEQ_MDATA|macro|UOTGHS_DEVEPTISR_DTSEQ_MDATA
DECL|UOTGHS_DEVEPTISR_DTSEQ_Msk|macro|UOTGHS_DEVEPTISR_DTSEQ_Msk
DECL|UOTGHS_DEVEPTISR_DTSEQ_Pos|macro|UOTGHS_DEVEPTISR_DTSEQ_Pos
DECL|UOTGHS_DEVEPTISR_ERRORTRANS|macro|UOTGHS_DEVEPTISR_ERRORTRANS
DECL|UOTGHS_DEVEPTISR_HBISOFLUSHI|macro|UOTGHS_DEVEPTISR_HBISOFLUSHI
DECL|UOTGHS_DEVEPTISR_HBISOINERRI|macro|UOTGHS_DEVEPTISR_HBISOINERRI
DECL|UOTGHS_DEVEPTISR_NAKINI|macro|UOTGHS_DEVEPTISR_NAKINI
DECL|UOTGHS_DEVEPTISR_NAKOUTI|macro|UOTGHS_DEVEPTISR_NAKOUTI
DECL|UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY|macro|UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY
DECL|UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY|macro|UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY
DECL|UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY|macro|UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY
DECL|UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY|macro|UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY
DECL|UOTGHS_DEVEPTISR_NBUSYBK_Msk|macro|UOTGHS_DEVEPTISR_NBUSYBK_Msk
DECL|UOTGHS_DEVEPTISR_NBUSYBK_Pos|macro|UOTGHS_DEVEPTISR_NBUSYBK_Pos
DECL|UOTGHS_DEVEPTISR_OVERFI|macro|UOTGHS_DEVEPTISR_OVERFI
DECL|UOTGHS_DEVEPTISR_RWALL|macro|UOTGHS_DEVEPTISR_RWALL
DECL|UOTGHS_DEVEPTISR_RXOUTI|macro|UOTGHS_DEVEPTISR_RXOUTI
DECL|UOTGHS_DEVEPTISR_RXSTPI|macro|UOTGHS_DEVEPTISR_RXSTPI
DECL|UOTGHS_DEVEPTISR_SHORTPACKET|macro|UOTGHS_DEVEPTISR_SHORTPACKET
DECL|UOTGHS_DEVEPTISR_STALLEDI|macro|UOTGHS_DEVEPTISR_STALLEDI
DECL|UOTGHS_DEVEPTISR_TXINI|macro|UOTGHS_DEVEPTISR_TXINI
DECL|UOTGHS_DEVEPTISR_UNDERFI|macro|UOTGHS_DEVEPTISR_UNDERFI
DECL|UOTGHS_DEVEPTISR|member|__I uint32_t UOTGHS_DEVEPTISR[10]; /**< \brief (Uotghs Offset: 0x130) Device Endpoint Status Register (n = 0) */
DECL|UOTGHS_DEVEPT_EPEN0|macro|UOTGHS_DEVEPT_EPEN0
DECL|UOTGHS_DEVEPT_EPEN1|macro|UOTGHS_DEVEPT_EPEN1
DECL|UOTGHS_DEVEPT_EPEN2|macro|UOTGHS_DEVEPT_EPEN2
DECL|UOTGHS_DEVEPT_EPEN3|macro|UOTGHS_DEVEPT_EPEN3
DECL|UOTGHS_DEVEPT_EPEN4|macro|UOTGHS_DEVEPT_EPEN4
DECL|UOTGHS_DEVEPT_EPEN5|macro|UOTGHS_DEVEPT_EPEN5
DECL|UOTGHS_DEVEPT_EPEN6|macro|UOTGHS_DEVEPT_EPEN6
DECL|UOTGHS_DEVEPT_EPEN7|macro|UOTGHS_DEVEPT_EPEN7
DECL|UOTGHS_DEVEPT_EPEN8|macro|UOTGHS_DEVEPT_EPEN8
DECL|UOTGHS_DEVEPT_EPRST0|macro|UOTGHS_DEVEPT_EPRST0
DECL|UOTGHS_DEVEPT_EPRST1|macro|UOTGHS_DEVEPT_EPRST1
DECL|UOTGHS_DEVEPT_EPRST2|macro|UOTGHS_DEVEPT_EPRST2
DECL|UOTGHS_DEVEPT_EPRST3|macro|UOTGHS_DEVEPT_EPRST3
DECL|UOTGHS_DEVEPT_EPRST4|macro|UOTGHS_DEVEPT_EPRST4
DECL|UOTGHS_DEVEPT_EPRST5|macro|UOTGHS_DEVEPT_EPRST5
DECL|UOTGHS_DEVEPT_EPRST6|macro|UOTGHS_DEVEPT_EPRST6
DECL|UOTGHS_DEVEPT_EPRST7|macro|UOTGHS_DEVEPT_EPRST7
DECL|UOTGHS_DEVEPT_EPRST8|macro|UOTGHS_DEVEPT_EPRST8
DECL|UOTGHS_DEVEPT|member|__IO uint32_t UOTGHS_DEVEPT; /**< \brief (Uotghs Offset: 0x001C) Device Endpoint Register */
DECL|UOTGHS_DEVFNUM_FNCERR|macro|UOTGHS_DEVFNUM_FNCERR
DECL|UOTGHS_DEVFNUM_FNUM_Msk|macro|UOTGHS_DEVFNUM_FNUM_Msk
DECL|UOTGHS_DEVFNUM_FNUM_Pos|macro|UOTGHS_DEVFNUM_FNUM_Pos
DECL|UOTGHS_DEVFNUM_MFNUM_Msk|macro|UOTGHS_DEVFNUM_MFNUM_Msk
DECL|UOTGHS_DEVFNUM_MFNUM_Pos|macro|UOTGHS_DEVFNUM_MFNUM_Pos
DECL|UOTGHS_DEVFNUM|member|__I uint32_t UOTGHS_DEVFNUM; /**< \brief (Uotghs Offset: 0x0020) Device Frame Number Register */
DECL|UOTGHS_DEVICR_EORSMC|macro|UOTGHS_DEVICR_EORSMC
DECL|UOTGHS_DEVICR_EORSTC|macro|UOTGHS_DEVICR_EORSTC
DECL|UOTGHS_DEVICR_MSOFC|macro|UOTGHS_DEVICR_MSOFC
DECL|UOTGHS_DEVICR_SOFC|macro|UOTGHS_DEVICR_SOFC
DECL|UOTGHS_DEVICR_SUSPC|macro|UOTGHS_DEVICR_SUSPC
DECL|UOTGHS_DEVICR_UPRSMC|macro|UOTGHS_DEVICR_UPRSMC
DECL|UOTGHS_DEVICR_WAKEUPC|macro|UOTGHS_DEVICR_WAKEUPC
DECL|UOTGHS_DEVICR|member|__O uint32_t UOTGHS_DEVICR; /**< \brief (Uotghs Offset: 0x0008) Device Global Interrupt Clear Register */
DECL|UOTGHS_DEVIDR_DMA_1|macro|UOTGHS_DEVIDR_DMA_1
DECL|UOTGHS_DEVIDR_DMA_2|macro|UOTGHS_DEVIDR_DMA_2
DECL|UOTGHS_DEVIDR_DMA_3|macro|UOTGHS_DEVIDR_DMA_3
DECL|UOTGHS_DEVIDR_DMA_4|macro|UOTGHS_DEVIDR_DMA_4
DECL|UOTGHS_DEVIDR_DMA_5|macro|UOTGHS_DEVIDR_DMA_5
DECL|UOTGHS_DEVIDR_DMA_6|macro|UOTGHS_DEVIDR_DMA_6
DECL|UOTGHS_DEVIDR_EORSMEC|macro|UOTGHS_DEVIDR_EORSMEC
DECL|UOTGHS_DEVIDR_EORSTEC|macro|UOTGHS_DEVIDR_EORSTEC
DECL|UOTGHS_DEVIDR_MSOFEC|macro|UOTGHS_DEVIDR_MSOFEC
DECL|UOTGHS_DEVIDR_PEP_0|macro|UOTGHS_DEVIDR_PEP_0
DECL|UOTGHS_DEVIDR_PEP_1|macro|UOTGHS_DEVIDR_PEP_1
DECL|UOTGHS_DEVIDR_PEP_2|macro|UOTGHS_DEVIDR_PEP_2
DECL|UOTGHS_DEVIDR_PEP_3|macro|UOTGHS_DEVIDR_PEP_3
DECL|UOTGHS_DEVIDR_PEP_4|macro|UOTGHS_DEVIDR_PEP_4
DECL|UOTGHS_DEVIDR_PEP_5|macro|UOTGHS_DEVIDR_PEP_5
DECL|UOTGHS_DEVIDR_PEP_6|macro|UOTGHS_DEVIDR_PEP_6
DECL|UOTGHS_DEVIDR_PEP_7|macro|UOTGHS_DEVIDR_PEP_7
DECL|UOTGHS_DEVIDR_PEP_8|macro|UOTGHS_DEVIDR_PEP_8
DECL|UOTGHS_DEVIDR_PEP_9|macro|UOTGHS_DEVIDR_PEP_9
DECL|UOTGHS_DEVIDR_SOFEC|macro|UOTGHS_DEVIDR_SOFEC
DECL|UOTGHS_DEVIDR_SUSPEC|macro|UOTGHS_DEVIDR_SUSPEC
DECL|UOTGHS_DEVIDR_UPRSMEC|macro|UOTGHS_DEVIDR_UPRSMEC
DECL|UOTGHS_DEVIDR_WAKEUPEC|macro|UOTGHS_DEVIDR_WAKEUPEC
DECL|UOTGHS_DEVIDR|member|__O uint32_t UOTGHS_DEVIDR; /**< \brief (Uotghs Offset: 0x0014) Device Global Interrupt Disable Register */
DECL|UOTGHS_DEVIER_DMA_1|macro|UOTGHS_DEVIER_DMA_1
DECL|UOTGHS_DEVIER_DMA_2|macro|UOTGHS_DEVIER_DMA_2
DECL|UOTGHS_DEVIER_DMA_3|macro|UOTGHS_DEVIER_DMA_3
DECL|UOTGHS_DEVIER_DMA_4|macro|UOTGHS_DEVIER_DMA_4
DECL|UOTGHS_DEVIER_DMA_5|macro|UOTGHS_DEVIER_DMA_5
DECL|UOTGHS_DEVIER_DMA_6|macro|UOTGHS_DEVIER_DMA_6
DECL|UOTGHS_DEVIER_EORSMES|macro|UOTGHS_DEVIER_EORSMES
DECL|UOTGHS_DEVIER_EORSTES|macro|UOTGHS_DEVIER_EORSTES
DECL|UOTGHS_DEVIER_MSOFES|macro|UOTGHS_DEVIER_MSOFES
DECL|UOTGHS_DEVIER_PEP_0|macro|UOTGHS_DEVIER_PEP_0
DECL|UOTGHS_DEVIER_PEP_1|macro|UOTGHS_DEVIER_PEP_1
DECL|UOTGHS_DEVIER_PEP_2|macro|UOTGHS_DEVIER_PEP_2
DECL|UOTGHS_DEVIER_PEP_3|macro|UOTGHS_DEVIER_PEP_3
DECL|UOTGHS_DEVIER_PEP_4|macro|UOTGHS_DEVIER_PEP_4
DECL|UOTGHS_DEVIER_PEP_5|macro|UOTGHS_DEVIER_PEP_5
DECL|UOTGHS_DEVIER_PEP_6|macro|UOTGHS_DEVIER_PEP_6
DECL|UOTGHS_DEVIER_PEP_7|macro|UOTGHS_DEVIER_PEP_7
DECL|UOTGHS_DEVIER_PEP_8|macro|UOTGHS_DEVIER_PEP_8
DECL|UOTGHS_DEVIER_PEP_9|macro|UOTGHS_DEVIER_PEP_9
DECL|UOTGHS_DEVIER_SOFES|macro|UOTGHS_DEVIER_SOFES
DECL|UOTGHS_DEVIER_SUSPES|macro|UOTGHS_DEVIER_SUSPES
DECL|UOTGHS_DEVIER_UPRSMES|macro|UOTGHS_DEVIER_UPRSMES
DECL|UOTGHS_DEVIER_WAKEUPES|macro|UOTGHS_DEVIER_WAKEUPES
DECL|UOTGHS_DEVIER|member|__O uint32_t UOTGHS_DEVIER; /**< \brief (Uotghs Offset: 0x0018) Device Global Interrupt Enable Register */
DECL|UOTGHS_DEVIFR_DMA_1|macro|UOTGHS_DEVIFR_DMA_1
DECL|UOTGHS_DEVIFR_DMA_2|macro|UOTGHS_DEVIFR_DMA_2
DECL|UOTGHS_DEVIFR_DMA_3|macro|UOTGHS_DEVIFR_DMA_3
DECL|UOTGHS_DEVIFR_DMA_4|macro|UOTGHS_DEVIFR_DMA_4
DECL|UOTGHS_DEVIFR_DMA_5|macro|UOTGHS_DEVIFR_DMA_5
DECL|UOTGHS_DEVIFR_DMA_6|macro|UOTGHS_DEVIFR_DMA_6
DECL|UOTGHS_DEVIFR_EORSMS|macro|UOTGHS_DEVIFR_EORSMS
DECL|UOTGHS_DEVIFR_EORSTS|macro|UOTGHS_DEVIFR_EORSTS
DECL|UOTGHS_DEVIFR_MSOFS|macro|UOTGHS_DEVIFR_MSOFS
DECL|UOTGHS_DEVIFR_SOFS|macro|UOTGHS_DEVIFR_SOFS
DECL|UOTGHS_DEVIFR_SUSPS|macro|UOTGHS_DEVIFR_SUSPS
DECL|UOTGHS_DEVIFR_UPRSMS|macro|UOTGHS_DEVIFR_UPRSMS
DECL|UOTGHS_DEVIFR_WAKEUPS|macro|UOTGHS_DEVIFR_WAKEUPS
DECL|UOTGHS_DEVIFR|member|__O uint32_t UOTGHS_DEVIFR; /**< \brief (Uotghs Offset: 0x000C) Device Global Interrupt Set Register */
DECL|UOTGHS_DEVIMR_DMA_1|macro|UOTGHS_DEVIMR_DMA_1
DECL|UOTGHS_DEVIMR_DMA_2|macro|UOTGHS_DEVIMR_DMA_2
DECL|UOTGHS_DEVIMR_DMA_3|macro|UOTGHS_DEVIMR_DMA_3
DECL|UOTGHS_DEVIMR_DMA_4|macro|UOTGHS_DEVIMR_DMA_4
DECL|UOTGHS_DEVIMR_DMA_5|macro|UOTGHS_DEVIMR_DMA_5
DECL|UOTGHS_DEVIMR_DMA_6|macro|UOTGHS_DEVIMR_DMA_6
DECL|UOTGHS_DEVIMR_EORSME|macro|UOTGHS_DEVIMR_EORSME
DECL|UOTGHS_DEVIMR_EORSTE|macro|UOTGHS_DEVIMR_EORSTE
DECL|UOTGHS_DEVIMR_MSOFE|macro|UOTGHS_DEVIMR_MSOFE
DECL|UOTGHS_DEVIMR_PEP_0|macro|UOTGHS_DEVIMR_PEP_0
DECL|UOTGHS_DEVIMR_PEP_1|macro|UOTGHS_DEVIMR_PEP_1
DECL|UOTGHS_DEVIMR_PEP_2|macro|UOTGHS_DEVIMR_PEP_2
DECL|UOTGHS_DEVIMR_PEP_3|macro|UOTGHS_DEVIMR_PEP_3
DECL|UOTGHS_DEVIMR_PEP_4|macro|UOTGHS_DEVIMR_PEP_4
DECL|UOTGHS_DEVIMR_PEP_5|macro|UOTGHS_DEVIMR_PEP_5
DECL|UOTGHS_DEVIMR_PEP_6|macro|UOTGHS_DEVIMR_PEP_6
DECL|UOTGHS_DEVIMR_PEP_7|macro|UOTGHS_DEVIMR_PEP_7
DECL|UOTGHS_DEVIMR_PEP_8|macro|UOTGHS_DEVIMR_PEP_8
DECL|UOTGHS_DEVIMR_PEP_9|macro|UOTGHS_DEVIMR_PEP_9
DECL|UOTGHS_DEVIMR_SOFE|macro|UOTGHS_DEVIMR_SOFE
DECL|UOTGHS_DEVIMR_SUSPE|macro|UOTGHS_DEVIMR_SUSPE
DECL|UOTGHS_DEVIMR_UPRSME|macro|UOTGHS_DEVIMR_UPRSME
DECL|UOTGHS_DEVIMR_WAKEUPE|macro|UOTGHS_DEVIMR_WAKEUPE
DECL|UOTGHS_DEVIMR|member|__I uint32_t UOTGHS_DEVIMR; /**< \brief (Uotghs Offset: 0x0010) Device Global Interrupt Mask Register */
DECL|UOTGHS_DEVISR_DMA_1|macro|UOTGHS_DEVISR_DMA_1
DECL|UOTGHS_DEVISR_DMA_2|macro|UOTGHS_DEVISR_DMA_2
DECL|UOTGHS_DEVISR_DMA_3|macro|UOTGHS_DEVISR_DMA_3
DECL|UOTGHS_DEVISR_DMA_4|macro|UOTGHS_DEVISR_DMA_4
DECL|UOTGHS_DEVISR_DMA_5|macro|UOTGHS_DEVISR_DMA_5
DECL|UOTGHS_DEVISR_DMA_6|macro|UOTGHS_DEVISR_DMA_6
DECL|UOTGHS_DEVISR_EORSM|macro|UOTGHS_DEVISR_EORSM
DECL|UOTGHS_DEVISR_EORST|macro|UOTGHS_DEVISR_EORST
DECL|UOTGHS_DEVISR_MSOF|macro|UOTGHS_DEVISR_MSOF
DECL|UOTGHS_DEVISR_PEP_0|macro|UOTGHS_DEVISR_PEP_0
DECL|UOTGHS_DEVISR_PEP_1|macro|UOTGHS_DEVISR_PEP_1
DECL|UOTGHS_DEVISR_PEP_2|macro|UOTGHS_DEVISR_PEP_2
DECL|UOTGHS_DEVISR_PEP_3|macro|UOTGHS_DEVISR_PEP_3
DECL|UOTGHS_DEVISR_PEP_4|macro|UOTGHS_DEVISR_PEP_4
DECL|UOTGHS_DEVISR_PEP_5|macro|UOTGHS_DEVISR_PEP_5
DECL|UOTGHS_DEVISR_PEP_6|macro|UOTGHS_DEVISR_PEP_6
DECL|UOTGHS_DEVISR_PEP_7|macro|UOTGHS_DEVISR_PEP_7
DECL|UOTGHS_DEVISR_PEP_8|macro|UOTGHS_DEVISR_PEP_8
DECL|UOTGHS_DEVISR_PEP_9|macro|UOTGHS_DEVISR_PEP_9
DECL|UOTGHS_DEVISR_SOF|macro|UOTGHS_DEVISR_SOF
DECL|UOTGHS_DEVISR_SUSP|macro|UOTGHS_DEVISR_SUSP
DECL|UOTGHS_DEVISR_UPRSM|macro|UOTGHS_DEVISR_UPRSM
DECL|UOTGHS_DEVISR_WAKEUP|macro|UOTGHS_DEVISR_WAKEUP
DECL|UOTGHS_DEVISR|member|__I uint32_t UOTGHS_DEVISR; /**< \brief (Uotghs Offset: 0x0004) Device Global Interrupt Status Register */
DECL|UOTGHS_FSM_DRDSTATE_A_HOST|macro|UOTGHS_FSM_DRDSTATE_A_HOST
DECL|UOTGHS_FSM_DRDSTATE_A_IDLESTATE|macro|UOTGHS_FSM_DRDSTATE_A_IDLESTATE
DECL|UOTGHS_FSM_DRDSTATE_A_PERIPHERAL|macro|UOTGHS_FSM_DRDSTATE_A_PERIPHERAL
DECL|UOTGHS_FSM_DRDSTATE_A_SUSPEND|macro|UOTGHS_FSM_DRDSTATE_A_SUSPEND
DECL|UOTGHS_FSM_DRDSTATE_A_VBUS_ERR|macro|UOTGHS_FSM_DRDSTATE_A_VBUS_ERR
DECL|UOTGHS_FSM_DRDSTATE_A_WAIT_BCON|macro|UOTGHS_FSM_DRDSTATE_A_WAIT_BCON
DECL|UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE|macro|UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE
DECL|UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL|macro|UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL
DECL|UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE|macro|UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE
DECL|UOTGHS_FSM_DRDSTATE_B_HOST|macro|UOTGHS_FSM_DRDSTATE_B_HOST
DECL|UOTGHS_FSM_DRDSTATE_B_IDLE|macro|UOTGHS_FSM_DRDSTATE_B_IDLE
DECL|UOTGHS_FSM_DRDSTATE_B_PERIPHERAL|macro|UOTGHS_FSM_DRDSTATE_B_PERIPHERAL
DECL|UOTGHS_FSM_DRDSTATE_B_SRP_INIT|macro|UOTGHS_FSM_DRDSTATE_B_SRP_INIT
DECL|UOTGHS_FSM_DRDSTATE_B_WAIT_ACON|macro|UOTGHS_FSM_DRDSTATE_B_WAIT_ACON
DECL|UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP|macro|UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP
DECL|UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE|macro|UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE
DECL|UOTGHS_FSM_DRDSTATE_Msk|macro|UOTGHS_FSM_DRDSTATE_Msk
DECL|UOTGHS_FSM_DRDSTATE_Pos|macro|UOTGHS_FSM_DRDSTATE_Pos
DECL|UOTGHS_FSM|member|__I uint32_t UOTGHS_FSM; /**< \brief (Uotghs Offset: 0x082C) General Finite State Machine Register */
DECL|UOTGHS_HSTADDR1_HSTADDRP0_Msk|macro|UOTGHS_HSTADDR1_HSTADDRP0_Msk
DECL|UOTGHS_HSTADDR1_HSTADDRP0_Pos|macro|UOTGHS_HSTADDR1_HSTADDRP0_Pos
DECL|UOTGHS_HSTADDR1_HSTADDRP0|macro|UOTGHS_HSTADDR1_HSTADDRP0
DECL|UOTGHS_HSTADDR1_HSTADDRP1_Msk|macro|UOTGHS_HSTADDR1_HSTADDRP1_Msk
DECL|UOTGHS_HSTADDR1_HSTADDRP1_Pos|macro|UOTGHS_HSTADDR1_HSTADDRP1_Pos
DECL|UOTGHS_HSTADDR1_HSTADDRP1|macro|UOTGHS_HSTADDR1_HSTADDRP1
DECL|UOTGHS_HSTADDR1_HSTADDRP2_Msk|macro|UOTGHS_HSTADDR1_HSTADDRP2_Msk
DECL|UOTGHS_HSTADDR1_HSTADDRP2_Pos|macro|UOTGHS_HSTADDR1_HSTADDRP2_Pos
DECL|UOTGHS_HSTADDR1_HSTADDRP2|macro|UOTGHS_HSTADDR1_HSTADDRP2
DECL|UOTGHS_HSTADDR1_HSTADDRP3_Msk|macro|UOTGHS_HSTADDR1_HSTADDRP3_Msk
DECL|UOTGHS_HSTADDR1_HSTADDRP3_Pos|macro|UOTGHS_HSTADDR1_HSTADDRP3_Pos
DECL|UOTGHS_HSTADDR1_HSTADDRP3|macro|UOTGHS_HSTADDR1_HSTADDRP3
DECL|UOTGHS_HSTADDR1|member|__IO uint32_t UOTGHS_HSTADDR1; /**< \brief (Uotghs Offset: 0x0424) Host Address 1 Register */
DECL|UOTGHS_HSTADDR2_HSTADDRP4_Msk|macro|UOTGHS_HSTADDR2_HSTADDRP4_Msk
DECL|UOTGHS_HSTADDR2_HSTADDRP4_Pos|macro|UOTGHS_HSTADDR2_HSTADDRP4_Pos
DECL|UOTGHS_HSTADDR2_HSTADDRP4|macro|UOTGHS_HSTADDR2_HSTADDRP4
DECL|UOTGHS_HSTADDR2_HSTADDRP5_Msk|macro|UOTGHS_HSTADDR2_HSTADDRP5_Msk
DECL|UOTGHS_HSTADDR2_HSTADDRP5_Pos|macro|UOTGHS_HSTADDR2_HSTADDRP5_Pos
DECL|UOTGHS_HSTADDR2_HSTADDRP5|macro|UOTGHS_HSTADDR2_HSTADDRP5
DECL|UOTGHS_HSTADDR2_HSTADDRP6_Msk|macro|UOTGHS_HSTADDR2_HSTADDRP6_Msk
DECL|UOTGHS_HSTADDR2_HSTADDRP6_Pos|macro|UOTGHS_HSTADDR2_HSTADDRP6_Pos
DECL|UOTGHS_HSTADDR2_HSTADDRP6|macro|UOTGHS_HSTADDR2_HSTADDRP6
DECL|UOTGHS_HSTADDR2_HSTADDRP7_Msk|macro|UOTGHS_HSTADDR2_HSTADDRP7_Msk
DECL|UOTGHS_HSTADDR2_HSTADDRP7_Pos|macro|UOTGHS_HSTADDR2_HSTADDRP7_Pos
DECL|UOTGHS_HSTADDR2_HSTADDRP7|macro|UOTGHS_HSTADDR2_HSTADDRP7
DECL|UOTGHS_HSTADDR2|member|__IO uint32_t UOTGHS_HSTADDR2; /**< \brief (Uotghs Offset: 0x0428) Host Address 2 Register */
DECL|UOTGHS_HSTADDR3_HSTADDRP8_Msk|macro|UOTGHS_HSTADDR3_HSTADDRP8_Msk
DECL|UOTGHS_HSTADDR3_HSTADDRP8_Pos|macro|UOTGHS_HSTADDR3_HSTADDRP8_Pos
DECL|UOTGHS_HSTADDR3_HSTADDRP8|macro|UOTGHS_HSTADDR3_HSTADDRP8
DECL|UOTGHS_HSTADDR3_HSTADDRP9_Msk|macro|UOTGHS_HSTADDR3_HSTADDRP9_Msk
DECL|UOTGHS_HSTADDR3_HSTADDRP9_Pos|macro|UOTGHS_HSTADDR3_HSTADDRP9_Pos
DECL|UOTGHS_HSTADDR3_HSTADDRP9|macro|UOTGHS_HSTADDR3_HSTADDRP9
DECL|UOTGHS_HSTADDR3|member|__IO uint32_t UOTGHS_HSTADDR3; /**< \brief (Uotghs Offset: 0x042C) Host Address 3 Register */
DECL|UOTGHS_HSTCTRL_RESET|macro|UOTGHS_HSTCTRL_RESET
DECL|UOTGHS_HSTCTRL_RESUME|macro|UOTGHS_HSTCTRL_RESUME
DECL|UOTGHS_HSTCTRL_SOFE|macro|UOTGHS_HSTCTRL_SOFE
DECL|UOTGHS_HSTCTRL_SPDCONF_FORCED_FS|macro|UOTGHS_HSTCTRL_SPDCONF_FORCED_FS
DECL|UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED|macro|UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED
DECL|UOTGHS_HSTCTRL_SPDCONF_LOW_POWER|macro|UOTGHS_HSTCTRL_SPDCONF_LOW_POWER
DECL|UOTGHS_HSTCTRL_SPDCONF_Msk|macro|UOTGHS_HSTCTRL_SPDCONF_Msk
DECL|UOTGHS_HSTCTRL_SPDCONF_NORMAL|macro|UOTGHS_HSTCTRL_SPDCONF_NORMAL
DECL|UOTGHS_HSTCTRL_SPDCONF_Pos|macro|UOTGHS_HSTCTRL_SPDCONF_Pos
DECL|UOTGHS_HSTCTRL|member|__IO uint32_t UOTGHS_HSTCTRL; /**< \brief (Uotghs Offset: 0x0400) Host General Control Register */
DECL|UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk|macro|UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk
DECL|UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos|macro|UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos
DECL|UOTGHS_HSTDMAADDRESS_BUFF_ADD|macro|UOTGHS_HSTDMAADDRESS_BUFF_ADD
DECL|UOTGHS_HSTDMAADDRESS|member|__IO uint32_t UOTGHS_HSTDMAADDRESS; /**< \brief (UotghsHstdma Offset: 0x4) Host DMA Channel Address Register */
DECL|UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk|macro|UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk
DECL|UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos|macro|UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos
DECL|UOTGHS_HSTDMACONTROL_BUFF_LENGTH|macro|UOTGHS_HSTDMACONTROL_BUFF_LENGTH
DECL|UOTGHS_HSTDMACONTROL_BURST_LCK|macro|UOTGHS_HSTDMACONTROL_BURST_LCK
DECL|UOTGHS_HSTDMACONTROL_CHANN_ENB|macro|UOTGHS_HSTDMACONTROL_CHANN_ENB
DECL|UOTGHS_HSTDMACONTROL_DESC_LD_IT|macro|UOTGHS_HSTDMACONTROL_DESC_LD_IT
DECL|UOTGHS_HSTDMACONTROL_END_BUFFIT|macro|UOTGHS_HSTDMACONTROL_END_BUFFIT
DECL|UOTGHS_HSTDMACONTROL_END_B_EN|macro|UOTGHS_HSTDMACONTROL_END_B_EN
DECL|UOTGHS_HSTDMACONTROL_END_TR_EN|macro|UOTGHS_HSTDMACONTROL_END_TR_EN
DECL|UOTGHS_HSTDMACONTROL_END_TR_IT|macro|UOTGHS_HSTDMACONTROL_END_TR_IT
DECL|UOTGHS_HSTDMACONTROL_LDNXT_DSC|macro|UOTGHS_HSTDMACONTROL_LDNXT_DSC
DECL|UOTGHS_HSTDMACONTROL|member|__IO uint32_t UOTGHS_HSTDMACONTROL; /**< \brief (UotghsHstdma Offset: 0x8) Host DMA Channel Control Register */
DECL|UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk|macro|UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk
DECL|UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos|macro|UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos
DECL|UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD|macro|UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD
DECL|UOTGHS_HSTDMANXTDSC|member|__IO uint32_t UOTGHS_HSTDMANXTDSC; /**< \brief (UotghsHstdma Offset: 0x0) Host DMA Channel Next Descriptor Address Register */
DECL|UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk|macro|UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk
DECL|UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos|macro|UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos
DECL|UOTGHS_HSTDMASTATUS_BUFF_COUNT|macro|UOTGHS_HSTDMASTATUS_BUFF_COUNT
DECL|UOTGHS_HSTDMASTATUS_CHANN_ACT|macro|UOTGHS_HSTDMASTATUS_CHANN_ACT
DECL|UOTGHS_HSTDMASTATUS_CHANN_ENB|macro|UOTGHS_HSTDMASTATUS_CHANN_ENB
DECL|UOTGHS_HSTDMASTATUS_DESC_LDST|macro|UOTGHS_HSTDMASTATUS_DESC_LDST
DECL|UOTGHS_HSTDMASTATUS_END_BF_ST|macro|UOTGHS_HSTDMASTATUS_END_BF_ST
DECL|UOTGHS_HSTDMASTATUS_END_TR_ST|macro|UOTGHS_HSTDMASTATUS_END_TR_ST
DECL|UOTGHS_HSTDMASTATUS|member|__IO uint32_t UOTGHS_HSTDMASTATUS; /**< \brief (UotghsHstdma Offset: 0xC) Host DMA Channel Status Register */
DECL|UOTGHS_HSTDMA|member|UotghsHstdma UOTGHS_HSTDMA[UOTGHSHSTDMA_NUMBER]; /**< \brief (Uotghs Offset: 0x710) n = 1 .. 7 */
DECL|UOTGHS_HSTFNUM_FLENHIGH_Msk|macro|UOTGHS_HSTFNUM_FLENHIGH_Msk
DECL|UOTGHS_HSTFNUM_FLENHIGH_Pos|macro|UOTGHS_HSTFNUM_FLENHIGH_Pos
DECL|UOTGHS_HSTFNUM_FLENHIGH|macro|UOTGHS_HSTFNUM_FLENHIGH
DECL|UOTGHS_HSTFNUM_FNUM_Msk|macro|UOTGHS_HSTFNUM_FNUM_Msk
DECL|UOTGHS_HSTFNUM_FNUM_Pos|macro|UOTGHS_HSTFNUM_FNUM_Pos
DECL|UOTGHS_HSTFNUM_FNUM|macro|UOTGHS_HSTFNUM_FNUM
DECL|UOTGHS_HSTFNUM_MFNUM_Msk|macro|UOTGHS_HSTFNUM_MFNUM_Msk
DECL|UOTGHS_HSTFNUM_MFNUM_Pos|macro|UOTGHS_HSTFNUM_MFNUM_Pos
DECL|UOTGHS_HSTFNUM_MFNUM|macro|UOTGHS_HSTFNUM_MFNUM
DECL|UOTGHS_HSTFNUM|member|__IO uint32_t UOTGHS_HSTFNUM; /**< \brief (Uotghs Offset: 0x0420) Host Frame Number Register */
DECL|UOTGHS_HSTICR_DCONNIC|macro|UOTGHS_HSTICR_DCONNIC
DECL|UOTGHS_HSTICR_DDISCIC|macro|UOTGHS_HSTICR_DDISCIC
DECL|UOTGHS_HSTICR_HSOFIC|macro|UOTGHS_HSTICR_HSOFIC
DECL|UOTGHS_HSTICR_HWUPIC|macro|UOTGHS_HSTICR_HWUPIC
DECL|UOTGHS_HSTICR_RSMEDIC|macro|UOTGHS_HSTICR_RSMEDIC
DECL|UOTGHS_HSTICR_RSTIC|macro|UOTGHS_HSTICR_RSTIC
DECL|UOTGHS_HSTICR_RXRSMIC|macro|UOTGHS_HSTICR_RXRSMIC
DECL|UOTGHS_HSTICR|member|__O uint32_t UOTGHS_HSTICR; /**< \brief (Uotghs Offset: 0x0408) Host Global Interrupt Clear Register */
DECL|UOTGHS_HSTIDR_DCONNIEC|macro|UOTGHS_HSTIDR_DCONNIEC
DECL|UOTGHS_HSTIDR_DDISCIEC|macro|UOTGHS_HSTIDR_DDISCIEC
DECL|UOTGHS_HSTIDR_DMA_1|macro|UOTGHS_HSTIDR_DMA_1
DECL|UOTGHS_HSTIDR_DMA_2|macro|UOTGHS_HSTIDR_DMA_2
DECL|UOTGHS_HSTIDR_DMA_3|macro|UOTGHS_HSTIDR_DMA_3
DECL|UOTGHS_HSTIDR_DMA_4|macro|UOTGHS_HSTIDR_DMA_4
DECL|UOTGHS_HSTIDR_DMA_5|macro|UOTGHS_HSTIDR_DMA_5
DECL|UOTGHS_HSTIDR_DMA_6|macro|UOTGHS_HSTIDR_DMA_6
DECL|UOTGHS_HSTIDR_HSOFIEC|macro|UOTGHS_HSTIDR_HSOFIEC
DECL|UOTGHS_HSTIDR_HWUPIEC|macro|UOTGHS_HSTIDR_HWUPIEC
DECL|UOTGHS_HSTIDR_PEP_0|macro|UOTGHS_HSTIDR_PEP_0
DECL|UOTGHS_HSTIDR_PEP_1|macro|UOTGHS_HSTIDR_PEP_1
DECL|UOTGHS_HSTIDR_PEP_2|macro|UOTGHS_HSTIDR_PEP_2
DECL|UOTGHS_HSTIDR_PEP_3|macro|UOTGHS_HSTIDR_PEP_3
DECL|UOTGHS_HSTIDR_PEP_4|macro|UOTGHS_HSTIDR_PEP_4
DECL|UOTGHS_HSTIDR_PEP_5|macro|UOTGHS_HSTIDR_PEP_5
DECL|UOTGHS_HSTIDR_PEP_6|macro|UOTGHS_HSTIDR_PEP_6
DECL|UOTGHS_HSTIDR_PEP_7|macro|UOTGHS_HSTIDR_PEP_7
DECL|UOTGHS_HSTIDR_PEP_8|macro|UOTGHS_HSTIDR_PEP_8
DECL|UOTGHS_HSTIDR_PEP_9|macro|UOTGHS_HSTIDR_PEP_9
DECL|UOTGHS_HSTIDR_RSMEDIEC|macro|UOTGHS_HSTIDR_RSMEDIEC
DECL|UOTGHS_HSTIDR_RSTIEC|macro|UOTGHS_HSTIDR_RSTIEC
DECL|UOTGHS_HSTIDR_RXRSMIEC|macro|UOTGHS_HSTIDR_RXRSMIEC
DECL|UOTGHS_HSTIDR|member|__O uint32_t UOTGHS_HSTIDR; /**< \brief (Uotghs Offset: 0x0414) Host Global Interrupt Disable Register */
DECL|UOTGHS_HSTIER_DCONNIES|macro|UOTGHS_HSTIER_DCONNIES
DECL|UOTGHS_HSTIER_DDISCIES|macro|UOTGHS_HSTIER_DDISCIES
DECL|UOTGHS_HSTIER_DMA_1|macro|UOTGHS_HSTIER_DMA_1
DECL|UOTGHS_HSTIER_DMA_2|macro|UOTGHS_HSTIER_DMA_2
DECL|UOTGHS_HSTIER_DMA_3|macro|UOTGHS_HSTIER_DMA_3
DECL|UOTGHS_HSTIER_DMA_4|macro|UOTGHS_HSTIER_DMA_4
DECL|UOTGHS_HSTIER_DMA_5|macro|UOTGHS_HSTIER_DMA_5
DECL|UOTGHS_HSTIER_DMA_6|macro|UOTGHS_HSTIER_DMA_6
DECL|UOTGHS_HSTIER_HSOFIES|macro|UOTGHS_HSTIER_HSOFIES
DECL|UOTGHS_HSTIER_HWUPIES|macro|UOTGHS_HSTIER_HWUPIES
DECL|UOTGHS_HSTIER_PEP_0|macro|UOTGHS_HSTIER_PEP_0
DECL|UOTGHS_HSTIER_PEP_1|macro|UOTGHS_HSTIER_PEP_1
DECL|UOTGHS_HSTIER_PEP_2|macro|UOTGHS_HSTIER_PEP_2
DECL|UOTGHS_HSTIER_PEP_3|macro|UOTGHS_HSTIER_PEP_3
DECL|UOTGHS_HSTIER_PEP_4|macro|UOTGHS_HSTIER_PEP_4
DECL|UOTGHS_HSTIER_PEP_5|macro|UOTGHS_HSTIER_PEP_5
DECL|UOTGHS_HSTIER_PEP_6|macro|UOTGHS_HSTIER_PEP_6
DECL|UOTGHS_HSTIER_PEP_7|macro|UOTGHS_HSTIER_PEP_7
DECL|UOTGHS_HSTIER_PEP_8|macro|UOTGHS_HSTIER_PEP_8
DECL|UOTGHS_HSTIER_PEP_9|macro|UOTGHS_HSTIER_PEP_9
DECL|UOTGHS_HSTIER_RSMEDIES|macro|UOTGHS_HSTIER_RSMEDIES
DECL|UOTGHS_HSTIER_RSTIES|macro|UOTGHS_HSTIER_RSTIES
DECL|UOTGHS_HSTIER_RXRSMIES|macro|UOTGHS_HSTIER_RXRSMIES
DECL|UOTGHS_HSTIER|member|__O uint32_t UOTGHS_HSTIER; /**< \brief (Uotghs Offset: 0x0418) Host Global Interrupt Enable Register */
DECL|UOTGHS_HSTIFR_DCONNIS|macro|UOTGHS_HSTIFR_DCONNIS
DECL|UOTGHS_HSTIFR_DDISCIS|macro|UOTGHS_HSTIFR_DDISCIS
DECL|UOTGHS_HSTIFR_DMA_1|macro|UOTGHS_HSTIFR_DMA_1
DECL|UOTGHS_HSTIFR_DMA_2|macro|UOTGHS_HSTIFR_DMA_2
DECL|UOTGHS_HSTIFR_DMA_3|macro|UOTGHS_HSTIFR_DMA_3
DECL|UOTGHS_HSTIFR_DMA_4|macro|UOTGHS_HSTIFR_DMA_4
DECL|UOTGHS_HSTIFR_DMA_5|macro|UOTGHS_HSTIFR_DMA_5
DECL|UOTGHS_HSTIFR_DMA_6|macro|UOTGHS_HSTIFR_DMA_6
DECL|UOTGHS_HSTIFR_HSOFIS|macro|UOTGHS_HSTIFR_HSOFIS
DECL|UOTGHS_HSTIFR_HWUPIS|macro|UOTGHS_HSTIFR_HWUPIS
DECL|UOTGHS_HSTIFR_RSMEDIS|macro|UOTGHS_HSTIFR_RSMEDIS
DECL|UOTGHS_HSTIFR_RSTIS|macro|UOTGHS_HSTIFR_RSTIS
DECL|UOTGHS_HSTIFR_RXRSMIS|macro|UOTGHS_HSTIFR_RXRSMIS
DECL|UOTGHS_HSTIFR|member|__O uint32_t UOTGHS_HSTIFR; /**< \brief (Uotghs Offset: 0x040C) Host Global Interrupt Set Register */
DECL|UOTGHS_HSTIMR_DCONNIE|macro|UOTGHS_HSTIMR_DCONNIE
DECL|UOTGHS_HSTIMR_DDISCIE|macro|UOTGHS_HSTIMR_DDISCIE
DECL|UOTGHS_HSTIMR_DMA_1|macro|UOTGHS_HSTIMR_DMA_1
DECL|UOTGHS_HSTIMR_DMA_2|macro|UOTGHS_HSTIMR_DMA_2
DECL|UOTGHS_HSTIMR_DMA_3|macro|UOTGHS_HSTIMR_DMA_3
DECL|UOTGHS_HSTIMR_DMA_4|macro|UOTGHS_HSTIMR_DMA_4
DECL|UOTGHS_HSTIMR_DMA_5|macro|UOTGHS_HSTIMR_DMA_5
DECL|UOTGHS_HSTIMR_DMA_6|macro|UOTGHS_HSTIMR_DMA_6
DECL|UOTGHS_HSTIMR_HSOFIE|macro|UOTGHS_HSTIMR_HSOFIE
DECL|UOTGHS_HSTIMR_HWUPIE|macro|UOTGHS_HSTIMR_HWUPIE
DECL|UOTGHS_HSTIMR_PEP_0|macro|UOTGHS_HSTIMR_PEP_0
DECL|UOTGHS_HSTIMR_PEP_1|macro|UOTGHS_HSTIMR_PEP_1
DECL|UOTGHS_HSTIMR_PEP_2|macro|UOTGHS_HSTIMR_PEP_2
DECL|UOTGHS_HSTIMR_PEP_3|macro|UOTGHS_HSTIMR_PEP_3
DECL|UOTGHS_HSTIMR_PEP_4|macro|UOTGHS_HSTIMR_PEP_4
DECL|UOTGHS_HSTIMR_PEP_5|macro|UOTGHS_HSTIMR_PEP_5
DECL|UOTGHS_HSTIMR_PEP_6|macro|UOTGHS_HSTIMR_PEP_6
DECL|UOTGHS_HSTIMR_PEP_7|macro|UOTGHS_HSTIMR_PEP_7
DECL|UOTGHS_HSTIMR_PEP_8|macro|UOTGHS_HSTIMR_PEP_8
DECL|UOTGHS_HSTIMR_PEP_9|macro|UOTGHS_HSTIMR_PEP_9
DECL|UOTGHS_HSTIMR_RSMEDIE|macro|UOTGHS_HSTIMR_RSMEDIE
DECL|UOTGHS_HSTIMR_RSTIE|macro|UOTGHS_HSTIMR_RSTIE
DECL|UOTGHS_HSTIMR_RXRSMIE|macro|UOTGHS_HSTIMR_RXRSMIE
DECL|UOTGHS_HSTIMR|member|__I uint32_t UOTGHS_HSTIMR; /**< \brief (Uotghs Offset: 0x0410) Host Global Interrupt Mask Register */
DECL|UOTGHS_HSTISR_DCONNI|macro|UOTGHS_HSTISR_DCONNI
DECL|UOTGHS_HSTISR_DDISCI|macro|UOTGHS_HSTISR_DDISCI
DECL|UOTGHS_HSTISR_DMA_1|macro|UOTGHS_HSTISR_DMA_1
DECL|UOTGHS_HSTISR_DMA_2|macro|UOTGHS_HSTISR_DMA_2
DECL|UOTGHS_HSTISR_DMA_3|macro|UOTGHS_HSTISR_DMA_3
DECL|UOTGHS_HSTISR_DMA_4|macro|UOTGHS_HSTISR_DMA_4
DECL|UOTGHS_HSTISR_DMA_5|macro|UOTGHS_HSTISR_DMA_5
DECL|UOTGHS_HSTISR_DMA_6|macro|UOTGHS_HSTISR_DMA_6
DECL|UOTGHS_HSTISR_HSOFI|macro|UOTGHS_HSTISR_HSOFI
DECL|UOTGHS_HSTISR_HWUPI|macro|UOTGHS_HSTISR_HWUPI
DECL|UOTGHS_HSTISR_PEP_0|macro|UOTGHS_HSTISR_PEP_0
DECL|UOTGHS_HSTISR_PEP_1|macro|UOTGHS_HSTISR_PEP_1
DECL|UOTGHS_HSTISR_PEP_2|macro|UOTGHS_HSTISR_PEP_2
DECL|UOTGHS_HSTISR_PEP_3|macro|UOTGHS_HSTISR_PEP_3
DECL|UOTGHS_HSTISR_PEP_4|macro|UOTGHS_HSTISR_PEP_4
DECL|UOTGHS_HSTISR_PEP_5|macro|UOTGHS_HSTISR_PEP_5
DECL|UOTGHS_HSTISR_PEP_6|macro|UOTGHS_HSTISR_PEP_6
DECL|UOTGHS_HSTISR_PEP_7|macro|UOTGHS_HSTISR_PEP_7
DECL|UOTGHS_HSTISR_PEP_8|macro|UOTGHS_HSTISR_PEP_8
DECL|UOTGHS_HSTISR_PEP_9|macro|UOTGHS_HSTISR_PEP_9
DECL|UOTGHS_HSTISR_RSMEDI|macro|UOTGHS_HSTISR_RSMEDI
DECL|UOTGHS_HSTISR_RSTI|macro|UOTGHS_HSTISR_RSTI
DECL|UOTGHS_HSTISR_RXRSMI|macro|UOTGHS_HSTISR_RXRSMI
DECL|UOTGHS_HSTISR|member|__I uint32_t UOTGHS_HSTISR; /**< \brief (Uotghs Offset: 0x0404) Host Global Interrupt Status Register */
DECL|UOTGHS_HSTPIPCFG_ALLOC|macro|UOTGHS_HSTPIPCFG_ALLOC
DECL|UOTGHS_HSTPIPCFG_AUTOSW|macro|UOTGHS_HSTPIPCFG_AUTOSW
DECL|UOTGHS_HSTPIPCFG_BINTERVAL_Msk|macro|UOTGHS_HSTPIPCFG_BINTERVAL_Msk
DECL|UOTGHS_HSTPIPCFG_BINTERVAL_Pos|macro|UOTGHS_HSTPIPCFG_BINTERVAL_Pos
DECL|UOTGHS_HSTPIPCFG_BINTERVAL|macro|UOTGHS_HSTPIPCFG_BINTERVAL
DECL|UOTGHS_HSTPIPCFG_INTFRQ_Msk|macro|UOTGHS_HSTPIPCFG_INTFRQ_Msk
DECL|UOTGHS_HSTPIPCFG_INTFRQ_Pos|macro|UOTGHS_HSTPIPCFG_INTFRQ_Pos
DECL|UOTGHS_HSTPIPCFG_INTFRQ|macro|UOTGHS_HSTPIPCFG_INTFRQ
DECL|UOTGHS_HSTPIPCFG_PBK_1_BANK|macro|UOTGHS_HSTPIPCFG_PBK_1_BANK
DECL|UOTGHS_HSTPIPCFG_PBK_2_BANK|macro|UOTGHS_HSTPIPCFG_PBK_2_BANK
DECL|UOTGHS_HSTPIPCFG_PBK_3_BANK|macro|UOTGHS_HSTPIPCFG_PBK_3_BANK
DECL|UOTGHS_HSTPIPCFG_PBK_Msk|macro|UOTGHS_HSTPIPCFG_PBK_Msk
DECL|UOTGHS_HSTPIPCFG_PBK_Pos|macro|UOTGHS_HSTPIPCFG_PBK_Pos
DECL|UOTGHS_HSTPIPCFG_PEPNUM_Msk|macro|UOTGHS_HSTPIPCFG_PEPNUM_Msk
DECL|UOTGHS_HSTPIPCFG_PEPNUM_Pos|macro|UOTGHS_HSTPIPCFG_PEPNUM_Pos
DECL|UOTGHS_HSTPIPCFG_PEPNUM|macro|UOTGHS_HSTPIPCFG_PEPNUM
DECL|UOTGHS_HSTPIPCFG_PINGEN|macro|UOTGHS_HSTPIPCFG_PINGEN
DECL|UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_128_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_128_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_16_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_16_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_256_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_256_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_32_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_32_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_512_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_512_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_64_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_64_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_8_BYTE|macro|UOTGHS_HSTPIPCFG_PSIZE_8_BYTE
DECL|UOTGHS_HSTPIPCFG_PSIZE_Msk|macro|UOTGHS_HSTPIPCFG_PSIZE_Msk
DECL|UOTGHS_HSTPIPCFG_PSIZE_Pos|macro|UOTGHS_HSTPIPCFG_PSIZE_Pos
DECL|UOTGHS_HSTPIPCFG_PTOKEN_IN|macro|UOTGHS_HSTPIPCFG_PTOKEN_IN
DECL|UOTGHS_HSTPIPCFG_PTOKEN_Msk|macro|UOTGHS_HSTPIPCFG_PTOKEN_Msk
DECL|UOTGHS_HSTPIPCFG_PTOKEN_OUT|macro|UOTGHS_HSTPIPCFG_PTOKEN_OUT
DECL|UOTGHS_HSTPIPCFG_PTOKEN_Pos|macro|UOTGHS_HSTPIPCFG_PTOKEN_Pos
DECL|UOTGHS_HSTPIPCFG_PTOKEN_SETUP|macro|UOTGHS_HSTPIPCFG_PTOKEN_SETUP
DECL|UOTGHS_HSTPIPCFG_PTYPE_BLK|macro|UOTGHS_HSTPIPCFG_PTYPE_BLK
DECL|UOTGHS_HSTPIPCFG_PTYPE_CTRL|macro|UOTGHS_HSTPIPCFG_PTYPE_CTRL
DECL|UOTGHS_HSTPIPCFG_PTYPE_INTRPT|macro|UOTGHS_HSTPIPCFG_PTYPE_INTRPT
DECL|UOTGHS_HSTPIPCFG_PTYPE_ISO|macro|UOTGHS_HSTPIPCFG_PTYPE_ISO
DECL|UOTGHS_HSTPIPCFG_PTYPE_Msk|macro|UOTGHS_HSTPIPCFG_PTYPE_Msk
DECL|UOTGHS_HSTPIPCFG_PTYPE_Pos|macro|UOTGHS_HSTPIPCFG_PTYPE_Pos
DECL|UOTGHS_HSTPIPCFG|member|__IO uint32_t UOTGHS_HSTPIPCFG[10]; /**< \brief (Uotghs Offset: 0x500) Host Pipe Configuration Register (n = 0) */
DECL|UOTGHS_HSTPIPERR_COUNTER_Msk|macro|UOTGHS_HSTPIPERR_COUNTER_Msk
DECL|UOTGHS_HSTPIPERR_COUNTER_Pos|macro|UOTGHS_HSTPIPERR_COUNTER_Pos
DECL|UOTGHS_HSTPIPERR_COUNTER|macro|UOTGHS_HSTPIPERR_COUNTER
DECL|UOTGHS_HSTPIPERR_CRC16|macro|UOTGHS_HSTPIPERR_CRC16
DECL|UOTGHS_HSTPIPERR_DATAPID|macro|UOTGHS_HSTPIPERR_DATAPID
DECL|UOTGHS_HSTPIPERR_DATATGL|macro|UOTGHS_HSTPIPERR_DATATGL
DECL|UOTGHS_HSTPIPERR_PID|macro|UOTGHS_HSTPIPERR_PID
DECL|UOTGHS_HSTPIPERR_TIMEOUT|macro|UOTGHS_HSTPIPERR_TIMEOUT
DECL|UOTGHS_HSTPIPERR|member|__IO uint32_t UOTGHS_HSTPIPERR[10]; /**< \brief (Uotghs Offset: 0x680) Host Pipe Error Register (n = 0) */
DECL|UOTGHS_HSTPIPICR_CRCERRIC|macro|UOTGHS_HSTPIPICR_CRCERRIC
DECL|UOTGHS_HSTPIPICR_NAKEDIC|macro|UOTGHS_HSTPIPICR_NAKEDIC
DECL|UOTGHS_HSTPIPICR_OVERFIC|macro|UOTGHS_HSTPIPICR_OVERFIC
DECL|UOTGHS_HSTPIPICR_RXINIC|macro|UOTGHS_HSTPIPICR_RXINIC
DECL|UOTGHS_HSTPIPICR_RXSTALLDIC|macro|UOTGHS_HSTPIPICR_RXSTALLDIC
DECL|UOTGHS_HSTPIPICR_SHORTPACKETIC|macro|UOTGHS_HSTPIPICR_SHORTPACKETIC
DECL|UOTGHS_HSTPIPICR_TXOUTIC|macro|UOTGHS_HSTPIPICR_TXOUTIC
DECL|UOTGHS_HSTPIPICR_TXSTPIC|macro|UOTGHS_HSTPIPICR_TXSTPIC
DECL|UOTGHS_HSTPIPICR_UNDERFIC|macro|UOTGHS_HSTPIPICR_UNDERFIC
DECL|UOTGHS_HSTPIPICR|member|__O uint32_t UOTGHS_HSTPIPICR[10]; /**< \brief (Uotghs Offset: 0x560) Host Pipe Clear Register (n = 0) */
DECL|UOTGHS_HSTPIPIDR_CRCERREC|macro|UOTGHS_HSTPIPIDR_CRCERREC
DECL|UOTGHS_HSTPIPIDR_FIFOCONC|macro|UOTGHS_HSTPIPIDR_FIFOCONC
DECL|UOTGHS_HSTPIPIDR_NAKEDEC|macro|UOTGHS_HSTPIPIDR_NAKEDEC
DECL|UOTGHS_HSTPIPIDR_NBUSYBKEC|macro|UOTGHS_HSTPIPIDR_NBUSYBKEC
DECL|UOTGHS_HSTPIPIDR_OVERFIEC|macro|UOTGHS_HSTPIPIDR_OVERFIEC
DECL|UOTGHS_HSTPIPIDR_PDISHDMAC|macro|UOTGHS_HSTPIPIDR_PDISHDMAC
DECL|UOTGHS_HSTPIPIDR_PERREC|macro|UOTGHS_HSTPIPIDR_PERREC
DECL|UOTGHS_HSTPIPIDR_PFREEZEC|macro|UOTGHS_HSTPIPIDR_PFREEZEC
DECL|UOTGHS_HSTPIPIDR_RXINEC|macro|UOTGHS_HSTPIPIDR_RXINEC
DECL|UOTGHS_HSTPIPIDR_RXSTALLDEC|macro|UOTGHS_HSTPIPIDR_RXSTALLDEC
DECL|UOTGHS_HSTPIPIDR_SHORTPACKETIEC|macro|UOTGHS_HSTPIPIDR_SHORTPACKETIEC
DECL|UOTGHS_HSTPIPIDR_TXOUTEC|macro|UOTGHS_HSTPIPIDR_TXOUTEC
DECL|UOTGHS_HSTPIPIDR_TXSTPEC|macro|UOTGHS_HSTPIPIDR_TXSTPEC
DECL|UOTGHS_HSTPIPIDR_UNDERFIEC|macro|UOTGHS_HSTPIPIDR_UNDERFIEC
DECL|UOTGHS_HSTPIPIDR|member|__O uint32_t UOTGHS_HSTPIPIDR[10]; /**< \brief (Uotghs Offset: 0x620) Host Pipe Disable Register (n = 0) */
DECL|UOTGHS_HSTPIPIER_CRCERRES|macro|UOTGHS_HSTPIPIER_CRCERRES
DECL|UOTGHS_HSTPIPIER_NAKEDES|macro|UOTGHS_HSTPIPIER_NAKEDES
DECL|UOTGHS_HSTPIPIER_NBUSYBKES|macro|UOTGHS_HSTPIPIER_NBUSYBKES
DECL|UOTGHS_HSTPIPIER_OVERFIES|macro|UOTGHS_HSTPIPIER_OVERFIES
DECL|UOTGHS_HSTPIPIER_PDISHDMAS|macro|UOTGHS_HSTPIPIER_PDISHDMAS
DECL|UOTGHS_HSTPIPIER_PERRES|macro|UOTGHS_HSTPIPIER_PERRES
DECL|UOTGHS_HSTPIPIER_PFREEZES|macro|UOTGHS_HSTPIPIER_PFREEZES
DECL|UOTGHS_HSTPIPIER_RSTDTS|macro|UOTGHS_HSTPIPIER_RSTDTS
DECL|UOTGHS_HSTPIPIER_RXINES|macro|UOTGHS_HSTPIPIER_RXINES
DECL|UOTGHS_HSTPIPIER_RXSTALLDES|macro|UOTGHS_HSTPIPIER_RXSTALLDES
DECL|UOTGHS_HSTPIPIER_SHORTPACKETIES|macro|UOTGHS_HSTPIPIER_SHORTPACKETIES
DECL|UOTGHS_HSTPIPIER_TXOUTES|macro|UOTGHS_HSTPIPIER_TXOUTES
DECL|UOTGHS_HSTPIPIER_TXSTPES|macro|UOTGHS_HSTPIPIER_TXSTPES
DECL|UOTGHS_HSTPIPIER_UNDERFIES|macro|UOTGHS_HSTPIPIER_UNDERFIES
DECL|UOTGHS_HSTPIPIER|member|__O uint32_t UOTGHS_HSTPIPIER[10]; /**< \brief (Uotghs Offset: 0x5F0) Host Pipe Enable Register (n = 0) */
DECL|UOTGHS_HSTPIPIFR_CRCERRIS|macro|UOTGHS_HSTPIPIFR_CRCERRIS
DECL|UOTGHS_HSTPIPIFR_NAKEDIS|macro|UOTGHS_HSTPIPIFR_NAKEDIS
DECL|UOTGHS_HSTPIPIFR_NBUSYBKS|macro|UOTGHS_HSTPIPIFR_NBUSYBKS
DECL|UOTGHS_HSTPIPIFR_OVERFIS|macro|UOTGHS_HSTPIPIFR_OVERFIS
DECL|UOTGHS_HSTPIPIFR_PERRIS|macro|UOTGHS_HSTPIPIFR_PERRIS
DECL|UOTGHS_HSTPIPIFR_RXINIS|macro|UOTGHS_HSTPIPIFR_RXINIS
DECL|UOTGHS_HSTPIPIFR_RXSTALLDIS|macro|UOTGHS_HSTPIPIFR_RXSTALLDIS
DECL|UOTGHS_HSTPIPIFR_SHORTPACKETIS|macro|UOTGHS_HSTPIPIFR_SHORTPACKETIS
DECL|UOTGHS_HSTPIPIFR_TXOUTIS|macro|UOTGHS_HSTPIPIFR_TXOUTIS
DECL|UOTGHS_HSTPIPIFR_TXSTPIS|macro|UOTGHS_HSTPIPIFR_TXSTPIS
DECL|UOTGHS_HSTPIPIFR_UNDERFIS|macro|UOTGHS_HSTPIPIFR_UNDERFIS
DECL|UOTGHS_HSTPIPIFR|member|__O uint32_t UOTGHS_HSTPIPIFR[10]; /**< \brief (Uotghs Offset: 0x590) Host Pipe Set Register (n = 0) */
DECL|UOTGHS_HSTPIPIMR_CRCERRE|macro|UOTGHS_HSTPIPIMR_CRCERRE
DECL|UOTGHS_HSTPIPIMR_FIFOCON|macro|UOTGHS_HSTPIPIMR_FIFOCON
DECL|UOTGHS_HSTPIPIMR_NAKEDE|macro|UOTGHS_HSTPIPIMR_NAKEDE
DECL|UOTGHS_HSTPIPIMR_NBUSYBKE|macro|UOTGHS_HSTPIPIMR_NBUSYBKE
DECL|UOTGHS_HSTPIPIMR_OVERFIE|macro|UOTGHS_HSTPIPIMR_OVERFIE
DECL|UOTGHS_HSTPIPIMR_PDISHDMA|macro|UOTGHS_HSTPIPIMR_PDISHDMA
DECL|UOTGHS_HSTPIPIMR_PERRE|macro|UOTGHS_HSTPIPIMR_PERRE
DECL|UOTGHS_HSTPIPIMR_PFREEZE|macro|UOTGHS_HSTPIPIMR_PFREEZE
DECL|UOTGHS_HSTPIPIMR_RSTDT|macro|UOTGHS_HSTPIPIMR_RSTDT
DECL|UOTGHS_HSTPIPIMR_RXINE|macro|UOTGHS_HSTPIPIMR_RXINE
DECL|UOTGHS_HSTPIPIMR_RXSTALLDE|macro|UOTGHS_HSTPIPIMR_RXSTALLDE
DECL|UOTGHS_HSTPIPIMR_SHORTPACKETIE|macro|UOTGHS_HSTPIPIMR_SHORTPACKETIE
DECL|UOTGHS_HSTPIPIMR_TXOUTE|macro|UOTGHS_HSTPIPIMR_TXOUTE
DECL|UOTGHS_HSTPIPIMR_TXSTPE|macro|UOTGHS_HSTPIPIMR_TXSTPE
DECL|UOTGHS_HSTPIPIMR_UNDERFIE|macro|UOTGHS_HSTPIPIMR_UNDERFIE
DECL|UOTGHS_HSTPIPIMR|member|__I uint32_t UOTGHS_HSTPIPIMR[10]; /**< \brief (Uotghs Offset: 0x5C0) Host Pipe Mask Register (n = 0) */
DECL|UOTGHS_HSTPIPINRQ_INMODE|macro|UOTGHS_HSTPIPINRQ_INMODE
DECL|UOTGHS_HSTPIPINRQ_INRQ_Msk|macro|UOTGHS_HSTPIPINRQ_INRQ_Msk
DECL|UOTGHS_HSTPIPINRQ_INRQ_Pos|macro|UOTGHS_HSTPIPINRQ_INRQ_Pos
DECL|UOTGHS_HSTPIPINRQ_INRQ|macro|UOTGHS_HSTPIPINRQ_INRQ
DECL|UOTGHS_HSTPIPINRQ|member|__IO uint32_t UOTGHS_HSTPIPINRQ[10]; /**< \brief (Uotghs Offset: 0x650) Host Pipe IN Request Register (n = 0) */
DECL|UOTGHS_HSTPIPISR_CFGOK|macro|UOTGHS_HSTPIPISR_CFGOK
DECL|UOTGHS_HSTPIPISR_CRCERRI|macro|UOTGHS_HSTPIPISR_CRCERRI
DECL|UOTGHS_HSTPIPISR_CURRBK_BANK0|macro|UOTGHS_HSTPIPISR_CURRBK_BANK0
DECL|UOTGHS_HSTPIPISR_CURRBK_BANK1|macro|UOTGHS_HSTPIPISR_CURRBK_BANK1
DECL|UOTGHS_HSTPIPISR_CURRBK_BANK2|macro|UOTGHS_HSTPIPISR_CURRBK_BANK2
DECL|UOTGHS_HSTPIPISR_CURRBK_Msk|macro|UOTGHS_HSTPIPISR_CURRBK_Msk
DECL|UOTGHS_HSTPIPISR_CURRBK_Pos|macro|UOTGHS_HSTPIPISR_CURRBK_Pos
DECL|UOTGHS_HSTPIPISR_DTSEQ_DATA0|macro|UOTGHS_HSTPIPISR_DTSEQ_DATA0
DECL|UOTGHS_HSTPIPISR_DTSEQ_DATA1|macro|UOTGHS_HSTPIPISR_DTSEQ_DATA1
DECL|UOTGHS_HSTPIPISR_DTSEQ_Msk|macro|UOTGHS_HSTPIPISR_DTSEQ_Msk
DECL|UOTGHS_HSTPIPISR_DTSEQ_Pos|macro|UOTGHS_HSTPIPISR_DTSEQ_Pos
DECL|UOTGHS_HSTPIPISR_NAKEDI|macro|UOTGHS_HSTPIPISR_NAKEDI
DECL|UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY|macro|UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY
DECL|UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY|macro|UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY
DECL|UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY|macro|UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY
DECL|UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY|macro|UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY
DECL|UOTGHS_HSTPIPISR_NBUSYBK_Msk|macro|UOTGHS_HSTPIPISR_NBUSYBK_Msk
DECL|UOTGHS_HSTPIPISR_NBUSYBK_Pos|macro|UOTGHS_HSTPIPISR_NBUSYBK_Pos
DECL|UOTGHS_HSTPIPISR_OVERFI|macro|UOTGHS_HSTPIPISR_OVERFI
DECL|UOTGHS_HSTPIPISR_PBYCT_Msk|macro|UOTGHS_HSTPIPISR_PBYCT_Msk
DECL|UOTGHS_HSTPIPISR_PBYCT_Pos|macro|UOTGHS_HSTPIPISR_PBYCT_Pos
DECL|UOTGHS_HSTPIPISR_PERRI|macro|UOTGHS_HSTPIPISR_PERRI
DECL|UOTGHS_HSTPIPISR_RWALL|macro|UOTGHS_HSTPIPISR_RWALL
DECL|UOTGHS_HSTPIPISR_RXINI|macro|UOTGHS_HSTPIPISR_RXINI
DECL|UOTGHS_HSTPIPISR_RXSTALLDI|macro|UOTGHS_HSTPIPISR_RXSTALLDI
DECL|UOTGHS_HSTPIPISR_SHORTPACKETI|macro|UOTGHS_HSTPIPISR_SHORTPACKETI
DECL|UOTGHS_HSTPIPISR_TXOUTI|macro|UOTGHS_HSTPIPISR_TXOUTI
DECL|UOTGHS_HSTPIPISR_TXSTPI|macro|UOTGHS_HSTPIPISR_TXSTPI
DECL|UOTGHS_HSTPIPISR_UNDERFI|macro|UOTGHS_HSTPIPISR_UNDERFI
DECL|UOTGHS_HSTPIPISR|member|__I uint32_t UOTGHS_HSTPIPISR[10]; /**< \brief (Uotghs Offset: 0x530) Host Pipe Status Register (n = 0) */
DECL|UOTGHS_HSTPIP_PEN0|macro|UOTGHS_HSTPIP_PEN0
DECL|UOTGHS_HSTPIP_PEN1|macro|UOTGHS_HSTPIP_PEN1
DECL|UOTGHS_HSTPIP_PEN2|macro|UOTGHS_HSTPIP_PEN2
DECL|UOTGHS_HSTPIP_PEN3|macro|UOTGHS_HSTPIP_PEN3
DECL|UOTGHS_HSTPIP_PEN4|macro|UOTGHS_HSTPIP_PEN4
DECL|UOTGHS_HSTPIP_PEN5|macro|UOTGHS_HSTPIP_PEN5
DECL|UOTGHS_HSTPIP_PEN6|macro|UOTGHS_HSTPIP_PEN6
DECL|UOTGHS_HSTPIP_PEN7|macro|UOTGHS_HSTPIP_PEN7
DECL|UOTGHS_HSTPIP_PEN8|macro|UOTGHS_HSTPIP_PEN8
DECL|UOTGHS_HSTPIP_PRST0|macro|UOTGHS_HSTPIP_PRST0
DECL|UOTGHS_HSTPIP_PRST1|macro|UOTGHS_HSTPIP_PRST1
DECL|UOTGHS_HSTPIP_PRST2|macro|UOTGHS_HSTPIP_PRST2
DECL|UOTGHS_HSTPIP_PRST3|macro|UOTGHS_HSTPIP_PRST3
DECL|UOTGHS_HSTPIP_PRST4|macro|UOTGHS_HSTPIP_PRST4
DECL|UOTGHS_HSTPIP_PRST5|macro|UOTGHS_HSTPIP_PRST5
DECL|UOTGHS_HSTPIP_PRST6|macro|UOTGHS_HSTPIP_PRST6
DECL|UOTGHS_HSTPIP_PRST7|macro|UOTGHS_HSTPIP_PRST7
DECL|UOTGHS_HSTPIP_PRST8|macro|UOTGHS_HSTPIP_PRST8
DECL|UOTGHS_HSTPIP|member|__IO uint32_t UOTGHS_HSTPIP; /**< \brief (Uotghs Offset: 0x0041C) Host Pipe Register */
DECL|UOTGHS_SCR_BCERRIC|macro|UOTGHS_SCR_BCERRIC
DECL|UOTGHS_SCR_HNPERRIC|macro|UOTGHS_SCR_HNPERRIC
DECL|UOTGHS_SCR_IDTIC|macro|UOTGHS_SCR_IDTIC
DECL|UOTGHS_SCR_ROLEEXIC|macro|UOTGHS_SCR_ROLEEXIC
DECL|UOTGHS_SCR_SRPIC|macro|UOTGHS_SCR_SRPIC
DECL|UOTGHS_SCR_STOIC|macro|UOTGHS_SCR_STOIC
DECL|UOTGHS_SCR_VBERRIC|macro|UOTGHS_SCR_VBERRIC
DECL|UOTGHS_SCR_VBUSRQC|macro|UOTGHS_SCR_VBUSRQC
DECL|UOTGHS_SCR_VBUSTIC|macro|UOTGHS_SCR_VBUSTIC
DECL|UOTGHS_SCR|member|__O uint32_t UOTGHS_SCR; /**< \brief (Uotghs Offset: 0x0808) General Status Clear Register */
DECL|UOTGHS_SFR_BCERRIS|macro|UOTGHS_SFR_BCERRIS
DECL|UOTGHS_SFR_HNPERRIS|macro|UOTGHS_SFR_HNPERRIS
DECL|UOTGHS_SFR_IDTIS|macro|UOTGHS_SFR_IDTIS
DECL|UOTGHS_SFR_ROLEEXIS|macro|UOTGHS_SFR_ROLEEXIS
DECL|UOTGHS_SFR_SRPIS|macro|UOTGHS_SFR_SRPIS
DECL|UOTGHS_SFR_STOIS|macro|UOTGHS_SFR_STOIS
DECL|UOTGHS_SFR_VBERRIS|macro|UOTGHS_SFR_VBERRIS
DECL|UOTGHS_SFR_VBUSRQS|macro|UOTGHS_SFR_VBUSRQS
DECL|UOTGHS_SFR_VBUSTIS|macro|UOTGHS_SFR_VBUSTIS
DECL|UOTGHS_SFR|member|__O uint32_t UOTGHS_SFR; /**< \brief (Uotghs Offset: 0x080C) General Status Set Register */
DECL|UOTGHS_SR_BCERRI|macro|UOTGHS_SR_BCERRI
DECL|UOTGHS_SR_CLKUSABLE|macro|UOTGHS_SR_CLKUSABLE
DECL|UOTGHS_SR_HNPERRI|macro|UOTGHS_SR_HNPERRI
DECL|UOTGHS_SR_IDTI|macro|UOTGHS_SR_IDTI
DECL|UOTGHS_SR_ID|macro|UOTGHS_SR_ID
DECL|UOTGHS_SR_ROLEEXI|macro|UOTGHS_SR_ROLEEXI
DECL|UOTGHS_SR_SPEED_FULL_SPEED|macro|UOTGHS_SR_SPEED_FULL_SPEED
DECL|UOTGHS_SR_SPEED_HIGH_SPEED|macro|UOTGHS_SR_SPEED_HIGH_SPEED
DECL|UOTGHS_SR_SPEED_LOW_SPEED|macro|UOTGHS_SR_SPEED_LOW_SPEED
DECL|UOTGHS_SR_SPEED_Msk|macro|UOTGHS_SR_SPEED_Msk
DECL|UOTGHS_SR_SPEED_Pos|macro|UOTGHS_SR_SPEED_Pos
DECL|UOTGHS_SR_SRPI|macro|UOTGHS_SR_SRPI
DECL|UOTGHS_SR_STOI|macro|UOTGHS_SR_STOI
DECL|UOTGHS_SR_VBERRI|macro|UOTGHS_SR_VBERRI
DECL|UOTGHS_SR_VBUSRQ|macro|UOTGHS_SR_VBUSRQ
DECL|UOTGHS_SR_VBUSTI|macro|UOTGHS_SR_VBUSTI
DECL|UOTGHS_SR_VBUS|macro|UOTGHS_SR_VBUS
DECL|UOTGHS_SR|member|__I uint32_t UOTGHS_SR; /**< \brief (Uotghs Offset: 0x0804) General Status Register */
DECL|UotghsDevdma|typedef|} UotghsDevdma;
DECL|UotghsHstdma|typedef|} UotghsHstdma;
DECL|Uotghs|typedef|} Uotghs;
DECL|_SAM3XA_UOTGHS_COMPONENT_|macro|_SAM3XA_UOTGHS_COMPONENT_
