<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>merge_sort_parallel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>240000095</Best-caseLatency>
            <Average-caseLatency>240000095</Average-caseLatency>
            <Worst-caseLatency>240000095</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.400 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.400 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.400 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>10000004</DataflowPipelineThroughput>
            <Interval-min>10000004</Interval-min>
            <Interval-max>10000004</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>736</BRAM_18K>
            <FF>6696</FF>
            <LUT>17618</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>merge_sort_parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>merge_sort_parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>merge_sort_parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>merge_sort_parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>merge_sort_parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>merge_sort_parallel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_address0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_ce0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_d0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_q0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_we0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_address1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_ce1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_d1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_q1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_we1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_q0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_q1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>merge_sort_parallel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>merge_arrays_1_1_U0</InstName>
                    <ModuleName>merge_arrays_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <BindInstances>add_ln47_fu_169_p2 f2_fu_227_p2 f1_fu_233_p2 i2_fu_256_p2 i3_fu_262_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_2_U0</InstName>
                    <ModuleName>merge_arrays_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>172</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_3_U0</InstName>
                    <ModuleName>merge_arrays_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>178</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_4_U0</InstName>
                    <ModuleName>merge_arrays_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>184</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_5_U0</InstName>
                    <ModuleName>merge_arrays_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>190</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_6_U0</InstName>
                    <ModuleName>merge_arrays_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>196</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_20_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_7_U0</InstName>
                    <ModuleName>merge_arrays_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_15_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_8_U0</InstName>
                    <ModuleName>merge_arrays_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>208</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_10_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_9_U0</InstName>
                    <ModuleName>merge_arrays_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>214</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_5_fu_223_p2 f1_6_fu_229_p2 i2_5_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_10_U0</InstName>
                    <ModuleName>merge_arrays_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>220</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_11_U0</InstName>
                    <ModuleName>merge_arrays_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>226</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_12_U0</InstName>
                    <ModuleName>merge_arrays_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_13_U0</InstName>
                    <ModuleName>merge_arrays_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_14_U0</InstName>
                    <ModuleName>merge_arrays_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>244</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_15_U0</InstName>
                    <ModuleName>merge_arrays_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_16_U0</InstName>
                    <ModuleName>merge_arrays_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_17_U0</InstName>
                    <ModuleName>merge_arrays_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>262</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_18_U0</InstName>
                    <ModuleName>merge_arrays_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>268</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_19_U0</InstName>
                    <ModuleName>merge_arrays_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>274</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_20_U0</InstName>
                    <ModuleName>merge_arrays_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>280</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_21_U0</InstName>
                    <ModuleName>merge_arrays_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_22_U0</InstName>
                    <ModuleName>merge_arrays_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_23_U0</InstName>
                    <ModuleName>merge_arrays_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>298</ID>
                    <BindInstances>add_ln47_fu_165_p2 f2_fu_223_p2 f1_fu_229_p2 i2_fu_252_p2 i3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_arrays_1_2_U0</InstName>
                    <ModuleName>merge_arrays_1_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>304</ID>
                    <BindInstances>add_ln47_fu_171_p2 f2_fu_229_p2 f1_fu_235_p2 i2_fu_258_p2 i3_fu_264_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>temp_U temp_1_U temp_2_U temp_3_U temp_4_U temp_5_U temp_6_U temp_7_U temp_8_U temp_9_U temp_10_U temp_11_U temp_12_U temp_13_U temp_14_U temp_15_U temp_16_U temp_17_U temp_18_U temp_19_U temp_20_U temp_21_U temp_22_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merge_arrays_1_1</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_169_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_227_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_233_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_256_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_262_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_2</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_3</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_4</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_5</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_6</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_20_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_7</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_15_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_8</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_10_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_9</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_5_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_6_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_5_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_10</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_11</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_12</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_13</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_14</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_15</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_16</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_17</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_18</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_19</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_20</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_21</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_22</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_23</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_165_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_223_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_252_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_arrays_1_2</Name>
            <Loops>
                <merge_arrays/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000003</Best-caseLatency>
                    <Average-caseLatency>10000003</Average-caseLatency>
                    <Worst-caseLatency>10000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merge_arrays>
                        <Name>merge_arrays</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000001</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merge_arrays>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>279</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>734</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_171_p2" SOURCE="sort_seperate_bucket/merge_sort.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f2_fu_229_p2" SOURCE="sort_seperate_bucket/merge_sort.c:58" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="f1_fu_235_p2" SOURCE="sort_seperate_bucket/merge_sort.c:53" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i2_fu_258_p2" SOURCE="sort_seperate_bucket/merge_sort.c:62" URAM="0" VARIABLE="i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merge_arrays" OPTYPE="add" PRAGMA="" RTLNAME="i3_fu_264_p2" SOURCE="sort_seperate_bucket/merge_sort.c:63" URAM="0" VARIABLE="i3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_parallel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.477</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>240000095</Best-caseLatency>
                    <Average-caseLatency>240000095</Average-caseLatency>
                    <Worst-caseLatency>240000095</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.400 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.400 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.400 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>10000004</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10000004</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>736</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <FF>6696</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17618</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_1_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_2_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_3_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_4_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_5_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_6_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_7_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_8_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_9_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_9"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_10_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_11_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_12_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_13_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_14_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_15_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_16_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_16"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_17_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_17"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_18_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_18"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_19_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_19"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_20_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_20"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_21_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_21"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_22_U" SOURCE="sort_seperate_bucket/merge_sort.c:77" URAM="0" VARIABLE="temp_22"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_r_address0" name="in_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_r_ce0" name="in_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_r_d0" name="in_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_r_q0" name="in_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_r_we0" name="in_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_r_address1" name="in_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_r_ce1" name="in_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_r_d1" name="in_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_r_q1" name="in_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_r_we1" name="in_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_q0" name="out_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_address1" name="out_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce1" name="out_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d1" name="out_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_q1" name="out_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="out_r_we1" name="out_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="in_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="in_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="out_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="in_r_address0">24, , </column>
                    <column name="in_r_address1">24, , </column>
                    <column name="in_r_d0">32, , </column>
                    <column name="in_r_d1">32, , </column>
                    <column name="in_r_q0">32, , </column>
                    <column name="in_r_q1">32, , </column>
                    <column name="out_r_address0">24, , </column>
                    <column name="out_r_address1">24, , </column>
                    <column name="out_r_d0">32, , </column>
                    <column name="out_r_d1">32, , </column>
                    <column name="out_r_q0">32, , </column>
                    <column name="out_r_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, int*</column>
                    <column name="out">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="in">in_r_address0, port, offset, </column>
                    <column name="in">in_r_ce0, port, , </column>
                    <column name="in">in_r_d0, port, , </column>
                    <column name="in">in_r_q0, port, , </column>
                    <column name="in">in_r_we0, port, , </column>
                    <column name="in">in_r_address1, port, offset, </column>
                    <column name="in">in_r_ce1, port, , </column>
                    <column name="in">in_r_d1, port, , </column>
                    <column name="in">in_r_q1, port, , </column>
                    <column name="in">in_r_we1, port, , </column>
                    <column name="out">out_r_address0, port, offset, </column>
                    <column name="out">out_r_ce0, port, , </column>
                    <column name="out">out_r_d0, port, , </column>
                    <column name="out">out_r_q0, port, , </column>
                    <column name="out">out_r_we0, port, , </column>
                    <column name="out">out_r_address1, port, offset, </column>
                    <column name="out">out_r_ce1, port, , </column>
                    <column name="out">out_r_d1, port, , </column>
                    <column name="out">out_r_q1, port, , </column>
                    <column name="out">out_r_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:49" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:69" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:11" status="valid" parentFunction="merge_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:48" status="valid" parentFunction="merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:75" status="warning" parentFunction="merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:78" status="valid" parentFunction="merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:84" status="valid" parentFunction="merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:116" status="valid" parentFunction="merge_sort_iterative" variable="input" isDirective="0" options="variable=input type=block factor=100"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:117" status="valid" parentFunction="merge_sort_iterative" variable="output" isDirective="0" options="variable=output type=block factor=100"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/merge_sort.c:120" status="valid" parentFunction="merge_sort_iterative" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:121" status="warning" parentFunction="merge_sort_iterative" variable="" isDirective="0" options="">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="Only for-loops and functions support the dataflow"/>
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:26" status="valid" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:28" status="warning" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:69" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:70" status="warning" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort.c:83" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="min=0 max=10000000 -1"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort_2.c:27" status="valid" parentFunction="radix_sort_unified_bucket_2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort_2.c:29" status="warning" parentFunction="radix_sort_unified_bucket_2" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:29" status="valid" parentFunction="input_bucket_parallel_2" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39" status="valid" parentFunction="input_bucket_parallel_5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:67" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=10000000/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:72" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=10000000/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=10000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=10000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=10000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=10000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=10000000/5-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:13" status="valid" parentFunction="sort_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

