**# jk_NAND in Verilog**

![images (3)](https://github.com/panda12384/jk_NAND/assets/160568759/0556f447-e6ac-4416-aabe-6aa953ee3d3d)


**The Output**

![Screenshot 2024-07-09 113214](https://github.com/panda12384/jk_NAND/assets/160568759/c9bc0719-07e9-4637-a916-796ccd04d89a)
