Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Mar 22 19:00:21 2025
| Host         : LAPTOP-HANVO9H8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zyNet_timing_summary_routed.rpt -pb zyNet_timing_summary_routed.pb -rpx zyNet_timing_summary_routed.rpx -warn_on_violation
| Design       : zyNet
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (61)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (61)
-------------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.680    -6755.659                  11900                22032        0.007        0.000                      0                22032        0.116        0.000                       0                  5604  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -1.680    -6755.659                  11900                22032        0.007        0.000                      0                22032        0.116        0.000                       0                  5604  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :        11900  Failing Endpoints,  Worst Slack       -1.680ns,  Total Violation    -6755.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[19]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[1]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[20]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[31]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[3]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[4]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[5]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.969ns (36.584%)  route 3.413ns (63.416%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 8.375 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.643    10.272    mFind/maxValue
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.474     8.375    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[7]/C
                         clock pessimism              0.457     8.832    
                         clock uncertainty           -0.035     8.796    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     8.591    mFind/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.969ns (37.238%)  route 3.319ns (62.762%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 8.376 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.549    10.177    mFind/maxValue
    SLICE_X45Y88         FDRE                                         r  mFind/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.475     8.376    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  mFind/o_data_reg[0]/C
                         clock pessimism              0.457     8.833    
                         clock uncertainty           -0.035     8.797    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.592    mFind/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 mFind/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mFind/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.969ns (37.238%)  route 3.319ns (62.762%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 8.376 - 4.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.646     4.890    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  mFind/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.346 r  mFind/counter_reg[2]/Q
                         net (fo=67, routed)          1.096     6.441    mFind/counter_reg_n_30_[2]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.565 r  mFind/maxValue[1]_i_5/O
                         net (fo=1, routed)           0.299     6.865    mFind/maxValue[1]_i_5_n_30
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.124     6.989 r  mFind/maxValue[1]_i_3/O
                         net (fo=1, routed)           0.000     6.989    mFind/maxValue[1]_i_3_n_30
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.201 r  mFind/maxValue_reg[1]_i_2/O
                         net (fo=3, routed)           0.752     7.952    mFind/counter_reg[0]_0
    SLICE_X42Y87         LUT4 (Prop_lut4_I0_O)        0.299     8.251 r  mFind/maxValue[15]_i_23/O
                         net (fo=1, routed)           0.000     8.251    mFind/maxValue[15]_i_23_n_30
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.764 r  mFind/maxValue_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.764    mFind/maxValue_reg[15]_i_5_n_30
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.881 r  mFind/maxValue_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.623     9.504    mFind/maxValue_reg[15]_i_3_n_30
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.628 r  mFind/o_data[31]_i_1/O
                         net (fo=32, routed)          0.549    10.177    mFind/maxValue
    SLICE_X45Y88         FDRE                                         r  mFind/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    K19                                               0.000     4.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     4.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     4.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     6.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.475     8.376    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y88         FDRE                                         r  mFind/o_data_reg[10]/C
                         clock pessimism              0.457     8.833    
                         clock uncertainty           -0.035     8.797    
    SLICE_X45Y88         FDRE (Setup_fdre_C_CE)      -0.205     8.592    mFind/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 -1.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 alw/outputReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.780%)  route 0.153ns (38.220%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.553     1.420    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  alw/outputReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  alw/outputReg_reg[0]/Q
                         net (fo=1, routed)           0.153     1.714    alw/outputReg[0]
    SLICE_X50Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  alw/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     1.759    alw/axi_rdata[0]_i_2_n_30
    SLICE_X50Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.821 r  alw/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    alw/reg_data_out[0]
    SLICE_X50Y88         FDRE                                         r  alw/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.818     1.933    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y88         FDRE                                         r  alw/axi_rdata_reg[0]/C
                         clock pessimism             -0.253     1.680    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.134     1.814    alw/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.553     1.420    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  mFind/o_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  mFind/o_data_reg[18]/Q
                         net (fo=1, routed)           0.211     1.771    alw/Q[18]
    SLICE_X50Y87         FDRE                                         r  alw/outputReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.816     1.931    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  alw/outputReg_reg[18]/C
                         clock pessimism             -0.253     1.678    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.059     1.737    alw/outputReg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.474%)  route 0.235ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.553     1.420    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  mFind/o_data_reg[4]/Q
                         net (fo=1, routed)           0.235     1.796    alw/Q[4]
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.819     1.934    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[4]/C
                         clock pessimism             -0.253     1.681    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.071     1.752    alw/outputReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.180%)  route 0.219ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.554     1.421    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  mFind/o_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  mFind/o_data_reg[22]/Q
                         net (fo=1, routed)           0.219     1.780    alw/Q[22]
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.819     1.934    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[22]/C
                         clock pessimism             -0.253     1.681    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.047     1.728    alw/outputReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.435%)  route 0.214ns (62.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.553     1.420    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  mFind/o_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.128     1.548 r  mFind/o_data_reg[30]/Q
                         net (fo=1, routed)           0.214     1.761    alw/Q[30]
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.819     1.934    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[30]/C
                         clock pessimism             -0.253     1.681    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.022     1.703    alw/outputReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 l1/n_23/sum_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            l1/n_22/siginst.s1/y_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.718%)  route 0.161ns (53.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.589     1.455    l1/n_23/s_axi_aclk_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  l1/n_23/sum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  l1/n_23/sum_reg[28]/Q
                         net (fo=2, routed)           0.161     1.757    l1/n_22/siginst.s1/ADDRBWRADDR[6]
    RAMB18_X1Y12         RAMB18E1                                     r  l1/n_22/siginst.s1/y_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.896     2.012    l1/n_22/siginst.s1/s_axi_aclk_IBUF_BUFG
    RAMB18_X1Y12         RAMB18E1                                     r  l1/n_22/siginst.s1/y_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.511    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.694    l1/n_22/siginst.s1/y_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.390%)  route 0.224ns (63.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.554     1.421    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  mFind/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.128     1.549 r  mFind/o_data_reg[23]/Q
                         net (fo=1, routed)           0.224     1.772    alw/Q[23]
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.819     1.934    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  alw/outputReg_reg[23]/C
                         clock pessimism             -0.253     1.681    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.017     1.698    alw/outputReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.409%)  route 0.246ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.553     1.420    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  mFind/o_data_reg[1]/Q
                         net (fo=1, routed)           0.246     1.807    alw/Q[1]
    SLICE_X50Y85         FDRE                                         r  alw/outputReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.815     1.930    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  alw/outputReg_reg[1]/C
                         clock pessimism             -0.253     1.677    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.052     1.729    alw/outputReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 l2/n_24/sum_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            l2/n_24/siginst.s1/y_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.407%)  route 0.413ns (71.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.558     1.425    l2/n_24/s_axi_aclk_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  l2/n_24/sum_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  l2/n_24/sum_reg[27]/Q
                         net (fo=2, routed)           0.413     2.002    l2/n_24/siginst.s1/Q[5]
    RAMB18_X2Y18         RAMB18E1                                     r  l2/n_24/siginst.s1/y_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.873     1.989    l2/n_24/siginst.s1/s_axi_aclk_IBUF_BUFG
    RAMB18_X2Y18         RAMB18E1                                     r  l2/n_24/siginst.s1/y_reg/CLKARDCLK
                         clock pessimism             -0.248     1.740    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.923    l2/n_24/siginst.s1/y_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mFind/o_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            alw/outputReg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.184%)  route 0.260ns (64.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.553     1.420    mFind/s_axi_aclk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  mFind/o_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  mFind/o_data_reg[19]/Q
                         net (fo=1, routed)           0.260     1.820    alw/Q[19]
    SLICE_X50Y85         FDRE                                         r  alw/outputReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.815     1.930    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  alw/outputReg_reg[19]/C
                         clock pessimism             -0.253     1.677    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.059     1.736    alw/outputReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { s_axi_aclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X4Y3    l1/n_0/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X3Y6    l1/n_1/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X1Y6    l1/n_10/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X1Y10   l1/n_11/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X1Y0    l1/n_12/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X1Y8    l1/n_13/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y0    l1/n_14/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y2    l1/n_15/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y1    l1/n_16/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X2Y5    l1/n_17/mul_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y29  count_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y29  count_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y29  count_1_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y29  count_1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y31  count_1_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X50Y32  count_1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alw/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 3.157ns (41.039%)  route 4.535ns (58.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.651     4.895    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  alw/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.413 r  alw/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           4.535     9.948    s_axi_rdata_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         2.639    12.586 r  s_axi_rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.586    s_axi_rdata[2]
    N15                                                               r  s_axi_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 3.131ns (40.843%)  route 4.535ns (59.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.651     4.895    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y94         FDRE                                         r  alw/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     5.413 r  alw/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           4.535     9.948    s_axi_rdata_OBUF[3]
    P21                  OBUF (Prop_obuf_I_O)         2.613    12.561 r  s_axi_rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.561    s_axi_rdata[3]
    P21                                                               r  s_axi_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 3.164ns (41.386%)  route 4.481ns (58.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.650     4.894    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  alw/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  alw/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           4.481     9.893    s_axi_rdata_OBUF[6]
    R20                  OBUF (Prop_obuf_I_O)         2.646    12.539 r  s_axi_rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.539    s_axi_rdata[6]
    R20                                                               r  s_axi_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 3.155ns (42.049%)  route 4.349ns (57.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.639     4.883    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  alw/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  alw/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           4.349     9.749    s_axi_rdata_OBUF[5]
    R21                  OBUF (Prop_obuf_I_O)         2.637    12.387 r  s_axi_rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.387    s_axi_rdata[5]
    R21                                                               r  s_axi_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.146ns (42.102%)  route 4.326ns (57.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.639     4.883    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  alw/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.401 r  alw/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           4.326     9.727    s_axi_rdata_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         2.628    12.354 r  s_axi_rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.354    s_axi_rdata[4]
    P20                                                               r  s_axi_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 3.124ns (42.194%)  route 4.279ns (57.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.651     4.895    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y94         FDRE                                         r  alw/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     5.413 r  alw/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           4.279     9.692    s_axi_rdata_OBUF[15]
    L19                  OBUF (Prop_obuf_I_O)         2.606    12.298 r  s_axi_rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.298    s_axi_rdata[15]
    L19                                                               r  s_axi_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 3.132ns (42.347%)  route 4.264ns (57.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.650     4.894    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y92         FDRE                                         r  alw/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.518     5.412 r  alw/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           4.264     9.676    s_axi_rdata_OBUF[12]
    N19                  OBUF (Prop_obuf_I_O)         2.614    12.290 r  s_axi_rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.290    s_axi_rdata[12]
    N19                                                               r  s_axi_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 3.109ns (42.051%)  route 4.285ns (57.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.651     4.895    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  alw/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     5.413 r  alw/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           4.285     9.698    s_axi_rdata_OBUF[11]
    N20                  OBUF (Prop_obuf_I_O)         2.591    12.289 r  s_axi_rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.289    s_axi_rdata[11]
    N20                                                               r  s_axi_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.102ns (41.994%)  route 4.285ns (58.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.651     4.895    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  alw/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     5.413 r  alw/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           4.285     9.698    s_axi_rdata_OBUF[14]
    M19                  OBUF (Prop_obuf_I_O)         2.584    12.282 r  s_axi_rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.282    s_axi_rdata[14]
    M19                                                               r  s_axi_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.070ns (41.622%)  route 4.306ns (58.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.649     4.893    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  alw/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.349 r  alw/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           4.306     9.655    s_axi_rdata_OBUF[7]
    P22                  OBUF (Prop_obuf_I_O)         2.614    12.269 r  s_axi_rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.269    s_axi_rdata[7]
    P22                                                               r  s_axi_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alw/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.270ns (61.421%)  route 0.798ns (38.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.572     1.439    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  alw/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  alw/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.798     2.400    s_axi_rdata_OBUF[19]
    L21                  OBUF (Prop_obuf_I_O)         1.106     3.507 r  s_axi_rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.507    s_axi_rdata[19]
    L21                                                               r  s_axi_rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.300ns (54.216%)  route 1.098ns (45.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.578     1.445    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y92         FDRE                                         r  alw/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  alw/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.098     2.706    s_axi_rvalid_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.136     3.842 r  s_axi_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    s_axi_rvalid
    J15                                                               r  s_axi_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.276ns (53.049%)  route 1.129ns (46.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.578     1.445    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y92         FDRE                                         r  alw/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  alw/axi_arready_reg/Q
                         net (fo=4, routed)           1.129     2.738    s_axi_arready_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.112     3.850 r  s_axi_arready_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    s_axi_arready
    J17                                                               r  s_axi_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.277ns (52.486%)  route 1.156ns (47.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.573     1.440    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  alw/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  alw/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           1.156     2.736    s_axi_rdata_OBUF[27]
    M15                  OBUF (Prop_obuf_I_O)         1.136     3.872 r  s_axi_rdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.872    s_axi_rdata[27]
    M15                                                               r  s_axi_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.283ns (52.050%)  route 1.182ns (47.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.572     1.439    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  alw/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  alw/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           1.182     2.784    s_axi_rdata_OBUF[21]
    J20                  OBUF (Prop_obuf_I_O)         1.119     3.903 r  s_axi_rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.903    s_axi_rdata[21]
    J20                                                               r  s_axi_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.328ns (53.846%)  route 1.138ns (46.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.576     1.443    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  alw/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  alw/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           1.138     2.722    s_axi_rdata_OBUF[30]
    M17                  OBUF (Prop_obuf_I_O)         1.187     3.909 r  s_axi_rdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.909    s_axi_rdata[30]
    M17                                                               r  s_axi_rdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.291ns (52.140%)  route 1.185ns (47.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.575     1.442    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  alw/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  alw/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           1.185     2.791    s_axi_rdata_OBUF[25]
    J18                  OBUF (Prop_obuf_I_O)         1.127     3.918 r  s_axi_rdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.918    s_axi_rdata[25]
    J18                                                               r  s_axi_rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.280ns (51.362%)  route 1.212ns (48.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.572     1.439    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  alw/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  alw/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           1.212     2.814    s_axi_rdata_OBUF[18]
    L22                  OBUF (Prop_obuf_I_O)         1.116     3.930 r  s_axi_rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.930    s_axi_rdata[18]
    L22                                                               r  s_axi_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.250ns (49.442%)  route 1.278ns (50.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.551     1.418    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  alw/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  alw/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           1.278     2.836    s_axi_rdata_OBUF[26]
    M16                  OBUF (Prop_obuf_I_O)         1.109     3.945 r  s_axi_rdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.945    s_axi_rdata[26]
    M16                                                               r  s_axi_rdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alw/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_axi_rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.259ns (50.310%)  route 1.244ns (49.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.576     1.443    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  alw/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  alw/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           1.244     2.827    s_axi_rdata_OBUF[20]
    K21                  OBUF (Prop_obuf_I_O)         1.118     3.945 r  s_axi_rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.945    s_axi_rdata[20]
    K21                                                               r  s_axi_rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          7759 Endpoints
Min Delay          7759 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/controlReg_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.916ns  (logic 1.068ns (5.108%)  route 19.847ns (94.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         7.174    20.916    alw/axi_wready_i_1_n_30
    SLICE_X51Y30         FDRE                                         r  alw/controlReg_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.471     4.373    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  alw/controlReg_reg[0]_rep/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/controlReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.421ns  (logic 1.068ns (5.232%)  route 19.352ns (94.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         6.679    20.421    alw/axi_wready_i_1_n_30
    SLICE_X50Y37         FDRE                                         r  alw/controlReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.478     4.380    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  alw/controlReg_reg[0]/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/controlReg_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.421ns  (logic 1.068ns (5.232%)  route 19.352ns (94.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         6.679    20.421    alw/axi_wready_i_1_n_30
    SLICE_X50Y37         FDRE                                         r  alw/controlReg_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.478     4.380    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  alw/controlReg_reg[0]_rep__0/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_awaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.855ns  (logic 1.068ns (5.666%)  route 17.787ns (94.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         5.114    18.855    alw/axi_wready_i_1_n_30
    SLICE_X66Y68         FDRE                                         r  alw/axi_awaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.531     4.432    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y68         FDRE                                         r  alw/axi_awaddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.855ns  (logic 1.068ns (5.666%)  route 17.787ns (94.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         5.114    18.855    alw/axi_wready_i_1_n_30
    SLICE_X66Y68         FDRE                                         r  alw/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.531     4.432    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y68         FDRE                                         r  alw/axi_awaddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_awaddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.855ns  (logic 1.068ns (5.666%)  route 17.787ns (94.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         5.114    18.855    alw/axi_wready_i_1_n_30
    SLICE_X66Y68         FDRE                                         r  alw/axi_awaddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.531     4.432    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y68         FDRE                                         r  alw/axi_awaddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/aw_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.717ns  (logic 1.068ns (5.708%)  route 17.649ns (94.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         4.975    18.717    alw/axi_wready_i_1_n_30
    SLICE_X66Y67         FDSE                                         r  alw/aw_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.533     4.434    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y67         FDSE                                         r  alw/aw_en_reg/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.717ns  (logic 1.068ns (5.708%)  route 17.649ns (94.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         4.975    18.717    alw/axi_wready_i_1_n_30
    SLICE_X66Y67         FDRE                                         r  alw/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.533     4.434    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y67         FDRE                                         r  alw/axi_awready_reg/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.717ns  (logic 1.068ns (5.708%)  route 17.649ns (94.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         4.975    18.717    alw/axi_wready_i_1_n_30
    SLICE_X66Y67         FDRE                                         r  alw/axi_bvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.533     4.434    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y67         FDRE                                         r  alw/axi_bvalid_reg/C

Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            alw/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.717ns  (logic 1.068ns (5.708%)  route 17.649ns (94.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  s_axi_aresetn_IBUF_inst/O
                         net (fo=317, routed)        12.673    13.618    alw/s_axi_aresetn_IBUF
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  alw/axi_wready_i_1/O
                         net (fo=239, routed)         4.975    18.717    alw/axi_wready_i_1_n_30
    SLICE_X66Y67         FDRE                                         r  alw/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        1.533     4.434    alw/s_axi_aclk_IBUF_BUFG
    SLICE_X66Y67         FDRE                                         r  alw/axi_wready_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_in_data[11]
                            (input port)
  Destination:            l1/n_14/comboAdd/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.143ns (19.437%)  route 0.594ns (80.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  axis_in_data[11] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[11]
    T6                   IBUF (Prop_ibuf_I_O)         0.143     0.143 r  axis_in_data_IBUF[11]_inst/O
                         net (fo=60, routed)          0.594     0.737    l1/n_14/A[11]
    DSP48_X0Y4           DSP48E1                                      r  l1/n_14/comboAdd/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.953     2.068    l1/n_14/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  l1/n_14/comboAdd/CLK

Slack:                    inf
  Source:                 axis_in_data[11]
                            (input port)
  Destination:            l1/n_17/comboAdd/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.143ns (19.437%)  route 0.594ns (80.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  axis_in_data[11] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[11]
    T6                   IBUF (Prop_ibuf_I_O)         0.143     0.143 r  axis_in_data_IBUF[11]_inst/O
                         net (fo=60, routed)          0.594     0.737    l1/n_17/A[11]
    DSP48_X0Y5           DSP48E1                                      r  l1/n_17/comboAdd/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.950     2.065    l1/n_17/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  l1/n_17/comboAdd/CLK

Slack:                    inf
  Source:                 axis_in_data[8]
                            (input port)
  Destination:            l1/n_15/mul_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.150ns (20.027%)  route 0.598ns (79.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  axis_in_data[8] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[8]
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 r  axis_in_data_IBUF[8]_inst/O
                         net (fo=60, routed)          0.598     0.748    l1/n_15/A[8]
    DSP48_X0Y2           DSP48E1                                      r  l1/n_15/mul_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.955     2.070    l1/n_15/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  l1/n_15/mul_reg/CLK

Slack:                    inf
  Source:                 axis_in_data[8]
                            (input port)
  Destination:            l1/n_16/comboAdd/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.150ns (20.027%)  route 0.598ns (79.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  axis_in_data[8] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[8]
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 r  axis_in_data_IBUF[8]_inst/O
                         net (fo=60, routed)          0.598     0.748    l1/n_16/A[8]
    DSP48_X0Y3           DSP48E1                                      r  l1/n_16/comboAdd/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.954     2.069    l1/n_16/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  l1/n_16/comboAdd/CLK

Slack:                    inf
  Source:                 axis_in_data[0]
                            (input port)
  Destination:            l1/n_14/mul_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.144ns (18.918%)  route 0.618ns (81.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  axis_in_data[0] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.144     0.144 r  axis_in_data_IBUF[0]_inst/O
                         net (fo=60, routed)          0.618     0.762    l1/n_14/A[0]
    DSP48_X0Y0           DSP48E1                                      r  l1/n_14/mul_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.956     2.071    l1/n_14/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  l1/n_14/mul_reg/CLK

Slack:                    inf
  Source:                 axis_in_data[0]
                            (input port)
  Destination:            l1/n_16/mul_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.144ns (18.918%)  route 0.618ns (81.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  axis_in_data[0] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.144     0.144 r  axis_in_data_IBUF[0]_inst/O
                         net (fo=60, routed)          0.618     0.762    l1/n_16/A[0]
    DSP48_X0Y1           DSP48E1                                      r  l1/n_16/mul_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.955     2.070    l1/n_16/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y1           DSP48E1                                      r  l1/n_16/mul_reg/CLK

Slack:                    inf
  Source:                 axis_in_data[7]
                            (input port)
  Destination:            l1/n_15/mul_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.154ns (20.181%)  route 0.609ns (79.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  axis_in_data[7] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[7]
    V4                   IBUF (Prop_ibuf_I_O)         0.154     0.154 r  axis_in_data_IBUF[7]_inst/O
                         net (fo=60, routed)          0.609     0.763    l1/n_15/A[7]
    DSP48_X0Y2           DSP48E1                                      r  l1/n_15/mul_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.955     2.070    l1/n_15/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  l1/n_15/mul_reg/CLK

Slack:                    inf
  Source:                 axis_in_data[7]
                            (input port)
  Destination:            l1/n_16/comboAdd/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.154ns (20.181%)  route 0.609ns (79.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  axis_in_data[7] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[7]
    V4                   IBUF (Prop_ibuf_I_O)         0.154     0.154 r  axis_in_data_IBUF[7]_inst/O
                         net (fo=60, routed)          0.609     0.763    l1/n_16/A[7]
    DSP48_X0Y3           DSP48E1                                      r  l1/n_16/comboAdd/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.954     2.069    l1/n_16/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  l1/n_16/comboAdd/CLK

Slack:                    inf
  Source:                 axis_in_data[14]
                            (input port)
  Destination:            l1/n_14/comboAdd/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.174ns (22.503%)  route 0.598ns (77.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  axis_in_data[14] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[14]
    Y4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  axis_in_data_IBUF[14]_inst/O
                         net (fo=60, routed)          0.598     0.771    l1/n_14/A[14]
    DSP48_X0Y4           DSP48E1                                      r  l1/n_14/comboAdd/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.953     2.068    l1/n_14/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  l1/n_14/comboAdd/CLK

Slack:                    inf
  Source:                 axis_in_data[4]
                            (input port)
  Destination:            l1/n_14/mul_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.151ns (18.817%)  route 0.653ns (81.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  axis_in_data[4] (IN)
                         net (fo=0)                   0.000     0.000    axis_in_data[4]
    V7                   IBUF (Prop_ibuf_I_O)         0.151     0.151 r  axis_in_data_IBUF[4]_inst/O
                         net (fo=60, routed)          0.653     0.804    l1/n_14/A[4]
    DSP48_X0Y0           DSP48E1                                      r  l1/n_14/mul_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=5603, routed)        0.956     2.071    l1/n_14/s_axi_aclk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  l1/n_14/mul_reg/CLK





