Classic Timing Analyzer report for Ozy_Janus
Fri Sep 28 22:09:19 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'PCLK_12MHZ'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'PCLK_12MHZ'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                 ; To                                                                                                                                                     ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 10.768 ns                        ; GPIO[23]                                                                                                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                                ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 28.518 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                  ; DEBUG_LED2                                                                                                                                             ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 8.825 ns                         ; CLK_12MHZ                                                                                                            ; CLK_MCLK                                                                                                                                               ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 7.534 ns                         ; DOUT                                                                                                                 ; q[0]                                                                                                                                                   ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -2.592 ns ; 48.00 MHz ( period = 20.833 ns ) ; 42.69 MHz ( period = 23.425 ns ) ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1 ; IFCLK      ; IFCLK      ; 220          ;
; Clock Setup: 'SPI_SCK'       ; 11.797 ns ; 48.00 MHz ( period = 20.833 ns ) ; 110.67 MHz ( period = 9.036 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]                                                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                                ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 14.639 ns ; 48.00 MHz ( period = 20.833 ns ) ; 161.45 MHz ( period = 6.194 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 32.234 ns ; 12.50 MHz ( period = 80.000 ns ) ; 64.38 MHz ( period = 15.532 ns ) ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                    ; I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 32.703 ns ; 12.29 MHz ( period = 81.380 ns ) ; 62.60 MHz ( period = 15.974 ns ) ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                    ; I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -3.724 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; I2SAudioOut:I2SIQO|data[0]                                                                                           ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; IFCLK      ; IFCLK      ; 225          ;
; Clock Hold: 'CLK_12MHZ'      ; -1.329 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; I2SAudioOut:I2SIQO|data[0]                                                                                           ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ  ; 32           ;
; Clock Hold: 'PCLK_12MHZ'     ; -1.108 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; I2SAudioOut:I2SIQO|data[0]                                                                                           ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 32           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                     ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.904 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                      ;                                                                                                                                                        ;            ;            ; 509          ;
+------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                 ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -2.592 ns                               ; 42.69 MHz ( period = 23.425 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 17.077 ns               ;
; -2.585 ns                               ; 42.70 MHz ( period = 23.418 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 17.044 ns               ;
; -2.414 ns                               ; 43.02 MHz ( period = 23.247 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 16.899 ns               ;
; -2.345 ns                               ; 43.14 MHz ( period = 23.178 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 16.789 ns               ;
; -2.286 ns                               ; 43.25 MHz ( period = 23.119 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 16.771 ns               ;
; -2.230 ns                               ; 43.36 MHz ( period = 23.063 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 16.702 ns               ;
; -2.167 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 16.611 ns               ;
; -2.128 ns                               ; 43.55 MHz ( period = 22.961 ns )                    ; AD_state[0]_OTERM77                                                                                                  ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 16.587 ns               ;
; -2.052 ns                               ; 43.70 MHz ( period = 22.885 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 16.524 ns               ;
; -1.972 ns                               ; 43.85 MHz ( period = 22.805 ns )                    ; AD_state[1]_OTERM205                                                                                                 ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.473 ns                 ; 16.445 ns               ;
; -1.965 ns                               ; 43.86 MHz ( period = 22.798 ns )                    ; AD_state[1]_OTERM207                                                                                                 ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.457 ns                 ; 16.422 ns               ;
; -1.924 ns                               ; 43.94 MHz ( period = 22.757 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 16.396 ns               ;
; -1.842 ns                               ; 44.10 MHz ( period = 22.675 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 16.305 ns               ;
; -1.664 ns                               ; 44.45 MHz ( period = 22.497 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 16.127 ns               ;
; -1.625 ns                               ; 44.53 MHz ( period = 22.458 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 16.061 ns               ;
; -1.536 ns                               ; 44.70 MHz ( period = 22.369 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.999 ns               ;
; -1.522 ns                               ; 44.73 MHz ( period = 22.355 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.958 ns               ;
; -1.491 ns                               ; 44.79 MHz ( period = 22.324 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.946 ns               ;
; -1.454 ns                               ; 44.87 MHz ( period = 22.287 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.898 ns               ;
; -1.447 ns                               ; 44.88 MHz ( period = 22.280 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.883 ns               ;
; -1.438 ns                               ; 44.90 MHz ( period = 22.271 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.932 ns               ;
; -1.411 ns                               ; 44.96 MHz ( period = 22.244 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 15.904 ns               ;
; -1.401 ns                               ; 44.98 MHz ( period = 22.234 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.434 ns                 ; 15.835 ns               ;
; -1.350 ns                               ; 45.08 MHz ( period = 22.183 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 15.843 ns               ;
; -1.344 ns                               ; 45.09 MHz ( period = 22.177 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.780 ns               ;
; -1.328 ns                               ; 45.12 MHz ( period = 22.161 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 15.813 ns               ;
; -1.321 ns                               ; 45.14 MHz ( period = 22.154 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.769 ns               ;
; -1.318 ns                               ; 45.14 MHz ( period = 22.151 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.781 ns               ;
; -1.313 ns                               ; 45.15 MHz ( period = 22.146 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.768 ns               ;
; -1.301 ns                               ; 45.18 MHz ( period = 22.134 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.749 ns               ;
; -1.293 ns                               ; 45.20 MHz ( period = 22.126 ns )                    ; AD_state[0]_OTERM77                                                                                                  ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.731 ns               ;
; -1.276 ns                               ; 45.23 MHz ( period = 22.109 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.720 ns               ;
; -1.268 ns                               ; 45.25 MHz ( period = 22.101 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 15.740 ns               ;
; -1.262 ns                               ; 45.26 MHz ( period = 22.095 ns )                    ; AD_state[0]_OTERM75                                                                                                  ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.700 ns               ;
; -1.260 ns                               ; 45.26 MHz ( period = 22.093 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.754 ns               ;
; -1.247 ns                               ; 45.29 MHz ( period = 22.080 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.691 ns               ;
; -1.233 ns                               ; 45.32 MHz ( period = 22.066 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 15.726 ns               ;
; -1.216 ns                               ; 45.35 MHz ( period = 22.049 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.652 ns               ;
; -1.185 ns                               ; 45.42 MHz ( period = 22.018 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.640 ns               ;
; -1.173 ns                               ; 45.44 MHz ( period = 22.006 ns )                    ; AD_state[0]_OTERM79_OTERM211                                                                                         ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.611 ns               ;
; -1.172 ns                               ; 45.44 MHz ( period = 22.005 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 15.665 ns               ;
; -1.150 ns                               ; 45.49 MHz ( period = 21.983 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 15.635 ns               ;
; -1.148 ns                               ; 45.49 MHz ( period = 21.981 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.592 ns               ;
; -1.147 ns                               ; 45.50 MHz ( period = 21.980 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.593 ns               ;
; -1.140 ns                               ; 45.51 MHz ( period = 21.973 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.603 ns               ;
; -1.134 ns                               ; 45.52 MHz ( period = 21.967 ns )                    ; AD_state[0]_OTERM79_OTERM209                                                                                         ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.572 ns               ;
; -1.132 ns                               ; 45.53 MHz ( period = 21.965 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.626 ns               ;
; -1.105 ns                               ; 45.58 MHz ( period = 21.938 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 15.598 ns               ;
; -1.090 ns                               ; 45.61 MHz ( period = 21.923 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 15.562 ns               ;
; -1.055 ns                               ; 45.69 MHz ( period = 21.888 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.503 ns               ;
; -1.035 ns                               ; 45.73 MHz ( period = 21.868 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.473 ns               ;
; -1.032 ns                               ; 45.74 MHz ( period = 21.865 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.526 ns               ;
; -1.023 ns                               ; 45.75 MHz ( period = 21.856 ns )                    ; AD_state[0]_OTERM75                                                                                                  ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 15.482 ns               ;
; -1.022 ns                               ; 45.76 MHz ( period = 21.855 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 15.511 ns               ;
; -0.969 ns                               ; 45.87 MHz ( period = 21.802 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.415 ns               ;
; -0.957 ns                               ; 45.89 MHz ( period = 21.790 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.395 ns               ;
; -0.952 ns                               ; 45.90 MHz ( period = 21.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 15.441 ns               ;
; -0.944 ns                               ; 45.92 MHz ( period = 21.777 ns )                    ; AD_state[0]_OTERM77                                                                                                  ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.434 ns                 ; 15.378 ns               ;
; -0.934 ns                               ; 45.94 MHz ( period = 21.767 ns )                    ; AD_state[0]_OTERM79_OTERM211                                                                                         ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 15.393 ns               ;
; -0.934 ns                               ; 45.94 MHz ( period = 21.767 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.382 ns               ;
; -0.923 ns                               ; 45.96 MHz ( period = 21.756 ns )                    ; AD_state[0]_OTERM77                                                                                                  ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.361 ns               ;
; -0.895 ns                               ; 46.02 MHz ( period = 21.728 ns )                    ; AD_state[0]_OTERM79_OTERM209                                                                                         ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 15.354 ns               ;
; -0.892 ns                               ; 46.03 MHz ( period = 21.725 ns )                    ; AD_state[0]_OTERM75                                                                                                  ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.330 ns               ;
; -0.854 ns                               ; 46.11 MHz ( period = 21.687 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.348 ns               ;
; -0.844 ns                               ; 46.13 MHz ( period = 21.677 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 15.333 ns               ;
; -0.803 ns                               ; 46.22 MHz ( period = 21.636 ns )                    ; AD_state[0]_OTERM79_OTERM211                                                                                         ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.241 ns               ;
; -0.790 ns                               ; 46.25 MHz ( period = 21.623 ns )                    ; AD_state[0]_OTERM77                                                                                                  ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.234 ns               ;
; -0.788 ns                               ; 46.25 MHz ( period = 21.621 ns )                    ; AD_state[1]_OTERM205                                                                                                 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.236 ns               ;
; -0.781 ns                               ; 46.27 MHz ( period = 21.614 ns )                    ; AD_state[1]_OTERM207                                                                                                 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.432 ns                 ; 15.213 ns               ;
; -0.780 ns                               ; 46.27 MHz ( period = 21.613 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM21                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.224 ns               ;
; -0.777 ns                               ; 46.27 MHz ( period = 21.610 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.213 ns               ;
; -0.774 ns                               ; 46.28 MHz ( period = 21.607 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 15.263 ns               ;
; -0.764 ns                               ; 46.30 MHz ( period = 21.597 ns )                    ; AD_state[0]_OTERM79_OTERM209                                                                                         ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.202 ns               ;
; -0.761 ns                               ; 46.31 MHz ( period = 21.594 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.209 ns               ;
; -0.760 ns                               ; 46.31 MHz ( period = 21.593 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM21                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.204 ns               ;
; -0.756 ns                               ; 46.32 MHz ( period = 21.589 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.204 ns               ;
; -0.753 ns                               ; 46.33 MHz ( period = 21.586 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.199 ns               ;
; -0.751 ns                               ; 46.33 MHz ( period = 21.584 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.197 ns               ;
; -0.741 ns                               ; 46.35 MHz ( period = 21.574 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 15.189 ns               ;
; -0.735 ns                               ; 46.36 MHz ( period = 21.568 ns )                    ; AD_state[5]                                                                                                          ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.171 ns               ;
; -0.716 ns                               ; 46.41 MHz ( period = 21.549 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 15.205 ns               ;
; -0.715 ns                               ; 46.41 MHz ( period = 21.548 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.170 ns               ;
; -0.711 ns                               ; 46.42 MHz ( period = 21.544 ns )                    ; AD_state[0]_OTERM79_OTERM213                                                                                         ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 15.149 ns               ;
; -0.695 ns                               ; 46.45 MHz ( period = 21.528 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.150 ns               ;
; -0.687 ns                               ; 46.47 MHz ( period = 21.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.150 ns               ;
; -0.686 ns                               ; 46.47 MHz ( period = 21.519 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 15.145 ns               ;
; -0.683 ns                               ; 46.48 MHz ( period = 21.516 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 15.127 ns               ;
; -0.672 ns                               ; 46.50 MHz ( period = 21.505 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.118 ns               ;
; -0.670 ns                               ; 46.51 MHz ( period = 21.503 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.116 ns               ;
; -0.670 ns                               ; 46.51 MHz ( period = 21.503 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 15.116 ns               ;
; -0.667 ns                               ; 46.51 MHz ( period = 21.500 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.130 ns               ;
; -0.658 ns                               ; 46.53 MHz ( period = 21.491 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.094 ns               ;
; -0.656 ns                               ; 46.54 MHz ( period = 21.489 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 15.141 ns               ;
; -0.638 ns                               ; 46.57 MHz ( period = 21.471 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 15.074 ns               ;
; -0.636 ns                               ; 46.58 MHz ( period = 21.469 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 15.121 ns               ;
; -0.634 ns                               ; 46.58 MHz ( period = 21.467 ns )                    ; AD_state[1]_OTERM205                                                                                                 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.458 ns                 ; 15.092 ns               ;
; -0.630 ns                               ; 46.59 MHz ( period = 21.463 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.085 ns               ;
; -0.627 ns                               ; 46.60 MHz ( period = 21.460 ns )                    ; AD_state[1]_OTERM207                                                                                                 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.442 ns                 ; 15.069 ns               ;
; -0.610 ns                               ; 46.64 MHz ( period = 21.443 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.065 ns               ;
; -0.606 ns                               ; 46.64 MHz ( period = 21.439 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 15.078 ns               ;
; -0.605 ns                               ; 46.65 MHz ( period = 21.438 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.068 ns               ;
; -0.591 ns                               ; 46.68 MHz ( period = 21.424 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 15.076 ns               ;
; -0.586 ns                               ; 46.69 MHz ( period = 21.419 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.080 ns               ;
; -0.585 ns                               ; 46.69 MHz ( period = 21.418 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 15.048 ns               ;
; -0.572 ns                               ; 46.72 MHz ( period = 21.405 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 15.061 ns               ;
; -0.567 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 15.022 ns               ;
; -0.566 ns                               ; 46.73 MHz ( period = 21.399 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.060 ns               ;
; -0.551 ns                               ; 46.76 MHz ( period = 21.384 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 15.044 ns               ;
; -0.546 ns                               ; 46.77 MHz ( period = 21.379 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 15.040 ns               ;
; -0.525 ns                               ; 46.82 MHz ( period = 21.358 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.988 ns               ;
; -0.514 ns                               ; 46.84 MHz ( period = 21.347 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM21                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 14.958 ns               ;
; -0.511 ns                               ; 46.85 MHz ( period = 21.344 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.947 ns               ;
; -0.495 ns                               ; 46.89 MHz ( period = 21.328 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 14.943 ns               ;
; -0.492 ns                               ; 46.89 MHz ( period = 21.325 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.938 ns               ;
; -0.487 ns                               ; 46.90 MHz ( period = 21.320 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.933 ns               ;
; -0.485 ns                               ; 46.91 MHz ( period = 21.318 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.931 ns               ;
; -0.477 ns                               ; 46.93 MHz ( period = 21.310 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.932 ns               ;
; -0.472 ns                               ; 46.94 MHz ( period = 21.305 ns )                    ; AD_state[0]_OTERM79_OTERM213                                                                                         ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 14.931 ns               ;
; -0.461 ns                               ; 46.96 MHz ( period = 21.294 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM29 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 14.909 ns               ;
; -0.449 ns                               ; 46.99 MHz ( period = 21.282 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.904 ns               ;
; -0.425 ns                               ; 47.04 MHz ( period = 21.258 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 14.919 ns               ;
; -0.423 ns                               ; 47.05 MHz ( period = 21.256 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.434 ns                 ; 14.857 ns               ;
; -0.422 ns                               ; 47.05 MHz ( period = 21.255 ns )                    ; AD_state[1]_OTERM205                                                                                                 ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.452 ns                 ; 14.874 ns               ;
; -0.422 ns                               ; 47.05 MHz ( period = 21.255 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 14.916 ns               ;
; -0.421 ns                               ; 47.05 MHz ( period = 21.254 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.884 ns               ;
; -0.417 ns                               ; 47.06 MHz ( period = 21.250 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 14.861 ns               ;
; -0.415 ns                               ; 47.06 MHz ( period = 21.248 ns )                    ; AD_state[1]_OTERM207                                                                                                 ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.851 ns               ;
; -0.393 ns                               ; 47.11 MHz ( period = 21.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM21                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 14.837 ns               ;
; -0.392 ns                               ; 47.11 MHz ( period = 21.225 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.828 ns               ;
; -0.392 ns                               ; 47.11 MHz ( period = 21.225 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[7]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.838 ns               ;
; -0.390 ns                               ; 47.12 MHz ( period = 21.223 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.875 ns               ;
; -0.390 ns                               ; 47.12 MHz ( period = 21.223 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.826 ns               ;
; -0.374 ns                               ; 47.15 MHz ( period = 21.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[3]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.820 ns               ;
; -0.374 ns                               ; 47.15 MHz ( period = 21.207 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 14.822 ns               ;
; -0.372 ns                               ; 47.16 MHz ( period = 21.205 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[7]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.818 ns               ;
; -0.364 ns                               ; 47.18 MHz ( period = 21.197 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.819 ns               ;
; -0.344 ns                               ; 47.22 MHz ( period = 21.177 ns )                    ; AD_state[1]_OTERM205                                                                                                 ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.452 ns                 ; 14.796 ns               ;
; -0.341 ns                               ; 47.23 MHz ( period = 21.174 ns )                    ; AD_state[0]_OTERM79_OTERM213                                                                                         ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.438 ns                 ; 14.779 ns               ;
; -0.340 ns                               ; 47.23 MHz ( period = 21.173 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 14.812 ns               ;
; -0.339 ns                               ; 47.23 MHz ( period = 21.172 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.802 ns               ;
; -0.337 ns                               ; 47.24 MHz ( period = 21.170 ns )                    ; AD_state[1]_OTERM207                                                                                                 ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.773 ns               ;
; -0.337 ns                               ; 47.24 MHz ( period = 21.170 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.773 ns               ;
; -0.330 ns                               ; 47.25 MHz ( period = 21.163 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.793 ns               ;
; -0.328 ns                               ; 47.26 MHz ( period = 21.161 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.783 ns               ;
; -0.325 ns                               ; 47.26 MHz ( period = 21.158 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.810 ns               ;
; -0.320 ns                               ; 47.27 MHz ( period = 21.153 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 14.814 ns               ;
; -0.308 ns                               ; 47.30 MHz ( period = 21.141 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.771 ns               ;
; -0.306 ns                               ; 47.31 MHz ( period = 21.139 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 14.795 ns               ;
; -0.301 ns                               ; 47.32 MHz ( period = 21.134 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.756 ns               ;
; -0.300 ns                               ; 47.32 MHz ( period = 21.133 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 14.772 ns               ;
; -0.300 ns                               ; 47.32 MHz ( period = 21.133 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.763 ns               ;
; -0.299 ns                               ; 47.32 MHz ( period = 21.132 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.754 ns               ;
; -0.298 ns                               ; 47.32 MHz ( period = 21.131 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.734 ns               ;
; -0.296 ns                               ; 47.33 MHz ( period = 21.129 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 14.740 ns               ;
; -0.288 ns                               ; 47.35 MHz ( period = 21.121 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.751 ns               ;
; -0.285 ns                               ; 47.35 MHz ( period = 21.118 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 14.778 ns               ;
; -0.284 ns                               ; 47.36 MHz ( period = 21.117 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.739 ns               ;
; -0.280 ns                               ; 47.36 MHz ( period = 21.113 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 14.752 ns               ;
; -0.278 ns                               ; 47.37 MHz ( period = 21.111 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.714 ns               ;
; -0.271 ns                               ; 47.38 MHz ( period = 21.104 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.707 ns               ;
; -0.269 ns                               ; 47.39 MHz ( period = 21.102 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.754 ns               ;
; -0.261 ns                               ; 47.41 MHz ( period = 21.094 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.724 ns               ;
; -0.259 ns                               ; 47.41 MHz ( period = 21.092 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.722 ns               ;
; -0.247 ns                               ; 47.44 MHz ( period = 21.080 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 14.741 ns               ;
; -0.243 ns                               ; 47.45 MHz ( period = 21.076 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.698 ns               ;
; -0.241 ns                               ; 47.45 MHz ( period = 21.074 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.704 ns               ;
; -0.229 ns                               ; 47.48 MHz ( period = 21.062 ns )                    ; AD_state[0]_OTERM77                                                                                                  ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 14.688 ns               ;
; -0.224 ns                               ; 47.49 MHz ( period = 21.057 ns )                    ; AD_state[2]                                                                                                          ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.459 ns                 ; 14.683 ns               ;
; -0.219 ns                               ; 47.50 MHz ( period = 21.052 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 14.691 ns               ;
; -0.218 ns                               ; 47.50 MHz ( period = 21.051 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.681 ns               ;
; -0.216 ns                               ; 47.51 MHz ( period = 21.049 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.652 ns               ;
; -0.215 ns                               ; 47.51 MHz ( period = 21.048 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM21                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 14.659 ns               ;
; -0.213 ns                               ; 47.51 MHz ( period = 21.046 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.649 ns               ;
; -0.212 ns                               ; 47.52 MHz ( period = 21.045 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.648 ns               ;
; -0.209 ns                               ; 47.52 MHz ( period = 21.042 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.672 ns               ;
; -0.206 ns                               ; 47.53 MHz ( period = 21.039 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.669 ns               ;
; -0.204 ns                               ; 47.54 MHz ( period = 21.037 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.689 ns               ;
; -0.199 ns                               ; 47.55 MHz ( period = 21.032 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 14.693 ns               ;
; -0.198 ns                               ; 47.55 MHz ( period = 21.031 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 14.670 ns               ;
; -0.196 ns                               ; 47.55 MHz ( period = 21.029 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.448 ns                 ; 14.644 ns               ;
; -0.185 ns                               ; 47.58 MHz ( period = 21.018 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.489 ns                 ; 14.674 ns               ;
; -0.180 ns                               ; 47.59 MHz ( period = 21.013 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.635 ns               ;
; -0.178 ns                               ; 47.59 MHz ( period = 21.011 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.472 ns                 ; 14.650 ns               ;
; -0.165 ns                               ; 47.62 MHz ( period = 20.998 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.650 ns               ;
; -0.164 ns                               ; 47.63 MHz ( period = 20.997 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.493 ns                 ; 14.657 ns               ;
; -0.164 ns                               ; 47.63 MHz ( period = 20.997 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.610 ns               ;
; -0.163 ns                               ; 47.63 MHz ( period = 20.996 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.618 ns               ;
; -0.160 ns                               ; 47.63 MHz ( period = 20.993 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.615 ns               ;
; -0.150 ns                               ; 47.66 MHz ( period = 20.983 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.455 ns                 ; 14.605 ns               ;
; -0.145 ns                               ; 47.67 MHz ( period = 20.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.630 ns               ;
; -0.138 ns                               ; 47.68 MHz ( period = 20.971 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.601 ns               ;
; -0.126 ns                               ; 47.71 MHz ( period = 20.959 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[7]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.572 ns               ;
; -0.123 ns                               ; 47.72 MHz ( period = 20.956 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM31 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.494 ns                 ; 14.617 ns               ;
; -0.122 ns                               ; 47.72 MHz ( period = 20.955 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.463 ns                 ; 14.585 ns               ;
; -0.118 ns                               ; 47.73 MHz ( period = 20.951 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM27                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.444 ns                 ; 14.562 ns               ;
; -0.116 ns                               ; 47.73 MHz ( period = 20.949 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; Tx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.467 ns                 ; 14.583 ns               ;
; -0.108 ns                               ; 47.75 MHz ( period = 20.941 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM33 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[3]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.446 ns                 ; 14.554 ns               ;
; -0.093 ns                               ; 47.79 MHz ( period = 20.926 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.436 ns                 ; 14.529 ns               ;
; -0.091 ns                               ; 47.79 MHz ( period = 20.924 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM37      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.485 ns                 ; 14.576 ns               ;
; -0.090 ns                               ; 47.79 MHz ( period = 20.923 ns )                    ; AD_state[0]_OTERM73                                                                                                  ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 14.467 ns                 ; 14.557 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                      ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 32.234 ns                               ; 64.38 MHz ( period = 15.532 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.778 ns                 ; 8.544 ns                ;
; 32.702 ns                               ; 68.51 MHz ( period = 14.596 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.133 ns                 ; 5.431 ns                ;
; 32.748 ns                               ; 68.95 MHz ( period = 14.504 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.130 ns                 ; 5.382 ns                ;
; 32.751 ns                               ; 68.98 MHz ( period = 14.498 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.103 ns                 ; 5.352 ns                ;
; 32.752 ns                               ; 68.98 MHz ( period = 14.496 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.124 ns                 ; 5.372 ns                ;
; 32.773 ns                               ; 69.19 MHz ( period = 14.454 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.122 ns                 ; 5.349 ns                ;
; 33.038 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.105 ns                 ; 5.067 ns                ;
; 33.075 ns                               ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 5.075 ns                ;
; 33.083 ns                               ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.155 ns                 ; 5.072 ns                ;
; 33.100 ns                               ; 72.46 MHz ( period = 13.800 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.146 ns                 ; 5.046 ns                ;
; 33.125 ns                               ; 72.73 MHz ( period = 13.750 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.154 ns                 ; 5.029 ns                ;
; 33.141 ns                               ; 72.90 MHz ( period = 13.718 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.151 ns                 ; 5.010 ns                ;
; 33.161 ns                               ; 73.11 MHz ( period = 13.678 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.152 ns                 ; 4.991 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.171 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.125 ns                 ; 4.954 ns                ;
; 33.177 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.148 ns                 ; 4.971 ns                ;
; 33.182 ns                               ; 73.34 MHz ( period = 13.636 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.143 ns                 ; 4.961 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.204 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.144 ns                 ; 4.940 ns                ;
; 33.214 ns                               ; 73.68 MHz ( period = 13.572 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.138 ns                 ; 4.924 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.243 ns                               ; 74.00 MHz ( period = 13.514 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.153 ns                 ; 4.910 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.383 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.175 ns                 ; 4.792 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.398 ns                               ; 75.73 MHz ( period = 13.204 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.170 ns                 ; 4.772 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.150 ns                 ; 4.751 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.174 ns                 ; 4.766 ns                ;
; 33.419 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5] ; AD_state[0]_OTERM75                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.157 ns                 ; 6.738 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.434 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.166 ns                 ; 4.732 ns                ;
; 33.502 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.140 ns                 ; 4.638 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.123 ns                 ; 4.574 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.142 ns                 ; 4.563 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.588 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.172 ns                 ; 4.584 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.601 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.171 ns                 ; 4.570 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.204 ns                 ; 2.590 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.204 ns                 ; 2.590 ns                ;
; 33.614 ns                               ; 78.30 MHz ( period = 12.772 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.224 ns                 ; 2.610 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.168 ns                 ; 4.548 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; 33.620 ns                               ; 78.37 MHz ( period = 12.760 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.163 ns                 ; 4.543 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 32.703 ns                               ; 62.60 MHz ( period = 15.974 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.247 ns                 ; 8.544 ns                ;
; 33.171 ns                               ; 66.50 MHz ( period = 15.038 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.602 ns                 ; 5.431 ns                ;
; 33.217 ns                               ; 66.91 MHz ( period = 14.946 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.599 ns                 ; 5.382 ns                ;
; 33.220 ns                               ; 66.93 MHz ( period = 14.940 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.572 ns                 ; 5.352 ns                ;
; 33.221 ns                               ; 66.94 MHz ( period = 14.938 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.593 ns                 ; 5.372 ns                ;
; 33.242 ns                               ; 67.13 MHz ( period = 14.896 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.591 ns                 ; 5.349 ns                ;
; 33.507 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 5.067 ns                ;
; 33.544 ns                               ; 69.97 MHz ( period = 14.292 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 5.075 ns                ;
; 33.552 ns                               ; 70.05 MHz ( period = 14.276 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.624 ns                 ; 5.072 ns                ;
; 33.569 ns                               ; 70.21 MHz ( period = 14.242 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.615 ns                 ; 5.046 ns                ;
; 33.594 ns                               ; 70.46 MHz ( period = 14.192 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.623 ns                 ; 5.029 ns                ;
; 33.610 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 5.010 ns                ;
; 33.630 ns                               ; 70.82 MHz ( period = 14.120 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.621 ns                 ; 4.991 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.640 ns                               ; 70.92 MHz ( period = 14.100 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.594 ns                 ; 4.954 ns                ;
; 33.646 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.617 ns                 ; 4.971 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.612 ns                 ; 4.961 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.673 ns                               ; 71.26 MHz ( period = 14.034 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.613 ns                 ; 4.940 ns                ;
; 33.683 ns                               ; 71.36 MHz ( period = 14.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.607 ns                 ; 4.924 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.712 ns                               ; 71.65 MHz ( period = 13.956 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.622 ns                 ; 4.910 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.852 ns                               ; 73.12 MHz ( period = 13.676 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 4.792 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.867 ns                               ; 73.28 MHz ( period = 13.646 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 4.772 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.868 ns                               ; 73.29 MHz ( period = 13.644 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.619 ns                 ; 4.751 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.877 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.643 ns                 ; 4.766 ns                ;
; 33.888 ns                               ; 73.51 MHz ( period = 13.604 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5] ; AD_state[0]_OTERM75                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.626 ns                 ; 6.738 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.903 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.635 ns                 ; 4.732 ns                ;
; 33.971 ns                               ; 74.42 MHz ( period = 13.438 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.609 ns                 ; 4.638 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.018 ns                               ; 74.94 MHz ( period = 13.344 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.574 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.048 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.611 ns                 ; 4.563 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.057 ns                               ; 75.38 MHz ( period = 13.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.641 ns                 ; 4.584 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.070 ns                               ; 75.53 MHz ( period = 13.240 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.640 ns                 ; 4.570 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.673 ns                 ; 2.590 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.673 ns                 ; 2.590 ns                ;
; 34.083 ns                               ; 75.68 MHz ( period = 13.214 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.693 ns                 ; 2.610 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.637 ns                 ; 4.548 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; 34.089 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.632 ns                 ; 4.543 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 11.797 ns                               ; 110.67 MHz ( period = 9.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.931 ns                 ; 9.134 ns                ;
; 12.137 ns                               ; 115.00 MHz ( period = 8.696 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.931 ns                 ; 8.794 ns                ;
; 12.471 ns                               ; 119.59 MHz ( period = 8.362 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.931 ns                 ; 8.460 ns                ;
; 12.572 ns                               ; 121.05 MHz ( period = 8.261 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.320 ns                 ; 6.748 ns                ;
; 12.727 ns                               ; 123.37 MHz ( period = 8.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.931 ns                 ; 8.204 ns                ;
; 12.829 ns                               ; 124.94 MHz ( period = 8.004 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.320 ns                 ; 6.491 ns                ;
; 13.443 ns                               ; 135.32 MHz ( period = 7.390 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 8.730 ns                ;
; 13.494 ns                               ; 136.26 MHz ( period = 7.339 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 8.679 ns                ;
; 13.648 ns                               ; 139.18 MHz ( period = 7.185 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 8.525 ns                ;
; 13.821 ns                               ; 142.61 MHz ( period = 7.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 8.352 ns                ;
; 14.050 ns                               ; 147.43 MHz ( period = 6.783 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 8.123 ns                ;
; 14.101 ns                               ; 148.54 MHz ( period = 6.732 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 8.072 ns                ;
; 14.193 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.980 ns                ;
; 14.220 ns                               ; 151.22 MHz ( period = 6.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.978 ns                ;
; 14.244 ns                               ; 151.77 MHz ( period = 6.589 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.929 ns                ;
; 14.255 ns                               ; 152.02 MHz ( period = 6.578 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.918 ns                ;
; 14.271 ns                               ; 152.39 MHz ( period = 6.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.927 ns                ;
; 14.337 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.861 ns                ;
; 14.364 ns                               ; 154.58 MHz ( period = 6.469 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.834 ns                ;
; 14.372 ns                               ; 154.77 MHz ( period = 6.461 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.801 ns                ;
; 14.388 ns                               ; 155.16 MHz ( period = 6.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.810 ns                ;
; 14.398 ns                               ; 155.40 MHz ( period = 6.435 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.775 ns                ;
; 14.415 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.783 ns                ;
; 14.425 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.773 ns                ;
; 14.428 ns                               ; 156.13 MHz ( period = 6.405 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.745 ns                ;
; 14.452 ns                               ; 156.72 MHz ( period = 6.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.721 ns                ;
; 14.479 ns                               ; 157.38 MHz ( period = 6.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.719 ns                ;
; 14.530 ns                               ; 158.65 MHz ( period = 6.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.668 ns                ;
; 14.542 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.656 ns                ;
; 14.569 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.629 ns                ;
; 14.571 ns                               ; 159.69 MHz ( period = 6.262 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.602 ns                ;
; 14.598 ns                               ; 160.38 MHz ( period = 6.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.600 ns                ;
; 14.684 ns                               ; 162.63 MHz ( period = 6.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.514 ns                ;
; 14.684 ns                               ; 162.63 MHz ( period = 6.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.489 ns                ;
; 14.715 ns                               ; 163.45 MHz ( period = 6.118 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.483 ns                ;
; 14.742 ns                               ; 164.18 MHz ( period = 6.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.456 ns                ;
; 14.758 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.958 ns                 ; 4.200 ns                ;
; 14.821 ns                               ; 166.33 MHz ( period = 6.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.377 ns                ;
; 14.838 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.335 ns                ;
; 14.857 ns                               ; 167.34 MHz ( period = 5.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.341 ns                ;
; 14.863 ns                               ; 167.50 MHz ( period = 5.970 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.310 ns                ;
; 14.887 ns                               ; 168.18 MHz ( period = 5.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.286 ns                ;
; 14.901 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.297 ns                ;
; 14.967 ns                               ; 170.47 MHz ( period = 5.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 7.206 ns                ;
; 15.126 ns                               ; 175.22 MHz ( period = 5.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.072 ns                ;
; 15.127 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.071 ns                ;
; 15.127 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.071 ns                ;
; 15.133 ns                               ; 175.44 MHz ( period = 5.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 7.065 ns                ;
; 15.186 ns                               ; 177.09 MHz ( period = 5.647 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.329 ns                 ; 4.143 ns                ;
; 15.199 ns                               ; 177.49 MHz ( period = 5.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.974 ns                ;
; 15.206 ns                               ; 177.71 MHz ( period = 5.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.992 ns                ;
; 15.207 ns                               ; 177.75 MHz ( period = 5.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.991 ns                ;
; 15.207 ns                               ; 177.75 MHz ( period = 5.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.991 ns                ;
; 15.312 ns                               ; 181.13 MHz ( period = 5.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.886 ns                ;
; 15.357 ns                               ; 182.62 MHz ( period = 5.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.816 ns                ;
; 15.378 ns                               ; 183.32 MHz ( period = 5.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.795 ns                ;
; 15.438 ns                               ; 185.36 MHz ( period = 5.395 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.760 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.759 ns                ;
; 15.439 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.759 ns                ;
; 15.458 ns                               ; 186.05 MHz ( period = 5.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 6.713 ns                ;
; 15.490 ns                               ; 187.16 MHz ( period = 5.343 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.706 ns                ;
; 15.525 ns                               ; 188.39 MHz ( period = 5.308 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 6.646 ns                ;
; 15.577 ns                               ; 190.26 MHz ( period = 5.256 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.605 ns                ;
; 15.577 ns                               ; 190.26 MHz ( period = 5.256 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.605 ns                ;
; 15.589 ns                               ; 190.69 MHz ( period = 5.244 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.584 ns                ;
; 15.603 ns                               ; 191.20 MHz ( period = 5.230 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.570 ns                ;
; 15.617 ns                               ; 191.72 MHz ( period = 5.216 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.581 ns                ;
; 15.618 ns                               ; 191.75 MHz ( period = 5.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.580 ns                ;
; 15.618 ns                               ; 191.75 MHz ( period = 5.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.580 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.554 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.554 ns                ;
; 15.754 ns                               ; 196.89 MHz ( period = 5.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.428 ns                ;
; 15.754 ns                               ; 196.89 MHz ( period = 5.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.428 ns                ;
; 15.768 ns                               ; 197.43 MHz ( period = 5.065 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.405 ns                ;
; 15.782 ns                               ; 197.98 MHz ( period = 5.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.400 ns                ;
; 15.782 ns                               ; 197.98 MHz ( period = 5.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.400 ns                ;
; 15.798 ns                               ; 198.61 MHz ( period = 5.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 6.373 ns                ;
; 15.830 ns                               ; 199.88 MHz ( period = 5.003 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.366 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.348 ns                ;
; 15.834 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.348 ns                ;
; 15.865 ns                               ; 201.29 MHz ( period = 4.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 6.306 ns                ;
; 15.917 ns                               ; 203.42 MHz ( period = 4.916 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.279 ns                ;
; 15.948 ns                               ; 204.71 MHz ( period = 4.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 6.223 ns                ;
; 15.955 ns                               ; 205.00 MHz ( period = 4.878 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.227 ns                ;
; 15.955 ns                               ; 205.00 MHz ( period = 4.878 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.227 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 6.146 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.116 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 6.116 ns                ;
; 16.118 ns                               ; 212.09 MHz ( period = 4.715 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 6.055 ns                ;
; 16.132 ns                               ; 212.72 MHz ( period = 4.701 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 6.039 ns                ;
; 16.164 ns                               ; 214.18 MHz ( period = 4.669 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 6.032 ns                ;
; 16.199 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 5.972 ns                ;
; 16.245 ns                               ; 217.96 MHz ( period = 4.588 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 5.937 ns                ;
; 16.245 ns                               ; 217.96 MHz ( period = 4.588 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 5.937 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.939 ns                ;
; 16.288 ns                               ; 220.02 MHz ( period = 4.545 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 5.883 ns                ;
; 16.341 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.855 ns                ;
; 16.344 ns                               ; 222.77 MHz ( period = 4.489 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.852 ns                ;
; 16.357 ns                               ; 223.41 MHz ( period = 4.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 5.841 ns                ;
; 16.358 ns                               ; 223.46 MHz ( period = 4.475 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 5.840 ns                ;
; 16.358 ns                               ; 223.46 MHz ( period = 4.475 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.198 ns                 ; 5.840 ns                ;
; 16.388 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 5.783 ns                ;
; 16.420 ns                               ; 226.60 MHz ( period = 4.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.776 ns                ;
; 16.455 ns                               ; 228.41 MHz ( period = 4.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 5.716 ns                ;
; 16.508 ns                               ; 231.21 MHz ( period = 4.325 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.173 ns                 ; 5.665 ns                ;
; 16.555 ns                               ; 233.75 MHz ( period = 4.278 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 4.005 ns                ;
; 16.591 ns                               ; 235.74 MHz ( period = 4.242 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.605 ns                ;
; 16.621 ns                               ; 237.42 MHz ( period = 4.212 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.939 ns                ;
; 16.622 ns                               ; 237.47 MHz ( period = 4.211 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 5.549 ns                ;
; 16.660 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.925 ns                ;
; 16.681 ns                               ; 240.85 MHz ( period = 4.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.515 ns                ;
; 16.684 ns                               ; 241.02 MHz ( period = 4.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.512 ns                ;
; 16.710 ns                               ; 242.54 MHz ( period = 4.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.861 ns                ;
; 16.710 ns                               ; 242.54 MHz ( period = 4.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.861 ns                ;
; 16.710 ns                               ; 242.54 MHz ( period = 4.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.861 ns                ;
; 16.710 ns                               ; 242.54 MHz ( period = 4.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.861 ns                ;
; 16.710 ns                               ; 242.54 MHz ( period = 4.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.861 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.810 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.810 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.810 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.810 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.810 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.349 ns                ;
; 16.878 ns                               ; 252.84 MHz ( period = 3.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.171 ns                 ; 5.293 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.684 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.684 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.684 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.684 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.684 ns                ;
; 16.915 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.656 ns                ;
; 16.915 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.656 ns                ;
; 16.915 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.656 ns                ;
; 16.915 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.656 ns                ;
; 16.915 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.656 ns                ;
; 16.923 ns                               ; 255.75 MHz ( period = 3.910 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.662 ns                ;
; 16.939 ns                               ; 256.81 MHz ( period = 3.894 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.630 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.604 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.604 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.604 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.604 ns                ;
; 16.967 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.604 ns                ;
; 16.980 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 5.202 ns                ;
; 16.980 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.182 ns                 ; 5.202 ns                ;
; 16.990 ns                               ; 260.21 MHz ( period = 3.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.579 ns                ;
; 17.015 ns                               ; 261.92 MHz ( period = 3.818 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.181 ns                ;
; 17.018 ns                               ; 262.12 MHz ( period = 3.815 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 5.178 ns                ;
; 17.048 ns                               ; 264.20 MHz ( period = 3.785 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.512 ns                ;
; 17.088 ns                               ; 267.02 MHz ( period = 3.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.483 ns                ;
; 17.088 ns                               ; 267.02 MHz ( period = 3.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.483 ns                ;
; 17.088 ns                               ; 267.02 MHz ( period = 3.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.483 ns                ;
; 17.088 ns                               ; 267.02 MHz ( period = 3.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.483 ns                ;
; 17.088 ns                               ; 267.02 MHz ( period = 3.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.483 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.454 ns                ;
; 17.135 ns                               ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.450 ns                ;
; 17.144 ns                               ; 271.08 MHz ( period = 3.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.425 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.372 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.372 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.372 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.372 ns                ;
; 17.199 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.372 ns                ;
; 17.231 ns                               ; 277.62 MHz ( period = 3.602 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.329 ns                ;
; 17.271 ns                               ; 280.74 MHz ( period = 3.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 4.925 ns                ;
; 17.274 ns                               ; 280.98 MHz ( period = 3.559 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.196 ns                 ; 4.922 ns                ;
; 17.297 ns                               ; 282.81 MHz ( period = 3.536 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.263 ns                ;
; 17.317 ns                               ; 284.41 MHz ( period = 3.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.252 ns                ;
; 17.319 ns                               ; 284.58 MHz ( period = 3.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.250 ns                ;
; 17.355 ns                               ; 287.52 MHz ( period = 3.478 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.230 ns                ;
; 17.370 ns                               ; 288.77 MHz ( period = 3.463 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.199 ns                ;
; 17.378 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.193 ns                ;
; 17.378 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.193 ns                ;
; 17.378 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.193 ns                ;
; 17.378 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.193 ns                ;
; 17.378 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.193 ns                ;
; 17.385 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.548 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.195 ns                ;
; 17.395 ns                               ; 290.87 MHz ( period = 3.438 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 3.190 ns                ;
; 17.436 ns                               ; 294.38 MHz ( period = 3.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.497 ns                ;
; 17.524 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.045 ns                ;
; 17.564 ns                               ; 305.90 MHz ( period = 3.269 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.369 ns                ;
; 17.590 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.343 ns                ;
; 17.615 ns                               ; 310.75 MHz ( period = 3.218 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.954 ns                ;
; 17.644 ns                               ; 313.58 MHz ( period = 3.189 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.289 ns                ;
; 17.697 ns                               ; 318.88 MHz ( period = 3.136 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.872 ns                ;
; 17.724 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 2.836 ns                ;
; 17.763 ns                               ; 325.73 MHz ( period = 3.070 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.170 ns                ;
; 17.795 ns                               ; 329.16 MHz ( period = 3.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.774 ns                ;
; 17.876 ns                               ; 338.18 MHz ( period = 2.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 3.057 ns                ;
; 17.885 ns                               ; 339.21 MHz ( period = 2.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.585 ns                 ; 2.700 ns                ;
; 17.916 ns                               ; 342.82 MHz ( period = 2.917 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.653 ns                ;
; 17.917 ns                               ; 342.94 MHz ( period = 2.916 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.652 ns                ;
; 17.930 ns                               ; 344.47 MHz ( period = 2.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.639 ns                ;
; 17.977 ns                               ; 350.14 MHz ( period = 2.856 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.592 ns                ;
; 17.995 ns                               ; 352.36 MHz ( period = 2.838 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.574 ns                ;
; 18.055 ns                               ; 359.97 MHz ( period = 2.778 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.933 ns                 ; 2.878 ns                ;
; 18.113 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.458 ns                ;
; 18.113 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.458 ns                ;
; 18.113 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.458 ns                ;
; 18.113 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.458 ns                ;
; 18.113 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.458 ns                ;
; 18.175 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.394 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.639 ns ; 161.45 MHz ( period = 6.194 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.928 ns                ;
; 14.639 ns ; 161.45 MHz ( period = 6.194 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.928 ns                ;
; 14.639 ns ; 161.45 MHz ( period = 6.194 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.928 ns                ;
; 14.639 ns ; 161.45 MHz ( period = 6.194 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.928 ns                ;
; 14.639 ns ; 161.45 MHz ( period = 6.194 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.928 ns                ;
; 15.017 ns ; 171.94 MHz ( period = 5.816 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.596 ns                 ; 5.579 ns                ;
; 15.017 ns ; 171.94 MHz ( period = 5.816 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.596 ns                 ; 5.579 ns                ;
; 15.017 ns ; 171.94 MHz ( period = 5.816 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.596 ns                 ; 5.579 ns                ;
; 15.232 ns ; 178.54 MHz ( period = 5.601 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.335 ns                ;
; 15.232 ns ; 178.54 MHz ( period = 5.601 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.335 ns                ;
; 15.232 ns ; 178.54 MHz ( period = 5.601 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.335 ns                ;
; 15.232 ns ; 178.54 MHz ( period = 5.601 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.335 ns                ;
; 15.232 ns ; 178.54 MHz ( period = 5.601 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 5.335 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.339 ns ; 182.02 MHz ( period = 5.494 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 5.226 ns                ;
; 15.610 ns ; 191.46 MHz ( period = 5.223 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.596 ns                 ; 4.986 ns                ;
; 15.610 ns ; 191.46 MHz ( period = 5.223 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.596 ns                 ; 4.986 ns                ;
; 15.610 ns ; 191.46 MHz ( period = 5.223 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.596 ns                 ; 4.986 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 15.932 ns ; 204.04 MHz ( period = 4.901 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.565 ns                 ; 4.633 ns                ;
; 19.663 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.906 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                                              ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                                              ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[5]                                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[13]                                                                                                                               ; I2SAudioOut:I2SAO|data[13]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[8]                                                                                                                                ; I2SAudioOut:I2SAO|data[8]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.724 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.225 ns                   ; 0.501 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -3.182 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.095 ns                   ; 2.913 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; -0.569 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.210 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                                              ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                                              ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[5]                                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[13]                                                                                                                               ; I2SAudioOut:I2SAO|data[13]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[8]                                                                                                                                ; I2SAudioOut:I2SAO|data[8]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.609 ns                   ; 0.501 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; -0.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; pclock_check[0]                                                                                                                                          ; pclock_check[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_OK                                                                                                                                                  ; PCLK_OK                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; 2.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.594 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                                              ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                                              ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[5]                                                                                                                                ; I2SAudioOut:I2SAO|data[5]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[13]                                                                                                                               ; I2SAudioOut:I2SAO|data[13]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[8]                                                                                                                                ; I2SAudioOut:I2SAO|data[8]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                               ; I2SAudioOut:I2SAO|data[12]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -1.329 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.830 ns                   ; 0.501 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; -0.787 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.700 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; JCLK_OK                                                                                                                                                  ; JCLK_OK                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; 1.826 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.815 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.913 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.915 ns                 ;
; 0.916 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.958 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.960 ns                 ;
; 0.968 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.970 ns                 ;
; 1.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.175 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.224 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.236 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.239 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.239 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.239 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.661 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.687 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 2.053 ns                 ;
; 1.715 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.719 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.722 ns                 ;
; 1.740 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.742 ns                 ;
; 1.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.749 ns                 ;
; 1.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.757 ns                 ;
; 1.772 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 2.138 ns                 ;
; 1.780 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.782 ns                 ;
; 1.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.801 ns                 ;
; 1.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.805 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.807 ns                 ;
; 1.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.815 ns                 ;
; 1.826 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.828 ns                 ;
; 1.833 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.835 ns                 ;
; 1.879 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.881 ns                 ;
; 1.899 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.901 ns                 ;
; 1.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.912 ns                 ;
; 1.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.941 ns                 ;
; 1.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.954 ns                 ;
; 1.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.987 ns                 ;
; 1.991 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 2.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 2.024 ns                 ;
; 2.038 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.040 ns                 ;
; 2.059 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.061 ns                 ;
; 2.082 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.084 ns                 ;
; 2.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.126 ns                 ;
; 2.163 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.165 ns                 ;
; 2.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.170 ns                 ;
; 2.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.023 ns                  ; 2.152 ns                 ;
; 2.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.236 ns                 ;
; 2.241 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.243 ns                 ;
; 2.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.251 ns                 ;
; 2.254 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.256 ns                 ;
; 2.259 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.261 ns                 ;
; 2.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.266 ns                 ;
; 2.311 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.313 ns                 ;
; 2.335 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.337 ns                 ;
; 2.392 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.394 ns                 ;
; 2.395 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 2.413 ns                 ;
; 2.398 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 2.416 ns                 ;
; 2.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 2.451 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.441 ns                 ;
; 2.442 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 2.460 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.458 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.458 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.458 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.458 ns                 ;
; 2.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.458 ns                 ;
; 2.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 2.878 ns                 ;
; 2.569 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.571 ns                 ;
; 2.572 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.574 ns                 ;
; 2.590 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.592 ns                 ;
; 2.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.639 ns                 ;
; 2.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.653 ns                 ;
; 2.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 3.057 ns                 ;
; 2.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 3.070 ns                 ;
; 2.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 2.751 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.774 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.774 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.774 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.774 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.774 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.872 ns                 ;
; 2.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 3.243 ns                 ;
; 2.923 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 3.289 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.013 ns                 ;
; 3.031 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 3.397 ns                 ;
; 3.043 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.045 ns                 ;
; 3.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 3.089 ns                 ;
; 3.074 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 3.092 ns                 ;
; 3.082 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.366 ns                   ; 3.448 ns                 ;
; 3.109 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.018 ns                   ; 3.127 ns                 ;
; 3.170 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.163 ns                 ;
; 3.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.193 ns                 ;
; 3.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.193 ns                 ;
; 3.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.193 ns                 ;
; 3.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.193 ns                 ;
; 3.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.193 ns                 ;
; 3.197 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.199 ns                 ;
; 3.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.230 ns                 ;
; 3.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.250 ns                 ;
; 3.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.252 ns                 ;
; 3.293 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 4.922 ns                 ;
; 3.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 4.925 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.372 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.372 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.372 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.372 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.372 ns                 ;
; 3.423 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.425 ns                 ;
; 3.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.483 ns                 ;
; 3.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.483 ns                 ;
; 3.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.483 ns                 ;
; 3.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.483 ns                 ;
; 3.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.483 ns                 ;
; 3.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.491 ns                 ;
; 3.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.178 ns                 ;
; 3.552 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.181 ns                 ;
; 3.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.579 ns                 ;
; 3.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 5.202 ns                 ;
; 3.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 5.202 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.604 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.604 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.604 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.604 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.604 ns                 ;
; 3.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.656 ns                 ;
; 3.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.656 ns                 ;
; 3.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.656 ns                 ;
; 3.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.656 ns                 ;
; 3.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.656 ns                 ;
; 3.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 5.293 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.349 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.810 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.810 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.810 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.810 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.810 ns                 ;
; 3.849 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.842 ns                 ;
; 3.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.861 ns                 ;
; 3.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.861 ns                 ;
; 3.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.861 ns                 ;
; 3.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.861 ns                 ;
; 3.857 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.861 ns                 ;
; 3.883 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.512 ns                 ;
; 3.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.515 ns                 ;
; 3.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 5.518 ns                 ;
; 3.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 5.518 ns                 ;
; 3.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 5.549 ns                 ;
; 3.976 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.605 ns                 ;
; 4.059 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 5.665 ns                 ;
; 4.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 5.716 ns                 ;
; 4.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.776 ns                 ;
; 4.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 5.783 ns                 ;
; 4.209 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 5.840 ns                 ;
; 4.209 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 5.840 ns                 ;
; 4.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 5.841 ns                 ;
; 4.223 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.852 ns                 ;
; 4.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.855 ns                 ;
; 4.279 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 5.883 ns                 ;
; 4.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 5.939 ns                 ;
; 4.322 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 5.937 ns                 ;
; 4.322 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 5.937 ns                 ;
; 4.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 5.972 ns                 ;
; 4.403 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.032 ns                 ;
; 4.435 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 6.039 ns                 ;
; 4.449 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 6.055 ns                 ;
; 4.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.116 ns                 ;
; 4.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.116 ns                 ;
; 4.515 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.146 ns                 ;
; 4.612 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.227 ns                 ;
; 4.612 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.227 ns                 ;
; 4.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 6.223 ns                 ;
; 4.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.279 ns                 ;
; 4.693 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.324 ns                 ;
; 4.702 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 6.306 ns                 ;
; 4.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.348 ns                 ;
; 4.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.348 ns                 ;
; 4.737 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.366 ns                 ;
; 4.769 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 6.373 ns                 ;
; 4.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.400 ns                 ;
; 4.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.400 ns                 ;
; 4.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 6.405 ns                 ;
; 4.808 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.439 ns                 ;
; 4.835 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.466 ns                 ;
; 4.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 6.541 ns                 ;
; 4.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.554 ns                 ;
; 4.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.554 ns                 ;
; 4.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.580 ns                 ;
; 4.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.580 ns                 ;
; 4.950 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.581 ns                 ;
; 4.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.631 ns                   ; 6.583 ns                 ;
; 4.964 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 6.570 ns                 ;
; 4.978 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 6.584 ns                 ;
; 4.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.605 ns                 ;
; 4.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.615 ns                   ; 6.605 ns                 ;
; 5.042 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 6.646 ns                 ;
; 5.077 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.629 ns                   ; 6.706 ns                 ;
; 5.091 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.606 ns                   ; 6.697 ns                 ;
; 5.109 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.604 ns                   ; 6.713 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.635 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 4.633 ns                 ;
; 4.957 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.029 ns                   ; 4.986 ns                 ;
; 4.957 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.029 ns                   ; 4.986 ns                 ;
; 4.957 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.029 ns                   ; 4.986 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.228 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 5.226 ns                 ;
; 5.335 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.335 ns                 ;
; 5.335 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.335 ns                 ;
; 5.335 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.335 ns                 ;
; 5.335 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.335 ns                 ;
; 5.335 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.335 ns                 ;
; 5.550 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.029 ns                   ; 5.579 ns                 ;
; 5.550 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.029 ns                   ; 5.579 ns                 ;
; 5.550 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.029 ns                   ; 5.579 ns                 ;
; 5.928 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.928 ns                 ;
; 5.928 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.928 ns                 ;
; 5.928 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.928 ns                 ;
; 5.928 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.928 ns                 ;
; 5.928 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 5.928 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 10.768 ns  ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 9.280 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.082 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.911 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.775 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 6.692 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.540 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 6.327 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 6.298 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 6.164 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 6.156 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 6.116 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 6.109 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 6.081 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 6.074 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 6.063 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 6.062 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.964 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 5.947 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.923 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.809 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 5.803 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 5.739 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.735 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.701 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 5.688 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.639 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.634 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.589 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.501 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 5.499 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 5.488 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.457 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.432 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.427 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.305 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.251 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.248 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.078 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.917 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 4.692 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 4.427 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.229 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 4.180 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 0.329 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 0.129 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; -1.143 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 28.518 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.490 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM55                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.479 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM45                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.427 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM53                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.379 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM41                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.361 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM39                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.156 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM43                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.139 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM49                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.059 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM51                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.048 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM47                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 28.027 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.999 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM55                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.988 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM45                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.936 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM53                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.888 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM41                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.870 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM39                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.665 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM43                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.648 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM49                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.568 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM51                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 27.557 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM47                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 25.311 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 24.851 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.823 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM55                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.812 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM45                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.760 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM53                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.712 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM41                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.694 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM39                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.489 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM43                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.472 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM49                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.430 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.402 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM55                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.392 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM51                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.391 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM45                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.381 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM47                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.360 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.339 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM53                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.332 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM55                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.321 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM45                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.291 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM41                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.273 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM39                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.269 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM53                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.221 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM41                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.203 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM39                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 24.068 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM43                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 24.051 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM49                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.998 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM43                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 23.981 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM49                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 23.971 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM51                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.960 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM47                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.939 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.911 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM55                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.901 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM51                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 23.900 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM45                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.890 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM47                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 23.848 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM53                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.800 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM41                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.782 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM39                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.577 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM43                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.560 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM49                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.480 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM51                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 23.469 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM47                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 22.259 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 21.644 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 21.286 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 21.248 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 21.223 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 19.925 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 18.592 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 18.171 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 18.072 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 17.619 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 17.581 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 17.198 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 17.160 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.258 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 15.837 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 14.470 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 14.405 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 14.320 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.067 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 14.054 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.984 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.596 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 13.250 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.939 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.905 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.879 ns  ; DEBUG_LED0~reg0                                                                                                                ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 12.843 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.749 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 12.725 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.460 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.449 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.385 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.382 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.017 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.947 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.945 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.931 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.610 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.573 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.653 ns  ; JCLK_OK                                                                                                                        ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 10.232 ns  ; PCLK_OK                                                                                                                        ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 10.097 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 9.591 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.259 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 9.259 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 9.259 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.250 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 9.250 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 9.197 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.187 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.840 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 8.482 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 8.477 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.441 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.431 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.421 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.411 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.249 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.243 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.166 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.048 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.045 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 8.037 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 8.009 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 7.840 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 7.817 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.773 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 7.764 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 7.756 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.756 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.756 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.736 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.733 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 7.730 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.706 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 7.686 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.376 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.376 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.338 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 6.968 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 8.825 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.625 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.798 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                           ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th  ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 7.534 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 3.867 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 3.446 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; 0.260 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.203 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -3.407 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.828 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.870 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.914 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.161 ns  ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.291 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -4.651 ns  ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -4.812 ns  ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.982 ns  ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -4.985 ns  ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.039 ns  ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.161 ns  ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.166 ns  ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.191 ns  ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.222 ns  ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.233 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -5.323 ns  ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.368 ns  ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.373 ns  ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.422 ns  ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.469 ns  ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.473 ns  ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.537 ns  ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -5.543 ns  ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -5.657 ns  ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.681 ns  ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.796 ns  ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.797 ns  ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.808 ns  ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.815 ns  ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.843 ns  ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -5.850 ns  ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.890 ns  ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -6.032 ns  ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -6.061 ns  ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -6.274 ns  ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -6.426 ns  ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.509 ns  ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -6.645 ns  ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.816 ns  ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -9.014 ns  ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -10.502 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Fri Sep 28 22:09:14 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "JCLK_OK" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected gated clock "CLK_MCLK~247" as buffer
    Info: Detected gated clock "CLK_MCLK~246" as buffer
    Info: Detected ripple clock "PCLK_OK" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~248" as buffer
    Info: Detected gated clock "BCLK~190" as buffer
    Info: Detected gated clock "BCLK~191" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -2.592 ns for clock "IFCLK" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1"
    Info: Fmax is 42.69 MHz (period= 23.425 ns)
    Info: + Largest register to memory requirement is 14.485 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 31.249 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.998 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 9.977 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.970 ns) = 3.155 ns; Loc. = LCFF_X30_Y14_N23; Fanout = 3; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.443 ns) + CELL(0.623 ns) = 4.221 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 4.789 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 6: + IC(1.463 ns) + CELL(0.580 ns) = 6.832 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'BCLK~191'
                Info: 7: + IC(1.422 ns) + CELL(0.000 ns) = 8.254 ns; Loc. = CLKCTRL_G6; Fanout = 259; COMB Node = 'BCLK~191clkctrl'
                Info: 8: + IC(0.845 ns) + CELL(0.878 ns) = 9.977 ns; Loc. = M4K_X11_Y14; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1'
                Info: Total cell delay = 4.387 ns ( 43.97 % )
                Info: Total interconnect delay = 5.590 ns ( 56.03 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 15.975 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.970 ns) = 3.151 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.531 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.919 ns) + CELL(0.970 ns) = 6.571 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 2; REG Node = 'conf[1]'
                Info: 6: + IC(0.752 ns) + CELL(0.370 ns) = 7.693 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 3; COMB Node = 'CLK_MCLK~246'
                Info: 7: + IC(0.381 ns) + CELL(0.370 ns) = 8.444 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 8: + IC(0.362 ns) + CELL(0.206 ns) = 9.012 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 9: + IC(1.467 ns) + CELL(0.000 ns) = 10.479 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 10: + IC(0.872 ns) + CELL(0.970 ns) = 12.321 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 11: + IC(0.430 ns) + CELL(0.206 ns) = 12.957 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'BCLK~191'
                Info: 12: + IC(1.422 ns) + CELL(0.000 ns) = 14.379 ns; Loc. = CLKCTRL_G6; Fanout = 259; COMB Node = 'BCLK~191clkctrl'
                Info: 13: + IC(0.930 ns) + CELL(0.666 ns) = 15.975 ns; Loc. = LCFF_X12_Y15_N31; Fanout = 4; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35'
                Info: Total cell delay = 5.858 ns ( 36.67 % )
                Info: Total interconnect delay = 10.117 ns ( 63.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 17.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y15_N31; Fanout = 4; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM35'
        Info: 2: + IC(7.954 ns) + CELL(0.596 ns) = 8.550 ns; Loc. = LCCOMB_X12_Y15_N2; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 8.636 ns; Loc. = LCCOMB_X12_Y15_N4; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 9.142 ns; Loc. = LCCOMB_X12_Y15_N6; Fanout = 11; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera1'
        Info: 5: + IC(7.759 ns) + CELL(0.176 ns) = 17.077 ns; Loc. = M4K_X11_Y14; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1'
        Info: Total cell delay = 1.364 ns ( 7.99 % )
        Info: Total interconnect delay = 15.713 ns ( 92.01 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 220 path(s). See Report window for details.
Info: Slack time is 32.234 ns for clock "PCLK_12MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" and destination register "I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275"
    Info: Fmax is 64.38 MHz (period= 15.532 ns)
    Info: + Largest register to register requirement is 40.778 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.042 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.970 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.671 ns) + CELL(0.651 ns) = 3.317 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 3: + IC(1.467 ns) + CELL(0.000 ns) = 4.784 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 6.634 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.764 ns) + CELL(0.000 ns) = 7.398 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 8.970 ns; Loc. = LCFF_X24_Y6_N21; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275'
                Info: Total cell delay = 3.282 ns ( 36.59 % )
                Info: Total interconnect delay = 5.688 ns ( 63.41 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 7.928 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.678 ns) + CELL(0.970 ns) = 3.643 ns; Loc. = LCFF_X31_Y14_N31; Fanout = 4; REG Node = 'PCLK_OK'
                Info: 3: + IC(0.657 ns) + CELL(0.624 ns) = 4.924 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 4: + IC(1.467 ns) + CELL(0.000 ns) = 6.391 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 7.928 ns; Loc. = LCFF_X25_Y10_N11; Fanout = 24; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
                Info: Total cell delay = 3.255 ns ( 41.06 % )
                Info: Total interconnect delay = 4.673 ns ( 58.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.544 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N11; Fanout = 24; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
        Info: 2: + IC(1.606 ns) + CELL(0.206 ns) = 1.812 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO|Selector5~39'
        Info: 3: + IC(0.698 ns) + CELL(0.206 ns) = 2.716 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'I2SAudioOut:I2SIQO|data[0]_OTERM217'
        Info: 4: + IC(5.096 ns) + CELL(0.624 ns) = 8.436 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 1; COMB Node = 'I2SAudioOut:I2SIQO|Mux0~60_RESYN96_BDD97'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.544 ns; Loc. = LCFF_X24_Y6_N21; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275'
        Info: Total cell delay = 1.144 ns ( 13.39 % )
        Info: Total interconnect delay = 7.400 ns ( 86.61 % )
Info: Slack time is 32.703 ns for clock "CLK_12MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" and destination register "I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275"
    Info: Fmax is 62.6 MHz (period= 15.974 ns)
    Info: + Largest register to register requirement is 41.247 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.821 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 9.170 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.758 ns) + CELL(0.206 ns) = 2.949 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 4: + IC(1.467 ns) + CELL(0.000 ns) = 4.984 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 6.834 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.764 ns) + CELL(0.000 ns) = 7.598 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 9.170 ns; Loc. = LCFF_X24_Y6_N21; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275'
                Info: Total cell delay = 3.033 ns ( 33.08 % )
                Info: Total interconnect delay = 6.137 ns ( 66.92 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 8.349 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.712 ns) + CELL(0.970 ns) = 3.667 ns; Loc. = LCFF_X30_Y14_N11; Fanout = 4; REG Node = 'JCLK_OK'
                Info: 3: + IC(0.464 ns) + CELL(0.646 ns) = 4.777 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 5.345 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 5: + IC(1.467 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 6: + IC(0.871 ns) + CELL(0.666 ns) = 8.349 ns; Loc. = LCFF_X25_Y10_N11; Fanout = 24; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
                Info: Total cell delay = 3.473 ns ( 41.60 % )
                Info: Total interconnect delay = 4.876 ns ( 58.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.544 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N11; Fanout = 24; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
        Info: 2: + IC(1.606 ns) + CELL(0.206 ns) = 1.812 ns; Loc. = LCCOMB_X23_Y6_N24; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO|Selector5~39'
        Info: 3: + IC(0.698 ns) + CELL(0.206 ns) = 2.716 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'I2SAudioOut:I2SIQO|data[0]_OTERM217'
        Info: 4: + IC(5.096 ns) + CELL(0.624 ns) = 8.436 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 1; COMB Node = 'I2SAudioOut:I2SIQO|Mux0~60_RESYN96_BDD97'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.544 ns; Loc. = LCFF_X24_Y6_N21; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|Mux0~60_RESYN96_OTERM275'
        Info: Total cell delay = 1.144 ns ( 13.39 % )
        Info: Total interconnect delay = 7.400 ns ( 86.61 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 11.797 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: Fmax is 110.67 MHz (period= 9.036 ns)
    Info: + Largest register to register requirement is 20.931 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.362 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.958 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.297 ns) + CELL(0.666 ns) = 2.958 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 56.15 % )
                Info: Total interconnect delay = 1.297 ns ( 43.85 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.596 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.935 ns) + CELL(0.666 ns) = 2.596 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 63.98 % )
                Info: Total interconnect delay = 0.935 ns ( 36.02 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 9.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: 2: + IC(0.789 ns) + CELL(0.534 ns) = 1.323 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(3.656 ns) + CELL(0.624 ns) = 5.603 ns; Loc. = LCCOMB_X19_Y1_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 4: + IC(3.071 ns) + CELL(0.460 ns) = 9.134 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.618 ns ( 17.71 % )
        Info: Total interconnect delay = 7.516 ns ( 82.29 % )
Info: Slack time is 14.639 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 161.45 MHz (period= 6.194 ns)
    Info: + Largest register to register requirement is 20.567 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X19_Y1_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.442 ns) + CELL(0.544 ns) = 0.986 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(2.868 ns) + CELL(0.206 ns) = 4.060 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(1.013 ns) + CELL(0.855 ns) = 5.928 ns; Loc. = LCFF_X19_Y1_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.605 ns ( 27.07 % )
        Info: Total interconnect delay = 4.323 ns ( 72.93 % )
Info: Minimum slack time is -3.724 ns for clock "IFCLK" between source register "I2SAudioOut:I2SIQO|data[0]" and destination register "I2SAudioOut:I2SIQO|data[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'I2SAudioOut:I2SIQO|data[0]_OTERM217'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 4.225 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.223 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 14.665 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.970 ns) = 3.151 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.531 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.919 ns) + CELL(0.970 ns) = 6.571 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 2; REG Node = 'conf[1]'
                Info: 6: + IC(0.752 ns) + CELL(0.370 ns) = 7.693 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 3; COMB Node = 'CLK_MCLK~246'
                Info: 7: + IC(0.381 ns) + CELL(0.370 ns) = 8.444 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 8: + IC(0.362 ns) + CELL(0.206 ns) = 9.012 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 9: + IC(1.467 ns) + CELL(0.000 ns) = 10.479 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 10: + IC(0.880 ns) + CELL(0.970 ns) = 12.329 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 11: + IC(0.764 ns) + CELL(0.000 ns) = 13.093 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 12: + IC(0.906 ns) + CELL(0.666 ns) = 14.665 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
                Info: Total cell delay = 5.652 ns ( 38.54 % )
                Info: Total interconnect delay = 9.013 ns ( 61.46 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 10.442 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.970 ns) = 3.155 ns; Loc. = LCFF_X30_Y14_N23; Fanout = 3; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.443 ns) + CELL(0.623 ns) = 4.221 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 4.789 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 6: + IC(1.467 ns) + CELL(0.000 ns) = 6.256 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 7: + IC(0.880 ns) + CELL(0.970 ns) = 8.106 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.764 ns) + CELL(0.000 ns) = 8.870 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.906 ns) + CELL(0.666 ns) = 10.442 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
                Info: Total cell delay = 4.565 ns ( 43.72 % )
                Info: Total interconnect delay = 5.877 ns ( 56.28 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 225 path(s). See Report window for details.
Info: Minimum slack time is -1.108 ns for clock "PCLK_12MHZ" between source register "I2SAudioOut:I2SIQO|data[0]" and destination register "I2SAudioOut:I2SIQO|data[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'I2SAudioOut:I2SIQO|data[0]_OTERM217'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 1.609 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.607 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 10.577 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.678 ns) + CELL(0.970 ns) = 3.643 ns; Loc. = LCFF_X31_Y14_N31; Fanout = 4; REG Node = 'PCLK_OK'
                Info: 3: + IC(0.657 ns) + CELL(0.624 ns) = 4.924 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 4: + IC(1.467 ns) + CELL(0.000 ns) = 6.391 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 8.241 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.764 ns) + CELL(0.000 ns) = 9.005 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 10.577 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
                Info: Total cell delay = 4.225 ns ( 39.95 % )
                Info: Total interconnect delay = 6.352 ns ( 60.05 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.970 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.671 ns) + CELL(0.651 ns) = 3.317 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 3: + IC(1.467 ns) + CELL(0.000 ns) = 4.784 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.970 ns) = 6.634 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(0.764 ns) + CELL(0.000 ns) = 7.398 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.906 ns) + CELL(0.666 ns) = 8.970 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
                Info: Total cell delay = 3.282 ns ( 36.59 % )
                Info: Total interconnect delay = 5.688 ns ( 63.41 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 32 path(s). See Report window for details.
Info: Minimum slack time is -1.329 ns for clock "CLK_12MHZ" between source register "I2SAudioOut:I2SIQO|data[0]" and destination register "I2SAudioOut:I2SIQO|data[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'I2SAudioOut:I2SIQO|data[0]_OTERM217'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 1.830 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.828 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 10.998 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.712 ns) + CELL(0.970 ns) = 3.667 ns; Loc. = LCFF_X30_Y14_N11; Fanout = 4; REG Node = 'JCLK_OK'
                Info: 3: + IC(0.464 ns) + CELL(0.646 ns) = 4.777 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 5.345 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 5: + IC(1.467 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 6: + IC(0.880 ns) + CELL(0.970 ns) = 8.662 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.764 ns) + CELL(0.000 ns) = 9.426 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.906 ns) + CELL(0.666 ns) = 10.998 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
                Info: Total cell delay = 4.443 ns ( 40.40 % )
                Info: Total interconnect delay = 6.555 ns ( 59.60 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 9.170 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.758 ns) + CELL(0.206 ns) = 2.949 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
                Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
                Info: 4: + IC(1.467 ns) + CELL(0.000 ns) = 4.984 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 6.834 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.764 ns) + CELL(0.000 ns) = 7.598 ns; Loc. = CLKCTRL_G4; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 9.170 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SIQO|data[0]'
                Info: Total cell delay = 3.033 ns ( 33.08 % )
                Info: Total interconnect delay = 6.137 ns ( 66.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 32 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.594 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.933 ns) + CELL(0.666 ns) = 2.594 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.03 % )
                Info: Total interconnect delay = 0.933 ns ( 35.97 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.594 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.933 ns) + CELL(0.666 ns) = 2.594 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.03 % )
                Info: Total interconnect delay = 0.933 ns ( 35.97 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 904 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.446 ns) + CELL(0.460 ns) = 0.906 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.77 % )
        Info: Total interconnect delay = 0.446 ns ( 49.23 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" (data pin = "GPIO[23]", clock pin = "SPI_SCK") is 10.768 ns
    Info: + Longest pin to register delay is 13.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO[23]'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X30_Y0_N0; Fanout = 1; COMB Node = 'GPIO[23]~0'
        Info: 3: + IC(6.880 ns) + CELL(0.589 ns) = 8.443 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~225'
        Info: 4: + IC(1.142 ns) + CELL(0.650 ns) = 10.235 ns; Loc. = LCCOMB_X19_Y1_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 5: + IC(3.071 ns) + CELL(0.460 ns) = 13.766 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.673 ns ( 19.42 % )
        Info: Total interconnect delay = 11.093 ns ( 80.58 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.297 ns) + CELL(0.666 ns) = 2.958 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.661 ns ( 56.15 % )
        Info: Total interconnect delay = 1.297 ns ( 43.85 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57" is 28.518 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 12.069 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.915 ns) + CELL(0.970 ns) = 3.151 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(1.531 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.919 ns) + CELL(0.970 ns) = 6.571 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 2; REG Node = 'conf[1]'
        Info: 6: + IC(0.752 ns) + CELL(0.370 ns) = 7.693 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 3; COMB Node = 'CLK_MCLK~246'
        Info: 7: + IC(0.381 ns) + CELL(0.370 ns) = 8.444 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
        Info: 8: + IC(0.362 ns) + CELL(0.206 ns) = 9.012 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
        Info: 9: + IC(1.467 ns) + CELL(0.000 ns) = 10.479 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
        Info: 10: + IC(0.924 ns) + CELL(0.666 ns) = 12.069 ns; Loc. = LCFF_X17_Y6_N7; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57'
        Info: Total cell delay = 4.682 ns ( 38.79 % )
        Info: Total interconnect delay = 7.387 ns ( 61.21 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 16.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y6_N7; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM57'
        Info: 2: + IC(2.576 ns) + CELL(0.651 ns) = 3.227 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 4; COMB Node = 'LessThan4~163'
        Info: 3: + IC(6.375 ns) + CELL(0.370 ns) = 9.972 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 1; COMB Node = 'PTT_out~0'
        Info: 4: + IC(3.077 ns) + CELL(3.096 ns) = 16.145 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 4.117 ns ( 25.50 % )
        Info: Total interconnect delay = 12.028 ns ( 74.50 % )
Info: Longest tpd from source pin "CLK_12MHZ" to destination pin "CLK_MCLK" is 8.825 ns
    Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
    Info: 2: + IC(1.758 ns) + CELL(0.206 ns) = 2.949 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
    Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 3.517 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
    Info: 4: + IC(2.052 ns) + CELL(3.256 ns) = 8.825 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.653 ns ( 52.73 % )
    Info: Total interconnect delay = 4.172 ns ( 47.27 % )
Info: th for register "q[0]" (data pin = "DOUT", clock pin = "IFCLK") is 7.534 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 15.949 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.915 ns) + CELL(0.970 ns) = 3.151 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(1.531 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.919 ns) + CELL(0.970 ns) = 6.571 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 2; REG Node = 'conf[1]'
        Info: 6: + IC(0.752 ns) + CELL(0.370 ns) = 7.693 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 3; COMB Node = 'CLK_MCLK~246'
        Info: 7: + IC(0.381 ns) + CELL(0.370 ns) = 8.444 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 1; COMB Node = 'CLK_MCLK~247'
        Info: 8: + IC(0.362 ns) + CELL(0.206 ns) = 9.012 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 3; COMB Node = 'CLK_MCLK~248'
        Info: 9: + IC(1.467 ns) + CELL(0.000 ns) = 10.479 ns; Loc. = CLKCTRL_G7; Fanout = 383; COMB Node = 'CLK_MCLK~248clkctrl'
        Info: 10: + IC(0.872 ns) + CELL(0.970 ns) = 12.321 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 11: + IC(0.430 ns) + CELL(0.206 ns) = 12.957 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'BCLK~191'
        Info: 12: + IC(1.422 ns) + CELL(0.000 ns) = 14.379 ns; Loc. = CLKCTRL_G6; Fanout = 259; COMB Node = 'BCLK~191clkctrl'
        Info: 13: + IC(0.904 ns) + CELL(0.666 ns) = 15.949 ns; Loc. = LCFF_X10_Y13_N27; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 5.858 ns ( 36.73 % )
        Info: Total interconnect delay = 10.091 ns ( 63.27 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(7.267 ns) + CELL(0.460 ns) = 8.721 ns; Loc. = LCFF_X10_Y13_N27; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.454 ns ( 16.67 % )
        Info: Total interconnect delay = 7.267 ns ( 83.33 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Allocated 113 megabytes of memory during processing
    Info: Processing ended: Fri Sep 28 22:09:19 2007
    Info: Elapsed time: 00:00:05


