

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Thu Jul 20 18:09:20 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  47.538 ns|  47.538 ns|   10|   10|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 10, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_98 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 11 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_100 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 12 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_103 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 13 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_105 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 14 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_106 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read42"   --->   Operation 15 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_107 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read41"   --->   Operation 16 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_108 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 17 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_110 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 18 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_115 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 19 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_117 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 20 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_118 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 21 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_120 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 22 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_122 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 23 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_144 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 24 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_145 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 25 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_146 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 26 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 27 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_148 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 28 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read_148"   --->   Operation 29 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_1, i12 11"   --->   Operation 30 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717, i32 1, i32 11"   --->   Operation 31 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_148, i32 1, i32 7"   --->   Operation 32 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i8 %p_read_147"   --->   Operation 33 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (5.28ns)   --->   "%mul_ln717_2 = mul i12 %zext_ln1171_12, i12 11"   --->   Operation 34 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_2, i32 1, i32 11"   --->   Operation 35 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_147, i32 1, i32 7"   --->   Operation 36 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i8 %p_read_146"   --->   Operation 37 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (5.28ns)   --->   "%mul_ln717_3 = mul i12 %zext_ln1171_15, i12 13"   --->   Operation 38 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_3, i32 1, i32 11"   --->   Operation 39 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_146, i32 1, i32 7"   --->   Operation 40 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1171_31 = zext i8 %p_read_145"   --->   Operation 41 'zext' 'zext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (5.28ns)   --->   "%mul_ln717_4 = mul i12 %zext_ln1171_31, i12 13"   --->   Operation 42 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_4, i32 1, i32 11"   --->   Operation 43 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1171_39 = zext i8 %p_read_144"   --->   Operation 44 'zext' 'zext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (5.28ns)   --->   "%mul_ln717_5 = mul i12 %zext_ln1171_39, i12 13"   --->   Operation 45 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_270 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_5, i32 1, i32 11"   --->   Operation 46 'partselect' 'mult_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V_319 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_144, i32 1, i32 7"   --->   Operation 47 'partselect' 'mult_V_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1171_218 = zext i8 %p_read_122"   --->   Operation 48 'zext' 'zext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (5.28ns)   --->   "%mul_ln717_38 = mul i12 %zext_ln1171_218, i12 11"   --->   Operation 49 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_2066 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_38, i32 1, i32 11"   --->   Operation 50 'partselect' 'mult_V_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_2105 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_122, i32 1, i32 7"   --->   Operation 51 'partselect' 'mult_V_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1171_231 = zext i8 %p_read_120"   --->   Operation 52 'zext' 'zext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_2177 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_120, i32 1, i32 7"   --->   Operation 53 'partselect' 'mult_V_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (5.28ns)   --->   "%mul_ln717_40 = mul i12 %zext_ln1171_231, i12 11"   --->   Operation 54 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_40, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1171_245 = zext i8 %p_read_118"   --->   Operation 56 'zext' 'zext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_2447 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_118, i32 1, i32 7"   --->   Operation 57 'partselect' 'mult_V_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (5.28ns)   --->   "%mul_ln717_43 = mul i12 %zext_ln1171_245, i12 11"   --->   Operation 58 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_2470 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_43, i32 1, i32 11"   --->   Operation 59 'partselect' 'mult_V_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln42_164 = zext i8 %p_read_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'zext' 'zext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (5.28ns)   --->   "%mul_ln717_44 = mul i12 %zext_ln42_164, i12 11"   --->   Operation 61 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_2503 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_44, i32 1, i32 11"   --->   Operation 62 'partselect' 'mult_V_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_2514 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_117, i32 1, i32 7"   --->   Operation 63 'partselect' 'mult_V_2514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1171_266 = zext i8 %p_read_115"   --->   Operation 64 'zext' 'zext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (5.28ns)   --->   "%mul_ln717_46 = mul i12 %zext_ln1171_266, i12 11"   --->   Operation 65 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_2695 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_46, i32 1, i32 11"   --->   Operation 66 'partselect' 'mult_V_2695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1171_294 = zext i8 %p_read_110"   --->   Operation 67 'zext' 'zext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_3077 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_110, i32 1, i32 7"   --->   Operation 68 'partselect' 'mult_V_3077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (5.28ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_294, i13 22"   --->   Operation 69 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_54, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1171_310 = zext i8 %p_read_108"   --->   Operation 71 'zext' 'zext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (5.28ns)   --->   "%mul_ln717_57 = mul i12 %zext_ln1171_310, i12 13"   --->   Operation 72 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_3272 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_57, i32 1, i32 11"   --->   Operation 73 'partselect' 'mult_V_3272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_3281 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_108, i32 1, i32 7"   --->   Operation 74 'partselect' 'mult_V_3281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1171_317 = zext i8 %p_read_107"   --->   Operation 75 'zext' 'zext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_3332 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_107, i32 1, i32 7"   --->   Operation 76 'partselect' 'mult_V_3332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (5.28ns)   --->   "%mul_ln717_61 = mul i12 %zext_ln1171_317, i12 13"   --->   Operation 77 'mul' 'mul_ln717_61' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_3340 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_61, i32 1, i32 11"   --->   Operation 78 'partselect' 'mult_V_3340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1171_325 = zext i8 %p_read_106"   --->   Operation 79 'zext' 'zext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (5.28ns)   --->   "%mul_ln717_63 = mul i12 %zext_ln1171_325, i12 11"   --->   Operation 80 'mul' 'mul_ln717_63' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_63, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1171_330 = zext i8 %p_read_105"   --->   Operation 82 'zext' 'zext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_3478 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_105, i32 1, i32 7"   --->   Operation 83 'partselect' 'mult_V_3478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (5.28ns)   --->   "%mul_ln717_66 = mul i13 %zext_ln1171_330, i13 21"   --->   Operation 84 'mul' 'mul_ln717_66' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_3506 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_66, i32 1, i32 12"   --->   Operation 85 'partselect' 'mult_V_3506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1171_348 = zext i8 %p_read_103"   --->   Operation 86 'zext' 'zext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1171_349 = zext i8 %p_read_103"   --->   Operation 87 'zext' 'zext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_3589 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_103, i32 1, i32 7"   --->   Operation 88 'partselect' 'mult_V_3589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (5.28ns)   --->   "%mul_ln717_69 = mul i12 %zext_ln1171_349, i12 11"   --->   Operation 89 'mul' 'mul_ln717_69' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_3599 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_69, i32 1, i32 11"   --->   Operation 90 'partselect' 'mult_V_3599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (5.28ns)   --->   "%mul_ln717_70 = mul i13 %zext_ln1171_348, i13 22"   --->   Operation 91 'mul' 'mul_ln717_70' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_3619 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_70, i32 1, i32 12"   --->   Operation 92 'partselect' 'mult_V_3619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1171_368 = zext i8 %p_read_100"   --->   Operation 93 'zext' 'zext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_3845 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_100, i32 1, i32 7"   --->   Operation 94 'partselect' 'mult_V_3845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (5.28ns)   --->   "%mul_ln717_74 = mul i12 %zext_ln1171_368, i12 13"   --->   Operation 95 'mul' 'mul_ln717_74' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_74, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (5.28ns)   --->   "%mul_ln717_75 = mul i12 %zext_ln1171_368, i12 11"   --->   Operation 97 'mul' 'mul_ln717_75' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_3865 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_75, i32 1, i32 11"   --->   Operation 98 'partselect' 'mult_V_3865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln42_290 = zext i8 %p_read_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'zext' 'zext_ln42_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_3978 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_98, i32 1, i32 7"   --->   Operation 100 'partselect' 'mult_V_3978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (5.28ns)   --->   "%mul_ln717_77 = mul i12 %zext_ln42_290, i12 11"   --->   Operation 101 'mul' 'mul_ln717_77' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_3996 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_77, i32 1, i32 11"   --->   Operation 102 'partselect' 'mult_V_3996' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_131 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 103 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_132 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 104 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_read_133 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 105 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_read_134 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 106 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_135 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 107 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_136 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 108 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_138 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 109 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_read_139 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 110 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_read_140 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 111 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_141 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 112 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_read_142 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 113 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_read_143 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 114 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1171_46 = zext i8 %p_read_143"   --->   Operation 115 'zext' 'zext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mult_V_331 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_143, i32 1, i32 7"   --->   Operation 116 'partselect' 'mult_V_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (5.28ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_46, i13 22"   --->   Operation 117 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_373 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_7, i32 1, i32 12"   --->   Operation 118 'partselect' 'mult_V_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1171_53 = zext i8 %p_read_142"   --->   Operation 119 'zext' 'zext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_142, i32 1, i32 7"   --->   Operation 120 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (5.28ns)   --->   "%mul_ln717_8 = mul i12 %zext_ln1171_53, i12 11"   --->   Operation 121 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_8, i32 1, i32 11"   --->   Operation 122 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1171_64 = zext i8 %p_read_141"   --->   Operation 123 'zext' 'zext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1171_66 = zext i8 %p_read_141"   --->   Operation 124 'zext' 'zext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (5.28ns)   --->   "%mul_ln1171_7 = mul i13 %zext_ln1171_66, i13 8179"   --->   Operation 125 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_7, i32 1, i32 12"   --->   Operation 126 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (5.28ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_66, i13 21"   --->   Operation 127 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_9, i32 1, i32 12"   --->   Operation 128 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (5.28ns)   --->   "%mul_ln717_10 = mul i12 %zext_ln1171_64, i12 13"   --->   Operation 129 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_10, i32 1, i32 11"   --->   Operation 130 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mult_V_489 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_141, i32 1, i32 7"   --->   Operation 131 'partselect' 'mult_V_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i8 %p_read_140"   --->   Operation 132 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (5.28ns)   --->   "%mul_ln1171_11 = mul i13 %zext_ln1171_74, i13 8179"   --->   Operation 133 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln717_241 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_11, i32 1, i32 12"   --->   Operation 134 'partselect' 'trunc_ln717_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_562 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_140, i32 1, i32 7"   --->   Operation 135 'partselect' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i8 %p_read_139"   --->   Operation 136 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (5.28ns)   --->   "%mul_ln717_11 = mul i12 %zext_ln1171_81, i12 11"   --->   Operation 137 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_642 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_11, i32 1, i32 11"   --->   Operation 138 'partselect' 'mult_V_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_691 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_139, i32 1, i32 7"   --->   Operation 139 'partselect' 'mult_V_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1171_92 = zext i8 %p_read_138"   --->   Operation 140 'zext' 'zext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (5.28ns)   --->   "%mul_ln717_12 = mul i12 %zext_ln1171_92, i12 11"   --->   Operation 141 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_12, i32 1, i32 11"   --->   Operation 142 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mult_V_722 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_138, i32 1, i32 7"   --->   Operation 143 'partselect' 'mult_V_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1171_105 = zext i8 %p_read_136"   --->   Operation 144 'zext' 'zext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1171_106 = zext i8 %p_read_136"   --->   Operation 145 'zext' 'zext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (5.28ns)   --->   "%mul_ln717_14 = mul i12 %zext_ln1171_105, i12 13"   --->   Operation 146 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_14, i32 1, i32 11"   --->   Operation 147 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (5.28ns)   --->   "%mul_ln717_15 = mul i13 %zext_ln1171_106, i13 19"   --->   Operation 148 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%mult_V_854 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_15, i32 1, i32 12"   --->   Operation 149 'partselect' 'mult_V_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (5.28ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln1171_105, i12 11"   --->   Operation 150 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_16, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_136, i32 1, i32 7"   --->   Operation 152 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (5.28ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln1171_106, i13 22"   --->   Operation 153 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_17, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (5.28ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_106, i13 21"   --->   Operation 155 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_18, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1171_115 = zext i8 %p_read_135"   --->   Operation 157 'zext' 'zext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (5.28ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_115, i12 11"   --->   Operation 158 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_19, i32 1, i32 11"   --->   Operation 159 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_977 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_135, i32 1, i32 7"   --->   Operation 160 'partselect' 'mult_V_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (5.28ns)   --->   "%mul_ln717_20 = mul i12 %zext_ln1171_115, i12 13"   --->   Operation 161 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_20, i32 1, i32 11"   --->   Operation 162 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1171_121 = zext i8 %p_read_134"   --->   Operation 163 'zext' 'zext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (5.28ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln1171_121, i12 13"   --->   Operation 164 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_21, i32 1, i32 11"   --->   Operation 165 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_134, i32 1, i32 7"   --->   Operation 166 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (5.28ns)   --->   "%mul_ln717_22 = mul i12 %zext_ln1171_121, i12 11"   --->   Operation 167 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%mult_V_1042 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_22, i32 1, i32 11"   --->   Operation 168 'partselect' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1171_130 = zext i8 %p_read_133"   --->   Operation 169 'zext' 'zext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (5.28ns)   --->   "%mul_ln717_23 = mul i12 %zext_ln1171_130, i12 11"   --->   Operation 170 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_1089 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_23, i32 1, i32 11"   --->   Operation 171 'partselect' 'mult_V_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%mult_V_1098 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_133, i32 1, i32 7"   --->   Operation 172 'partselect' 'mult_V_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1171_135 = zext i8 %p_read_132"   --->   Operation 173 'zext' 'zext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (5.28ns)   --->   "%mul_ln717_24 = mul i12 %zext_ln1171_135, i12 13"   --->   Operation 174 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_1217 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_24, i32 1, i32 11"   --->   Operation 175 'partselect' 'mult_V_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_1266 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_132, i32 1, i32 7"   --->   Operation 176 'partselect' 'mult_V_1266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1171_144 = zext i8 %p_read_131"   --->   Operation 177 'zext' 'zext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (5.28ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_144, i12 13"   --->   Operation 178 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_1280 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_25, i32 1, i32 11"   --->   Operation 179 'partselect' 'mult_V_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_131, i32 1, i32 7"   --->   Operation 180 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%p_read_116 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 181 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%p_read_121 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 182 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_read_123 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 183 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_read_124 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 184 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%p_read_125 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 185 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%p_read_126 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 186 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_read_127 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 187 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_read_128 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 188 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_read_129 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 189 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_read_130 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 190 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1171_145 = zext i8 %p_read_131"   --->   Operation 191 'zext' 'zext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (5.28ns)   --->   "%mul_ln1171_22 = mul i13 %zext_ln1171_145, i13 8179"   --->   Operation 192 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln717_369 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_22, i32 1, i32 12"   --->   Operation 193 'partselect' 'trunc_ln717_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1171_151 = zext i8 %p_read_130"   --->   Operation 194 'zext' 'zext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (5.28ns)   --->   "%mul_ln717_27 = mul i12 %zext_ln1171_151, i12 13"   --->   Operation 195 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_1379 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_27, i32 1, i32 11"   --->   Operation 196 'partselect' 'mult_V_1379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_1399 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_130, i32 1, i32 7"   --->   Operation 197 'partselect' 'mult_V_1399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1171_159 = zext i8 %p_read_129"   --->   Operation 198 'zext' 'zext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (5.28ns)   --->   "%mul_ln717_28 = mul i12 %zext_ln1171_159, i12 13"   --->   Operation 199 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_1448 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_28, i32 1, i32 11"   --->   Operation 200 'partselect' 'mult_V_1448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%mult_V_1464 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_129, i32 1, i32 7"   --->   Operation 201 'partselect' 'mult_V_1464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1171_167 = zext i8 %p_read_128"   --->   Operation 202 'zext' 'zext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_1483 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_128, i32 1, i32 7"   --->   Operation 203 'partselect' 'mult_V_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (5.28ns)   --->   "%mul_ln717_30 = mul i12 %zext_ln1171_167, i12 13"   --->   Operation 204 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_1507 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_30, i32 1, i32 11"   --->   Operation 205 'partselect' 'mult_V_1507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1171_176 = zext i8 %p_read_127"   --->   Operation 206 'zext' 'zext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1171_179 = zext i8 %p_read_127"   --->   Operation 207 'zext' 'zext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (5.28ns)   --->   "%mul_ln717_31 = mul i12 %zext_ln1171_179, i12 11"   --->   Operation 208 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_31, i32 1, i32 11"   --->   Operation 209 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (5.28ns)   --->   "%mul_ln1171_28 = mul i13 %zext_ln1171_176, i13 8179"   --->   Operation 210 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_421 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_28, i32 1, i32 12"   --->   Operation 211 'partselect' 'trunc_ln717_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_1626 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_127, i32 1, i32 7"   --->   Operation 212 'partselect' 'mult_V_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1171_186 = zext i8 %p_read_126"   --->   Operation 213 'zext' 'zext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_126, i32 1, i32 7"   --->   Operation 214 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (5.28ns)   --->   "%mul_ln717_32 = mul i12 %zext_ln1171_186, i12 11"   --->   Operation 215 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_1670 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_32, i32 1, i32 11"   --->   Operation 216 'partselect' 'mult_V_1670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (5.28ns)   --->   "%mul_ln717_33 = mul i12 %zext_ln1171_186, i12 13"   --->   Operation 217 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_1682 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_33, i32 1, i32 11"   --->   Operation 218 'partselect' 'mult_V_1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1171_194 = zext i8 %p_read_125"   --->   Operation 219 'zext' 'zext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (5.28ns)   --->   "%mul_ln717_34 = mul i12 %zext_ln1171_194, i12 13"   --->   Operation 220 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_34, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_1766 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_125, i32 1, i32 7"   --->   Operation 222 'partselect' 'mult_V_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1171_204 = zext i8 %p_read_124"   --->   Operation 223 'zext' 'zext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (5.28ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln1171_204, i12 11"   --->   Operation 224 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_36, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_124, i32 1, i32 7"   --->   Operation 226 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1171_213 = zext i8 %p_read_123"   --->   Operation 227 'zext' 'zext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_1992 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_123, i32 1, i32 7"   --->   Operation 228 'partselect' 'mult_V_1992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (5.28ns)   --->   "%mul_ln1171_32 = mul i13 %zext_ln1171_213, i13 8181"   --->   Operation 229 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln717_469 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_32, i32 1, i32 12"   --->   Operation 230 'partselect' 'trunc_ln717_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (5.28ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_218, i12 13"   --->   Operation 231 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%mult_V_2061 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_37, i32 1, i32 11"   --->   Operation 232 'partselect' 'mult_V_2061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1171_222 = zext i8 %p_read_121"   --->   Operation 233 'zext' 'zext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (5.28ns)   --->   "%mul_ln717_39 = mul i12 %zext_ln1171_222, i12 11"   --->   Operation 234 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_2120 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_39, i32 1, i32 11"   --->   Operation 235 'partselect' 'mult_V_2120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%mult_V_2132 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_121, i32 1, i32 7"   --->   Operation 236 'partselect' 'mult_V_2132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1171_230 = zext i8 %p_read_120"   --->   Operation 237 'zext' 'zext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (5.28ns)   --->   "%mul_ln717_41 = mul i12 %zext_ln1171_231, i12 13"   --->   Operation 238 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_2199 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_41, i32 1, i32 11"   --->   Operation 239 'partselect' 'mult_V_2199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (5.28ns)   --->   "%mul_ln1171_35 = mul i13 %zext_ln1171_230, i13 8181"   --->   Operation 240 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln717_515 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_35, i32 1, i32 12"   --->   Operation 241 'partselect' 'trunc_ln717_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1171_242 = zext i8 %p_read_118"   --->   Operation 242 'zext' 'zext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1171_243 = zext i8 %p_read_118"   --->   Operation 243 'zext' 'zext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (5.28ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_243, i13 19"   --->   Operation 244 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_42, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (5.28ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_242, i14 16365"   --->   Operation 246 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln717_534 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_36, i32 1, i32 13"   --->   Operation 247 'partselect' 'trunc_ln717_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln42_165 = zext i8 %p_read_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'zext' 'zext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (5.28ns)   --->   "%mul_ln1171_37 = mul i13 %zext_ln42_165, i13 8181"   --->   Operation 249 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln717_543 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_37, i32 1, i32 12"   --->   Operation 250 'partselect' 'trunc_ln717_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1171_259 = zext i8 %p_read_116"   --->   Operation 251 'zext' 'zext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (5.28ns)   --->   "%mul_ln717_45 = mul i12 %zext_ln1171_259, i12 11"   --->   Operation 252 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%mult_V_2611 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_45, i32 1, i32 11"   --->   Operation 253 'partselect' 'mult_V_2611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (5.28ns)   --->   "%mul_ln717_47 = mul i12 %zext_ln1171_266, i12 13"   --->   Operation 254 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_2714 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_47, i32 1, i32 11"   --->   Operation 255 'partselect' 'mult_V_2714' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.28>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%p_read_101 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 256 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%p_read_102 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 257 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%p_read_104 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read44"   --->   Operation 258 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%p_read_109 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 259 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%p_read_111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 260 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%p_read_112 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 261 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%p_read_113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 262 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%p_read_114 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 263 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln717_272 = zext i11 %mult_V_2066"   --->   Operation 264 'zext' 'zext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln42_170 = zext i7 %mult_V_2514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'zext' 'zext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%mult_V_2704 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_115, i2 0"   --->   Operation 266 'bitconcatenate' 'mult_V_2704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1171_267 = zext i10 %mult_V_2704"   --->   Operation 267 'zext' 'zext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (1.41ns)   --->   "%sub_ln1171_249 = sub i11 0, i11 %zext_ln1171_267"   --->   Operation 268 'sub' 'sub_ln1171_249' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i11 %sub_ln1171_249"   --->   Operation 269 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (1.48ns)   --->   "%sub_ln1171_250 = sub i12 %sext_ln1171_51, i12 %zext_ln1171_266"   --->   Operation 270 'sub' 'sub_ln1171_250' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln717_565 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_250, i32 1, i32 11"   --->   Operation 271 'partselect' 'trunc_ln717_565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln42_179 = zext i10 %mult_V_2704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'zext' 'zext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln42_183 = zext i8 %p_read_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'zext' 'zext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%mult_V_2765 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_114, i32 1, i32 7"   --->   Operation 274 'partselect' 'mult_V_2765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (5.28ns)   --->   "%mul_ln717_48 = mul i12 %zext_ln42_183, i12 13"   --->   Operation 275 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_2782 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_48, i32 1, i32 11"   --->   Operation 276 'partselect' 'mult_V_2782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1171_277 = zext i8 %p_read_113"   --->   Operation 277 'zext' 'zext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (5.28ns)   --->   "%mul_ln717_49 = mul i12 %zext_ln1171_277, i12 11"   --->   Operation 278 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_2816 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_49, i32 1, i32 11"   --->   Operation 279 'partselect' 'mult_V_2816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_2822 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_113, i32 1, i32 7"   --->   Operation 280 'partselect' 'mult_V_2822' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1171_281 = zext i8 %p_read_112"   --->   Operation 281 'zext' 'zext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln717_37 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_112, i3 0"   --->   Operation 282 'bitconcatenate' 'shl_ln717_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln717_367 = zext i11 %shl_ln717_37"   --->   Operation 283 'zext' 'zext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (1.48ns)   --->   "%sub_ln717_141 = sub i12 %zext_ln717_367, i12 %zext_ln1171_281"   --->   Operation 284 'sub' 'sub_ln717_141' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_2959 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_141, i32 1, i32 11"   --->   Operation 285 'partselect' 'mult_V_2959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (1.48ns)   --->   "%add_ln717_103 = add i12 %zext_ln717_367, i12 %zext_ln1171_281"   --->   Operation 286 'add' 'add_ln717_103' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_2962 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_103, i32 1, i32 11"   --->   Operation 287 'partselect' 'mult_V_2962' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln717_370 = zext i11 %mult_V_2962"   --->   Operation 288 'zext' 'zext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (5.28ns)   --->   "%mul_ln717_50 = mul i12 %zext_ln1171_281, i12 13"   --->   Operation 289 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_2969 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_50, i32 1, i32 11"   --->   Operation 290 'partselect' 'mult_V_2969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_2977 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_112, i32 1, i32 7"   --->   Operation 291 'partselect' 'mult_V_2977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1171_286 = zext i8 %p_read_111"   --->   Operation 292 'zext' 'zext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1171_289 = zext i8 %p_read_111"   --->   Operation 293 'zext' 'zext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_3009 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_111, i1 0"   --->   Operation 294 'bitconcatenate' 'mult_V_3009' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln717_373 = zext i9 %mult_V_3009"   --->   Operation 295 'zext' 'zext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%mult_V_3035 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_111, i3 0"   --->   Operation 296 'bitconcatenate' 'mult_V_3035' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1171_290 = zext i11 %mult_V_3035"   --->   Operation 297 'zext' 'zext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (1.48ns)   --->   "%add_ln717_104 = add i12 %zext_ln1171_290, i12 %zext_ln717_373"   --->   Operation 298 'add' 'add_ln717_104' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_3015 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_104, i32 1, i32 11"   --->   Operation 299 'partselect' 'mult_V_3015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%mult_V_3018 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_111, i32 1, i32 7"   --->   Operation 300 'partselect' 'mult_V_3018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (5.28ns)   --->   "%mul_ln717_51 = mul i12 %zext_ln1171_289, i12 11"   --->   Operation 301 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%mult_V_3020 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_51, i32 1, i32 11"   --->   Operation 302 'partselect' 'mult_V_3020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (5.28ns)   --->   "%mul_ln717_52 = mul i12 %zext_ln1171_289, i12 13"   --->   Operation 303 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_3031 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_52, i32 1, i32 11"   --->   Operation 304 'partselect' 'mult_V_3031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (5.28ns)   --->   "%mul_ln1171_40 = mul i13 %zext_ln1171_286, i13 8181"   --->   Operation 305 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln717_632 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_40, i32 1, i32 12"   --->   Operation 306 'partselect' 'trunc_ln717_632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1171_293 = zext i8 %p_read_110"   --->   Operation 307 'zext' 'zext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (5.28ns)   --->   "%mul_ln717_53 = mul i12 %zext_ln1171_293, i12 13"   --->   Operation 308 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_3082 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_53, i32 1, i32 11"   --->   Operation 309 'partselect' 'mult_V_3082' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1171_304 = zext i8 %p_read_109"   --->   Operation 310 'zext' 'zext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%mult_V_3162 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_109, i32 1, i32 7"   --->   Operation 311 'partselect' 'mult_V_3162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (5.28ns)   --->   "%mul_ln717_56 = mul i12 %zext_ln1171_304, i12 13"   --->   Operation 312 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_3182 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_56, i32 1, i32 11"   --->   Operation 313 'partselect' 'mult_V_3182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (5.28ns)   --->   "%mul_ln717_58 = mul i12 %zext_ln1171_310, i12 11"   --->   Operation 314 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_3282 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_58, i32 1, i32 11"   --->   Operation 315 'partselect' 'mult_V_3282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1171_315 = zext i8 %p_read_107"   --->   Operation 316 'zext' 'zext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (5.28ns)   --->   "%mul_ln717_59 = mul i12 %zext_ln1171_317, i12 11"   --->   Operation 317 'mul' 'mul_ln717_59' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%mult_V_3329 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_59, i32 1, i32 11"   --->   Operation 318 'partselect' 'mult_V_3329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (5.28ns)   --->   "%mul_ln717_60 = mul i13 %zext_ln1171_315, i13 21"   --->   Operation 319 'mul' 'mul_ln717_60' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%mult_V_3335 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_60, i32 1, i32 12"   --->   Operation 320 'partselect' 'mult_V_3335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1171_324 = zext i8 %p_read_106"   --->   Operation 321 'zext' 'zext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (5.28ns)   --->   "%mul_ln717_62 = mul i12 %zext_ln1171_325, i12 13"   --->   Operation 322 'mul' 'mul_ln717_62' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_3397 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_62, i32 1, i32 11"   --->   Operation 323 'partselect' 'mult_V_3397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln717_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_106, i3 0"   --->   Operation 324 'bitconcatenate' 'shl_ln717_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln717_434 = zext i11 %shl_ln717_45"   --->   Operation 325 'zext' 'zext_ln717_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (1.48ns)   --->   "%sub_ln717_167 = sub i12 %zext_ln717_434, i12 %zext_ln1171_325"   --->   Operation 326 'sub' 'sub_ln717_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_3406 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_167, i32 1, i32 11"   --->   Operation 327 'partselect' 'mult_V_3406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (5.28ns)   --->   "%mul_ln1171_42 = mul i13 %zext_ln1171_324, i13 8179"   --->   Operation 328 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln717_697 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_42, i32 1, i32 12"   --->   Operation 329 'partselect' 'trunc_ln717_697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1171_333 = zext i8 %p_read_105"   --->   Operation 330 'zext' 'zext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (5.28ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln1171_330, i13 8181"   --->   Operation 331 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln717_705 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_43, i32 1, i32 12"   --->   Operation 332 'partselect' 'trunc_ln717_705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (5.28ns)   --->   "%mul_ln717_64 = mul i12 %zext_ln1171_333, i12 13"   --->   Operation 333 'mul' 'mul_ln717_64' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%mult_V_3481 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_64, i32 1, i32 11"   --->   Operation 334 'partselect' 'mult_V_3481' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (5.28ns)   --->   "%mul_ln717_65 = mul i12 %zext_ln1171_333, i12 11"   --->   Operation 335 'mul' 'mul_ln717_65' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_65, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln1171_335 = zext i8 %p_read_104"   --->   Operation 337 'zext' 'zext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1171_339 = zext i8 %p_read_104"   --->   Operation 338 'zext' 'zext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_3525 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_104, i32 1, i32 7"   --->   Operation 339 'partselect' 'mult_V_3525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (5.28ns)   --->   "%mul_ln717_67 = mul i12 %zext_ln1171_339, i12 13"   --->   Operation 340 'mul' 'mul_ln717_67' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_3529 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_67, i32 1, i32 11"   --->   Operation 341 'partselect' 'mult_V_3529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (5.28ns)   --->   "%mul_ln717_68 = mul i12 %zext_ln1171_349, i12 13"   --->   Operation 342 'mul' 'mul_ln717_68' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_3590 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_68, i32 1, i32 11"   --->   Operation 343 'partselect' 'mult_V_3590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1171_354 = zext i8 %p_read_102"   --->   Operation 344 'zext' 'zext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1171_355 = zext i8 %p_read_102"   --->   Operation 345 'zext' 'zext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_3728 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_102, i32 1, i32 7"   --->   Operation 346 'partselect' 'mult_V_3728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (5.28ns)   --->   "%mul_ln717_71 = mul i13 %zext_ln1171_354, i13 25"   --->   Operation 347 'mul' 'mul_ln717_71' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%mult_V_3739 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_71, i32 1, i32 12"   --->   Operation 348 'partselect' 'mult_V_3739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (5.28ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_355, i14 16365"   --->   Operation 349 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln717_749 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_46, i32 1, i32 13"   --->   Operation 350 'partselect' 'trunc_ln717_749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln42_261 = zext i8 %p_read_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'zext' 'zext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_3781 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_101, i2 0"   --->   Operation 352 'bitconcatenate' 'mult_V_3781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1171_365 = zext i10 %mult_V_3781"   --->   Operation 353 'zext' 'zext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_3801 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_101, i32 1, i32 7"   --->   Operation 354 'partselect' 'mult_V_3801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (1.41ns)   --->   "%add_ln717_136 = add i11 %zext_ln1171_365, i11 %zext_ln42_261"   --->   Operation 355 'add' 'add_ln717_136' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_3805 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_136, i32 1, i32 10"   --->   Operation 356 'partselect' 'mult_V_3805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1171_371 = zext i8 %p_read_100"   --->   Operation 357 'zext' 'zext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln1171_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_100, i4 0"   --->   Operation 358 'bitconcatenate' 'shl_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1171_373 = zext i12 %shl_ln1171_39"   --->   Operation 359 'zext' 'zext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_3898 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_100, i2 0"   --->   Operation 360 'bitconcatenate' 'mult_V_3898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1171_375 = zext i10 %mult_V_3898"   --->   Operation 361 'zext' 'zext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (1.54ns)   --->   "%sub_ln1171_367 = sub i13 %zext_ln1171_375, i13 %zext_ln1171_373"   --->   Operation 362 'sub' 'sub_ln1171_367' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln717_765 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_367, i32 1, i32 12"   --->   Operation 363 'partselect' 'trunc_ln717_765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (1.54ns)   --->   "%sub_ln717_187 = sub i13 %zext_ln1171_373, i13 %zext_ln1171_375"   --->   Operation 364 'sub' 'sub_ln717_187' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_3877 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_187, i32 1, i32 12"   --->   Operation 365 'partselect' 'mult_V_3877' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln717_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_98, i3 0"   --->   Operation 366 'bitconcatenate' 'shl_ln717_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln717_502 = zext i11 %shl_ln717_53"   --->   Operation 367 'zext' 'zext_ln717_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (1.48ns)   --->   "%add_ln717_142 = add i12 %zext_ln717_502, i12 %zext_ln42_290"   --->   Operation 368 'add' 'add_ln717_142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_3969 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_142, i32 1, i32 11"   --->   Operation 369 'partselect' 'mult_V_3969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (1.48ns)   --->   "%sub_ln717_194 = sub i12 %zext_ln717_502, i12 %zext_ln42_290"   --->   Operation 370 'sub' 'sub_ln717_194' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_3997 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_194, i32 1, i32 11"   --->   Operation 371 'partselect' 'mult_V_3997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (1.30ns)   --->   "%add_ln712_581 = add i9 %zext_ln1171_371, i9 64"   --->   Operation 372 'add' 'add_ln712_581' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln712_177 = zext i9 %add_ln712_581"   --->   Operation 373 'zext' 'zext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (1.36ns)   --->   "%add_ln712_582 = add i10 %zext_ln712_177, i10 %zext_ln1171_335"   --->   Operation 374 'add' 'add_ln712_582' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (1.54ns)   --->   "%add_ln712_733 = add i12 %trunc_ln42_21, i12 %zext_ln42_179"   --->   Operation 375 'add' 'add_ln712_733' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (1.48ns)   --->   "%add_ln712_819 = add i11 %trunc_ln42_19, i11 %zext_ln42_170"   --->   Operation 376 'add' 'add_ln712_819' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln712_247 = zext i11 %add_ln712_819"   --->   Operation 377 'zext' 'zext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (1.48ns)   --->   "%add_ln712_820 = add i12 %zext_ln712_247, i12 %zext_ln717_272"   --->   Operation 378 'add' 'add_ln712_820' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (1.54ns)   --->   "%add_ln712_821 = add i12 %zext_ln717_370, i12 %trunc_ln42_25"   --->   Operation 379 'add' 'add_ln712_821' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%p_read_97 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read51"   --->   Operation 380 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%p_read_99 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 381 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%p_read_119 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 382 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_148"   --->   Operation 383 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i8 %p_read_148"   --->   Operation 384 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%mult_V_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_148, i3 0"   --->   Operation 385 'bitconcatenate' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i11 %mult_V_22"   --->   Operation 386 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (1.48ns)   --->   "%sub_ln1171 = sub i12 0, i12 %zext_ln1171_4"   --->   Operation 387 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i13 %zext_ln1171, i13 8181"   --->   Operation 388 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln717_122 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171, i32 1, i32 12"   --->   Operation 389 'partselect' 'trunc_ln717_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln717_124 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171, i32 1, i32 11"   --->   Operation 390 'partselect' 'trunc_ln717_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (5.28ns)   --->   "%mul_ln1171_1 = mul i13 %zext_ln1171, i13 8179"   --->   Operation 391 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln717_126 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_1, i32 1, i32 12"   --->   Operation 392 'partselect' 'trunc_ln717_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (1.30ns)   --->   "%sub_ln1171_7 = sub i9 0, i9 %zext_ln1171_2"   --->   Operation 393 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln717_129 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_7, i32 1, i32 8"   --->   Operation 394 'partselect' 'trunc_ln717_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (5.28ns)   --->   "%mul_ln717_1 = mul i13 %zext_ln1171, i13 25"   --->   Operation 395 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_1, i32 1, i32 12"   --->   Operation 396 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (1.48ns)   --->   "%add_ln717_3 = add i12 %zext_ln1171_4, i12 %zext_ln1171_1"   --->   Operation 397 'add' 'add_ln717_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_3, i32 1, i32 11"   --->   Operation 398 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln717_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_147, i3 0"   --->   Operation 399 'bitconcatenate' 'shl_ln717_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln717_14 = zext i11 %shl_ln717_7"   --->   Operation 400 'zext' 'zext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (1.48ns)   --->   "%add_ln717_6 = add i12 %zext_ln717_14, i12 %zext_ln1171_12"   --->   Operation 401 'add' 'add_ln717_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_6, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (1.48ns)   --->   "%sub_ln1171_13 = sub i12 0, i12 %zext_ln717_14"   --->   Operation 403 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln717_142 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_13, i32 1, i32 11"   --->   Operation 404 'partselect' 'trunc_ln717_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (1.48ns)   --->   "%sub_ln717_7 = sub i12 %zext_ln717_14, i12 %zext_ln1171_12"   --->   Operation 405 'sub' 'sub_ln717_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_7, i32 1, i32 11"   --->   Operation 406 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i8 %p_read_146"   --->   Operation 407 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i8 %p_read_146"   --->   Operation 408 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (1.30ns)   --->   "%sub_ln1171_20 = sub i9 0, i9 %zext_ln1171_17"   --->   Operation 409 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln717_155 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_20, i32 1, i32 8"   --->   Operation 410 'partselect' 'trunc_ln717_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (5.28ns)   --->   "%mul_ln1171_2 = mul i13 %zext_ln1171_16, i13 8179"   --->   Operation 411 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln717_161 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_2, i32 1, i32 12"   --->   Operation 412 'partselect' 'trunc_ln717_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1171_26 = zext i8 %p_read_145"   --->   Operation 413 'zext' 'zext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1171_27 = zext i8 %p_read_145"   --->   Operation 414 'zext' 'zext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_145, i3 0"   --->   Operation 415 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1171_32 = zext i11 %tmp_5"   --->   Operation 416 'zext' 'zext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (1.48ns)   --->   "%sub_ln1171_26 = sub i12 0, i12 %zext_ln1171_32"   --->   Operation 417 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (1.48ns)   --->   "%sub_ln717_11 = sub i12 %zext_ln1171_32, i12 %zext_ln1171_31"   --->   Operation 418 'sub' 'sub_ln717_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_11, i32 1, i32 11"   --->   Operation 419 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (5.28ns)   --->   "%mul_ln1171_3 = mul i14 %zext_ln1171_27, i14 16365"   --->   Operation 420 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln717_170 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_3, i32 1, i32 13"   --->   Operation 421 'partselect' 'trunc_ln717_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (1.30ns)   --->   "%sub_ln1171_29 = sub i9 0, i9 %zext_ln1171_26"   --->   Operation 422 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln717_171 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_29, i32 1, i32 8"   --->   Operation 423 'partselect' 'trunc_ln717_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1171_35 = zext i8 %p_read_144"   --->   Operation 424 'zext' 'zext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln1171_36 = zext i8 %p_read_144"   --->   Operation 425 'zext' 'zext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1171_37 = zext i8 %p_read_144"   --->   Operation 426 'zext' 'zext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1171_38 = zext i8 %p_read_144"   --->   Operation 427 'zext' 'zext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln717_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_144, i2 0"   --->   Operation 428 'bitconcatenate' 'shl_ln717_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln717_42 = zext i10 %shl_ln717_2"   --->   Operation 429 'zext' 'zext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (1.41ns)   --->   "%sub_ln717_17 = sub i11 %zext_ln717_42, i11 %zext_ln1171_37"   --->   Operation 430 'sub' 'sub_ln717_17' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_17, i32 1, i32 10"   --->   Operation 431 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_144, i4 0"   --->   Operation 432 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1171_40 = zext i12 %shl_ln1171_3"   --->   Operation 433 'zext' 'zext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_311 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_144, i1 0"   --->   Operation 434 'bitconcatenate' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln717_45 = zext i9 %mult_V_311"   --->   Operation 435 'zext' 'zext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (1.54ns)   --->   "%sub_ln717_18 = sub i13 %zext_ln1171_40, i13 %zext_ln717_45"   --->   Operation 436 'sub' 'sub_ln717_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_18, i32 1, i32 12"   --->   Operation 437 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln717_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_144, i3 0"   --->   Operation 438 'bitconcatenate' 'shl_ln717_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln717_47 = zext i11 %shl_ln717_3"   --->   Operation 439 'zext' 'zext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (1.48ns)   --->   "%add_ln717_13 = add i12 %zext_ln717_47, i12 %zext_ln1171_39"   --->   Operation 440 'add' 'add_ln717_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_13, i32 1, i32 11"   --->   Operation 441 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (1.48ns)   --->   "%sub_ln1171_33 = sub i12 0, i12 %zext_ln717_47"   --->   Operation 442 'sub' 'sub_ln1171_33' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i12 %sub_ln1171_33"   --->   Operation 443 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (1.54ns)   --->   "%sub_ln1171_34 = sub i13 %sext_ln1171_12, i13 %zext_ln717_45"   --->   Operation 444 'sub' 'sub_ln1171_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln717_181 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_34, i32 1, i32 12"   --->   Operation 445 'partselect' 'trunc_ln717_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (1.54ns)   --->   "%sub_ln1171_36 = sub i13 %sext_ln1171_12, i13 %zext_ln1171_35"   --->   Operation 446 'sub' 'sub_ln1171_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln717_184 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_36, i32 1, i32 12"   --->   Operation 447 'partselect' 'trunc_ln717_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (1.41ns)   --->   "%sub_ln1171_39 = sub i11 0, i11 %zext_ln717_42"   --->   Operation 448 'sub' 'sub_ln1171_39' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i11 %sub_ln1171_39"   --->   Operation 449 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (1.48ns)   --->   "%sub_ln1171_40 = sub i12 %sext_ln1171_14, i12 %zext_ln1171_39"   --->   Operation 450 'sub' 'sub_ln1171_40' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln717_186 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_40, i32 1, i32 11"   --->   Operation 451 'partselect' 'trunc_ln717_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln717_187 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_39, i32 1, i32 10"   --->   Operation 452 'partselect' 'trunc_ln717_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln1171_43 = zext i8 %p_read_143"   --->   Operation 453 'zext' 'zext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln1171_44 = zext i8 %p_read_143"   --->   Operation 454 'zext' 'zext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (5.28ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_43, i12 11"   --->   Operation 455 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_6, i32 1, i32 11"   --->   Operation 456 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (5.28ns)   --->   "%mul_ln1171_4 = mul i13 %zext_ln1171_46, i13 8179"   --->   Operation 457 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln717_189 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_4, i32 1, i32 12"   --->   Operation 458 'partselect' 'trunc_ln717_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_143, i3 0"   --->   Operation 459 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1171_47 = zext i11 %shl_ln1171_4"   --->   Operation 460 'zext' 'zext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (1.48ns)   --->   "%sub_ln1171_42 = sub i12 0, i12 %zext_ln1171_47"   --->   Operation 461 'sub' 'sub_ln1171_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_143, i1 0"   --->   Operation 462 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (1.48ns)   --->   "%sub_ln717_20 = sub i12 %zext_ln1171_47, i12 %zext_ln1171_43"   --->   Operation 463 'sub' 'sub_ln717_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_20, i32 1, i32 11"   --->   Operation 464 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_42, i32 1, i32 11"   --->   Operation 465 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (1.48ns)   --->   "%sub_ln1171_403 = sub i12 %zext_ln1171_43, i12 %zext_ln1171_47"   --->   Operation 466 'sub' 'sub_ln1171_403' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_403, i32 1, i32 11"   --->   Operation 467 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln717_56 = zext i9 %shl_ln1171_5"   --->   Operation 468 'zext' 'zext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (1.48ns)   --->   "%sub_ln717_24 = sub i12 %zext_ln1171_47, i12 %zext_ln717_56"   --->   Operation 469 'sub' 'sub_ln717_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_24, i32 1, i32 11"   --->   Operation 470 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (1.30ns)   --->   "%sub_ln1171_48 = sub i9 0, i9 %zext_ln1171_44"   --->   Operation 471 'sub' 'sub_ln1171_48' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln717_202 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_48, i32 1, i32 8"   --->   Operation 472 'partselect' 'trunc_ln717_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (5.28ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_46, i13 8181"   --->   Operation 473 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_5, i32 1, i32 12"   --->   Operation 474 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (1.48ns)   --->   "%add_ln717_16 = add i12 %zext_ln1171_47, i12 %zext_ln717_56"   --->   Operation 475 'add' 'add_ln717_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_16, i32 1, i32 11"   --->   Operation 476 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1171_54 = zext i8 %p_read_142"   --->   Operation 477 'zext' 'zext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1171_55 = zext i8 %p_read_142"   --->   Operation 478 'zext' 'zext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (5.28ns)   --->   "%mul_ln1171_6 = mul i13 %zext_ln1171_55, i13 8181"   --->   Operation 479 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln717_206 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_6, i32 1, i32 12"   --->   Operation 480 'partselect' 'trunc_ln717_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1171_65 = zext i8 %p_read_141"   --->   Operation 481 'zext' 'zext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln717_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_141, i4 0"   --->   Operation 482 'bitconcatenate' 'shl_ln717_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln717_65 = zext i12 %shl_ln717_4"   --->   Operation 483 'zext' 'zext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln717_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_141, i2 0"   --->   Operation 484 'bitconcatenate' 'shl_ln717_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln717_66 = zext i10 %shl_ln717_6"   --->   Operation 485 'zext' 'zext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (5.28ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_65, i14 16363"   --->   Operation 486 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln717_217 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_8, i32 1, i32 13"   --->   Operation 487 'partselect' 'trunc_ln717_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (5.28ns)   --->   "%mul_ln1171_9 = mul i13 %zext_ln1171_66, i13 8181"   --->   Operation 488 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_9, i32 1, i32 12"   --->   Operation 489 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (1.41ns)   --->   "%sub_ln1171_58 = sub i11 0, i11 %zext_ln717_66"   --->   Operation 490 'sub' 'sub_ln1171_58' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln717_78 = sext i11 %sub_ln1171_58"   --->   Operation 491 'sext' 'sext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_58, i32 1, i32 10"   --->   Operation 492 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (1.54ns)   --->   "%sub_ln1171_62 = sub i13 0, i13 %zext_ln717_65"   --->   Operation 493 'sub' 'sub_ln1171_62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (5.28ns)   --->   "%mul_ln1171_10 = mul i14 %zext_ln1171_65, i14 16365"   --->   Operation 494 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_10, i32 1, i32 13"   --->   Operation 495 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (1.48ns)   --->   "%sub_ln1171_64 = sub i12 %sext_ln717_78, i12 %zext_ln1171_64"   --->   Operation 496 'sub' 'sub_ln1171_64' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_64, i32 1, i32 11"   --->   Operation 497 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1171_70 = zext i8 %p_read_140"   --->   Operation 498 'zext' 'zext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1171_71 = zext i8 %p_read_140"   --->   Operation 499 'zext' 'zext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln1171_73 = zext i8 %p_read_140"   --->   Operation 500 'zext' 'zext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i8 %p_read_140"   --->   Operation 501 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (5.28ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_70, i14 16365"   --->   Operation 502 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_12, i32 1, i32 13"   --->   Operation 503 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1171_82 = zext i8 %p_read_139"   --->   Operation 504 'zext' 'zext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_681 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_139, i3 0"   --->   Operation 505 'bitconcatenate' 'mult_V_681' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1171_86 = zext i11 %mult_V_681"   --->   Operation 506 'zext' 'zext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (1.48ns)   --->   "%sub_ln1171_78 = sub i12 0, i12 %zext_ln1171_86"   --->   Operation 507 'sub' 'sub_ln1171_78' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_139, i4 0"   --->   Operation 508 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1171_87 = zext i12 %tmp_1"   --->   Operation 509 'zext' 'zext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (1.54ns)   --->   "%sub_ln1171_82 = sub i13 0, i13 %zext_ln1171_87"   --->   Operation 510 'sub' 'sub_ln1171_82' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [1/1] (5.28ns)   --->   "%mul_ln1171_13 = mul i13 %zext_ln1171_82, i13 8181"   --->   Operation 511 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_13, i32 1, i32 12"   --->   Operation 512 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1171_90 = zext i8 %p_read_138"   --->   Operation 513 'zext' 'zext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (5.28ns)   --->   "%mul_ln1171_14 = mul i13 %zext_ln1171_90, i13 8179"   --->   Operation 514 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_14, i32 1, i32 12"   --->   Operation 515 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_855 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_136, i3 0"   --->   Operation 516 'bitconcatenate' 'mult_V_855' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1171_108 = zext i11 %mult_V_855"   --->   Operation 517 'zext' 'zext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (1.48ns)   --->   "%sub_ln1171_101 = sub i12 0, i12 %zext_ln1171_108"   --->   Operation 518 'sub' 'sub_ln1171_101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 519 [1/1] (1.48ns)   --->   "%sub_ln1171_415 = sub i12 %zext_ln1171_105, i12 %zext_ln1171_108"   --->   Operation 519 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_415, i32 1, i32 11"   --->   Operation 520 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (1.48ns)   --->   "%add_ln717_38 = add i12 %zext_ln1171_108, i12 %zext_ln1171_105"   --->   Operation 521 'add' 'add_ln717_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_38, i32 1, i32 11"   --->   Operation 522 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1171_113 = zext i8 %p_read_135"   --->   Operation 523 'zext' 'zext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln1171_114 = zext i8 %p_read_135"   --->   Operation 524 'zext' 'zext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln717_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_135, i4 0"   --->   Operation 525 'bitconcatenate' 'shl_ln717_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln717_133 = zext i12 %shl_ln717_13"   --->   Operation 526 'zext' 'zext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln717_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_135, i2 0"   --->   Operation 527 'bitconcatenate' 'shl_ln717_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln717_134 = zext i10 %shl_ln717_14"   --->   Operation 528 'zext' 'zext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (1.41ns)   --->   "%sub_ln1171_107 = sub i11 0, i11 %zext_ln717_134"   --->   Operation 529 'sub' 'sub_ln1171_107' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_107, i32 1, i32 10"   --->   Operation 530 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (1.54ns)   --->   "%add_ln717_41 = add i13 %zext_ln717_133, i13 %zext_ln1171_113"   --->   Operation 531 'add' 'add_ln717_41' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_995 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_41, i32 1, i32 12"   --->   Operation 532 'partselect' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1171_120 = zext i8 %p_read_134"   --->   Operation 533 'zext' 'zext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_134, i4 0"   --->   Operation 534 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1171_123 = zext i12 %shl_ln1171_14"   --->   Operation 535 'zext' 'zext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (1.54ns)   --->   "%add_ln717_45 = add i13 %zext_ln1171_123, i13 %zext_ln1171_120"   --->   Operation 536 'add' 'add_ln717_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_45, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_1113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_133, i3 0"   --->   Operation 538 'bitconcatenate' 'mult_V_1113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln717_155 = zext i11 %mult_V_1113"   --->   Operation 539 'zext' 'zext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (1.48ns)   --->   "%add_ln717_46 = add i12 %zext_ln717_155, i12 %zext_ln1171_130"   --->   Operation 540 'add' 'add_ln717_46' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%mult_V_1088 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_46, i32 1, i32 11"   --->   Operation 541 'partselect' 'mult_V_1088' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (1.48ns)   --->   "%sub_ln1171_123 = sub i12 0, i12 %zext_ln717_155"   --->   Operation 542 'sub' 'sub_ln1171_123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_123, i32 1, i32 11"   --->   Operation 543 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1171_138 = zext i8 %p_read_132"   --->   Operation 544 'zext' 'zext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (1.30ns)   --->   "%sub_ln1171_134 = sub i9 0, i9 %zext_ln1171_138"   --->   Operation 545 'sub' 'sub_ln1171_134' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln717_352 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_134, i32 1, i32 8"   --->   Operation 546 'partselect' 'trunc_ln717_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1171_143 = zext i8 %p_read_131"   --->   Operation 547 'zext' 'zext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln1171_146 = zext i8 %p_read_131"   --->   Operation 548 'zext' 'zext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%mult_V_1283 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_131, i2 0"   --->   Operation 549 'bitconcatenate' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln717_178 = zext i10 %mult_V_1283"   --->   Operation 550 'zext' 'zext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_131, i3 0"   --->   Operation 551 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln1171_147 = zext i11 %shl_ln1171_16"   --->   Operation 552 'zext' 'zext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (1.48ns)   --->   "%sub_ln1171_136 = sub i12 0, i12 %zext_ln1171_147"   --->   Operation 553 'sub' 'sub_ln1171_136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i12 %sub_ln1171_136"   --->   Operation 554 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (1.54ns)   --->   "%sub_ln1171_137 = sub i13 %sext_ln1171_33, i13 %zext_ln1171_145"   --->   Operation 555 'sub' 'sub_ln1171_137' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln717_356 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_137, i32 1, i32 12"   --->   Operation 556 'partselect' 'trunc_ln717_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (1.41ns)   --->   "%add_ln717_50 = add i11 %zext_ln717_178, i11 %zext_ln1171_146"   --->   Operation 557 'add' 'add_ln717_50' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_1288 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_50, i32 1, i32 10"   --->   Operation 558 'partselect' 'mult_V_1288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (1.41ns)   --->   "%sub_ln1171_138 = sub i11 0, i11 %zext_ln717_178"   --->   Operation 559 'sub' 'sub_ln1171_138' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i11 %sub_ln1171_138"   --->   Operation 560 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (1.48ns)   --->   "%sub_ln1171_139 = sub i12 %sext_ln1171_34, i12 %zext_ln1171_144"   --->   Operation 561 'sub' 'sub_ln1171_139' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln717_357 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_139, i32 1, i32 11"   --->   Operation 562 'partselect' 'trunc_ln717_357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln717_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_131, i1 0"   --->   Operation 563 'bitconcatenate' 'shl_ln717_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln717_180 = zext i9 %shl_ln717_18"   --->   Operation 564 'zext' 'zext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln717_181 = zext i9 %shl_ln717_18"   --->   Operation 565 'zext' 'zext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (1.48ns)   --->   "%sub_ln717_65 = sub i12 %zext_ln1171_147, i12 %zext_ln717_181"   --->   Operation 566 'sub' 'sub_ln717_65' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%mult_V_1291 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_65, i32 1, i32 11"   --->   Operation 567 'partselect' 'mult_V_1291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (1.48ns)   --->   "%add_ln717_51 = add i12 %zext_ln1171_147, i12 %zext_ln1171_144"   --->   Operation 568 'add' 'add_ln717_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_1293 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_51, i32 1, i32 11"   --->   Operation 569 'partselect' 'mult_V_1293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (1.48ns)   --->   "%sub_ln717_66 = sub i12 %zext_ln1171_147, i12 %zext_ln1171_144"   --->   Operation 570 'sub' 'sub_ln717_66' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%mult_V_1295 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_66, i32 1, i32 11"   --->   Operation 571 'partselect' 'mult_V_1295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_131, i4 0"   --->   Operation 572 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1171_148 = zext i12 %shl_ln1171_17"   --->   Operation 573 'zext' 'zext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln1171_149 = zext i9 %shl_ln717_18"   --->   Operation 574 'zext' 'zext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (1.54ns)   --->   "%sub_ln1171_140 = sub i13 %zext_ln717_180, i13 %zext_ln1171_148"   --->   Operation 575 'sub' 'sub_ln1171_140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln717_360 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_140, i32 1, i32 12"   --->   Operation 576 'partselect' 'trunc_ln717_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (1.54ns)   --->   "%sub_ln1171_142 = sub i13 0, i13 %zext_ln1171_148"   --->   Operation 577 'sub' 'sub_ln1171_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i13 %sub_ln1171_142"   --->   Operation 578 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (1.53ns)   --->   "%sub_ln1171_143 = sub i14 %sext_ln1171_35, i14 %zext_ln1171_149"   --->   Operation 579 'sub' 'sub_ln1171_143' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln717_362 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_143, i32 1, i32 13"   --->   Operation 580 'partselect' 'trunc_ln717_362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (1.41ns)   --->   "%sub_ln717_68 = sub i11 %zext_ln717_178, i11 %zext_ln1171_146"   --->   Operation 581 'sub' 'sub_ln717_68' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_68, i32 1, i32 10"   --->   Operation 582 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (1.54ns)   --->   "%sub_ln717_69 = sub i13 %zext_ln1171_148, i13 %zext_ln717_180"   --->   Operation 583 'sub' 'sub_ln717_69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%mult_V_1315 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_69, i32 1, i32 12"   --->   Operation 584 'partselect' 'mult_V_1315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln717_366 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_138, i32 1, i32 10"   --->   Operation 585 'partselect' 'trunc_ln717_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (1.48ns)   --->   "%add_ln717_52 = add i12 %zext_ln1171_147, i12 %zext_ln717_181"   --->   Operation 586 'add' 'add_ln717_52' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_52, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (1.48ns)   --->   "%sub_ln1171_424 = sub i12 %zext_ln1171_144, i12 %zext_ln1171_147"   --->   Operation 588 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln717_368 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_424, i32 1, i32 11"   --->   Operation 589 'partselect' 'trunc_ln717_368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln1171_150 = zext i8 %p_read_130"   --->   Operation 590 'zext' 'zext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1171_153 = zext i8 %p_read_130"   --->   Operation 591 'zext' 'zext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_1401 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_130, i3 0"   --->   Operation 592 'bitconcatenate' 'mult_V_1401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln717_187 = zext i11 %mult_V_1401"   --->   Operation 593 'zext' 'zext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (1.48ns)   --->   "%sub_ln717_70 = sub i12 %zext_ln717_187, i12 %zext_ln1171_151"   --->   Operation 594 'sub' 'sub_ln717_70' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_1344 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_70, i32 1, i32 11"   --->   Operation 595 'partselect' 'mult_V_1344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (1.48ns)   --->   "%sub_ln1171_145 = sub i12 0, i12 %zext_ln717_187"   --->   Operation 596 'sub' 'sub_ln1171_145' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%mult_V_1371 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_130, i2 0"   --->   Operation 597 'bitconcatenate' 'mult_V_1371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln1171_155 = zext i10 %mult_V_1371"   --->   Operation 598 'zext' 'zext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_1355 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_130, i1 0"   --->   Operation 599 'bitconcatenate' 'mult_V_1355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1171_158 = zext i9 %mult_V_1355"   --->   Operation 600 'zext' 'zext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (1.48ns)   --->   "%add_ln717_53 = add i12 %zext_ln717_187, i12 %zext_ln1171_158"   --->   Operation 601 'add' 'add_ln717_53' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_1360 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_53, i32 1, i32 11"   --->   Operation 602 'partselect' 'mult_V_1360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (1.41ns)   --->   "%add_ln717_55 = add i11 %zext_ln1171_155, i11 %zext_ln1171_153"   --->   Operation 603 'add' 'add_ln717_55' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_1362 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_55, i32 1, i32 10"   --->   Operation 604 'partselect' 'mult_V_1362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln717_383 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_145, i32 1, i32 11"   --->   Operation 605 'partselect' 'trunc_ln717_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (1.30ns)   --->   "%sub_ln1171_152 = sub i9 0, i9 %zext_ln1171_150"   --->   Operation 606 'sub' 'sub_ln1171_152' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln717_386 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_152, i32 1, i32 8"   --->   Operation 607 'partselect' 'trunc_ln717_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln1171_163 = zext i8 %p_read_129"   --->   Operation 608 'zext' 'zext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln717_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_129, i3 0"   --->   Operation 609 'bitconcatenate' 'shl_ln717_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln717_198 = zext i11 %shl_ln717_19"   --->   Operation 610 'zext' 'zext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_1422 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_129, i1 0"   --->   Operation 611 'bitconcatenate' 'mult_V_1422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln717_200 = zext i9 %mult_V_1422"   --->   Operation 612 'zext' 'zext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 613 [1/1] (1.48ns)   --->   "%sub_ln717_75 = sub i12 %zext_ln717_198, i12 %zext_ln717_200"   --->   Operation 613 'sub' 'sub_ln717_75' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_75, i32 1, i32 11"   --->   Operation 614 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (1.48ns)   --->   "%sub_ln1171_154 = sub i12 %zext_ln717_200, i12 %zext_ln717_198"   --->   Operation 615 'sub' 'sub_ln1171_154' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln717_389 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_154, i32 1, i32 11"   --->   Operation 616 'partselect' 'trunc_ln717_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (1.48ns)   --->   "%sub_ln717_76 = sub i12 %zext_ln717_198, i12 %zext_ln1171_159"   --->   Operation 617 'sub' 'sub_ln717_76' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%mult_V_1418 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_76, i32 1, i32 11"   --->   Operation 618 'partselect' 'mult_V_1418' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (1.48ns)   --->   "%add_ln717_57 = add i12 %zext_ln717_198, i12 %zext_ln717_200"   --->   Operation 619 'add' 'add_ln717_57' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%mult_V_1446 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_57, i32 1, i32 11"   --->   Operation 620 'partselect' 'mult_V_1446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1171_169 = zext i8 %p_read_128"   --->   Operation 621 'zext' 'zext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_128, i2 0"   --->   Operation 622 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln1171_171 = zext i10 %shl_ln1171_19"   --->   Operation 623 'zext' 'zext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (1.41ns)   --->   "%sub_ln1171_160 = sub i11 0, i11 %zext_ln1171_171"   --->   Operation 624 'sub' 'sub_ln1171_160' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln717_197 = sext i11 %sub_ln1171_160"   --->   Operation 625 'sext' 'sext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln717_400 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_160, i32 1, i32 10"   --->   Operation 626 'partselect' 'trunc_ln717_400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln717_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_128, i3 0"   --->   Operation 627 'bitconcatenate' 'shl_ln717_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln717_208 = zext i11 %shl_ln717_21"   --->   Operation 628 'zext' 'zext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (1.48ns)   --->   "%sub_ln717_79 = sub i12 %zext_ln717_208, i12 %zext_ln1171_167"   --->   Operation 629 'sub' 'sub_ln717_79' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_79, i32 1, i32 11"   --->   Operation 630 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (1.48ns)   --->   "%sub_ln1171_161 = sub i12 %sext_ln717_197, i12 %zext_ln1171_167"   --->   Operation 631 'sub' 'sub_ln1171_161' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln717_403 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_161, i32 1, i32 11"   --->   Operation 632 'partselect' 'trunc_ln717_403' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (1.48ns)   --->   "%add_ln717_58 = add i12 %zext_ln717_208, i12 %zext_ln1171_167"   --->   Operation 633 'add' 'add_ln717_58' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%mult_V_1481 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_58, i32 1, i32 11"   --->   Operation 634 'partselect' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1171_177 = zext i8 %p_read_127"   --->   Operation 635 'zext' 'zext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1171_178 = zext i8 %p_read_127"   --->   Operation 636 'zext' 'zext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_1640 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_127, i2 0"   --->   Operation 637 'bitconcatenate' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1171_180 = zext i10 %mult_V_1640"   --->   Operation 638 'zext' 'zext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1171_181 = zext i10 %mult_V_1640"   --->   Operation 639 'zext' 'zext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (1.41ns)   --->   "%sub_ln1171_169 = sub i11 0, i11 %zext_ln1171_181"   --->   Operation 640 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i11 %sub_ln1171_169"   --->   Operation 641 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (1.48ns)   --->   "%sub_ln1171_170 = sub i12 %sext_ln1171_40, i12 %zext_ln1171_179"   --->   Operation 642 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln717_416 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_170, i32 1, i32 11"   --->   Operation 643 'partselect' 'trunc_ln717_416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln717_417 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_169, i32 1, i32 10"   --->   Operation 644 'partselect' 'trunc_ln717_417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_127, i3 0"   --->   Operation 645 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1171_182 = zext i11 %shl_ln1171_20"   --->   Operation 646 'zext' 'zext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (1.41ns)   --->   "%add_ln717_61 = add i11 %zext_ln1171_181, i11 %zext_ln1171_178"   --->   Operation 647 'add' 'add_ln717_61' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_61, i32 1, i32 10"   --->   Operation 648 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln717_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_127, i4 0"   --->   Operation 649 'bitconcatenate' 'shl_ln717_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln717_215 = zext i12 %shl_ln717_22"   --->   Operation 650 'zext' 'zext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (1.54ns)   --->   "%sub_ln717_83 = sub i13 %zext_ln717_215, i13 %zext_ln1171_180"   --->   Operation 651 'sub' 'sub_ln717_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_1609 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_83, i32 1, i32 12"   --->   Operation 652 'partselect' 'mult_V_1609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (1.54ns)   --->   "%sub_ln717_84 = sub i13 %zext_ln717_215, i13 %zext_ln1171_176"   --->   Operation 653 'sub' 'sub_ln717_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%mult_V_1613 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_84, i32 1, i32 12"   --->   Operation 654 'partselect' 'mult_V_1613' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (1.41ns)   --->   "%sub_ln717_85 = sub i11 %zext_ln1171_181, i11 %zext_ln1171_178"   --->   Operation 655 'sub' 'sub_ln717_85' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_1614 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_85, i32 1, i32 10"   --->   Operation 656 'partselect' 'mult_V_1614' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (1.54ns)   --->   "%sub_ln1171_172 = sub i13 %zext_ln1171_180, i13 %zext_ln717_215"   --->   Operation 657 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln717_424 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_172, i32 1, i32 12"   --->   Operation 658 'partselect' 'trunc_ln717_424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (1.30ns)   --->   "%sub_ln1171_173 = sub i9 0, i9 %zext_ln1171_177"   --->   Operation 659 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln717_425 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_173, i32 1, i32 8"   --->   Operation 660 'partselect' 'trunc_ln717_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (1.48ns)   --->   "%add_ln717_62 = add i12 %zext_ln1171_182, i12 %zext_ln1171_179"   --->   Operation 661 'add' 'add_ln717_62' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%mult_V_1638 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_62, i32 1, i32 11"   --->   Operation 662 'partselect' 'mult_V_1638' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln717_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_126, i3 0"   --->   Operation 663 'bitconcatenate' 'shl_ln717_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln717_220 = zext i11 %shl_ln717_23"   --->   Operation 664 'zext' 'zext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (1.48ns)   --->   "%add_ln717_64 = add i12 %zext_ln717_220, i12 %zext_ln1171_186"   --->   Operation 665 'add' 'add_ln717_64' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_64, i32 1, i32 11"   --->   Operation 666 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_126, i1 0"   --->   Operation 667 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln1171_189 = zext i9 %shl_ln1171_21"   --->   Operation 668 'zext' 'zext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (1.48ns)   --->   "%sub_ln717_88 = sub i12 %zext_ln717_220, i12 %zext_ln1171_186"   --->   Operation 669 'sub' 'sub_ln717_88' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_88, i32 1, i32 11"   --->   Operation 670 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (1.48ns)   --->   "%sub_ln1171_431 = sub i12 %zext_ln1171_186, i12 %zext_ln717_220"   --->   Operation 671 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln717_439 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_431, i32 1, i32 11"   --->   Operation 672 'partselect' 'trunc_ln717_439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (1.36ns)   --->   "%sub_ln1171_183 = sub i10 0, i10 %zext_ln1171_189"   --->   Operation 673 'sub' 'sub_ln1171_183' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln717_441 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_183, i32 1, i32 9"   --->   Operation 674 'partselect' 'trunc_ln717_441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln1171_195 = zext i8 %p_read_125"   --->   Operation 675 'zext' 'zext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1171_196 = zext i8 %p_read_125"   --->   Operation 676 'zext' 'zext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln1171_198 = zext i8 %p_read_125"   --->   Operation 677 'zext' 'zext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%mult_V_1743 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_125, i2 0"   --->   Operation 678 'bitconcatenate' 'mult_V_1743' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln717_230 = zext i10 %mult_V_1743"   --->   Operation 679 'zext' 'zext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (1.41ns)   --->   "%sub_ln1171_432 = sub i11 %zext_ln1171_198, i11 %zext_ln717_230"   --->   Operation 680 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln717_443 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_432, i32 1, i32 10"   --->   Operation 681 'partselect' 'trunc_ln717_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln717_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_125, i1 0"   --->   Operation 682 'bitconcatenate' 'shl_ln717_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln1171_199 = zext i9 %shl_ln717_25"   --->   Operation 683 'zext' 'zext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln42_124 = zext i7 %mult_V_1766" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_125, i4 0"   --->   Operation 685 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln1171_201 = zext i12 %shl_ln1171_22"   --->   Operation 686 'zext' 'zext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 687 [1/1] (1.54ns)   --->   "%sub_ln1171_189 = sub i13 %zext_ln1171_199, i13 %zext_ln1171_201"   --->   Operation 687 'sub' 'sub_ln1171_189' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln717_449 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_189, i32 1, i32 12"   --->   Operation 688 'partselect' 'trunc_ln717_449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i12 %trunc_ln717_449"   --->   Operation 689 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (1.30ns)   --->   "%sub_ln1171_190 = sub i9 0, i9 %zext_ln1171_195"   --->   Operation 690 'sub' 'sub_ln1171_190' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln717_450 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_190, i32 1, i32 8"   --->   Operation 691 'partselect' 'trunc_ln717_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln1171_202 = zext i8 %p_read_124"   --->   Operation 692 'zext' 'zext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_124, i3 0"   --->   Operation 693 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln1171_206 = zext i11 %tmp_6"   --->   Operation 694 'zext' 'zext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (1.48ns)   --->   "%sub_ln1171_433 = sub i12 %zext_ln1171_204, i12 %zext_ln1171_206"   --->   Operation 695 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln717_453 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_433, i32 1, i32 11"   --->   Operation 696 'partselect' 'trunc_ln717_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%mult_V_1890 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_124, i1 0"   --->   Operation 697 'bitconcatenate' 'mult_V_1890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln1171_207 = zext i9 %mult_V_1890"   --->   Operation 698 'zext' 'zext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln1171_208 = zext i9 %mult_V_1890"   --->   Operation 699 'zext' 'zext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (1.48ns)   --->   "%sub_ln717_94 = sub i12 %zext_ln1171_206, i12 %zext_ln1171_207"   --->   Operation 700 'sub' 'sub_ln717_94' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%mult_V_1873 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_94, i32 1, i32 11"   --->   Operation 701 'partselect' 'mult_V_1873' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln717_240 = sext i11 %mult_V_1873"   --->   Operation 702 'sext' 'sext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln717_238 = zext i14 %sext_ln717_240"   --->   Operation 703 'zext' 'zext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (1.48ns)   --->   "%add_ln717_70 = add i12 %zext_ln1171_206, i12 %zext_ln1171_207"   --->   Operation 704 'add' 'add_ln717_70' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_1888 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_70, i32 1, i32 11"   --->   Operation 705 'partselect' 'mult_V_1888' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln717_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_124, i4 0"   --->   Operation 706 'bitconcatenate' 'shl_ln717_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln717_241 = zext i12 %shl_ln717_26"   --->   Operation 707 'zext' 'zext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (1.54ns)   --->   "%sub_ln717_96 = sub i13 %zext_ln717_241, i13 %zext_ln1171_208"   --->   Operation 708 'sub' 'sub_ln717_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_1892 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_96, i32 1, i32 12"   --->   Operation 709 'partselect' 'mult_V_1892' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (1.48ns)   --->   "%sub_ln1171_193 = sub i12 0, i12 %zext_ln1171_206"   --->   Operation 710 'sub' 'sub_ln1171_193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i12 %sub_ln1171_193"   --->   Operation 711 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (1.54ns)   --->   "%sub_ln1171_194 = sub i13 %sext_ln1171_43, i13 %zext_ln1171_208"   --->   Operation 712 'sub' 'sub_ln1171_194' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln717_461 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_194, i32 1, i32 12"   --->   Operation 713 'partselect' 'trunc_ln717_461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (1.48ns)   --->   "%sub_ln1171_195 = sub i12 %zext_ln1171_207, i12 %zext_ln1171_206"   --->   Operation 714 'sub' 'sub_ln1171_195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln717_462 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_195, i32 1, i32 11"   --->   Operation 715 'partselect' 'trunc_ln717_462' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln1171_210 = zext i8 %p_read_123"   --->   Operation 716 'zext' 'zext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln1171_211 = zext i8 %p_read_123"   --->   Operation 717 'zext' 'zext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln1171_212 = zext i8 %p_read_123"   --->   Operation 718 'zext' 'zext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_2013 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_123, i2 0"   --->   Operation 719 'bitconcatenate' 'mult_V_2013' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln717_244 = zext i10 %mult_V_2013"   --->   Operation 720 'zext' 'zext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (1.41ns)   --->   "%sub_ln717_97 = sub i11 %zext_ln717_244, i11 %zext_ln1171_210"   --->   Operation 721 'sub' 'sub_ln717_97' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_1984 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_97, i32 1, i32 10"   --->   Operation 722 'partselect' 'mult_V_1984' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln717_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_123, i3 0"   --->   Operation 723 'bitconcatenate' 'shl_ln717_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln717_246 = zext i11 %shl_ln717_27"   --->   Operation 724 'zext' 'zext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%mult_V_2045 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_123, i1 0"   --->   Operation 725 'bitconcatenate' 'mult_V_2045' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln717_247 = zext i9 %mult_V_2045"   --->   Operation 726 'zext' 'zext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (1.48ns)   --->   "%add_ln717_71 = add i12 %zext_ln717_246, i12 %zext_ln717_247"   --->   Operation 727 'add' 'add_ln717_71' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%mult_V_1991 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_71, i32 1, i32 11"   --->   Operation 728 'partselect' 'mult_V_1991' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1171_214 = zext i9 %mult_V_2045"   --->   Operation 729 'zext' 'zext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 730 [1/1] (1.36ns)   --->   "%sub_ln1171_196 = sub i10 0, i10 %zext_ln1171_214"   --->   Operation 730 'sub' 'sub_ln1171_196' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln717_465 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_196, i32 1, i32 9"   --->   Operation 731 'partselect' 'trunc_ln717_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 732 [1/1] (1.48ns)   --->   "%add_ln717_72 = add i12 %zext_ln717_246, i12 %zext_ln1171_211"   --->   Operation 732 'add' 'add_ln717_72' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%mult_V_1996 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_72, i32 1, i32 11"   --->   Operation 733 'partselect' 'mult_V_1996' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 734 [1/1] (1.48ns)   --->   "%sub_ln717_99 = sub i12 %zext_ln717_246, i12 %zext_ln1171_211"   --->   Operation 734 'sub' 'sub_ln717_99' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%mult_V_2001 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_99, i32 1, i32 11"   --->   Operation 735 'partselect' 'mult_V_2001' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 736 [1/1] (1.41ns)   --->   "%sub_ln1171_197 = sub i11 0, i11 %zext_ln717_244"   --->   Operation 736 'sub' 'sub_ln1171_197' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i11 %sub_ln1171_197"   --->   Operation 737 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 738 [1/1] (1.48ns)   --->   "%sub_ln1171_198 = sub i12 %sext_ln1171_44, i12 %zext_ln1171_211"   --->   Operation 738 'sub' 'sub_ln1171_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln717_468 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_198, i32 1, i32 11"   --->   Operation 739 'partselect' 'trunc_ln717_468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (1.48ns)   --->   "%sub_ln1171_199 = sub i12 %zext_ln717_247, i12 %zext_ln717_246"   --->   Operation 740 'sub' 'sub_ln1171_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln717_470 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_199, i32 1, i32 11"   --->   Operation 741 'partselect' 'trunc_ln717_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 742 [1/1] (1.48ns)   --->   "%sub_ln1171_435 = sub i12 %zext_ln1171_211, i12 %zext_ln717_246"   --->   Operation 742 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln717_471 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_435, i32 1, i32 11"   --->   Operation 743 'partselect' 'trunc_ln717_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (1.48ns)   --->   "%sub_ln717_100 = sub i12 %zext_ln717_246, i12 %zext_ln717_247"   --->   Operation 744 'sub' 'sub_ln717_100' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "%mult_V_2019 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_100, i32 1, i32 11"   --->   Operation 745 'partselect' 'mult_V_2019' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 746 [1/1] (1.30ns)   --->   "%sub_ln1171_200 = sub i9 0, i9 %zext_ln1171_212"   --->   Operation 746 'sub' 'sub_ln1171_200' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln717_473 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_200, i32 1, i32 8"   --->   Operation 747 'partselect' 'trunc_ln717_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (1.48ns)   --->   "%sub_ln1171_201 = sub i12 0, i12 %zext_ln717_246"   --->   Operation 748 'sub' 'sub_ln1171_201' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln717_477 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_197, i32 1, i32 10"   --->   Operation 749 'partselect' 'trunc_ln717_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1171_215 = zext i8 %p_read_122"   --->   Operation 750 'zext' 'zext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln1171_216 = zext i8 %p_read_122"   --->   Operation 751 'zext' 'zext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1171_219 = zext i8 %p_read_122"   --->   Operation 752 'zext' 'zext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln717_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_122, i4 0"   --->   Operation 753 'bitconcatenate' 'shl_ln717_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln717_256 = zext i12 %shl_ln717_29"   --->   Operation 754 'zext' 'zext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%mult_V_2062 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_122, i2 0"   --->   Operation 755 'bitconcatenate' 'mult_V_2062' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln717_257 = zext i10 %mult_V_2062"   --->   Operation 756 'zext' 'zext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln717_258 = zext i10 %mult_V_2062"   --->   Operation 757 'zext' 'zext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (1.54ns)   --->   "%sub_ln717_102 = sub i13 %zext_ln717_256, i13 %zext_ln717_258"   --->   Operation 758 'sub' 'sub_ln717_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_2048 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_102, i32 1, i32 12"   --->   Operation 759 'partselect' 'mult_V_2048' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (1.41ns)   --->   "%sub_ln1171_203 = sub i11 0, i11 %zext_ln717_257"   --->   Operation 760 'sub' 'sub_ln1171_203' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i11 %sub_ln1171_203"   --->   Operation 761 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (1.48ns)   --->   "%sub_ln1171_204 = sub i12 %sext_ln1171_46, i12 %zext_ln1171_218"   --->   Operation 762 'sub' 'sub_ln1171_204' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln717_479 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_204, i32 1, i32 11"   --->   Operation 763 'partselect' 'trunc_ln717_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln717_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_122, i3 0"   --->   Operation 764 'bitconcatenate' 'shl_ln717_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln717_260 = zext i11 %shl_ln717_30"   --->   Operation 765 'zext' 'zext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_2081 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_122, i1 0"   --->   Operation 766 'bitconcatenate' 'mult_V_2081' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln717_261 = zext i9 %mult_V_2081"   --->   Operation 767 'zext' 'zext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln717_262 = zext i9 %mult_V_2081"   --->   Operation 768 'zext' 'zext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 769 [1/1] (1.48ns)   --->   "%add_ln717_74 = add i12 %zext_ln717_260, i12 %zext_ln717_262"   --->   Operation 769 'add' 'add_ln717_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%mult_V_2050 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_74, i32 1, i32 11"   --->   Operation 770 'partselect' 'mult_V_2050' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln42_133 = zext i11 %mult_V_2050" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'zext' 'zext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 772 [1/1] (1.48ns)   --->   "%sub_ln717_103 = sub i12 %zext_ln717_260, i12 %zext_ln717_262"   --->   Operation 772 'sub' 'sub_ln717_103' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_2052 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_103, i32 1, i32 11"   --->   Operation 773 'partselect' 'mult_V_2052' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (1.48ns)   --->   "%sub_ln1171_205 = sub i12 0, i12 %zext_ln717_260"   --->   Operation 774 'sub' 'sub_ln1171_205' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i12 %sub_ln1171_205"   --->   Operation 775 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (1.54ns)   --->   "%sub_ln1171_206 = sub i13 %sext_ln1171_47, i13 %zext_ln1171_216"   --->   Operation 776 'sub' 'sub_ln1171_206' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln717_481 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_206, i32 1, i32 12"   --->   Operation 777 'partselect' 'trunc_ln717_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (1.48ns)   --->   "%add_ln717_75 = add i12 %zext_ln717_260, i12 %zext_ln1171_218"   --->   Operation 778 'add' 'add_ln717_75' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%mult_V_2058 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_75, i32 1, i32 11"   --->   Operation 779 'partselect' 'mult_V_2058' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (1.54ns)   --->   "%sub_ln717_104 = sub i13 %zext_ln717_256, i13 %zext_ln717_261"   --->   Operation 780 'sub' 'sub_ln717_104' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_2059 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_104, i32 1, i32 12"   --->   Operation 781 'partselect' 'mult_V_2059' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (1.48ns)   --->   "%sub_ln1171_208 = sub i12 %zext_ln717_262, i12 %zext_ln717_260"   --->   Operation 782 'sub' 'sub_ln1171_208' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln717_484 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_208, i32 1, i32 11"   --->   Operation 783 'partselect' 'trunc_ln717_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (1.54ns)   --->   "%sub_ln717_106 = sub i13 %zext_ln717_256, i13 %zext_ln1171_216"   --->   Operation 784 'sub' 'sub_ln717_106' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%mult_V_2065 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_106, i32 1, i32 12"   --->   Operation 785 'partselect' 'mult_V_2065' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (1.48ns)   --->   "%sub_ln717_107 = sub i12 %zext_ln717_260, i12 %zext_ln1171_218"   --->   Operation 786 'sub' 'sub_ln717_107' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_2067 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_107, i32 1, i32 11"   --->   Operation 787 'partselect' 'mult_V_2067' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (1.30ns)   --->   "%sub_ln1171_209 = sub i9 0, i9 %zext_ln1171_215"   --->   Operation 788 'sub' 'sub_ln1171_209' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln717_488 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_209, i32 1, i32 8"   --->   Operation 789 'partselect' 'trunc_ln717_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln717_489 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_205, i32 1, i32 11"   --->   Operation 790 'partselect' 'trunc_ln717_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln717_490 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_203, i32 1, i32 10"   --->   Operation 791 'partselect' 'trunc_ln717_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (1.54ns)   --->   "%sub_ln1171_210 = sub i13 %sext_ln1171_47, i13 %zext_ln717_261"   --->   Operation 792 'sub' 'sub_ln1171_210' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln717_491 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_210, i32 1, i32 12"   --->   Operation 793 'partselect' 'trunc_ln717_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln1171_223 = zext i8 %p_read_121"   --->   Operation 794 'zext' 'zext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1171_224 = zext i8 %p_read_121"   --->   Operation 795 'zext' 'zext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln1171_225 = zext i8 %p_read_121"   --->   Operation 796 'zext' 'zext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln717_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_121, i4 0"   --->   Operation 797 'bitconcatenate' 'shl_ln717_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln717_275 = zext i12 %shl_ln717_31"   --->   Operation 798 'zext' 'zext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (1.54ns)   --->   "%sub_ln717_108 = sub i13 %zext_ln717_275, i13 %zext_ln1171_225"   --->   Operation 799 'sub' 'sub_ln717_108' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%mult_V_2114 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_108, i32 1, i32 12"   --->   Operation 800 'partselect' 'mult_V_2114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln717_269 = sext i12 %mult_V_2114"   --->   Operation 801 'sext' 'sext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln717_276 = zext i14 %sext_ln717_269"   --->   Operation 802 'zext' 'zext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_121, i3 0"   --->   Operation 803 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln1171_226 = zext i11 %shl_ln1171_23"   --->   Operation 804 'zext' 'zext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%mult_V_2124 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_121, i1 0"   --->   Operation 805 'bitconcatenate' 'mult_V_2124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1171_229 = zext i9 %mult_V_2124"   --->   Operation 806 'zext' 'zext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (1.48ns)   --->   "%sub_ln1171_211 = sub i12 %zext_ln1171_229, i12 %zext_ln1171_226"   --->   Operation 807 'sub' 'sub_ln1171_211' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln717_494 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_211, i32 1, i32 11"   --->   Operation 808 'partselect' 'trunc_ln717_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (1.30ns)   --->   "%sub_ln1171_212 = sub i9 0, i9 %zext_ln1171_223"   --->   Operation 809 'sub' 'sub_ln1171_212' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln717_496 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_212, i32 1, i32 8"   --->   Operation 810 'partselect' 'trunc_ln717_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln717_270 = sext i8 %trunc_ln717_496"   --->   Operation 811 'sext' 'sext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln717_277 = zext i11 %mult_V_2120"   --->   Operation 812 'zext' 'zext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (1.48ns)   --->   "%sub_ln1171_437 = sub i12 %zext_ln1171_222, i12 %zext_ln1171_226"   --->   Operation 813 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln717_498 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_437, i32 1, i32 11"   --->   Operation 814 'partselect' 'trunc_ln717_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%mult_V_2149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_121, i2 0"   --->   Operation 815 'bitconcatenate' 'mult_V_2149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln717_278 = zext i10 %mult_V_2149"   --->   Operation 816 'zext' 'zext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln717_279 = zext i10 %mult_V_2149"   --->   Operation 817 'zext' 'zext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [1/1] (1.41ns)   --->   "%add_ln717_77 = add i11 %zext_ln717_279, i11 %zext_ln1171_224"   --->   Operation 818 'add' 'add_ln717_77' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_2131 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_77, i32 1, i32 10"   --->   Operation 819 'partselect' 'mult_V_2131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 820 [1/1] (1.48ns)   --->   "%sub_ln717_109 = sub i12 %zext_ln1171_226, i12 %zext_ln1171_222"   --->   Operation 820 'sub' 'sub_ln717_109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_2135 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_109, i32 1, i32 11"   --->   Operation 821 'partselect' 'mult_V_2135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (1.54ns)   --->   "%add_ln717_78 = add i13 %zext_ln717_275, i13 %zext_ln1171_225"   --->   Operation 822 'add' 'add_ln717_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 823 [1/1] (0.00ns)   --->   "%mult_V_2139 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_78, i32 1, i32 12"   --->   Operation 823 'partselect' 'mult_V_2139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 824 [1/1] (1.48ns)   --->   "%add_ln717_79 = add i12 %zext_ln1171_226, i12 %zext_ln1171_222"   --->   Operation 824 'add' 'add_ln717_79' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%mult_V_2160 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_79, i32 1, i32 11"   --->   Operation 825 'partselect' 'mult_V_2160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (1.54ns)   --->   "%sub_ln717_110 = sub i13 %zext_ln717_275, i13 %zext_ln717_278"   --->   Operation 826 'sub' 'sub_ln717_110' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln717_504 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_110, i32 1, i32 12"   --->   Operation 827 'partselect' 'trunc_ln717_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (1.48ns)   --->   "%sub_ln717_111 = sub i12 %zext_ln1171_226, i12 %zext_ln1171_229"   --->   Operation 828 'sub' 'sub_ln717_111' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_2169 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_111, i32 1, i32 11"   --->   Operation 829 'partselect' 'mult_V_2169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (1.41ns)   --->   "%sub_ln717_112 = sub i11 %zext_ln717_279, i11 %zext_ln1171_224"   --->   Operation 830 'sub' 'sub_ln717_112' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_2170 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_112, i32 1, i32 10"   --->   Operation 831 'partselect' 'mult_V_2170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln1171_232 = zext i8 %p_read_120"   --->   Operation 832 'zext' 'zext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln1171_233 = zext i8 %p_read_120"   --->   Operation 833 'zext' 'zext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%mult_V_2184 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_120, i2 0"   --->   Operation 834 'bitconcatenate' 'mult_V_2184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1171_234 = zext i10 %mult_V_2184"   --->   Operation 835 'zext' 'zext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (1.41ns)   --->   "%sub_ln1171_438 = sub i11 %zext_ln1171_233, i11 %zext_ln1171_234"   --->   Operation 836 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln717_507 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_438, i32 1, i32 10"   --->   Operation 837 'partselect' 'trunc_ln717_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln717_279 = sext i10 %trunc_ln717_507"   --->   Operation 838 'sext' 'sext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln1171_235 = zext i10 %mult_V_2184"   --->   Operation 839 'zext' 'zext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/1] (1.41ns)   --->   "%sub_ln1171_218 = sub i11 0, i11 %zext_ln1171_234"   --->   Operation 840 'sub' 'sub_ln1171_218' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln717_282 = sext i11 %sub_ln1171_218"   --->   Operation 841 'sext' 'sext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln717_508 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_218, i32 1, i32 10"   --->   Operation 842 'partselect' 'trunc_ln717_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_2181 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_120, i1 0"   --->   Operation 843 'bitconcatenate' 'mult_V_2181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln717_286 = zext i9 %mult_V_2181"   --->   Operation 844 'zext' 'zext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln717_287 = zext i9 %mult_V_2181"   --->   Operation 845 'zext' 'zext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln42_146 = zext i9 %mult_V_2181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'zext' 'zext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln42_147 = zext i9 %mult_V_2181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'zext' 'zext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln42_148 = zext i10 %mult_V_2184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'zext' 'zext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_120, i3 0"   --->   Operation 849 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln1171_236 = zext i11 %shl_ln1171_24"   --->   Operation 850 'zext' 'zext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (1.48ns)   --->   "%sub_ln1171_219 = sub i12 %zext_ln717_286, i12 %zext_ln1171_236"   --->   Operation 851 'sub' 'sub_ln1171_219' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln717_509 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_219, i32 1, i32 11"   --->   Operation 852 'partselect' 'trunc_ln717_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 853 [1/1] (1.36ns)   --->   "%sub_ln1171_220 = sub i10 0, i10 %zext_ln42_147"   --->   Operation 853 'sub' 'sub_ln1171_220' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln717_510 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_220, i32 1, i32 9"   --->   Operation 854 'partselect' 'trunc_ln717_510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_120, i4 0"   --->   Operation 855 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln1171_237 = zext i12 %shl_ln1171_25"   --->   Operation 856 'zext' 'zext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 857 [1/1] (1.54ns)   --->   "%sub_ln1171_221 = sub i13 %zext_ln1171_235, i13 %zext_ln1171_237"   --->   Operation 857 'sub' 'sub_ln1171_221' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln717_511 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_221, i32 1, i32 12"   --->   Operation 858 'partselect' 'trunc_ln717_511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 859 [1/1] (1.41ns)   --->   "%add_ln717_80 = add i11 %zext_ln1171_234, i11 %zext_ln1171_233"   --->   Operation 859 'add' 'add_ln717_80' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_2198 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_80, i32 1, i32 10"   --->   Operation 860 'partselect' 'mult_V_2198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (1.54ns)   --->   "%sub_ln717_113 = sub i13 %zext_ln1171_237, i13 %zext_ln717_287"   --->   Operation 861 'sub' 'sub_ln717_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%mult_V_2205 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_113, i32 1, i32 12"   --->   Operation 862 'partselect' 'mult_V_2205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (1.48ns)   --->   "%add_ln717_81 = add i12 %zext_ln1171_236, i12 %zext_ln1171_231"   --->   Operation 863 'add' 'add_ln717_81' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%mult_V_2209 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_81, i32 1, i32 11"   --->   Operation 864 'partselect' 'mult_V_2209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 865 [1/1] (1.30ns)   --->   "%sub_ln1171_222 = sub i9 0, i9 %zext_ln1171_232"   --->   Operation 865 'sub' 'sub_ln1171_222' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln717_513 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_222, i32 1, i32 8"   --->   Operation 866 'partselect' 'trunc_ln717_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln717_289 = sext i8 %trunc_ln717_513"   --->   Operation 867 'sext' 'sext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 868 [1/1] (1.48ns)   --->   "%add_ln717_82 = add i12 %zext_ln1171_236, i12 %zext_ln717_286"   --->   Operation 868 'add' 'add_ln717_82' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (0.00ns)   --->   "%mult_V_2224 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_82, i32 1, i32 11"   --->   Operation 869 'partselect' 'mult_V_2224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 870 [1/1] (1.48ns)   --->   "%sub_ln1171_223 = sub i12 %sext_ln717_282, i12 %zext_ln1171_231"   --->   Operation 870 'sub' 'sub_ln1171_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln717_514 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_223, i32 1, i32 11"   --->   Operation 871 'partselect' 'trunc_ln717_514' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_2306 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_119, i32 1, i32 7"   --->   Operation 872 'partselect' 'mult_V_2306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln42_154 = zext i7 %mult_V_2306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'zext' 'zext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_119, i1 0"   --->   Operation 874 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln1171_240 = zext i9 %shl_ln1171_26"   --->   Operation 875 'zext' 'zext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 876 [1/1] (1.36ns)   --->   "%sub_ln1171_225 = sub i10 0, i10 %zext_ln1171_240"   --->   Operation 876 'sub' 'sub_ln1171_225' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln717_518 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_225, i32 1, i32 9"   --->   Operation 877 'partselect' 'trunc_ln717_518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i9 %trunc_ln717_518"   --->   Operation 878 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln1171_244 = zext i8 %p_read_118"   --->   Operation 879 'zext' 'zext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln1171_247 = zext i8 %p_read_118"   --->   Operation 880 'zext' 'zext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 881 [1/1] (0.00ns)   --->   "%mult_V_2476 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_118, i2 0"   --->   Operation 881 'bitconcatenate' 'mult_V_2476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln1171_248 = zext i10 %mult_V_2476"   --->   Operation 882 'zext' 'zext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 883 [1/1] (1.41ns)   --->   "%sub_ln1171_440 = sub i11 %zext_ln1171_247, i11 %zext_ln1171_248"   --->   Operation 883 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln717_523 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_440, i32 1, i32 10"   --->   Operation 884 'partselect' 'trunc_ln717_523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 885 [1/1] (1.41ns)   --->   "%sub_ln1171_229 = sub i11 0, i11 %zext_ln1171_248"   --->   Operation 885 'sub' 'sub_ln1171_229' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i11 %sub_ln1171_229"   --->   Operation 886 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 887 [1/1] (1.48ns)   --->   "%sub_ln1171_230 = sub i12 %sext_ln1171_48, i12 %zext_ln1171_245"   --->   Operation 887 'sub' 'sub_ln1171_230' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln717_524 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_230, i32 1, i32 11"   --->   Operation 888 'partselect' 'trunc_ln717_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_2440 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_118, i3 0"   --->   Operation 889 'bitconcatenate' 'mult_V_2440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln717_294 = zext i11 %mult_V_2440"   --->   Operation 890 'zext' 'zext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_2462 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_118, i1 0"   --->   Operation 891 'bitconcatenate' 'mult_V_2462' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln717_295 = zext i9 %mult_V_2462"   --->   Operation 892 'zext' 'zext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 893 [1/1] (1.30ns)   --->   "%sub_ln1171_231 = sub i9 0, i9 %zext_ln1171_244"   --->   Operation 893 'sub' 'sub_ln1171_231' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln717_526 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_231, i32 1, i32 8"   --->   Operation 894 'partselect' 'trunc_ln717_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 895 [1/1] (1.48ns)   --->   "%sub_ln1171_232 = sub i12 0, i12 %zext_ln717_294"   --->   Operation 895 'sub' 'sub_ln1171_232' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln717_299 = sext i12 %sub_ln1171_232"   --->   Operation 896 'sext' 'sext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln717_527 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_232, i32 1, i32 11"   --->   Operation 897 'partselect' 'trunc_ln717_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 898 [1/1] (1.48ns)   --->   "%add_ln717_84 = add i12 %zext_ln717_294, i12 %zext_ln1171_245"   --->   Operation 898 'add' 'add_ln717_84' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%mult_V_2445 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_84, i32 1, i32 11"   --->   Operation 899 'partselect' 'mult_V_2445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln717_298 = zext i10 %mult_V_2476"   --->   Operation 900 'zext' 'zext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 901 [1/1] (1.41ns)   --->   "%add_ln717_85 = add i11 %zext_ln1171_248, i11 %zext_ln1171_247"   --->   Operation 901 'add' 'add_ln717_85' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%mult_V_2446 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_85, i32 1, i32 10"   --->   Operation 902 'partselect' 'mult_V_2446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln42_159 = zext i7 %mult_V_2447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'zext' 'zext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln1171_250 = zext i9 %mult_V_2462"   --->   Operation 904 'zext' 'zext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 905 [1/1] (1.54ns)   --->   "%sub_ln1171_234 = sub i13 %sext_ln717_299, i13 %zext_ln1171_243"   --->   Operation 905 'sub' 'sub_ln1171_234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln717_529 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_234, i32 1, i32 12"   --->   Operation 906 'partselect' 'trunc_ln717_529' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_118, i4 0"   --->   Operation 907 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln1171_251 = zext i12 %tmp_10"   --->   Operation 908 'zext' 'zext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 909 [1/1] (1.54ns)   --->   "%sub_ln1171_441 = sub i13 %zext_ln1171_243, i13 %zext_ln1171_251"   --->   Operation 909 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln717_530 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_441, i32 1, i32 12"   --->   Operation 910 'partselect' 'trunc_ln717_530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (1.54ns)   --->   "%sub_ln1171_235 = sub i13 %sext_ln717_299, i13 %zext_ln1171_250"   --->   Operation 911 'sub' 'sub_ln1171_235' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln717_531 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_235, i32 1, i32 12"   --->   Operation 912 'partselect' 'trunc_ln717_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 913 [1/1] (1.48ns)   --->   "%sub_ln717_116 = sub i12 %zext_ln717_294, i12 %zext_ln1171_245"   --->   Operation 913 'sub' 'sub_ln717_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V_2459 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_116, i32 1, i32 11"   --->   Operation 914 'partselect' 'mult_V_2459' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln717_535 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_229, i32 1, i32 10"   --->   Operation 915 'partselect' 'trunc_ln717_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 916 [1/1] (1.54ns)   --->   "%add_ln717_86 = add i13 %zext_ln1171_251, i13 %zext_ln717_298"   --->   Operation 916 'add' 'add_ln717_86' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%mult_V_2468 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_86, i32 1, i32 12"   --->   Operation 917 'partselect' 'mult_V_2468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (1.48ns)   --->   "%add_ln717_87 = add i12 %zext_ln717_294, i12 %zext_ln717_295"   --->   Operation 918 'add' 'add_ln717_87' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%mult_V_2472 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_87, i32 1, i32 11"   --->   Operation 919 'partselect' 'mult_V_2472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln42_162 = zext i10 %mult_V_2476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'zext' 'zext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 921 [1/1] (1.41ns)   --->   "%sub_ln717_117 = sub i11 %zext_ln1171_248, i11 %zext_ln1171_247"   --->   Operation 921 'sub' 'sub_ln717_117' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_2488 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_117, i32 1, i32 10"   --->   Operation 922 'partselect' 'mult_V_2488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 923 [1/1] (1.54ns)   --->   "%sub_ln717_118 = sub i13 %zext_ln1171_251, i13 %zext_ln717_298"   --->   Operation 923 'sub' 'sub_ln717_118' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%mult_V_2495 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_118, i32 1, i32 12"   --->   Operation 924 'partselect' 'mult_V_2495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln42_167 = zext i8 %p_read_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'zext' 'zext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_2540 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_117, i3 0"   --->   Operation 926 'bitconcatenate' 'mult_V_2540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln1171_252 = zext i11 %mult_V_2540"   --->   Operation 927 'zext' 'zext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 928 [1/1] (1.48ns)   --->   "%sub_ln1171_237 = sub i12 0, i12 %zext_ln1171_252"   --->   Operation 928 'sub' 'sub_ln1171_237' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i12 %sub_ln1171_237"   --->   Operation 929 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 930 [1/1] (0.00ns)   --->   "%mult_V_2554 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_117, i1 0"   --->   Operation 930 'bitconcatenate' 'mult_V_2554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln1171_253 = zext i9 %mult_V_2554"   --->   Operation 931 'zext' 'zext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln1171_255 = zext i9 %mult_V_2554"   --->   Operation 932 'zext' 'zext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 933 [1/1] (1.54ns)   --->   "%sub_ln1171_238 = sub i13 %sext_ln1171_49, i13 %zext_ln1171_255"   --->   Operation 933 'sub' 'sub_ln1171_238' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln717_538 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_238, i32 1, i32 12"   --->   Operation 934 'partselect' 'trunc_ln717_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%mult_V_2505 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_117, i2 0"   --->   Operation 935 'bitconcatenate' 'mult_V_2505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln1171_256 = zext i10 %mult_V_2505"   --->   Operation 936 'zext' 'zext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 937 [1/1] (1.41ns)   --->   "%sub_ln1171_239 = sub i11 0, i11 %zext_ln1171_256"   --->   Operation 937 'sub' 'sub_ln1171_239' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln717_305 = sext i11 %sub_ln1171_239"   --->   Operation 938 'sext' 'sext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln717_539 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_239, i32 1, i32 10"   --->   Operation 939 'partselect' 'trunc_ln717_539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln717_305 = zext i10 %mult_V_2505"   --->   Operation 940 'zext' 'zext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (1.41ns)   --->   "%add_ln717_88 = add i11 %zext_ln1171_256, i11 %zext_ln42_167"   --->   Operation 941 'add' 'add_ln717_88' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 942 [1/1] (0.00ns)   --->   "%mult_V_2502 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_88, i32 1, i32 10"   --->   Operation 942 'partselect' 'mult_V_2502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln717_307 = zext i11 %mult_V_2503"   --->   Operation 943 'zext' 'zext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 944 [1/1] (1.48ns)   --->   "%sub_ln717_119 = sub i12 %zext_ln1171_252, i12 %zext_ln42_164"   --->   Operation 944 'sub' 'sub_ln717_119' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_2504 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_119, i32 1, i32 11"   --->   Operation 945 'partselect' 'mult_V_2504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%shl_ln717_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_117, i4 0"   --->   Operation 946 'bitconcatenate' 'shl_ln717_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln717_310 = zext i12 %shl_ln717_32"   --->   Operation 947 'zext' 'zext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 948 [1/1] (1.54ns)   --->   "%add_ln717_89 = add i13 %zext_ln717_310, i13 %zext_ln717_305"   --->   Operation 948 'add' 'add_ln717_89' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_89, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 950 [1/1] (1.54ns)   --->   "%sub_ln1171_442 = sub i13 %zext_ln42_165, i13 %zext_ln717_310"   --->   Operation 950 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln717_541 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_442, i32 1, i32 12"   --->   Operation 951 'partselect' 'trunc_ln717_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 952 [1/1] (1.54ns)   --->   "%sub_ln717_120 = sub i13 %zext_ln717_310, i13 %zext_ln717_305"   --->   Operation 952 'sub' 'sub_ln717_120' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%mult_V_2510 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_120, i32 1, i32 12"   --->   Operation 953 'partselect' 'mult_V_2510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln717_544 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_237, i32 1, i32 11"   --->   Operation 954 'partselect' 'trunc_ln717_544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln42_109 = sext i11 %trunc_ln717_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'sext' 'sext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 956 [1/1] (1.48ns)   --->   "%sub_ln717_121 = sub i12 %zext_ln1171_252, i12 %zext_ln1171_253"   --->   Operation 956 'sub' 'sub_ln717_121' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 957 [1/1] (0.00ns)   --->   "%mult_V_2521 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_121, i32 1, i32 11"   --->   Operation 957 'partselect' 'mult_V_2521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 958 [1/1] (1.54ns)   --->   "%sub_ln1171_240 = sub i13 %sext_ln1171_49, i13 %zext_ln42_165"   --->   Operation 958 'sub' 'sub_ln1171_240' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln717_546 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_240, i32 1, i32 12"   --->   Operation 959 'partselect' 'trunc_ln717_546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (1.48ns)   --->   "%sub_ln1171_443 = sub i12 %zext_ln42_164, i12 %zext_ln1171_252"   --->   Operation 960 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln717_547 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_443, i32 1, i32 11"   --->   Operation 961 'partselect' 'trunc_ln717_547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i11 %trunc_ln717_547"   --->   Operation 962 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (1.48ns)   --->   "%sub_ln1171_241 = sub i12 %sext_ln717_305, i12 %zext_ln42_164"   --->   Operation 963 'sub' 'sub_ln1171_241' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln717_548 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_241, i32 1, i32 11"   --->   Operation 964 'partselect' 'trunc_ln717_548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (1.48ns)   --->   "%sub_ln1171_243 = sub i12 %zext_ln1171_253, i12 %zext_ln1171_252"   --->   Operation 965 'sub' 'sub_ln1171_243' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln717_550 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_243, i32 1, i32 11"   --->   Operation 966 'partselect' 'trunc_ln717_550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 967 [1/1] (1.48ns)   --->   "%add_ln717_90 = add i12 %zext_ln1171_252, i12 %zext_ln1171_253"   --->   Operation 967 'add' 'add_ln717_90' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%mult_V_2547 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_90, i32 1, i32 11"   --->   Operation 968 'partselect' 'mult_V_2547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 969 [1/1] (1.41ns)   --->   "%sub_ln717_122 = sub i11 %zext_ln1171_256, i11 %zext_ln42_167"   --->   Operation 969 'sub' 'sub_ln717_122' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 970 [1/1] (0.00ns)   --->   "%mult_V_2557 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_122, i32 1, i32 10"   --->   Operation 970 'partselect' 'mult_V_2557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln1171_257 = zext i8 %p_read_116"   --->   Operation 971 'zext' 'zext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln1171_258 = zext i8 %p_read_116"   --->   Operation 972 'zext' 'zext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln1171_260 = zext i8 %p_read_116"   --->   Operation 973 'zext' 'zext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln717_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_116, i4 0"   --->   Operation 974 'bitconcatenate' 'shl_ln717_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln717_316 = zext i12 %shl_ln717_33"   --->   Operation 975 'zext' 'zext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%mult_V_2565 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_116, i1 0"   --->   Operation 976 'bitconcatenate' 'mult_V_2565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln717_317 = zext i9 %mult_V_2565"   --->   Operation 977 'zext' 'zext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln717_318 = zext i9 %mult_V_2565"   --->   Operation 978 'zext' 'zext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 979 [1/1] (1.54ns)   --->   "%sub_ln717_123 = sub i13 %zext_ln717_316, i13 %zext_ln717_318"   --->   Operation 979 'sub' 'sub_ln717_123' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_2561 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_123, i32 1, i32 12"   --->   Operation 980 'partselect' 'mult_V_2561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_2578 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_116, i2 0"   --->   Operation 981 'bitconcatenate' 'mult_V_2578' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln1171_261 = zext i10 %mult_V_2578"   --->   Operation 982 'zext' 'zext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 983 [1/1] (1.41ns)   --->   "%sub_ln1171_444 = sub i11 %zext_ln1171_260, i11 %zext_ln1171_261"   --->   Operation 983 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln717_553 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_444, i32 1, i32 10"   --->   Operation 984 'partselect' 'trunc_ln717_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_116, i3 0"   --->   Operation 985 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln1171_262 = zext i11 %tmp_12"   --->   Operation 986 'zext' 'zext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 987 [1/1] (1.48ns)   --->   "%sub_ln1171_445 = sub i12 %zext_ln1171_259, i12 %zext_ln1171_262"   --->   Operation 987 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln717_554 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_445, i32 1, i32 11"   --->   Operation 988 'partselect' 'trunc_ln717_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln42_172 = zext i9 %mult_V_2565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 989 'zext' 'zext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln717_320 = zext i10 %mult_V_2578"   --->   Operation 990 'zext' 'zext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 991 [1/1] (1.41ns)   --->   "%add_ln717_91 = add i11 %zext_ln1171_261, i11 %zext_ln1171_260"   --->   Operation 991 'add' 'add_ln717_91' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_2566 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_91, i32 1, i32 10"   --->   Operation 992 'partselect' 'mult_V_2566' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 993 [1/1] (1.48ns)   --->   "%add_ln717_92 = add i12 %zext_ln1171_262, i12 %zext_ln717_317"   --->   Operation 993 'add' 'add_ln717_92' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%mult_V_2570 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_92, i32 1, i32 11"   --->   Operation 994 'partselect' 'mult_V_2570' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln717_321 = zext i11 %mult_V_2570"   --->   Operation 995 'zext' 'zext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (1.41ns)   --->   "%sub_ln717_124 = sub i11 %zext_ln1171_261, i11 %zext_ln1171_260"   --->   Operation 996 'sub' 'sub_ln717_124' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%mult_V_2572 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_124, i32 1, i32 10"   --->   Operation 997 'partselect' 'mult_V_2572' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (1.30ns)   --->   "%sub_ln1171_244 = sub i9 0, i9 %zext_ln1171_257"   --->   Operation 998 'sub' 'sub_ln1171_244' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln717_557 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_244, i32 1, i32 8"   --->   Operation 999 'partselect' 'trunc_ln717_557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (1.48ns)   --->   "%sub_ln1171_245 = sub i12 0, i12 %zext_ln1171_262"   --->   Operation 1000 'sub' 'sub_ln1171_245' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i12 %sub_ln1171_245"   --->   Operation 1001 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (1.54ns)   --->   "%sub_ln1171_246 = sub i13 %sext_ln1171_50, i13 %zext_ln1171_258"   --->   Operation 1002 'sub' 'sub_ln1171_246' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln717_558 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_246, i32 1, i32 12"   --->   Operation 1003 'partselect' 'trunc_ln717_558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln717_559 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_245, i32 1, i32 11"   --->   Operation 1004 'partselect' 'trunc_ln717_559' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1171_207 = sext i11 %trunc_ln717_559"   --->   Operation 1005 'sext' 'sext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1006 [1/1] (1.48ns)   --->   "%sub_ln1171_247 = sub i12 %zext_ln717_317, i12 %zext_ln1171_262"   --->   Operation 1006 'sub' 'sub_ln1171_247' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln717_560 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_247, i32 1, i32 11"   --->   Operation 1007 'partselect' 'trunc_ln717_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1008 [1/1] (1.54ns)   --->   "%sub_ln717_125 = sub i13 %zext_ln717_316, i13 %zext_ln717_320"   --->   Operation 1008 'sub' 'sub_ln717_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_2592 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_125, i32 1, i32 12"   --->   Operation 1009 'partselect' 'mult_V_2592' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1010 [1/1] (1.36ns)   --->   "%sub_ln1171_248 = sub i10 0, i10 %zext_ln42_172"   --->   Operation 1010 'sub' 'sub_ln1171_248' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln717_562 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_248, i32 1, i32 9"   --->   Operation 1011 'partselect' 'trunc_ln717_562' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln42_116 = sext i9 %trunc_ln717_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1012 'sext' 'sext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1013 [1/1] (1.48ns)   --->   "%add_ln717_93 = add i12 %zext_ln1171_262, i12 %zext_ln1171_259"   --->   Operation 1013 'add' 'add_ln717_93' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1014 [1/1] (0.00ns)   --->   "%mult_V_2600 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_93, i32 1, i32 11"   --->   Operation 1014 'partselect' 'mult_V_2600' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1015 [1/1] (1.48ns)   --->   "%sub_ln717_126 = sub i12 %zext_ln1171_262, i12 %zext_ln1171_259"   --->   Operation 1015 'sub' 'sub_ln717_126' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1016 [1/1] (0.00ns)   --->   "%mult_V_2606 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_126, i32 1, i32 11"   --->   Operation 1016 'partselect' 'mult_V_2606' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1017 [1/1] (1.54ns)   --->   "%sub_ln1171_446 = sub i13 %zext_ln1171_258, i13 %zext_ln717_316"   --->   Operation 1017 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln717_564 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_446, i32 1, i32 12"   --->   Operation 1018 'partselect' 'trunc_ln717_564' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln42_117 = sext i12 %trunc_ln717_564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1019 'sext' 'sext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln1171_264 = zext i8 %p_read_115"   --->   Operation 1020 'zext' 'zext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln717_318 = sext i11 %trunc_ln717_565"   --->   Operation 1021 'sext' 'sext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1022 [1/1] (0.00ns)   --->   "%mult_V_2699 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_115, i1 0"   --->   Operation 1022 'bitconcatenate' 'mult_V_2699' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln717_328 = zext i9 %mult_V_2699"   --->   Operation 1023 'zext' 'zext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1024 [1/1] (0.00ns)   --->   "%mult_V_2730 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_115, i3 0"   --->   Operation 1024 'bitconcatenate' 'mult_V_2730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln717_331 = zext i11 %mult_V_2730"   --->   Operation 1025 'zext' 'zext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (1.48ns)   --->   "%sub_ln717_128 = sub i12 %zext_ln717_331, i12 %zext_ln1171_266"   --->   Operation 1026 'sub' 'sub_ln717_128' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%mult_V_2691 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_128, i32 1, i32 11"   --->   Operation 1027 'partselect' 'mult_V_2691' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1028 [1/1] (1.48ns)   --->   "%sub_ln717_129 = sub i12 %zext_ln717_331, i12 %zext_ln717_328"   --->   Operation 1028 'sub' 'sub_ln717_129' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1029 [1/1] (0.00ns)   --->   "%mult_V_2692 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_129, i32 1, i32 11"   --->   Operation 1029 'partselect' 'mult_V_2692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln717_334 = zext i11 %mult_V_2695"   --->   Operation 1030 'zext' 'zext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln1171_268 = zext i9 %mult_V_2699"   --->   Operation 1031 'zext' 'zext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1032 [1/1] (1.48ns)   --->   "%sub_ln1171_251 = sub i12 %zext_ln717_328, i12 %zext_ln717_331"   --->   Operation 1032 'sub' 'sub_ln1171_251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln717_569 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_251, i32 1, i32 11"   --->   Operation 1033 'partselect' 'trunc_ln717_569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln42_118 = sext i11 %trunc_ln717_569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1034 'sext' 'sext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln42_177 = zext i9 %mult_V_2699" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1035 'zext' 'zext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1036 [1/1] (1.48ns)   --->   "%add_ln717_94 = add i12 %zext_ln717_331, i12 %zext_ln717_328"   --->   Operation 1036 'add' 'add_ln717_94' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns)   --->   "%mult_V_2701 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_94, i32 1, i32 11"   --->   Operation 1037 'partselect' 'mult_V_2701' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (1.48ns)   --->   "%sub_ln1171_252 = sub i12 0, i12 %zext_ln717_331"   --->   Operation 1038 'sub' 'sub_ln1171_252' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln717_572 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_252, i32 1, i32 11"   --->   Operation 1039 'partselect' 'trunc_ln717_572' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1040 [1/1] (1.36ns)   --->   "%sub_ln1171_255 = sub i10 0, i10 %zext_ln1171_268"   --->   Operation 1040 'sub' 'sub_ln1171_255' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln717_576 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_255, i32 1, i32 9"   --->   Operation 1041 'partselect' 'trunc_ln717_576' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1042 [1/1] (1.48ns)   --->   "%add_ln717_96 = add i12 %zext_ln717_331, i12 %zext_ln1171_266"   --->   Operation 1042 'add' 'add_ln717_96' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_2729 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_96, i32 1, i32 11"   --->   Operation 1043 'partselect' 'mult_V_2729' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln717_339 = zext i11 %mult_V_2729"   --->   Operation 1044 'zext' 'zext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1045 [1/1] (1.30ns)   --->   "%sub_ln1171_256 = sub i9 0, i9 %zext_ln1171_264"   --->   Operation 1045 'sub' 'sub_ln1171_256' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln717_578 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_256, i32 1, i32 8"   --->   Operation 1046 'partselect' 'trunc_ln717_578' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln42_123 = sext i8 %trunc_ln717_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1047 'sext' 'sext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln42_124 = sext i8 %trunc_ln717_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1048 'sext' 'sext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln42_181 = zext i8 %p_read_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1049 'zext' 'zext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln42_184 = zext i8 %p_read_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1050 'zext' 'zext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln42_185 = zext i8 %p_read_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1051 'zext' 'zext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1052 [1/1] (0.00ns)   --->   "%mult_V_2754 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_114, i2 0"   --->   Operation 1052 'bitconcatenate' 'mult_V_2754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln717_341 = zext i10 %mult_V_2754"   --->   Operation 1053 'zext' 'zext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1054 [1/1] (1.41ns)   --->   "%add_ln717_97 = add i11 %zext_ln717_341, i11 %zext_ln42_181"   --->   Operation 1054 'add' 'add_ln717_97' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [1/1] (0.00ns)   --->   "%mult_V_2755 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_97, i32 1, i32 10"   --->   Operation 1055 'partselect' 'mult_V_2755' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1056 [1/1] (1.41ns)   --->   "%sub_ln1171_257 = sub i11 0, i11 %zext_ln717_341"   --->   Operation 1056 'sub' 'sub_ln1171_257' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln717_327 = sext i11 %sub_ln1171_257"   --->   Operation 1057 'sext' 'sext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln717_579 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_257, i32 1, i32 10"   --->   Operation 1058 'partselect' 'trunc_ln717_579' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_2807 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_114, i1 0"   --->   Operation 1059 'bitconcatenate' 'mult_V_2807' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln1171_269 = zext i9 %mult_V_2807"   --->   Operation 1060 'zext' 'zext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln1171_272 = zext i9 %mult_V_2807"   --->   Operation 1061 'zext' 'zext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1062 [1/1] (1.36ns)   --->   "%sub_ln1171_258 = sub i10 0, i10 %zext_ln1171_272"   --->   Operation 1062 'sub' 'sub_ln1171_258' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln717_580 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_258, i32 1, i32 9"   --->   Operation 1063 'partselect' 'trunc_ln717_580' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln717_328 = sext i9 %trunc_ln717_580"   --->   Operation 1064 'sext' 'sext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln42_189 = zext i7 %mult_V_2765" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1065 'zext' 'zext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1066 [1/1] (1.41ns)   --->   "%sub_ln717_132 = sub i11 %zext_ln717_341, i11 %zext_ln42_181"   --->   Operation 1066 'sub' 'sub_ln717_132' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1067 [1/1] (0.00ns)   --->   "%mult_V_2768 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_132, i32 1, i32 10"   --->   Operation 1067 'partselect' 'mult_V_2768' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1068 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_114, i3 0"   --->   Operation 1068 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln1171_274 = zext i11 %shl_ln1171_29"   --->   Operation 1069 'zext' 'zext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1070 [1/1] (1.48ns)   --->   "%sub_ln1171_261 = sub i12 0, i12 %zext_ln1171_274"   --->   Operation 1070 'sub' 'sub_ln1171_261' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1071 [1/1] (1.48ns)   --->   "%sub_ln717_133 = sub i12 %zext_ln1171_274, i12 %zext_ln42_183"   --->   Operation 1071 'sub' 'sub_ln717_133' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1072 [1/1] (0.00ns)   --->   "%mult_V_2774 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_133, i32 1, i32 11"   --->   Operation 1072 'partselect' 'mult_V_2774' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1073 [1/1] (1.48ns)   --->   "%sub_ln1171_263 = sub i12 %sext_ln717_327, i12 %zext_ln42_183"   --->   Operation 1073 'sub' 'sub_ln1171_263' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln717_587 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_263, i32 1, i32 11"   --->   Operation 1074 'partselect' 'trunc_ln717_587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1075 [1/1] (1.48ns)   --->   "%sub_ln717_134 = sub i12 %zext_ln1171_274, i12 %zext_ln1171_269"   --->   Operation 1075 'sub' 'sub_ln717_134' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_2780 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_134, i32 1, i32 11"   --->   Operation 1076 'partselect' 'mult_V_2780' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln717_589 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_261, i32 1, i32 11"   --->   Operation 1077 'partselect' 'trunc_ln717_589' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln717_335 = sext i11 %trunc_ln717_589"   --->   Operation 1078 'sext' 'sext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1079 [1/1] (1.30ns)   --->   "%sub_ln1171_266 = sub i9 0, i9 %zext_ln42_184"   --->   Operation 1079 'sub' 'sub_ln1171_266' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln717_592 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_266, i32 1, i32 8"   --->   Operation 1080 'partselect' 'trunc_ln717_592' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1081 [1/1] (1.48ns)   --->   "%sub_ln1171_267 = sub i12 %zext_ln1171_269, i12 %zext_ln1171_274"   --->   Operation 1081 'sub' 'sub_ln1171_267' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln717_593 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_267, i32 1, i32 11"   --->   Operation 1082 'partselect' 'trunc_ln717_593' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1083 [1/1] (1.41ns)   --->   "%sub_ln1171_450 = sub i11 %zext_ln42_181, i11 %zext_ln717_341"   --->   Operation 1083 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln717_594 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_450, i32 1, i32 10"   --->   Operation 1084 'partselect' 'trunc_ln717_594' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln42_190 = zext i9 %mult_V_2807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1085 'zext' 'zext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln1171_276 = zext i8 %p_read_113"   --->   Operation 1086 'zext' 'zext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln1171_278 = zext i8 %p_read_113"   --->   Operation 1087 'zext' 'zext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1088 [1/1] (0.00ns)   --->   "%shl_ln717_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_113, i3 0"   --->   Operation 1088 'bitconcatenate' 'shl_ln717_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln717_350 = zext i11 %shl_ln717_35"   --->   Operation 1089 'zext' 'zext_ln717_350' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1090 [1/1] (0.00ns)   --->   "%mult_V_2870 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_113, i1 0"   --->   Operation 1090 'bitconcatenate' 'mult_V_2870' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln717_351 = zext i9 %mult_V_2870"   --->   Operation 1091 'zext' 'zext_ln717_351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (1.48ns)   --->   "%sub_ln717_137 = sub i12 %zext_ln717_350, i12 %zext_ln717_351"   --->   Operation 1092 'sub' 'sub_ln717_137' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [1/1] (0.00ns)   --->   "%mult_V_2818 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_137, i32 1, i32 11"   --->   Operation 1093 'partselect' 'mult_V_2818' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln717_338 = sext i11 %mult_V_2818"   --->   Operation 1094 'sext' 'sext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln717_352 = zext i14 %sext_ln717_338"   --->   Operation 1095 'zext' 'zext_ln717_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1096 [1/1] (1.30ns)   --->   "%sub_ln1171_269 = sub i9 0, i9 %zext_ln1171_278"   --->   Operation 1096 'sub' 'sub_ln1171_269' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln717_598 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_269, i32 1, i32 8"   --->   Operation 1097 'partselect' 'trunc_ln717_598' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1098 [1/1] (1.48ns)   --->   "%sub_ln1171_451 = sub i12 %zext_ln1171_277, i12 %zext_ln717_350"   --->   Operation 1098 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln717_599 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_451, i32 1, i32 11"   --->   Operation 1099 'partselect' 'trunc_ln717_599' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (1.48ns)   --->   "%sub_ln717_138 = sub i12 %zext_ln717_350, i12 %zext_ln1171_277"   --->   Operation 1100 'sub' 'sub_ln717_138' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%mult_V_2825 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_138, i32 1, i32 11"   --->   Operation 1101 'partselect' 'mult_V_2825' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (0.00ns)   --->   "%mult_V_2835 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_113, i2 0"   --->   Operation 1102 'bitconcatenate' 'mult_V_2835' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln717_355 = zext i10 %mult_V_2835"   --->   Operation 1103 'zext' 'zext_ln717_355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln717_356 = zext i10 %mult_V_2835"   --->   Operation 1104 'zext' 'zext_ln717_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1105 [1/1] (1.41ns)   --->   "%add_ln717_99 = add i11 %zext_ln717_356, i11 %zext_ln1171_276"   --->   Operation 1105 'add' 'add_ln717_99' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%mult_V_2830 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_99, i32 1, i32 10"   --->   Operation 1106 'partselect' 'mult_V_2830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/1] (1.41ns)   --->   "%sub_ln1171_270 = sub i11 0, i11 %zext_ln717_356"   --->   Operation 1107 'sub' 'sub_ln1171_270' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln717_601 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_270, i32 1, i32 10"   --->   Operation 1108 'partselect' 'trunc_ln717_601' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1109 [1/1] (0.00ns)   --->   "%shl_ln717_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_113, i4 0"   --->   Operation 1109 'bitconcatenate' 'shl_ln717_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln717_358 = zext i12 %shl_ln717_36"   --->   Operation 1110 'zext' 'zext_ln717_358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1111 [1/1] (1.54ns)   --->   "%sub_ln717_139 = sub i13 %zext_ln717_358, i13 %zext_ln717_355"   --->   Operation 1111 'sub' 'sub_ln717_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [1/1] (0.00ns)   --->   "%mult_V_2832 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_139, i32 1, i32 12"   --->   Operation 1112 'partselect' 'mult_V_2832' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln717_345 = sext i12 %mult_V_2832"   --->   Operation 1113 'sext' 'sext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln717_359 = zext i14 %sext_ln717_345"   --->   Operation 1114 'zext' 'zext_ln717_359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1115 [1/1] (1.48ns)   --->   "%sub_ln1171_271 = sub i12 0, i12 %zext_ln717_350"   --->   Operation 1115 'sub' 'sub_ln1171_271' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln717_604 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_271, i32 1, i32 11"   --->   Operation 1116 'partselect' 'trunc_ln717_604' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1117 [1/1] (1.54ns)   --->   "%sub_ln1171_273 = sub i13 %zext_ln717_355, i13 %zext_ln717_358"   --->   Operation 1117 'sub' 'sub_ln1171_273' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln717_605 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_273, i32 1, i32 12"   --->   Operation 1118 'partselect' 'trunc_ln717_605' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/1] (1.48ns)   --->   "%add_ln717_100 = add i12 %zext_ln717_350, i12 %zext_ln717_351"   --->   Operation 1119 'add' 'add_ln717_100' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [1/1] (0.00ns)   --->   "%mult_V_2841 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_100, i32 1, i32 11"   --->   Operation 1120 'partselect' 'mult_V_2841' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln717_360 = zext i11 %mult_V_2841"   --->   Operation 1121 'zext' 'zext_ln717_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (1.48ns)   --->   "%add_ln717_101 = add i12 %zext_ln717_350, i12 %zext_ln1171_277"   --->   Operation 1122 'add' 'add_ln717_101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_2852 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_101, i32 1, i32 11"   --->   Operation 1123 'partselect' 'mult_V_2852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln717_361 = zext i11 %mult_V_2852"   --->   Operation 1124 'zext' 'zext_ln717_361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1125 [1/1] (1.41ns)   --->   "%sub_ln1171_452 = sub i11 %zext_ln1171_276, i11 %zext_ln717_356"   --->   Operation 1125 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln717_607 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_452, i32 1, i32 10"   --->   Operation 1126 'partselect' 'trunc_ln717_607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln42_132 = sext i10 %trunc_ln717_607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1127 'sext' 'sext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1128 [1/1] (1.48ns)   --->   "%sub_ln1171_274 = sub i12 %zext_ln717_351, i12 %zext_ln717_350"   --->   Operation 1128 'sub' 'sub_ln1171_274' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln717_608 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_274, i32 1, i32 11"   --->   Operation 1129 'partselect' 'trunc_ln717_608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln717_371 = zext i11 %mult_V_2969"   --->   Operation 1130 'zext' 'zext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln42_198 = zext i7 %mult_V_2977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1131 'zext' 'zext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln1171_287 = zext i8 %p_read_111"   --->   Operation 1132 'zext' 'zext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln1171_288 = zext i8 %p_read_111"   --->   Operation 1133 'zext' 'zext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln717_374 = zext i9 %mult_V_3009"   --->   Operation 1134 'zext' 'zext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_111, i2 0"   --->   Operation 1135 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln1171_291 = zext i10 %shl_ln1171_30"   --->   Operation 1136 'zext' 'zext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln1171_292 = zext i10 %shl_ln1171_30"   --->   Operation 1137 'zext' 'zext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (1.41ns)   --->   "%sub_ln1171_282 = sub i11 0, i11 %zext_ln1171_292"   --->   Operation 1138 'sub' 'sub_ln1171_282' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln717_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_111, i4 0"   --->   Operation 1139 'bitconcatenate' 'shl_ln717_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln717_375 = zext i12 %shl_ln717_38"   --->   Operation 1140 'zext' 'zext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1141 [1/1] (1.54ns)   --->   "%sub_ln717_143 = sub i13 %zext_ln717_375, i13 %zext_ln717_374"   --->   Operation 1141 'sub' 'sub_ln717_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_3013 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_143, i32 1, i32 12"   --->   Operation 1142 'partselect' 'mult_V_3013' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1143 [1/1] (1.54ns)   --->   "%sub_ln1171_284 = sub i13 %zext_ln1171_291, i13 %zext_ln717_375"   --->   Operation 1143 'sub' 'sub_ln1171_284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln717_623 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_284, i32 1, i32 12"   --->   Operation 1144 'partselect' 'trunc_ln717_623' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln717_377 = zext i11 %mult_V_3015"   --->   Operation 1145 'zext' 'zext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln42_200 = zext i7 %mult_V_3018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1146 'zext' 'zext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln42_201 = zext i7 %mult_V_3018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1147 'zext' 'zext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln42_202 = zext i7 %mult_V_3018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1148 'zext' 'zext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1149 [1/1] (1.30ns)   --->   "%sub_ln1171_285 = sub i9 0, i9 %zext_ln1171_288"   --->   Operation 1149 'sub' 'sub_ln1171_285' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln717_624 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_285, i32 1, i32 8"   --->   Operation 1150 'partselect' 'trunc_ln717_624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln717_625 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_282, i32 1, i32 10"   --->   Operation 1151 'partselect' 'trunc_ln717_625' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln717_360 = sext i10 %trunc_ln717_625"   --->   Operation 1152 'sext' 'sext_ln717_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1153 [1/1] (1.48ns)   --->   "%sub_ln717_144 = sub i12 %zext_ln1171_290, i12 %zext_ln717_373"   --->   Operation 1153 'sub' 'sub_ln717_144' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%mult_V_3025 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_144, i32 1, i32 11"   --->   Operation 1154 'partselect' 'mult_V_3025' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (1.41ns)   --->   "%sub_ln717_145 = sub i11 %zext_ln1171_292, i11 %zext_ln1171_287"   --->   Operation 1155 'sub' 'sub_ln717_145' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1156 [1/1] (0.00ns)   --->   "%mult_V_3033 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_145, i32 1, i32 10"   --->   Operation 1156 'partselect' 'mult_V_3033' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1157 [1/1] (1.54ns)   --->   "%sub_ln1171_286 = sub i13 %zext_ln717_374, i13 %zext_ln717_375"   --->   Operation 1157 'sub' 'sub_ln1171_286' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln717_628 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_286, i32 1, i32 12"   --->   Operation 1158 'partselect' 'trunc_ln717_628' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1159 [1/1] (1.48ns)   --->   "%sub_ln1171_287 = sub i12 %zext_ln717_373, i12 %zext_ln1171_290"   --->   Operation 1159 'sub' 'sub_ln1171_287' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln717_629 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_287, i32 1, i32 11"   --->   Operation 1160 'partselect' 'trunc_ln717_629' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln717_364 = sext i11 %trunc_ln717_629"   --->   Operation 1161 'sext' 'sext_ln717_364' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1162 [1/1] (1.54ns)   --->   "%sub_ln717_146 = sub i13 %zext_ln717_375, i13 %zext_ln1171_286"   --->   Operation 1162 'sub' 'sub_ln717_146' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.00ns)   --->   "%mult_V_3041 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_146, i32 1, i32 12"   --->   Operation 1163 'partselect' 'mult_V_3041' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln717_365 = sext i12 %mult_V_3041"   --->   Operation 1164 'sext' 'sext_ln717_365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln717_382 = zext i14 %sext_ln717_365"   --->   Operation 1165 'zext' 'zext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (1.41ns)   --->   "%sub_ln1171_456 = sub i11 %zext_ln1171_287, i11 %zext_ln1171_292"   --->   Operation 1166 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln717_631 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_456, i32 1, i32 10"   --->   Operation 1167 'partselect' 'trunc_ln717_631' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1168 [1/1] (1.41ns)   --->   "%add_ln717_106 = add i11 %zext_ln1171_292, i11 %zext_ln1171_287"   --->   Operation 1168 'add' 'add_ln717_106' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%mult_V_3052 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_106, i32 1, i32 10"   --->   Operation 1169 'partselect' 'mult_V_3052' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln1171_295 = zext i8 %p_read_110"   --->   Operation 1170 'zext' 'zext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln1171_296 = zext i8 %p_read_110"   --->   Operation 1171 'zext' 'zext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1172 [1/1] (0.00ns)   --->   "%mult_V_3091 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_110, i3 0"   --->   Operation 1172 'bitconcatenate' 'mult_V_3091' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln1171_297 = zext i11 %mult_V_3091"   --->   Operation 1173 'zext' 'zext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_3073 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_110, i1 0"   --->   Operation 1174 'bitconcatenate' 'mult_V_3073' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln1171_298 = zext i9 %mult_V_3073"   --->   Operation 1175 'zext' 'zext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln1171_299 = zext i9 %mult_V_3073"   --->   Operation 1176 'zext' 'zext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln1171_300 = zext i9 %mult_V_3073"   --->   Operation 1177 'zext' 'zext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1178 [1/1] (1.48ns)   --->   "%sub_ln1171_288 = sub i12 %zext_ln1171_300, i12 %zext_ln1171_297"   --->   Operation 1178 'sub' 'sub_ln1171_288' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln717_634 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_288, i32 1, i32 11"   --->   Operation 1179 'partselect' 'trunc_ln717_634' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln42_136 = sext i11 %trunc_ln717_634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1180 'sext' 'sext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln42_207 = zext i9 %mult_V_3073" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1181 'zext' 'zext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (1.30ns)   --->   "%sub_ln1171_289 = sub i9 0, i9 %zext_ln1171_295"   --->   Operation 1182 'sub' 'sub_ln1171_289' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln717_636 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_289, i32 1, i32 8"   --->   Operation 1183 'partselect' 'trunc_ln717_636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln42_137 = sext i8 %trunc_ln717_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1184 'sext' 'sext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln42_138 = sext i8 %trunc_ln717_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1185 'sext' 'sext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_3101 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_110, i2 0"   --->   Operation 1186 'bitconcatenate' 'mult_V_3101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln1171_301 = zext i10 %mult_V_3101"   --->   Operation 1187 'zext' 'zext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1188 [1/1] (1.41ns)   --->   "%sub_ln1171_457 = sub i11 %zext_ln1171_296, i11 %zext_ln1171_301"   --->   Operation 1188 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln717_637 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_457, i32 1, i32 10"   --->   Operation 1189 'partselect' 'trunc_ln717_637' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln717_385 = zext i11 %mult_V_3082"   --->   Operation 1190 'zext' 'zext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1191 [1/1] (1.48ns)   --->   "%add_ln717_107 = add i12 %zext_ln1171_297, i12 %zext_ln1171_293"   --->   Operation 1191 'add' 'add_ln717_107' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_107, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1192 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1193 [1/1] (1.48ns)   --->   "%sub_ln1171_290 = sub i12 0, i12 %zext_ln1171_297"   --->   Operation 1193 'sub' 'sub_ln1171_290' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i12 %sub_ln1171_290"   --->   Operation 1194 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1195 [1/1] (1.54ns)   --->   "%sub_ln1171_291 = sub i13 %sext_ln1171_58, i13 %zext_ln1171_294"   --->   Operation 1195 'sub' 'sub_ln1171_291' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln717_638 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_291, i32 1, i32 12"   --->   Operation 1196 'partselect' 'trunc_ln717_638' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1197 [1/1] (1.41ns)   --->   "%sub_ln1171_292 = sub i11 0, i11 %zext_ln1171_301"   --->   Operation 1197 'sub' 'sub_ln1171_292' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln717_369 = sext i11 %sub_ln1171_292"   --->   Operation 1198 'sext' 'sext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln717_639 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_292, i32 1, i32 10"   --->   Operation 1199 'partselect' 'trunc_ln717_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1200 [1/1] (0.00ns)   --->   "%shl_ln717_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_110, i4 0"   --->   Operation 1200 'bitconcatenate' 'shl_ln717_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln717_386 = zext i12 %shl_ln717_39"   --->   Operation 1201 'zext' 'zext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln717_387 = zext i10 %mult_V_3101"   --->   Operation 1202 'zext' 'zext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1203 [1/1] (1.54ns)   --->   "%sub_ln717_148 = sub i13 %zext_ln717_386, i13 %zext_ln717_387"   --->   Operation 1203 'sub' 'sub_ln717_148' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_V_3089 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_148, i32 1, i32 12"   --->   Operation 1204 'partselect' 'mult_V_3089' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1205 [1/1] (1.48ns)   --->   "%sub_ln1171_293 = sub i12 %sext_ln717_369, i12 %zext_ln1171_293"   --->   Operation 1205 'sub' 'sub_ln1171_293' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln717_641 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_293, i32 1, i32 11"   --->   Operation 1206 'partselect' 'trunc_ln717_641' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1207 [1/1] (1.48ns)   --->   "%add_ln717_108 = add i12 %zext_ln1171_297, i12 %zext_ln1171_300"   --->   Operation 1207 'add' 'add_ln717_108' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_3095 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_108, i32 1, i32 11"   --->   Operation 1208 'partselect' 'mult_V_3095' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1209 [1/1] (1.54ns)   --->   "%sub_ln1171_294 = sub i13 %sext_ln1171_58, i13 %zext_ln1171_299"   --->   Operation 1209 'sub' 'sub_ln1171_294' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln717_643 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_294, i32 1, i32 12"   --->   Operation 1210 'partselect' 'trunc_ln717_643' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln717_644 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_290, i32 1, i32 11"   --->   Operation 1211 'partselect' 'trunc_ln717_644' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln42_142 = sext i11 %trunc_ln717_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1212 'sext' 'sext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1213 [1/1] (1.54ns)   --->   "%sub_ln717_150 = sub i13 %zext_ln717_386, i13 %zext_ln1171_299"   --->   Operation 1213 'sub' 'sub_ln717_150' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1214 [1/1] (0.00ns)   --->   "%mult_V_3107 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_150, i32 1, i32 12"   --->   Operation 1214 'partselect' 'mult_V_3107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln717_375 = sext i12 %mult_V_3107"   --->   Operation 1215 'sext' 'sext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln717_390 = zext i14 %sext_ln717_375"   --->   Operation 1216 'zext' 'zext_ln717_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1217 [1/1] (1.48ns)   --->   "%sub_ln717_151 = sub i12 %zext_ln1171_297, i12 %zext_ln1171_300"   --->   Operation 1217 'sub' 'sub_ln717_151' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1218 [1/1] (0.00ns)   --->   "%mult_V_3122 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_151, i32 1, i32 11"   --->   Operation 1218 'partselect' 'mult_V_3122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1219 [1/1] (1.54ns)   --->   "%sub_ln1171_295 = sub i13 0, i13 %zext_ln717_386"   --->   Operation 1219 'sub' 'sub_ln1171_295' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i13 %sub_ln1171_295"   --->   Operation 1220 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1221 [1/1] (1.53ns)   --->   "%sub_ln1171_296 = sub i14 %sext_ln1171_59, i14 %zext_ln1171_298"   --->   Operation 1221 'sub' 'sub_ln1171_296' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln717_648 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_296, i32 1, i32 13"   --->   Operation 1222 'partselect' 'trunc_ln717_648' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln1171_302 = zext i8 %p_read_109"   --->   Operation 1223 'zext' 'zext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln1171_303 = zext i8 %p_read_109"   --->   Operation 1224 'zext' 'zext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln717_393 = zext i8 %p_read_109"   --->   Operation 1225 'zext' 'zext_ln717_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_3147 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_109, i3 0"   --->   Operation 1226 'bitconcatenate' 'mult_V_3147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln717_394 = zext i11 %mult_V_3147"   --->   Operation 1227 'zext' 'zext_ln717_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1228 [1/1] (0.00ns)   --->   "%mult_V_3178 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_109, i1 0"   --->   Operation 1228 'bitconcatenate' 'mult_V_3178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln717_395 = zext i9 %mult_V_3178"   --->   Operation 1229 'zext' 'zext_ln717_395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1230 [1/1] (1.48ns)   --->   "%sub_ln717_152 = sub i12 %zext_ln717_394, i12 %zext_ln717_395"   --->   Operation 1230 'sub' 'sub_ln717_152' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1231 [1/1] (0.00ns)   --->   "%mult_V_3136 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_152, i32 1, i32 11"   --->   Operation 1231 'partselect' 'mult_V_3136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1232 [1/1] (1.48ns)   --->   "%sub_ln1171_459 = sub i12 %zext_ln1171_304, i12 %zext_ln717_394"   --->   Operation 1232 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln717_650 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_459, i32 1, i32 11"   --->   Operation 1233 'partselect' 'trunc_ln717_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln717_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_109, i2 0"   --->   Operation 1234 'bitconcatenate' 'shl_ln717_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln717_398 = zext i10 %shl_ln717_40"   --->   Operation 1235 'zext' 'zext_ln717_398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln717_399 = zext i10 %shl_ln717_40"   --->   Operation 1236 'zext' 'zext_ln717_399' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1237 [1/1] (1.41ns)   --->   "%add_ln717_109 = add i11 %zext_ln717_399, i11 %zext_ln1171_303"   --->   Operation 1237 'add' 'add_ln717_109' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1238 [1/1] (0.00ns)   --->   "%mult_V_3140 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_109, i32 1, i32 10"   --->   Operation 1238 'partselect' 'mult_V_3140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln717_400 = zext i10 %mult_V_3140"   --->   Operation 1239 'zext' 'zext_ln717_400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1240 [1/1] (1.41ns)   --->   "%sub_ln1171_297 = sub i11 0, i11 %zext_ln717_399"   --->   Operation 1240 'sub' 'sub_ln1171_297' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i11 %sub_ln1171_297"   --->   Operation 1241 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1242 [1/1] (1.48ns)   --->   "%sub_ln1171_298 = sub i12 %sext_ln1171_60, i12 %zext_ln1171_304"   --->   Operation 1242 'sub' 'sub_ln1171_298' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln717_651 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_298, i32 1, i32 11"   --->   Operation 1243 'partselect' 'trunc_ln717_651' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1244 [1/1] (1.48ns)   --->   "%sub_ln1171_299 = sub i12 0, i12 %zext_ln717_394"   --->   Operation 1244 'sub' 'sub_ln1171_299' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln717_380 = sext i12 %sub_ln1171_299"   --->   Operation 1245 'sext' 'sext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln717_652 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_299, i32 1, i32 11"   --->   Operation 1246 'partselect' 'trunc_ln717_652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln717_381 = sext i11 %trunc_ln717_652"   --->   Operation 1247 'sext' 'sext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln717_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_109, i4 0"   --->   Operation 1248 'bitconcatenate' 'shl_ln717_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln717_401 = zext i12 %shl_ln717_41"   --->   Operation 1249 'zext' 'zext_ln717_401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1250 [1/1] (1.54ns)   --->   "%sub_ln717_153 = sub i13 %zext_ln717_401, i13 %zext_ln717_393"   --->   Operation 1250 'sub' 'sub_ln717_153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_3143 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_153, i32 1, i32 12"   --->   Operation 1251 'partselect' 'mult_V_3143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1252 [1/1] (1.41ns)   --->   "%sub_ln717_154 = sub i11 %zext_ln717_399, i11 %zext_ln1171_303"   --->   Operation 1252 'sub' 'sub_ln717_154' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1253 [1/1] (0.00ns)   --->   "%mult_V_3145 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_154, i32 1, i32 10"   --->   Operation 1253 'partselect' 'mult_V_3145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln1171_305 = zext i9 %mult_V_3178"   --->   Operation 1254 'zext' 'zext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln1171_306 = zext i9 %mult_V_3178"   --->   Operation 1255 'zext' 'zext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1256 [1/1] (1.36ns)   --->   "%sub_ln1171_300 = sub i10 0, i10 %zext_ln1171_306"   --->   Operation 1256 'sub' 'sub_ln1171_300' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln717_655 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_300, i32 1, i32 9"   --->   Operation 1257 'partselect' 'trunc_ln717_655' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1258 [1/1] (1.54ns)   --->   "%sub_ln1171_301 = sub i13 %sext_ln717_380, i13 %zext_ln1171_305"   --->   Operation 1258 'sub' 'sub_ln1171_301' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln717_656 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_301, i32 1, i32 12"   --->   Operation 1259 'partselect' 'trunc_ln717_656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1260 [1/1] (1.54ns)   --->   "%sub_ln717_155 = sub i13 %zext_ln717_401, i13 %zext_ln717_398"   --->   Operation 1260 'sub' 'sub_ln717_155' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1261 [1/1] (0.00ns)   --->   "%mult_V_3150 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_155, i32 1, i32 12"   --->   Operation 1261 'partselect' 'mult_V_3150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln717_385 = sext i12 %mult_V_3150"   --->   Operation 1262 'sext' 'sext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln717_405 = zext i14 %sext_ln717_385"   --->   Operation 1263 'zext' 'zext_ln717_405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1264 [1/1] (1.48ns)   --->   "%sub_ln717_156 = sub i12 %zext_ln717_394, i12 %zext_ln1171_304"   --->   Operation 1264 'sub' 'sub_ln717_156' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1265 [1/1] (0.00ns)   --->   "%mult_V_3155 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_156, i32 1, i32 11"   --->   Operation 1265 'partselect' 'mult_V_3155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1266 [1/1] (1.54ns)   --->   "%sub_ln1171_302 = sub i13 %zext_ln717_398, i13 %zext_ln717_401"   --->   Operation 1266 'sub' 'sub_ln1171_302' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln717_659 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_302, i32 1, i32 12"   --->   Operation 1267 'partselect' 'trunc_ln717_659' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln42_215 = zext i7 %mult_V_3162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1268 'zext' 'zext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1269 [1/1] (1.30ns)   --->   "%sub_ln1171_303 = sub i9 0, i9 %zext_ln1171_302"   --->   Operation 1269 'sub' 'sub_ln1171_303' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln717_660 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_303, i32 1, i32 8"   --->   Operation 1270 'partselect' 'trunc_ln717_660' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1271 [1/1] (1.48ns)   --->   "%add_ln717_110 = add i12 %zext_ln717_394, i12 %zext_ln717_395"   --->   Operation 1271 'add' 'add_ln717_110' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_3177 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_110, i32 1, i32 11"   --->   Operation 1272 'partselect' 'mult_V_3177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln42_217 = zext i9 %mult_V_3178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1273 'zext' 'zext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln42_218 = zext i11 %mult_V_3182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1274 'zext' 'zext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln717_661 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_297, i32 1, i32 10"   --->   Operation 1275 'partselect' 'trunc_ln717_661' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1276 [1/1] (1.41ns)   --->   "%sub_ln1171_460 = sub i11 %zext_ln1171_303, i11 %zext_ln717_399"   --->   Operation 1276 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln717_662 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_460, i32 1, i32 10"   --->   Operation 1277 'partselect' 'trunc_ln717_662' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln1171_307 = zext i8 %p_read_108"   --->   Operation 1278 'zext' 'zext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln1171_308 = zext i8 %p_read_108"   --->   Operation 1279 'zext' 'zext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln1171_309 = zext i8 %p_read_108"   --->   Operation 1280 'zext' 'zext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_108, i4 0"   --->   Operation 1281 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1171_311 = zext i12 %shl_ln1171_31"   --->   Operation 1282 'zext' 'zext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1283 [1/1] (0.00ns)   --->   "%mult_V_3301 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_108, i1 0"   --->   Operation 1283 'bitconcatenate' 'mult_V_3301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln1171_312 = zext i9 %mult_V_3301"   --->   Operation 1284 'zext' 'zext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1171_313 = zext i9 %mult_V_3301"   --->   Operation 1285 'zext' 'zext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1286 [1/1] (1.54ns)   --->   "%sub_ln1171_304 = sub i13 %zext_ln1171_313, i13 %zext_ln1171_311"   --->   Operation 1286 'sub' 'sub_ln1171_304' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln717_663 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_304, i32 1, i32 12"   --->   Operation 1287 'partselect' 'trunc_ln717_663' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1288 [1/1] (0.00ns)   --->   "%mult_V_3274 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_108, i2 0"   --->   Operation 1288 'bitconcatenate' 'mult_V_3274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln717_408 = zext i10 %mult_V_3274"   --->   Operation 1289 'zext' 'zext_ln717_408' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln717_409 = zext i10 %mult_V_3274"   --->   Operation 1290 'zext' 'zext_ln717_409' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1291 [1/1] (1.41ns)   --->   "%add_ln717_111 = add i11 %zext_ln717_409, i11 %zext_ln1171_308"   --->   Operation 1291 'add' 'add_ln717_111' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1292 [1/1] (0.00ns)   --->   "%mult_V_3269 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_111, i32 1, i32 10"   --->   Operation 1292 'partselect' 'mult_V_3269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1293 [1/1] (1.41ns)   --->   "%sub_ln1171_461 = sub i11 %zext_ln1171_308, i11 %zext_ln717_409"   --->   Operation 1293 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln717_664 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_461, i32 1, i32 10"   --->   Operation 1294 'partselect' 'trunc_ln717_664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln717_410 = zext i11 %mult_V_3272"   --->   Operation 1295 'zext' 'zext_ln717_410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln42_220 = zext i11 %mult_V_3272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1296 'zext' 'zext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln42_221 = zext i10 %mult_V_3274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1297 'zext' 'zext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1298 [1/1] (1.41ns)   --->   "%sub_ln1171_305 = sub i11 0, i11 %zext_ln717_409"   --->   Operation 1298 'sub' 'sub_ln1171_305' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln717_665 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_305, i32 1, i32 10"   --->   Operation 1299 'partselect' 'trunc_ln717_665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln717_390 = sext i10 %trunc_ln717_665"   --->   Operation 1300 'sext' 'sext_ln717_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln717_391 = sext i10 %trunc_ln717_665"   --->   Operation 1301 'sext' 'sext_ln717_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1302 [1/1] (1.41ns)   --->   "%sub_ln717_157 = sub i11 %zext_ln717_409, i11 %zext_ln1171_308"   --->   Operation 1302 'sub' 'sub_ln717_157' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1303 [1/1] (0.00ns)   --->   "%mult_V_3278 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_157, i32 1, i32 10"   --->   Operation 1303 'partselect' 'mult_V_3278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1304 [1/1] (0.00ns)   --->   "%shl_ln1171_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_108, i3 0"   --->   Operation 1304 'bitconcatenate' 'shl_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln1171_314 = zext i11 %shl_ln1171_32"   --->   Operation 1305 'zext' 'zext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1306 [1/1] (1.48ns)   --->   "%sub_ln1171_306 = sub i12 0, i12 %zext_ln1171_314"   --->   Operation 1306 'sub' 'sub_ln1171_306' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln717_393 = sext i12 %sub_ln1171_306"   --->   Operation 1307 'sext' 'sext_ln717_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln717_667 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_306, i32 1, i32 11"   --->   Operation 1308 'partselect' 'trunc_ln717_667' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln717_394 = sext i11 %trunc_ln717_667"   --->   Operation 1309 'sext' 'sext_ln717_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1310 [1/1] (1.48ns)   --->   "%sub_ln717_158 = sub i12 %zext_ln1171_314, i12 %zext_ln1171_310"   --->   Operation 1310 'sub' 'sub_ln717_158' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1311 [1/1] (0.00ns)   --->   "%mult_V_3280 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_158, i32 1, i32 11"   --->   Operation 1311 'partselect' 'mult_V_3280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln717_413 = zext i11 %mult_V_3282"   --->   Operation 1312 'zext' 'zext_ln717_413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1313 [1/1] (1.30ns)   --->   "%sub_ln1171_307 = sub i9 0, i9 %zext_ln1171_309"   --->   Operation 1313 'sub' 'sub_ln1171_307' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln717_669 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_307, i32 1, i32 8"   --->   Operation 1314 'partselect' 'trunc_ln717_669' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1315 [1/1] (1.48ns)   --->   "%add_ln717_112 = add i12 %zext_ln1171_314, i12 %zext_ln1171_310"   --->   Operation 1315 'add' 'add_ln717_112' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1316 [1/1] (0.00ns)   --->   "%mult_V_3291 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_112, i32 1, i32 11"   --->   Operation 1316 'partselect' 'mult_V_3291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1317 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %zext_ln1171_307, i13 %zext_ln1171_311"   --->   Operation 1317 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln717_670 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_462, i32 1, i32 12"   --->   Operation 1318 'partselect' 'trunc_ln717_670' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1319 [1/1] (1.48ns)   --->   "%sub_ln1171_308 = sub i12 %zext_ln1171_312, i12 %zext_ln1171_314"   --->   Operation 1319 'sub' 'sub_ln1171_308' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1320 [1/1] (0.00ns)   --->   "%trunc_ln717_671 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_308, i32 1, i32 11"   --->   Operation 1320 'partselect' 'trunc_ln717_671' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln42_225 = zext i9 %mult_V_3301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1321 'zext' 'zext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1322 [1/1] (1.48ns)   --->   "%sub_ln717_159 = sub i12 %zext_ln1171_314, i12 %zext_ln1171_312"   --->   Operation 1322 'sub' 'sub_ln717_159' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_3302 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_159, i32 1, i32 11"   --->   Operation 1323 'partselect' 'mult_V_3302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1324 [1/1] (1.54ns)   --->   "%sub_ln1171_309 = sub i13 %sext_ln717_393, i13 %zext_ln1171_313"   --->   Operation 1324 'sub' 'sub_ln1171_309' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln717_673 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_309, i32 1, i32 12"   --->   Operation 1325 'partselect' 'trunc_ln717_673' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1326 [1/1] (1.54ns)   --->   "%sub_ln717_160 = sub i13 %zext_ln1171_311, i13 %zext_ln717_408"   --->   Operation 1326 'sub' 'sub_ln717_160' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1327 [1/1] (0.00ns)   --->   "%mult_V_3314 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_160, i32 1, i32 12"   --->   Operation 1327 'partselect' 'mult_V_3314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln717_398 = sext i12 %mult_V_3314"   --->   Operation 1328 'sext' 'sext_ln717_398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln717_416 = zext i14 %sext_ln717_398"   --->   Operation 1329 'zext' 'zext_ln717_416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1330 [1/1] (1.48ns)   --->   "%add_ln717_113 = add i12 %zext_ln1171_314, i12 %zext_ln1171_312"   --->   Operation 1330 'add' 'add_ln717_113' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1331 [1/1] (0.00ns)   --->   "%mult_V_3318 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_113, i32 1, i32 11"   --->   Operation 1331 'partselect' 'mult_V_3318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1332 [1/1] (1.54ns)   --->   "%sub_ln717_161 = sub i13 %zext_ln1171_311, i13 %zext_ln1171_307"   --->   Operation 1332 'sub' 'sub_ln717_161' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1333 [1/1] (0.00ns)   --->   "%mult_V_3323 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_161, i32 1, i32 12"   --->   Operation 1333 'partselect' 'mult_V_3323' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln1171_316 = zext i8 %p_read_107"   --->   Operation 1334 'zext' 'zext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln1171_318 = zext i8 %p_read_107"   --->   Operation 1335 'zext' 'zext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1171_319 = zext i8 %p_read_107"   --->   Operation 1336 'zext' 'zext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1337 [1/1] (0.00ns)   --->   "%shl_ln717_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_107, i4 0"   --->   Operation 1337 'bitconcatenate' 'shl_ln717_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln717_418 = zext i12 %shl_ln717_42"   --->   Operation 1338 'zext' 'zext_ln717_418' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1339 [1/1] (0.00ns)   --->   "%mult_V_3346 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_107, i2 0"   --->   Operation 1339 'bitconcatenate' 'mult_V_3346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln717_419 = zext i10 %mult_V_3346"   --->   Operation 1340 'zext' 'zext_ln717_419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln717_420 = zext i10 %mult_V_3346"   --->   Operation 1341 'zext' 'zext_ln717_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1342 [1/1] (1.54ns)   --->   "%add_ln717_114 = add i13 %zext_ln717_418, i13 %zext_ln717_420"   --->   Operation 1342 'add' 'add_ln717_114' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1343 [1/1] (0.00ns)   --->   "%mult_V_3328 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_114, i32 1, i32 12"   --->   Operation 1343 'partselect' 'mult_V_3328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln42_228 = zext i12 %mult_V_3328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1344 'zext' 'zext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln42_229 = zext i11 %mult_V_3329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1345 'zext' 'zext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1346 [1/1] (0.00ns)   --->   "%mult_V_3342 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_107, i3 0"   --->   Operation 1346 'bitconcatenate' 'mult_V_3342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln1171_320 = zext i11 %mult_V_3342"   --->   Operation 1347 'zext' 'zext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1348 [1/1] (1.48ns)   --->   "%sub_ln1171_310 = sub i12 0, i12 %zext_ln1171_320"   --->   Operation 1348 'sub' 'sub_ln1171_310' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i12 %sub_ln1171_310"   --->   Operation 1349 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1350 [1/1] (0.00ns)   --->   "%shl_ln1171_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_107, i1 0"   --->   Operation 1350 'bitconcatenate' 'shl_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln1171_321 = zext i9 %shl_ln1171_33"   --->   Operation 1351 'zext' 'zext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln1171_322 = zext i9 %shl_ln1171_33"   --->   Operation 1352 'zext' 'zext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1353 [1/1] (1.54ns)   --->   "%sub_ln1171_311 = sub i13 %sext_ln1171_61, i13 %zext_ln1171_322"   --->   Operation 1353 'sub' 'sub_ln1171_311' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln717_676 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_311, i32 1, i32 12"   --->   Operation 1354 'partselect' 'trunc_ln717_676' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1355 [1/1] (1.36ns)   --->   "%sub_ln1171_312 = sub i10 0, i10 %zext_ln1171_321"   --->   Operation 1355 'sub' 'sub_ln1171_312' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln717_677 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_312, i32 1, i32 9"   --->   Operation 1356 'partselect' 'trunc_ln717_677' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1357 [1/1] (1.48ns)   --->   "%sub_ln717_162 = sub i12 %zext_ln1171_320, i12 %zext_ln1171_317"   --->   Operation 1357 'sub' 'sub_ln717_162' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1358 [1/1] (0.00ns)   --->   "%mult_V_3333 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_162, i32 1, i32 11"   --->   Operation 1358 'partselect' 'mult_V_3333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1359 [1/1] (1.54ns)   --->   "%sub_ln1171_313 = sub i13 0, i13 %zext_ln717_418"   --->   Operation 1359 'sub' 'sub_ln1171_313' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i13 %sub_ln1171_313"   --->   Operation 1360 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1361 [1/1] (1.53ns)   --->   "%sub_ln1171_314 = sub i14 %sext_ln1171_62, i14 %zext_ln1171_316"   --->   Operation 1361 'sub' 'sub_ln1171_314' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln717_679 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_314, i32 1, i32 13"   --->   Operation 1362 'partselect' 'trunc_ln717_679' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln717_422 = zext i11 %mult_V_3340"   --->   Operation 1363 'zext' 'zext_ln717_422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1364 [1/1] (1.30ns)   --->   "%sub_ln1171_315 = sub i9 0, i9 %zext_ln1171_318"   --->   Operation 1364 'sub' 'sub_ln1171_315' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln717_680 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_315, i32 1, i32 8"   --->   Operation 1365 'partselect' 'trunc_ln717_680' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln42_154 = sext i8 %trunc_ln717_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1366 'sext' 'sext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln42_232 = zext i11 %mult_V_3342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1367 'zext' 'zext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1368 [1/1] (1.41ns)   --->   "%sub_ln1171_316 = sub i11 0, i11 %zext_ln717_419"   --->   Operation 1368 'sub' 'sub_ln1171_316' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln717_404 = sext i11 %sub_ln1171_316"   --->   Operation 1369 'sext' 'sext_ln717_404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln717_681 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_316, i32 1, i32 10"   --->   Operation 1370 'partselect' 'trunc_ln717_681' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1371 [1/1] (1.41ns)   --->   "%add_ln717_115 = add i11 %zext_ln717_419, i11 %zext_ln1171_319"   --->   Operation 1371 'add' 'add_ln717_115' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1372 [1/1] (0.00ns)   --->   "%mult_V_3353 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_115, i32 1, i32 10"   --->   Operation 1372 'partselect' 'mult_V_3353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln717_423 = zext i10 %mult_V_3353"   --->   Operation 1373 'zext' 'zext_ln717_423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln42_233 = zext i10 %mult_V_3353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1374 'zext' 'zext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1375 [1/1] (1.54ns)   --->   "%sub_ln1171_463 = sub i13 %zext_ln1171_315, i13 %zext_ln717_418"   --->   Operation 1375 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln717_682 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_463, i32 1, i32 12"   --->   Operation 1376 'partselect' 'trunc_ln717_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1377 [1/1] (1.54ns)   --->   "%sub_ln1171_317 = sub i13 %zext_ln1171_322, i13 %zext_ln717_418"   --->   Operation 1377 'sub' 'sub_ln1171_317' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln717_683 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_317, i32 1, i32 12"   --->   Operation 1378 'partselect' 'trunc_ln717_683' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln717_405 = sext i12 %trunc_ln717_683"   --->   Operation 1379 'sext' 'sext_ln717_405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln717_424 = zext i9 %shl_ln1171_33"   --->   Operation 1380 'zext' 'zext_ln717_424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1381 [1/1] (1.48ns)   --->   "%add_ln717_116 = add i12 %zext_ln1171_320, i12 %zext_ln717_424"   --->   Operation 1381 'add' 'add_ln717_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1382 [1/1] (0.00ns)   --->   "%mult_V_3361 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_116, i32 1, i32 11"   --->   Operation 1382 'partselect' 'mult_V_3361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln717_425 = zext i11 %mult_V_3361"   --->   Operation 1383 'zext' 'zext_ln717_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln42_234 = zext i11 %mult_V_3361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1384 'zext' 'zext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1385 [1/1] (1.48ns)   --->   "%sub_ln1171_318 = sub i12 %sext_ln717_404, i12 %zext_ln1171_317"   --->   Operation 1385 'sub' 'sub_ln1171_318' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln717_684 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_318, i32 1, i32 11"   --->   Operation 1386 'partselect' 'trunc_ln717_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1387 [1/1] (1.48ns)   --->   "%sub_ln717_163 = sub i12 %zext_ln1171_320, i12 %zext_ln717_424"   --->   Operation 1387 'sub' 'sub_ln717_163' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1388 [1/1] (0.00ns)   --->   "%mult_V_3369 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_163, i32 1, i32 11"   --->   Operation 1388 'partselect' 'mult_V_3369' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1389 [1/1] (1.41ns)   --->   "%sub_ln1171_464 = sub i11 %zext_ln1171_319, i11 %zext_ln717_419"   --->   Operation 1389 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln717_686 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_464, i32 1, i32 10"   --->   Operation 1390 'partselect' 'trunc_ln717_686' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1391 [1/1] (1.54ns)   --->   "%add_ln717_117 = add i13 %zext_ln717_418, i13 %zext_ln1171_315"   --->   Operation 1391 'add' 'add_ln717_117' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_117, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1392 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1393 [1/1] (1.41ns)   --->   "%sub_ln717_164 = sub i11 %zext_ln717_419, i11 %zext_ln1171_319"   --->   Operation 1393 'sub' 'sub_ln717_164' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1394 [1/1] (0.00ns)   --->   "%mult_V_3379 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_164, i32 1, i32 10"   --->   Operation 1394 'partselect' 'mult_V_3379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln717_409 = sext i10 %mult_V_3379"   --->   Operation 1395 'sext' 'sext_ln717_409' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln717_427 = zext i14 %sext_ln717_409"   --->   Operation 1396 'zext' 'zext_ln717_427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1397 [1/1] (1.48ns)   --->   "%sub_ln1171_465 = sub i12 %zext_ln1171_317, i12 %zext_ln1171_320"   --->   Operation 1397 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln717_688 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_465, i32 1, i32 11"   --->   Operation 1398 'partselect' 'trunc_ln717_688' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln1171_326 = zext i8 %p_read_106"   --->   Operation 1399 'zext' 'zext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1400 [1/1] (0.00ns)   --->   "%shl_ln717_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_106, i4 0"   --->   Operation 1400 'bitconcatenate' 'shl_ln717_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln717_428 = zext i12 %shl_ln717_43"   --->   Operation 1401 'zext' 'zext_ln717_428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1402 [1/1] (0.00ns)   --->   "%shl_ln717_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_106, i2 0"   --->   Operation 1402 'bitconcatenate' 'shl_ln717_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln717_429 = zext i10 %shl_ln717_44"   --->   Operation 1403 'zext' 'zext_ln717_429' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln717_430 = zext i10 %shl_ln717_44"   --->   Operation 1404 'zext' 'zext_ln717_430' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1405 [1/1] (1.54ns)   --->   "%sub_ln717_165 = sub i13 %zext_ln717_428, i13 %zext_ln717_430"   --->   Operation 1405 'sub' 'sub_ln717_165' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1406 [1/1] (0.00ns)   --->   "%mult_V_3395 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_165, i32 1, i32 12"   --->   Operation 1406 'partselect' 'mult_V_3395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln717_432 = zext i11 %mult_V_3397"   --->   Operation 1407 'zext' 'zext_ln717_432' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1408 [1/1] (0.00ns)   --->   "%mult_V_3398 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_106, i1 0"   --->   Operation 1408 'bitconcatenate' 'mult_V_3398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln717_433 = zext i9 %mult_V_3398"   --->   Operation 1409 'zext' 'zext_ln717_433' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1410 [1/1] (1.48ns)   --->   "%sub_ln717_166 = sub i12 %zext_ln717_434, i12 %zext_ln717_433"   --->   Operation 1410 'sub' 'sub_ln717_166' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1411 [1/1] (0.00ns)   --->   "%mult_V_3400 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_166, i32 1, i32 11"   --->   Operation 1411 'partselect' 'mult_V_3400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln717_413 = sext i11 %mult_V_3400"   --->   Operation 1412 'sext' 'sext_ln717_413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln717_435 = zext i14 %sext_ln717_413"   --->   Operation 1413 'zext' 'zext_ln717_435' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln1171_328 = zext i9 %mult_V_3398"   --->   Operation 1414 'zext' 'zext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1415 [1/1] (1.48ns)   --->   "%sub_ln1171_320 = sub i12 %zext_ln717_433, i12 %zext_ln717_434"   --->   Operation 1415 'sub' 'sub_ln1171_320' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln717_692 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_320, i32 1, i32 11"   --->   Operation 1416 'partselect' 'trunc_ln717_692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1417 [1/1] (1.54ns)   --->   "%sub_ln1171_321 = sub i13 0, i13 %zext_ln717_428"   --->   Operation 1417 'sub' 'sub_ln1171_321' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln717_693 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_321, i32 1, i32 12"   --->   Operation 1418 'partselect' 'trunc_ln717_693' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln717_415 = sext i11 %mult_V_3406"   --->   Operation 1419 'sext' 'sext_ln717_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln717_436 = zext i14 %sext_ln717_415"   --->   Operation 1420 'zext' 'zext_ln717_436' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1421 [1/1] (1.48ns)   --->   "%add_ln717_118 = add i12 %zext_ln717_434, i12 %zext_ln717_433"   --->   Operation 1421 'add' 'add_ln717_118' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1422 [1/1] (0.00ns)   --->   "%mult_V_3408 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_118, i32 1, i32 11"   --->   Operation 1422 'partselect' 'mult_V_3408' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln717_437 = zext i11 %mult_V_3408"   --->   Operation 1423 'zext' 'zext_ln717_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1424 [1/1] (1.41ns)   --->   "%sub_ln1171_322 = sub i11 0, i11 %zext_ln717_429"   --->   Operation 1424 'sub' 'sub_ln1171_322' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i11 %sub_ln1171_322"   --->   Operation 1425 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1426 [1/1] (1.48ns)   --->   "%sub_ln1171_323 = sub i12 %sext_ln1171_63, i12 %zext_ln1171_325"   --->   Operation 1426 'sub' 'sub_ln1171_323' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln717_695 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_323, i32 1, i32 11"   --->   Operation 1427 'partselect' 'trunc_ln717_695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1428 [1/1] (1.36ns)   --->   "%sub_ln1171_324 = sub i10 0, i10 %zext_ln1171_328"   --->   Operation 1428 'sub' 'sub_ln1171_324' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln717_696 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_324, i32 1, i32 9"   --->   Operation 1429 'partselect' 'trunc_ln717_696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1430 [1/1] (1.41ns)   --->   "%add_ln717_119 = add i11 %zext_ln717_429, i11 %zext_ln1171_326"   --->   Operation 1430 'add' 'add_ln717_119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1431 [1/1] (0.00ns)   --->   "%mult_V_3417 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_119, i32 1, i32 10"   --->   Operation 1431 'partselect' 'mult_V_3417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln717_438 = zext i10 %mult_V_3417"   --->   Operation 1432 'zext' 'zext_ln717_438' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1433 [1/1] (1.41ns)   --->   "%sub_ln1171_466 = sub i11 %zext_ln1171_326, i11 %zext_ln717_429"   --->   Operation 1433 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln717_698 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_466, i32 1, i32 10"   --->   Operation 1434 'partselect' 'trunc_ln717_698' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1435 [1/1] (1.54ns)   --->   "%sub_ln717_168 = sub i13 %zext_ln717_428, i13 %zext_ln1171_324"   --->   Operation 1435 'sub' 'sub_ln717_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_3436 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_168, i32 1, i32 12"   --->   Operation 1436 'partselect' 'mult_V_3436' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1437 [1/1] (1.54ns)   --->   "%add_ln717_120 = add i13 %zext_ln717_428, i13 %zext_ln1171_324"   --->   Operation 1437 'add' 'add_ln717_120' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_120, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1438 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1439 [1/1] (1.41ns)   --->   "%sub_ln717_169 = sub i11 %zext_ln717_429, i11 %zext_ln1171_326"   --->   Operation 1439 'sub' 'sub_ln717_169' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1440 [1/1] (0.00ns)   --->   "%mult_V_3445 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_169, i32 1, i32 10"   --->   Operation 1440 'partselect' 'mult_V_3445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln1171_329 = zext i8 %p_read_105"   --->   Operation 1441 'zext' 'zext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln1171_331 = zext i8 %p_read_105"   --->   Operation 1442 'zext' 'zext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln1171_332 = zext i8 %p_read_105"   --->   Operation 1443 'zext' 'zext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1444 [1/1] (0.00ns)   --->   "%shl_ln717_46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_105, i3 0"   --->   Operation 1444 'bitconcatenate' 'shl_ln717_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln717_441 = zext i11 %shl_ln717_46"   --->   Operation 1445 'zext' 'zext_ln717_441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1446 [1/1] (1.48ns)   --->   "%sub_ln717_170 = sub i12 %zext_ln717_441, i12 %zext_ln1171_333"   --->   Operation 1446 'sub' 'sub_ln717_170' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1447 [1/1] (0.00ns)   --->   "%mult_V_3456 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_170, i32 1, i32 11"   --->   Operation 1447 'partselect' 'mult_V_3456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln717_418 = sext i11 %mult_V_3456"   --->   Operation 1448 'sext' 'sext_ln717_418' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln717_442 = zext i14 %sext_ln717_418"   --->   Operation 1449 'zext' 'zext_ln717_442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1450 [1/1] (0.00ns)   --->   "%shl_ln717_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_105, i4 0"   --->   Operation 1450 'bitconcatenate' 'shl_ln717_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln717_443 = zext i12 %shl_ln717_47"   --->   Operation 1451 'zext' 'zext_ln717_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_3517 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_105, i2 0"   --->   Operation 1452 'bitconcatenate' 'mult_V_3517' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln717_444 = zext i10 %mult_V_3517"   --->   Operation 1453 'zext' 'zext_ln717_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln717_445 = zext i10 %mult_V_3517"   --->   Operation 1454 'zext' 'zext_ln717_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1455 [1/1] (1.54ns)   --->   "%add_ln717_121 = add i13 %zext_ln717_443, i13 %zext_ln717_445"   --->   Operation 1455 'add' 'add_ln717_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_121, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1456 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1457 [1/1] (0.00ns)   --->   "%mult_V_3461 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_105, i1 0"   --->   Operation 1457 'bitconcatenate' 'mult_V_3461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln42_237 = zext i9 %mult_V_3461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1458 'zext' 'zext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln42_238 = zext i9 %mult_V_3461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1459 'zext' 'zext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln42_239 = zext i9 %mult_V_3461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1460 'zext' 'zext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1461 [1/1] (1.48ns)   --->   "%sub_ln1171_467 = sub i12 %zext_ln1171_333, i12 %zext_ln717_441"   --->   Operation 1461 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln717_702 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_467, i32 1, i32 11"   --->   Operation 1462 'partselect' 'trunc_ln717_702' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1463 [1/1] (1.41ns)   --->   "%sub_ln1171_468 = sub i11 %zext_ln1171_332, i11 %zext_ln717_444"   --->   Operation 1463 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln717_703 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_468, i32 1, i32 10"   --->   Operation 1464 'partselect' 'trunc_ln717_703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1465 [1/1] (1.36ns)   --->   "%sub_ln1171_325 = sub i10 0, i10 %zext_ln42_239"   --->   Operation 1465 'sub' 'sub_ln1171_325' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln717_704 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_325, i32 1, i32 9"   --->   Operation 1466 'partselect' 'trunc_ln717_704' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1467 [1/1] (1.41ns)   --->   "%add_ln717_122 = add i11 %zext_ln717_444, i11 %zext_ln1171_332"   --->   Operation 1467 'add' 'add_ln717_122' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1468 [1/1] (0.00ns)   --->   "%mult_V_3474 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_122, i32 1, i32 10"   --->   Operation 1468 'partselect' 'mult_V_3474' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln717_446 = zext i10 %mult_V_3474"   --->   Operation 1469 'zext' 'zext_ln717_446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln42_240 = zext i7 %mult_V_3478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1470 'zext' 'zext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln717_447 = zext i11 %mult_V_3481"   --->   Operation 1471 'zext' 'zext_ln717_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1472 [1/1] (1.54ns)   --->   "%sub_ln717_171 = sub i13 %zext_ln717_443, i13 %zext_ln717_445"   --->   Operation 1472 'sub' 'sub_ln717_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1473 [1/1] (0.00ns)   --->   "%mult_V_3485 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_171, i32 1, i32 12"   --->   Operation 1473 'partselect' 'mult_V_3485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln717_420 = sext i12 %mult_V_3485"   --->   Operation 1474 'sext' 'sext_ln717_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln717_448 = zext i14 %sext_ln717_420"   --->   Operation 1475 'zext' 'zext_ln717_448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1476 [1/1] (1.48ns)   --->   "%add_ln717_123 = add i12 %zext_ln717_441, i12 %zext_ln1171_333"   --->   Operation 1476 'add' 'add_ln717_123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1477 [1/1] (0.00ns)   --->   "%mult_V_3488 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_123, i32 1, i32 11"   --->   Operation 1477 'partselect' 'mult_V_3488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1478 [1/1] (1.54ns)   --->   "%sub_ln1171_469 = sub i13 %zext_ln1171_330, i13 %zext_ln717_443"   --->   Operation 1478 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln717_707 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_469, i32 1, i32 12"   --->   Operation 1479 'partselect' 'trunc_ln717_707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1480 [1/1] (1.54ns)   --->   "%sub_ln1171_326 = sub i13 0, i13 %zext_ln717_443"   --->   Operation 1480 'sub' 'sub_ln1171_326' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i13 %sub_ln1171_326"   --->   Operation 1481 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1482 [1/1] (1.53ns)   --->   "%sub_ln1171_327 = sub i14 %sext_ln1171_64, i14 %zext_ln1171_329"   --->   Operation 1482 'sub' 'sub_ln1171_327' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1483 [1/1] (0.00ns)   --->   "%trunc_ln717_708 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_327, i32 1, i32 13"   --->   Operation 1483 'partselect' 'trunc_ln717_708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln42_242 = zext i12 %mult_V_3506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1484 'zext' 'zext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1485 [1/1] (1.41ns)   --->   "%sub_ln1171_328 = sub i11 0, i11 %zext_ln717_444"   --->   Operation 1485 'sub' 'sub_ln1171_328' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i11 %sub_ln1171_328"   --->   Operation 1486 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1487 [1/1] (1.48ns)   --->   "%sub_ln1171_329 = sub i12 %sext_ln1171_65, i12 %zext_ln1171_333"   --->   Operation 1487 'sub' 'sub_ln1171_329' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln717_710 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_329, i32 1, i32 11"   --->   Operation 1488 'partselect' 'trunc_ln717_710' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1489 [1/1] (1.54ns)   --->   "%sub_ln1171_330 = sub i13 %zext_ln717_445, i13 %zext_ln717_443"   --->   Operation 1489 'sub' 'sub_ln1171_330' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln717_711 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_330, i32 1, i32 12"   --->   Operation 1490 'partselect' 'trunc_ln717_711' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln1171_334 = zext i8 %p_read_104"   --->   Operation 1491 'zext' 'zext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln1171_336 = zext i8 %p_read_104"   --->   Operation 1492 'zext' 'zext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln1171_337 = zext i8 %p_read_104"   --->   Operation 1493 'zext' 'zext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln1171_338 = zext i8 %p_read_104"   --->   Operation 1494 'zext' 'zext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1495 [1/1] (0.00ns)   --->   "%shl_ln1171_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_104, i4 0"   --->   Operation 1495 'bitconcatenate' 'shl_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln1171_340 = zext i12 %shl_ln1171_34"   --->   Operation 1496 'zext' 'zext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1497 [1/1] (1.54ns)   --->   "%sub_ln1171_331 = sub i13 0, i13 %zext_ln1171_340"   --->   Operation 1497 'sub' 'sub_ln1171_331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i13 %sub_ln1171_331"   --->   Operation 1498 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_3536 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_104, i1 0"   --->   Operation 1499 'bitconcatenate' 'mult_V_3536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln1171_341 = zext i9 %mult_V_3536"   --->   Operation 1500 'zext' 'zext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln1171_342 = zext i9 %mult_V_3536"   --->   Operation 1501 'zext' 'zext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln1171_343 = zext i9 %mult_V_3536"   --->   Operation 1502 'zext' 'zext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1503 [1/1] (1.53ns)   --->   "%sub_ln1171_332 = sub i14 %sext_ln1171_66, i14 %zext_ln1171_343"   --->   Operation 1503 'sub' 'sub_ln1171_332' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln717_712 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_332, i32 1, i32 13"   --->   Operation 1504 'partselect' 'trunc_ln717_712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1505 [1/1] (0.00ns)   --->   "%mult_V_3560 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_104, i2 0"   --->   Operation 1505 'bitconcatenate' 'mult_V_3560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln1171_344 = zext i10 %mult_V_3560"   --->   Operation 1506 'zext' 'zext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1507 [1/1] (1.41ns)   --->   "%sub_ln1171_470 = sub i11 %zext_ln1171_337, i11 %zext_ln1171_344"   --->   Operation 1507 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1508 [1/1] (0.00ns)   --->   "%trunc_ln717_713 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_470, i32 1, i32 10"   --->   Operation 1508 'partselect' 'trunc_ln717_713' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1509 [1/1] (0.00ns)   --->   "%shl_ln717_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_104, i3 0"   --->   Operation 1509 'bitconcatenate' 'shl_ln717_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln717_450 = zext i11 %shl_ln717_48"   --->   Operation 1510 'zext' 'zext_ln717_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1511 [1/1] (1.48ns)   --->   "%sub_ln717_172 = sub i12 %zext_ln717_450, i12 %zext_ln1171_341"   --->   Operation 1511 'sub' 'sub_ln717_172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1512 [1/1] (0.00ns)   --->   "%mult_V_3522 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_172, i32 1, i32 11"   --->   Operation 1512 'partselect' 'mult_V_3522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln717_423 = sext i11 %mult_V_3522"   --->   Operation 1513 'sext' 'sext_ln717_423' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln717_451 = zext i14 %sext_ln717_423"   --->   Operation 1514 'zext' 'zext_ln717_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1515 [1/1] (1.54ns)   --->   "%sub_ln1171_333 = sub i13 %zext_ln1171_342, i13 %zext_ln1171_340"   --->   Operation 1515 'sub' 'sub_ln1171_333' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln717_715 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_333, i32 1, i32 12"   --->   Operation 1516 'partselect' 'trunc_ln717_715' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln42_244 = zext i7 %mult_V_3525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1517 'zext' 'zext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln42_246 = zext i7 %mult_V_3525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1518 'zext' 'zext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1519 [1/1] (1.48ns)   --->   "%sub_ln1171_334 = sub i12 0, i12 %zext_ln717_450"   --->   Operation 1519 'sub' 'sub_ln1171_334' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i12 %sub_ln1171_334"   --->   Operation 1520 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1521 [1/1] (1.54ns)   --->   "%sub_ln1171_335 = sub i13 %sext_ln1171_67, i13 %zext_ln1171_342"   --->   Operation 1521 'sub' 'sub_ln1171_335' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln717_716 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_335, i32 1, i32 12"   --->   Operation 1522 'partselect' 'trunc_ln717_716' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln717_452 = zext i10 %mult_V_3560"   --->   Operation 1523 'zext' 'zext_ln717_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1524 [1/1] (1.41ns)   --->   "%sub_ln717_173 = sub i11 %zext_ln1171_344, i11 %zext_ln1171_337"   --->   Operation 1524 'sub' 'sub_ln717_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1525 [1/1] (0.00ns)   --->   "%mult_V_3527 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_173, i32 1, i32 10"   --->   Operation 1525 'partselect' 'mult_V_3527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1526 [1/1] (1.54ns)   --->   "%add_ln717_124 = add i13 %zext_ln1171_340, i13 %zext_ln717_452"   --->   Operation 1526 'add' 'add_ln717_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_3528 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_124, i32 1, i32 12"   --->   Operation 1527 'partselect' 'mult_V_3528' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln717_454 = zext i12 %mult_V_3528"   --->   Operation 1528 'zext' 'zext_ln717_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1529 [1/1] (1.53ns)   --->   "%sub_ln1171_336 = sub i14 %sext_ln1171_66, i14 %zext_ln1171_336"   --->   Operation 1529 'sub' 'sub_ln1171_336' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln717_718 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_336, i32 1, i32 13"   --->   Operation 1530 'partselect' 'trunc_ln717_718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln42_247 = zext i9 %mult_V_3536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1531 'zext' 'zext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1532 [1/1] (1.41ns)   --->   "%sub_ln1171_337 = sub i11 0, i11 %zext_ln1171_344"   --->   Operation 1532 'sub' 'sub_ln1171_337' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i11 %sub_ln1171_337"   --->   Operation 1533 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1534 [1/1] (1.48ns)   --->   "%sub_ln1171_338 = sub i12 %sext_ln1171_68, i12 %zext_ln1171_339"   --->   Operation 1534 'sub' 'sub_ln1171_338' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln717_719 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_338, i32 1, i32 11"   --->   Operation 1535 'partselect' 'trunc_ln717_719' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln717_720 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_334, i32 1, i32 11"   --->   Operation 1536 'partselect' 'trunc_ln717_720' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1537 [1/1] (1.41ns)   --->   "%add_ln717_125 = add i11 %zext_ln1171_344, i11 %zext_ln1171_337"   --->   Operation 1537 'add' 'add_ln717_125' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_3540 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_125, i32 1, i32 10"   --->   Operation 1538 'partselect' 'mult_V_3540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln717_456 = zext i10 %mult_V_3540"   --->   Operation 1539 'zext' 'zext_ln717_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln42_248 = zext i10 %mult_V_3540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1540 'zext' 'zext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1541 [1/1] (1.30ns)   --->   "%sub_ln1171_339 = sub i9 0, i9 %zext_ln1171_338"   --->   Operation 1541 'sub' 'sub_ln1171_339' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln717_721 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_339, i32 1, i32 8"   --->   Operation 1542 'partselect' 'trunc_ln717_721' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1543 [1/1] (0.00ns)   --->   "%trunc_ln717_722 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_337, i32 1, i32 10"   --->   Operation 1543 'partselect' 'trunc_ln717_722' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1544 [1/1] (1.48ns)   --->   "%add_ln717_126 = add i12 %zext_ln717_450, i12 %zext_ln1171_341"   --->   Operation 1544 'add' 'add_ln717_126' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1545 [1/1] (0.00ns)   --->   "%mult_V_3553 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_126, i32 1, i32 11"   --->   Operation 1545 'partselect' 'mult_V_3553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln717_457 = zext i11 %mult_V_3553"   --->   Operation 1546 'zext' 'zext_ln717_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1547 [1/1] (1.54ns)   --->   "%sub_ln717_174 = sub i13 %zext_ln1171_340, i13 %zext_ln1171_342"   --->   Operation 1547 'sub' 'sub_ln717_174' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1548 [1/1] (0.00ns)   --->   "%mult_V_3557 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_174, i32 1, i32 12"   --->   Operation 1548 'partselect' 'mult_V_3557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1549 [1/1] (1.54ns)   --->   "%sub_ln717_175 = sub i13 %zext_ln1171_340, i13 %zext_ln717_452"   --->   Operation 1549 'sub' 'sub_ln717_175' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1550 [1/1] (0.00ns)   --->   "%mult_V_3558 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_175, i32 1, i32 12"   --->   Operation 1550 'partselect' 'mult_V_3558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1551 [1/1] (1.54ns)   --->   "%sub_ln1171_340 = sub i13 %sext_ln1171_67, i13 %zext_ln1171_334"   --->   Operation 1551 'sub' 'sub_ln1171_340' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln717_725 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_340, i32 1, i32 12"   --->   Operation 1552 'partselect' 'trunc_ln717_725' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1553 [1/1] (1.48ns)   --->   "%sub_ln1171_341 = sub i12 %zext_ln1171_341, i12 %zext_ln717_450"   --->   Operation 1553 'sub' 'sub_ln1171_341' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1554 [1/1] (0.00ns)   --->   "%trunc_ln717_726 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_341, i32 1, i32 11"   --->   Operation 1554 'partselect' 'trunc_ln717_726' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln42_176 = sext i11 %trunc_ln717_726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1555 'sext' 'sext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1556 [1/1] (1.54ns)   --->   "%add_ln717_127 = add i13 %zext_ln1171_340, i13 %zext_ln1171_342"   --->   Operation 1556 'add' 'add_ln717_127' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_3575 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_127, i32 1, i32 12"   --->   Operation 1557 'partselect' 'mult_V_3575' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1558 [1/1] (1.48ns)   --->   "%add_ln717_128 = add i12 %zext_ln717_450, i12 %zext_ln1171_339"   --->   Operation 1558 'add' 'add_ln717_128' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1559 [1/1] (0.00ns)   --->   "%mult_V_3576 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_128, i32 1, i32 11"   --->   Operation 1559 'partselect' 'mult_V_3576' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1560 [1/1] (1.48ns)   --->   "%sub_ln717_176 = sub i12 %zext_ln717_450, i12 %zext_ln1171_339"   --->   Operation 1560 'sub' 'sub_ln717_176' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1561 [1/1] (0.00ns)   --->   "%mult_V_3581 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_176, i32 1, i32 11"   --->   Operation 1561 'partselect' 'mult_V_3581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1171_345 = zext i8 %p_read_103"   --->   Operation 1562 'zext' 'zext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_103, i3 0"   --->   Operation 1563 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln1171_350 = zext i11 %tmp_17"   --->   Operation 1564 'zext' 'zext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1565 [1/1] (1.48ns)   --->   "%sub_ln1171_471 = sub i12 %zext_ln1171_349, i12 %zext_ln1171_350"   --->   Operation 1565 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln717_728 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_471, i32 1, i32 11"   --->   Operation 1566 'partselect' 'trunc_ln717_728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1171_236 = sext i11 %trunc_ln717_728"   --->   Operation 1567 'sext' 'sext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1171_237 = sext i11 %trunc_ln717_728"   --->   Operation 1568 'sext' 'sext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1569 [1/1] (0.00ns)   --->   "%mult_V_3587 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_103, i2 0"   --->   Operation 1569 'bitconcatenate' 'mult_V_3587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln717_463 = zext i10 %mult_V_3587"   --->   Operation 1570 'zext' 'zext_ln717_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln42_251 = zext i7 %mult_V_3589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1571 'zext' 'zext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln42_252 = zext i7 %mult_V_3589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1572 'zext' 'zext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1573 [1/1] (1.41ns)   --->   "%sub_ln1171_342 = sub i11 0, i11 %zext_ln717_463"   --->   Operation 1573 'sub' 'sub_ln1171_342' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln717_730 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_342, i32 1, i32 10"   --->   Operation 1574 'partselect' 'trunc_ln717_730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1575 [1/1] (1.48ns)   --->   "%add_ln717_129 = add i12 %zext_ln1171_350, i12 %zext_ln1171_349"   --->   Operation 1575 'add' 'add_ln717_129' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_129, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1576 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1577 [1/1] (1.48ns)   --->   "%sub_ln1171_344 = sub i12 0, i12 %zext_ln1171_350"   --->   Operation 1577 'sub' 'sub_ln1171_344' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i12 %sub_ln1171_344"   --->   Operation 1578 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1579 [1/1] (0.00ns)   --->   "%shl_ln1171_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_103, i1 0"   --->   Operation 1579 'bitconcatenate' 'shl_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln1171_352 = zext i9 %shl_ln1171_35"   --->   Operation 1580 'zext' 'zext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln1171_353 = zext i9 %shl_ln1171_35"   --->   Operation 1581 'zext' 'zext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1582 [1/1] (1.54ns)   --->   "%sub_ln1171_345 = sub i13 %sext_ln1171_69, i13 %zext_ln1171_353"   --->   Operation 1582 'sub' 'sub_ln1171_345' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln717_732 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_345, i32 1, i32 12"   --->   Operation 1583 'partselect' 'trunc_ln717_732' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1584 [1/1] (0.00ns)   --->   "%shl_ln717_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_103, i4 0"   --->   Operation 1584 'bitconcatenate' 'shl_ln717_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln717_466 = zext i12 %shl_ln717_49"   --->   Operation 1585 'zext' 'zext_ln717_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1586 [1/1] (1.54ns)   --->   "%sub_ln717_177 = sub i13 %zext_ln717_466, i13 %zext_ln1171_348"   --->   Operation 1586 'sub' 'sub_ln717_177' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1587 [1/1] (0.00ns)   --->   "%mult_V_3607 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_177, i32 1, i32 12"   --->   Operation 1587 'partselect' 'mult_V_3607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1588 [1/1] (1.36ns)   --->   "%sub_ln1171_346 = sub i10 0, i10 %zext_ln1171_352"   --->   Operation 1588 'sub' 'sub_ln1171_346' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln717_734 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_346, i32 1, i32 9"   --->   Operation 1589 'partselect' 'trunc_ln717_734' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1590 [1/1] (1.41ns)   --->   "%add_ln717_130 = add i11 %zext_ln717_463, i11 %zext_ln1171_345"   --->   Operation 1590 'add' 'add_ln717_130' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1591 [1/1] (0.00ns)   --->   "%mult_V_3613 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_130, i32 1, i32 10"   --->   Operation 1591 'partselect' 'mult_V_3613' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln717_468 = zext i12 %mult_V_3619"   --->   Operation 1592 'zext' 'zext_ln717_468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1593 [1/1] (1.54ns)   --->   "%sub_ln1171_347 = sub i13 %sext_ln1171_69, i13 %zext_ln1171_348"   --->   Operation 1593 'sub' 'sub_ln1171_347' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln717_735 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_347, i32 1, i32 12"   --->   Operation 1594 'partselect' 'trunc_ln717_735' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1595 [1/1] (1.48ns)   --->   "%sub_ln717_178 = sub i12 %zext_ln1171_350, i12 %zext_ln1171_349"   --->   Operation 1595 'sub' 'sub_ln717_178' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1596 [1/1] (0.00ns)   --->   "%mult_V_3624 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_178, i32 1, i32 11"   --->   Operation 1596 'partselect' 'mult_V_3624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln717_446 = sext i11 %mult_V_3624"   --->   Operation 1597 'sext' 'sext_ln717_446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln717_469 = zext i14 %sext_ln717_446"   --->   Operation 1598 'zext' 'zext_ln717_469' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln717_470 = zext i9 %shl_ln1171_35"   --->   Operation 1599 'zext' 'zext_ln717_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1600 [1/1] (1.48ns)   --->   "%add_ln717_131 = add i12 %zext_ln1171_350, i12 %zext_ln717_470"   --->   Operation 1600 'add' 'add_ln717_131' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_131, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1601 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln1171_356 = zext i8 %p_read_102"   --->   Operation 1602 'zext' 'zext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln1171_357 = zext i8 %p_read_102"   --->   Operation 1603 'zext' 'zext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln1171_358 = zext i8 %p_read_102"   --->   Operation 1604 'zext' 'zext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1605 [1/1] (0.00ns)   --->   "%shl_ln717_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_102, i3 0"   --->   Operation 1605 'bitconcatenate' 'shl_ln717_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln717_471 = zext i11 %shl_ln717_50"   --->   Operation 1606 'zext' 'zext_ln717_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1607 [1/1] (1.48ns)   --->   "%add_ln717_132 = add i12 %zext_ln717_471, i12 %zext_ln1171_356"   --->   Operation 1607 'add' 'add_ln717_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1608 [1/1] (0.00ns)   --->   "%mult_V_3713 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_132, i32 1, i32 11"   --->   Operation 1608 'partselect' 'mult_V_3713' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1609 [1/1] (0.00ns)   --->   "%shl_ln1171_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_102, i1 0"   --->   Operation 1609 'bitconcatenate' 'shl_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln1171_360 = zext i9 %shl_ln1171_36"   --->   Operation 1610 'zext' 'zext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln1171_361 = zext i9 %shl_ln1171_36"   --->   Operation 1611 'zext' 'zext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1612 [1/1] (1.48ns)   --->   "%sub_ln1171_350 = sub i12 %zext_ln1171_361, i12 %zext_ln717_471"   --->   Operation 1612 'sub' 'sub_ln1171_350' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln717_739 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_350, i32 1, i32 11"   --->   Operation 1613 'partselect' 'trunc_ln717_739' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1614 [1/1] (0.00ns)   --->   "%mult_V_3722 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_102, i2 0"   --->   Operation 1614 'bitconcatenate' 'mult_V_3722' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln1171_362 = zext i10 %mult_V_3722"   --->   Operation 1615 'zext' 'zext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln1171_363 = zext i10 %mult_V_3722"   --->   Operation 1616 'zext' 'zext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1617 [1/1] (1.41ns)   --->   "%sub_ln1171_351 = sub i11 0, i11 %zext_ln1171_363"   --->   Operation 1617 'sub' 'sub_ln1171_351' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i11 %sub_ln1171_351"   --->   Operation 1618 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1619 [1/1] (1.48ns)   --->   "%sub_ln1171_352 = sub i12 %sext_ln1171_70, i12 %zext_ln1171_356"   --->   Operation 1619 'sub' 'sub_ln1171_352' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln717_740 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_352, i32 1, i32 11"   --->   Operation 1620 'partselect' 'trunc_ln717_740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1621 [1/1] (0.00ns)   --->   "%shl_ln1171_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_102, i4 0"   --->   Operation 1621 'bitconcatenate' 'shl_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln1171_364 = zext i12 %shl_ln1171_37"   --->   Operation 1622 'zext' 'zext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1623 [1/1] (1.54ns)   --->   "%sub_ln1171_353 = sub i13 0, i13 %zext_ln1171_364"   --->   Operation 1623 'sub' 'sub_ln1171_353' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i13 %sub_ln1171_353"   --->   Operation 1624 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1625 [1/1] (1.53ns)   --->   "%sub_ln1171_354 = sub i14 %sext_ln1171_71, i14 %zext_ln1171_360"   --->   Operation 1625 'sub' 'sub_ln1171_354' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln717_741 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_354, i32 1, i32 13"   --->   Operation 1626 'partselect' 'trunc_ln717_741' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1627 [1/1] (1.53ns)   --->   "%sub_ln1171_355 = sub i14 %sext_ln1171_71, i14 %zext_ln1171_355"   --->   Operation 1627 'sub' 'sub_ln1171_355' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln717_742 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_355, i32 1, i32 13"   --->   Operation 1628 'partselect' 'trunc_ln717_742' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln717_743 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_351, i32 1, i32 10"   --->   Operation 1629 'partselect' 'trunc_ln717_743' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1630 [1/1] (1.54ns)   --->   "%sub_ln1171_472 = sub i13 %zext_ln1171_354, i13 %zext_ln1171_364"   --->   Operation 1630 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln717_744 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_472, i32 1, i32 12"   --->   Operation 1631 'partselect' 'trunc_ln717_744' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln42_256 = zext i7 %mult_V_3728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1632 'zext' 'zext_ln42_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1633 [1/1] (1.41ns)   --->   "%sub_ln717_179 = sub i11 %zext_ln1171_363, i11 %zext_ln1171_358"   --->   Operation 1633 'sub' 'sub_ln717_179' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1634 [1/1] (0.00ns)   --->   "%mult_V_3730 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_179, i32 1, i32 10"   --->   Operation 1634 'partselect' 'mult_V_3730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1635 [1/1] (1.54ns)   --->   "%sub_ln1171_357 = sub i13 %zext_ln1171_362, i13 %zext_ln1171_364"   --->   Operation 1635 'sub' 'sub_ln1171_357' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln717_747 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_357, i32 1, i32 12"   --->   Operation 1636 'partselect' 'trunc_ln717_747' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1637 [1/1] (1.48ns)   --->   "%sub_ln1171_473 = sub i12 %zext_ln1171_356, i12 %zext_ln717_471"   --->   Operation 1637 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln717_748 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_473, i32 1, i32 11"   --->   Operation 1638 'partselect' 'trunc_ln717_748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1639 [1/1] (1.54ns)   --->   "%sub_ln717_180 = sub i13 %zext_ln1171_364, i13 %zext_ln1171_354"   --->   Operation 1639 'sub' 'sub_ln717_180' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1640 [1/1] (0.00ns)   --->   "%mult_V_3763 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_180, i32 1, i32 12"   --->   Operation 1640 'partselect' 'mult_V_3763' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln717_451 = sext i12 %mult_V_3763"   --->   Operation 1641 'sext' 'sext_ln717_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln717_475 = zext i14 %sext_ln717_451"   --->   Operation 1642 'zext' 'zext_ln717_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1643 [1/1] (1.41ns)   --->   "%add_ln717_133 = add i11 %zext_ln1171_363, i11 %zext_ln1171_358"   --->   Operation 1643 'add' 'add_ln717_133' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1644 [1/1] (0.00ns)   --->   "%mult_V_3770 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_133, i32 1, i32 10"   --->   Operation 1644 'partselect' 'mult_V_3770' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1645 [1/1] (5.28ns)   --->   "%mul_ln717_72 = mul i12 %zext_ln1171_356, i12 11"   --->   Operation 1645 'mul' 'mul_ln717_72' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1646 [1/1] (0.00ns)   --->   "%mult_V_3771 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_72, i32 1, i32 11"   --->   Operation 1646 'partselect' 'mult_V_3771' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln717_476 = zext i9 %shl_ln1171_36"   --->   Operation 1647 'zext' 'zext_ln717_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1648 [1/1] (1.54ns)   --->   "%sub_ln717_181 = sub i13 %zext_ln1171_364, i13 %zext_ln717_476"   --->   Operation 1648 'sub' 'sub_ln717_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1649 [1/1] (0.00ns)   --->   "%mult_V_3773 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_181, i32 1, i32 12"   --->   Operation 1649 'partselect' 'mult_V_3773' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln42_259 = zext i8 %p_read_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1650 'zext' 'zext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln42_260 = zext i8 %p_read_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1651 'zext' 'zext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln42_262 = zext i8 %p_read_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1652 'zext' 'zext_ln42_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1653 [1/1] (1.41ns)   --->   "%sub_ln1171_358 = sub i11 0, i11 %zext_ln1171_365"   --->   Operation 1653 'sub' 'sub_ln1171_358' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i11 %sub_ln1171_358"   --->   Operation 1654 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1655 [1/1] (1.48ns)   --->   "%sub_ln1171_359 = sub i12 %sext_ln1171_72, i12 %zext_ln42_262"   --->   Operation 1655 'sub' 'sub_ln1171_359' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln717_752 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_359, i32 1, i32 11"   --->   Operation 1656 'partselect' 'trunc_ln717_752' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1657 [1/1] (1.41ns)   --->   "%sub_ln1171_474 = sub i11 %zext_ln42_261, i11 %zext_ln1171_365"   --->   Operation 1657 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln717_753 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_474, i32 1, i32 10"   --->   Operation 1658 'partselect' 'trunc_ln717_753' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_3811 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_101, i3 0"   --->   Operation 1659 'bitconcatenate' 'mult_V_3811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln1171_366 = zext i11 %mult_V_3811"   --->   Operation 1660 'zext' 'zext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1661 [1/1] (1.48ns)   --->   "%sub_ln1171_360 = sub i12 0, i12 %zext_ln1171_366"   --->   Operation 1661 'sub' 'sub_ln1171_360' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln717_454 = sext i12 %sub_ln1171_360"   --->   Operation 1662 'sext' 'sext_ln717_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln717_754 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_360, i32 1, i32 11"   --->   Operation 1663 'partselect' 'trunc_ln717_754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln717_478 = zext i10 %mult_V_3781"   --->   Operation 1664 'zext' 'zext_ln717_478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1665 [1/1] (0.00ns)   --->   "%shl_ln717_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_101, i4 0"   --->   Operation 1665 'bitconcatenate' 'shl_ln717_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln717_479 = zext i12 %shl_ln717_51"   --->   Operation 1666 'zext' 'zext_ln717_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1667 [1/1] (0.00ns)   --->   "%mult_V_3789 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_101, i1 0"   --->   Operation 1667 'bitconcatenate' 'mult_V_3789' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln717_480 = zext i9 %mult_V_3789"   --->   Operation 1668 'zext' 'zext_ln717_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln717_481 = zext i9 %mult_V_3789"   --->   Operation 1669 'zext' 'zext_ln717_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1670 [1/1] (1.54ns)   --->   "%sub_ln717_182 = sub i13 %zext_ln717_479, i13 %zext_ln717_481"   --->   Operation 1670 'sub' 'sub_ln717_182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_3783 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_182, i32 1, i32 12"   --->   Operation 1671 'partselect' 'mult_V_3783' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln1171_367 = zext i9 %mult_V_3789"   --->   Operation 1672 'zext' 'zext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1673 [1/1] (1.48ns)   --->   "%sub_ln1171_361 = sub i12 %zext_ln717_480, i12 %zext_ln1171_366"   --->   Operation 1673 'sub' 'sub_ln1171_361' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln717_756 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_361, i32 1, i32 11"   --->   Operation 1674 'partselect' 'trunc_ln717_756' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1675 [1/1] (1.54ns)   --->   "%sub_ln1171_362 = sub i13 %sext_ln717_454, i13 %zext_ln42_259"   --->   Operation 1675 'sub' 'sub_ln1171_362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln717_757 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_362, i32 1, i32 12"   --->   Operation 1676 'partselect' 'trunc_ln717_757' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1677 [1/1] (1.36ns)   --->   "%sub_ln1171_363 = sub i10 0, i10 %zext_ln1171_367"   --->   Operation 1677 'sub' 'sub_ln1171_363' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln717_758 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_363, i32 1, i32 9"   --->   Operation 1678 'partselect' 'trunc_ln717_758' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1679 [1/1] (0.00ns)   --->   "%trunc_ln717_759 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_358, i32 1, i32 10"   --->   Operation 1679 'partselect' 'trunc_ln717_759' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1680 [1/1] (1.48ns)   --->   "%add_ln717_134 = add i12 %zext_ln1171_366, i12 %zext_ln42_262"   --->   Operation 1680 'add' 'add_ln717_134' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1681 [1/1] (0.00ns)   --->   "%mult_V_3797 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_134, i32 1, i32 11"   --->   Operation 1681 'partselect' 'mult_V_3797' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln42_266 = zext i7 %mult_V_3801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1682 'zext' 'zext_ln42_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1683 [1/1] (1.41ns)   --->   "%sub_ln717_183 = sub i11 %zext_ln1171_365, i11 %zext_ln42_261"   --->   Operation 1683 'sub' 'sub_ln717_183' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1684 [1/1] (0.00ns)   --->   "%mult_V_3802 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_183, i32 1, i32 10"   --->   Operation 1684 'partselect' 'mult_V_3802' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln717_463 = sext i10 %mult_V_3802"   --->   Operation 1685 'sext' 'sext_ln717_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln717_484 = zext i14 %sext_ln717_463"   --->   Operation 1686 'zext' 'zext_ln717_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1687 [1/1] (1.48ns)   --->   "%add_ln717_135 = add i12 %zext_ln1171_366, i12 %zext_ln717_480"   --->   Operation 1687 'add' 'add_ln717_135' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1688 [1/1] (0.00ns)   --->   "%mult_V_3803 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_135, i32 1, i32 11"   --->   Operation 1688 'partselect' 'mult_V_3803' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1689 [1/1] (1.48ns)   --->   "%sub_ln717_184 = sub i12 %zext_ln1171_366, i12 %zext_ln42_262"   --->   Operation 1689 'sub' 'sub_ln717_184' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1690 [1/1] (0.00ns)   --->   "%mult_V_3804 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_184, i32 1, i32 11"   --->   Operation 1690 'partselect' 'mult_V_3804' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln42_269 = zext i10 %mult_V_3805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1691 'zext' 'zext_ln42_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln42_270 = zext i10 %mult_V_3805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1692 'zext' 'zext_ln42_270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln42_271 = zext i11 %mult_V_3811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1693 'zext' 'zext_ln42_271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1694 [1/1] (1.54ns)   --->   "%add_ln717_137 = add i13 %zext_ln717_479, i13 %zext_ln717_478"   --->   Operation 1694 'add' 'add_ln717_137' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_137, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1695 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1696 [1/1] (5.28ns)   --->   "%mul_ln717_73 = mul i12 %zext_ln42_262, i12 11"   --->   Operation 1696 'mul' 'mul_ln717_73' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1697 [1/1] (0.00ns)   --->   "%mult_V_3830 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_73, i32 1, i32 11"   --->   Operation 1697 'partselect' 'mult_V_3830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln1171_369 = zext i8 %p_read_100"   --->   Operation 1698 'zext' 'zext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln1171_370 = zext i8 %p_read_100"   --->   Operation 1699 'zext' 'zext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1700 [1/1] (0.00ns)   --->   "%shl_ln1171_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_100, i3 0"   --->   Operation 1700 'bitconcatenate' 'shl_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln1171_372 = zext i11 %shl_ln1171_38"   --->   Operation 1701 'zext' 'zext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1702 [1/1] (1.48ns)   --->   "%sub_ln1171_365 = sub i12 0, i12 %zext_ln1171_372"   --->   Operation 1702 'sub' 'sub_ln1171_365' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i12 %sub_ln1171_365"   --->   Operation 1703 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1704 [1/1] (1.54ns)   --->   "%sub_ln1171_366 = sub i13 %sext_ln1171_73, i13 %zext_ln1171_369"   --->   Operation 1704 'sub' 'sub_ln1171_366' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln717_763 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_366, i32 1, i32 12"   --->   Operation 1705 'partselect' 'trunc_ln717_763' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln42_273 = zext i7 %mult_V_3845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1706 'zext' 'zext_ln42_273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln42_274 = zext i7 %mult_V_3845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1707 'zext' 'zext_ln42_274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln42_275 = zext i7 %mult_V_3845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1708 'zext' 'zext_ln42_275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1709 [1/1] (1.48ns)   --->   "%sub_ln1171_475 = sub i12 %zext_ln1171_368, i12 %zext_ln1171_372"   --->   Operation 1709 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln717_764 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_475, i32 1, i32 11"   --->   Operation 1710 'partselect' 'trunc_ln717_764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln1171_374 = zext i10 %mult_V_3898"   --->   Operation 1711 'zext' 'zext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1712 [1/1] (0.00ns)   --->   "%mult_V_3852 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_100, i1 0"   --->   Operation 1712 'bitconcatenate' 'mult_V_3852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln717_486 = zext i9 %mult_V_3852"   --->   Operation 1713 'zext' 'zext_ln717_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln717_487 = zext i9 %mult_V_3852"   --->   Operation 1714 'zext' 'zext_ln717_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1715 [1/1] (1.54ns)   --->   "%add_ln717_138 = add i13 %zext_ln1171_373, i13 %zext_ln717_487"   --->   Operation 1715 'add' 'add_ln717_138' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1716 [1/1] (0.00ns)   --->   "%mult_V_3848 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_138, i32 1, i32 12"   --->   Operation 1716 'partselect' 'mult_V_3848' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln717_488 = zext i12 %mult_V_3848"   --->   Operation 1717 'zext' 'zext_ln717_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln42_276 = zext i12 %mult_V_3848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1718 'zext' 'zext_ln42_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1719 [1/1] (1.48ns)   --->   "%sub_ln1171_368 = sub i12 %zext_ln717_486, i12 %zext_ln1171_372"   --->   Operation 1719 'sub' 'sub_ln1171_368' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1720 [1/1] (0.00ns)   --->   "%trunc_ln717_766 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_368, i32 1, i32 11"   --->   Operation 1720 'partselect' 'trunc_ln717_766' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1721 [1/1] (1.41ns)   --->   "%sub_ln1171_369 = sub i11 0, i11 %zext_ln1171_374"   --->   Operation 1721 'sub' 'sub_ln1171_369' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i11 %sub_ln1171_369"   --->   Operation 1722 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1723 [1/1] (1.48ns)   --->   "%sub_ln1171_370 = sub i12 %sext_ln1171_74, i12 %zext_ln1171_368"   --->   Operation 1723 'sub' 'sub_ln1171_370' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln717_767 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_370, i32 1, i32 11"   --->   Operation 1724 'partselect' 'trunc_ln717_767' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1725 [1/1] (1.54ns)   --->   "%sub_ln1171_476 = sub i13 %zext_ln1171_369, i13 %zext_ln1171_373"   --->   Operation 1725 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln717_768 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_476, i32 1, i32 12"   --->   Operation 1726 'partselect' 'trunc_ln717_768' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln717_769 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_365, i32 1, i32 11"   --->   Operation 1727 'partselect' 'trunc_ln717_769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1728 [1/1] (1.41ns)   --->   "%sub_ln717_185 = sub i11 %zext_ln1171_374, i11 %zext_ln1171_370"   --->   Operation 1728 'sub' 'sub_ln717_185' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1729 [1/1] (0.00ns)   --->   "%mult_V_3860 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_185, i32 1, i32 10"   --->   Operation 1729 'partselect' 'mult_V_3860' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln717_470 = sext i10 %mult_V_3860"   --->   Operation 1730 'sext' 'sext_ln717_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln717_489 = zext i14 %sext_ln717_470"   --->   Operation 1731 'zext' 'zext_ln717_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln717_771 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_369, i32 1, i32 10"   --->   Operation 1732 'partselect' 'trunc_ln717_771' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1733 [1/1] (1.48ns)   --->   "%sub_ln717_186 = sub i12 %zext_ln1171_372, i12 %zext_ln717_486"   --->   Operation 1733 'sub' 'sub_ln717_186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1734 [1/1] (0.00ns)   --->   "%mult_V_3868 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_186, i32 1, i32 11"   --->   Operation 1734 'partselect' 'mult_V_3868' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1735 [1/1] (1.41ns)   --->   "%add_ln717_139 = add i11 %zext_ln1171_374, i11 %zext_ln1171_370"   --->   Operation 1735 'add' 'add_ln717_139' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1736 [1/1] (0.00ns)   --->   "%mult_V_3870 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_139, i32 1, i32 10"   --->   Operation 1736 'partselect' 'mult_V_3870' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln717_492 = zext i10 %mult_V_3870"   --->   Operation 1737 'zext' 'zext_ln717_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln717_474 = sext i12 %mult_V_3877"   --->   Operation 1738 'sext' 'sext_ln717_474' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln717_493 = zext i14 %sext_ln717_474"   --->   Operation 1739 'zext' 'zext_ln717_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1740 [1/1] (1.48ns)   --->   "%add_ln717_140 = add i12 %zext_ln1171_372, i12 %zext_ln717_486"   --->   Operation 1740 'add' 'add_ln717_140' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1741 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_140, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1741 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1742 [1/1] (1.54ns)   --->   "%sub_ln717_188 = sub i13 %zext_ln1171_373, i13 %zext_ln717_487"   --->   Operation 1742 'sub' 'sub_ln717_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1743 [1/1] (0.00ns)   --->   "%mult_V_3895 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_188, i32 1, i32 12"   --->   Operation 1743 'partselect' 'mult_V_3895' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln717_475 = sext i12 %mult_V_3895"   --->   Operation 1744 'sext' 'sext_ln717_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln717_494 = zext i14 %sext_ln717_475"   --->   Operation 1745 'zext' 'zext_ln717_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln42_280 = zext i10 %mult_V_3898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1746 'zext' 'zext_ln42_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1747 [1/1] (5.28ns)   --->   "%mul_ln717_76 = mul i13 %zext_ln1171_369, i13 21"   --->   Operation 1747 'mul' 'mul_ln717_76' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_76, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1748 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln1171_376 = zext i8 %p_read_99"   --->   Operation 1749 'zext' 'zext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1750 [1/1] (0.00ns)   --->   "%shl_ln717_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_99, i4 0"   --->   Operation 1750 'bitconcatenate' 'shl_ln717_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln717_495 = zext i12 %shl_ln717_52"   --->   Operation 1751 'zext' 'zext_ln717_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_3909 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_99, i3 0"   --->   Operation 1752 'bitconcatenate' 'mult_V_3909' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln717_498 = zext i11 %mult_V_3909"   --->   Operation 1753 'zext' 'zext_ln717_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1754 [1/1] (1.48ns)   --->   "%sub_ln1171_372 = sub i12 0, i12 %zext_ln717_498"   --->   Operation 1754 'sub' 'sub_ln1171_372' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln717_477 = sext i12 %sub_ln1171_372"   --->   Operation 1755 'sext' 'sext_ln717_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln717_777 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_372, i32 1, i32 11"   --->   Operation 1756 'partselect' 'trunc_ln717_777' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_3912 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_99, i32 1, i32 7"   --->   Operation 1757 'partselect' 'mult_V_3912' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln717_499 = zext i7 %mult_V_3912"   --->   Operation 1758 'zext' 'zext_ln717_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln42_281 = zext i7 %mult_V_3912" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1759 'zext' 'zext_ln42_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_3937 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_99, i1 0"   --->   Operation 1760 'bitconcatenate' 'mult_V_3937' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln1171_379 = zext i9 %mult_V_3937"   --->   Operation 1761 'zext' 'zext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1762 [1/1] (1.54ns)   --->   "%sub_ln1171_477 = sub i13 %zext_ln1171_376, i13 %zext_ln717_495"   --->   Operation 1762 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln717_779 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_477, i32 1, i32 12"   --->   Operation 1763 'partselect' 'trunc_ln717_779' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1764 [1/1] (1.54ns)   --->   "%sub_ln717_191 = sub i13 %zext_ln717_495, i13 %zext_ln1171_379"   --->   Operation 1764 'sub' 'sub_ln717_191' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1765 [1/1] (0.00ns)   --->   "%mult_V_3926 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_191, i32 1, i32 12"   --->   Operation 1765 'partselect' 'mult_V_3926' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln717_483 = sext i12 %mult_V_3926"   --->   Operation 1766 'sext' 'sext_ln717_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln717_501 = zext i14 %sext_ln717_483"   --->   Operation 1767 'zext' 'zext_ln717_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln42_285 = zext i9 %mult_V_3937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1768 'zext' 'zext_ln42_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1769 [1/1] (1.54ns)   --->   "%sub_ln1171_378 = sub i13 %sext_ln717_477, i13 %zext_ln1171_379"   --->   Operation 1769 'sub' 'sub_ln1171_378' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln717_784 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_378, i32 1, i32 12"   --->   Operation 1770 'partselect' 'trunc_ln717_784' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1771 [1/1] (1.54ns)   --->   "%sub_ln1171_379 = sub i13 %sext_ln717_477, i13 %zext_ln1171_376"   --->   Operation 1771 'sub' 'sub_ln1171_379' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln717_787 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_379, i32 1, i32 12"   --->   Operation 1772 'partselect' 'trunc_ln717_787' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln42_286 = zext i8 %p_read_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1773 'zext' 'zext_ln42_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln42_288 = zext i8 %p_read_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1774 'zext' 'zext_ln42_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln42_289 = zext i8 %p_read_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1775 'zext' 'zext_ln42_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln717_503 = zext i11 %mult_V_3969"   --->   Operation 1776 'zext' 'zext_ln717_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1777 [1/1] (0.00ns)   --->   "%mult_V_4021 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_98, i2 0"   --->   Operation 1777 'bitconcatenate' 'mult_V_4021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln1171_382 = zext i10 %mult_V_4021"   --->   Operation 1778 'zext' 'zext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1779 [1/1] (1.41ns)   --->   "%sub_ln1171_380 = sub i11 0, i11 %zext_ln1171_382"   --->   Operation 1779 'sub' 'sub_ln1171_380' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln717_485 = sext i11 %sub_ln1171_380"   --->   Operation 1780 'sext' 'sext_ln717_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln717_788 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_380, i32 1, i32 10"   --->   Operation 1781 'partselect' 'trunc_ln717_788' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1782 [1/1] (1.48ns)   --->   "%sub_ln1171_381 = sub i12 %sext_ln717_485, i12 %zext_ln42_290"   --->   Operation 1782 'sub' 'sub_ln1171_381' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1783 [1/1] (0.00ns)   --->   "%trunc_ln717_789 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_381, i32 1, i32 11"   --->   Operation 1783 'partselect' 'trunc_ln717_789' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1784 [1/1] (1.48ns)   --->   "%sub_ln1171_480 = sub i12 %zext_ln42_290, i12 %zext_ln717_502"   --->   Operation 1784 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln717_791 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_480, i32 1, i32 11"   --->   Operation 1785 'partselect' 'trunc_ln717_791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1786 [1/1] (0.00ns)   --->   "%zext_ln42_292 = zext i7 %mult_V_3978" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1786 'zext' 'zext_ln42_292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1787 [1/1] (0.00ns)   --->   "%shl_ln717_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_98, i4 0"   --->   Operation 1787 'bitconcatenate' 'shl_ln717_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln717_504 = zext i12 %shl_ln717_54"   --->   Operation 1788 'zext' 'zext_ln717_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1789 [1/1] (1.54ns)   --->   "%add_ln717_143 = add i13 %zext_ln717_504, i13 %zext_ln42_286"   --->   Operation 1789 'add' 'add_ln717_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_143, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1790 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1791 [1/1] (0.00ns)   --->   "%mult_V_4014 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_98, i1 0"   --->   Operation 1791 'bitconcatenate' 'mult_V_4014' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln717_505 = zext i9 %mult_V_4014"   --->   Operation 1792 'zext' 'zext_ln717_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln717_506 = zext i9 %mult_V_4014"   --->   Operation 1793 'zext' 'zext_ln717_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1794 [1/1] (1.48ns)   --->   "%add_ln717_144 = add i12 %zext_ln717_502, i12 %zext_ln717_506"   --->   Operation 1794 'add' 'add_ln717_144' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1795 [1/1] (0.00ns)   --->   "%mult_V_3984 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_144, i32 1, i32 11"   --->   Operation 1795 'partselect' 'mult_V_3984' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln717_507 = zext i10 %mult_V_4021"   --->   Operation 1796 'zext' 'zext_ln717_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1797 [1/1] (1.41ns)   --->   "%sub_ln717_192 = sub i11 %zext_ln1171_382, i11 %zext_ln42_289"   --->   Operation 1797 'sub' 'sub_ln717_192' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1798 [1/1] (0.00ns)   --->   "%mult_V_3989 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_192, i32 1, i32 10"   --->   Operation 1798 'partselect' 'mult_V_3989' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln717_489 = sext i10 %mult_V_3989"   --->   Operation 1799 'sext' 'sext_ln717_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln717_509 = zext i14 %sext_ln717_489"   --->   Operation 1800 'zext' 'zext_ln717_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1801 [1/1] (1.54ns)   --->   "%sub_ln717_193 = sub i13 %zext_ln717_504, i13 %zext_ln717_507"   --->   Operation 1801 'sub' 'sub_ln717_193' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1802 [1/1] (0.00ns)   --->   "%mult_V_3990 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_193, i32 1, i32 12"   --->   Operation 1802 'partselect' 'mult_V_3990' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1803 [1/1] (1.54ns)   --->   "%sub_ln1171_481 = sub i13 %zext_ln42_286, i13 %zext_ln717_504"   --->   Operation 1803 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln717_796 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_481, i32 1, i32 12"   --->   Operation 1804 'partselect' 'trunc_ln717_796' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1805 [1/1] (1.54ns)   --->   "%add_ln717_146 = add i13 %zext_ln717_504, i13 %zext_ln717_507"   --->   Operation 1805 'add' 'add_ln717_146' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_146, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1806 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln717_492 = sext i11 %mult_V_3997"   --->   Operation 1807 'sext' 'sext_ln717_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln717_512 = zext i14 %sext_ln717_492"   --->   Operation 1808 'zext' 'zext_ln717_512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln1171_383 = zext i9 %mult_V_4014"   --->   Operation 1809 'zext' 'zext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1810 [1/1] (1.48ns)   --->   "%sub_ln1171_383 = sub i12 %zext_ln717_506, i12 %zext_ln717_502"   --->   Operation 1810 'sub' 'sub_ln1171_383' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln717_798 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_383, i32 1, i32 11"   --->   Operation 1811 'partselect' 'trunc_ln717_798' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1812 [1/1] (5.28ns)   --->   "%mul_ln717_78 = mul i12 %zext_ln42_290, i12 13"   --->   Operation 1812 'mul' 'mul_ln717_78' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1813 [1/1] (0.00ns)   --->   "%mult_V_4009 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_78, i32 1, i32 11"   --->   Operation 1813 'partselect' 'mult_V_4009' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1814 [1/1] (1.36ns)   --->   "%sub_ln1171_384 = sub i10 0, i10 %zext_ln1171_383"   --->   Operation 1814 'sub' 'sub_ln1171_384' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln717_799 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_384, i32 1, i32 9"   --->   Operation 1815 'partselect' 'trunc_ln717_799' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1816 [1/1] (1.54ns)   --->   "%sub_ln717_195 = sub i13 %zext_ln717_504, i13 %zext_ln42_286"   --->   Operation 1816 'sub' 'sub_ln717_195' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1817 [1/1] (0.00ns)   --->   "%mult_V_4019 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_195, i32 1, i32 12"   --->   Operation 1817 'partselect' 'mult_V_4019' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1818 [1/1] (1.48ns)   --->   "%sub_ln1171_385 = sub i12 0, i12 %zext_ln717_502"   --->   Operation 1818 'sub' 'sub_ln1171_385' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln717_801 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_385, i32 1, i32 11"   --->   Operation 1819 'partselect' 'trunc_ln717_801' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1820 [1/1] (1.54ns)   --->   "%sub_ln717_196 = sub i13 %zext_ln717_504, i13 %zext_ln717_505"   --->   Operation 1820 'sub' 'sub_ln717_196' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_4023 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_196, i32 1, i32 12"   --->   Operation 1821 'partselect' 'mult_V_4023' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln717_495 = sext i12 %mult_V_4023"   --->   Operation 1822 'sext' 'sext_ln717_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln717_514 = zext i14 %sext_ln717_495"   --->   Operation 1823 'zext' 'zext_ln717_514' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1824 [1/1] (1.48ns)   --->   "%sub_ln717_197 = sub i12 %zext_ln717_502, i12 %zext_ln717_506"   --->   Operation 1824 'sub' 'sub_ln717_197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1825 [1/1] (0.00ns)   --->   "%mult_V_4026 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_197, i32 1, i32 11"   --->   Operation 1825 'partselect' 'mult_V_4026' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln717_496 = sext i11 %mult_V_4026"   --->   Operation 1826 'sext' 'sext_ln717_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln717_515 = zext i14 %sext_ln717_496"   --->   Operation 1827 'zext' 'zext_ln717_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln1171_384 = zext i8 %p_read_97"   --->   Operation 1828 'zext' 'zext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln1171_385 = zext i8 %p_read_97"   --->   Operation 1829 'zext' 'zext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln1171_386 = zext i8 %p_read_97"   --->   Operation 1830 'zext' 'zext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln1171_387 = zext i8 %p_read_97"   --->   Operation 1831 'zext' 'zext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1832 [1/1] (0.00ns)   --->   "%mult_V_4047 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_97, i3 0"   --->   Operation 1832 'bitconcatenate' 'mult_V_4047' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln717_516 = zext i11 %mult_V_4047"   --->   Operation 1833 'zext' 'zext_ln717_516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1834 [1/1] (1.48ns)   --->   "%sub_ln717_198 = sub i12 %zext_ln717_516, i12 %zext_ln1171_384"   --->   Operation 1834 'sub' 'sub_ln717_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1835 [1/1] (0.00ns)   --->   "%mult_V_4032 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_198, i32 1, i32 11"   --->   Operation 1835 'partselect' 'mult_V_4032' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1836 [1/1] (0.00ns)   --->   "%shl_ln717_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_97, i2 0"   --->   Operation 1836 'bitconcatenate' 'shl_ln717_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln717_518 = zext i10 %shl_ln717_55"   --->   Operation 1837 'zext' 'zext_ln717_518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1838 [1/1] (1.41ns)   --->   "%add_ln717_147 = add i11 %zext_ln717_518, i11 %zext_ln1171_387"   --->   Operation 1838 'add' 'add_ln717_147' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1839 [1/1] (0.00ns)   --->   "%mult_V_4034 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_147, i32 1, i32 10"   --->   Operation 1839 'partselect' 'mult_V_4034' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln42_296 = zext i10 %mult_V_4034" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1840 'zext' 'zext_ln42_296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1841 [1/1] (5.28ns)   --->   "%mul_ln717_79 = mul i12 %zext_ln1171_384, i12 13"   --->   Operation 1841 'mul' 'mul_ln717_79' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_79, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1842 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1843 [1/1] (1.41ns)   --->   "%sub_ln1171_482 = sub i11 %zext_ln1171_387, i11 %zext_ln717_518"   --->   Operation 1843 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln717_805 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_482, i32 1, i32 10"   --->   Operation 1844 'partselect' 'trunc_ln717_805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1845 [1/1] (0.00ns)   --->   "%shl_ln1171_40 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_97, i1 0"   --->   Operation 1845 'bitconcatenate' 'shl_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln1171_388 = zext i9 %shl_ln1171_40"   --->   Operation 1846 'zext' 'zext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln1171_389 = zext i9 %shl_ln1171_40"   --->   Operation 1847 'zext' 'zext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln1171_390 = zext i9 %shl_ln1171_40"   --->   Operation 1848 'zext' 'zext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1849 [1/1] (1.48ns)   --->   "%sub_ln1171_386 = sub i12 %zext_ln1171_390, i12 %zext_ln717_516"   --->   Operation 1849 'sub' 'sub_ln1171_386' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln717_806 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_386, i32 1, i32 11"   --->   Operation 1850 'partselect' 'trunc_ln717_806' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1851 [1/1] (1.48ns)   --->   "%sub_ln1171_387 = sub i12 0, i12 %zext_ln717_516"   --->   Operation 1851 'sub' 'sub_ln1171_387' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i12 %sub_ln1171_387"   --->   Operation 1852 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1853 [1/1] (1.54ns)   --->   "%sub_ln1171_388 = sub i13 %sext_ln1171_77, i13 %zext_ln1171_385"   --->   Operation 1853 'sub' 'sub_ln1171_388' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln717_807 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_388, i32 1, i32 12"   --->   Operation 1854 'partselect' 'trunc_ln717_807' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1855 [1/1] (1.48ns)   --->   "%add_ln717_148 = add i12 %zext_ln717_516, i12 %zext_ln1171_384"   --->   Operation 1855 'add' 'add_ln717_148' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1856 [1/1] (0.00ns)   --->   "%mult_V_4041 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_148, i32 1, i32 11"   --->   Operation 1856 'partselect' 'mult_V_4041' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1857 [1/1] (1.36ns)   --->   "%sub_ln1171_389 = sub i10 0, i10 %zext_ln1171_389"   --->   Operation 1857 'sub' 'sub_ln1171_389' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln717_808 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_389, i32 1, i32 9"   --->   Operation 1858 'partselect' 'trunc_ln717_808' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1859 [1/1] (0.00ns)   --->   "%mult_V_4043 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_97, i32 1, i32 7"   --->   Operation 1859 'partselect' 'mult_V_4043' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln717_521 = zext i7 %mult_V_4043"   --->   Operation 1860 'zext' 'zext_ln717_521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln42_297 = zext i7 %mult_V_4043" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1861 'zext' 'zext_ln42_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1862 [1/1] (0.00ns)   --->   "%zext_ln42_298 = zext i7 %mult_V_4043" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1862 'zext' 'zext_ln42_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln717_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_97, i4 0"   --->   Operation 1863 'bitconcatenate' 'shl_ln717_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln717_522 = zext i12 %shl_ln717_56"   --->   Operation 1864 'zext' 'zext_ln717_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1865 [1/1] (1.54ns)   --->   "%sub_ln717_199 = sub i13 %zext_ln717_522, i13 %zext_ln1171_388"   --->   Operation 1865 'sub' 'sub_ln717_199' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1866 [1/1] (0.00ns)   --->   "%mult_V_4048 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_199, i32 1, i32 12"   --->   Operation 1866 'partselect' 'mult_V_4048' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1867 [1/1] (1.41ns)   --->   "%sub_ln717_200 = sub i11 %zext_ln717_518, i11 %zext_ln1171_387"   --->   Operation 1867 'sub' 'sub_ln717_200' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_4058 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_200, i32 1, i32 10"   --->   Operation 1868 'partselect' 'mult_V_4058' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln717_505 = sext i10 %mult_V_4058"   --->   Operation 1869 'sext' 'sext_ln717_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln717_524 = zext i14 %sext_ln717_505"   --->   Operation 1870 'zext' 'zext_ln717_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1871 [1/1] (1.48ns)   --->   "%add_ln717_149 = add i12 %zext_ln717_516, i12 %zext_ln1171_390"   --->   Operation 1871 'add' 'add_ln717_149' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1872 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_149, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1872 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln1171_391 = zext i10 %shl_ln717_55"   --->   Operation 1873 'zext' 'zext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1874 [1/1] (1.41ns)   --->   "%sub_ln1171_390 = sub i11 0, i11 %zext_ln717_518"   --->   Operation 1874 'sub' 'sub_ln1171_390' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln717_506 = sext i11 %sub_ln1171_390"   --->   Operation 1875 'sext' 'sext_ln717_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln717_812 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_390, i32 1, i32 10"   --->   Operation 1876 'partselect' 'trunc_ln717_812' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1877 [1/1] (1.54ns)   --->   "%add_ln717_150 = add i13 %zext_ln717_522, i13 %zext_ln1171_385"   --->   Operation 1877 'add' 'add_ln717_150' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1878 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_150, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1878 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln717_813 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_387, i32 1, i32 11"   --->   Operation 1879 'partselect' 'trunc_ln717_813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1880 [1/1] (1.54ns)   --->   "%sub_ln1171_391 = sub i13 %zext_ln1171_391, i13 %zext_ln717_522"   --->   Operation 1880 'sub' 'sub_ln1171_391' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln717_814 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_391, i32 1, i32 12"   --->   Operation 1881 'partselect' 'trunc_ln717_814' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1882 [1/1] (1.54ns)   --->   "%sub_ln1171_392 = sub i13 %sext_ln1171_77, i13 %zext_ln1171_388"   --->   Operation 1882 'sub' 'sub_ln1171_392' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln717_815 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_392, i32 1, i32 12"   --->   Operation 1883 'partselect' 'trunc_ln717_815' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1884 [1/1] (1.48ns)   --->   "%sub_ln1171_483 = sub i12 %zext_ln1171_384, i12 %zext_ln717_516"   --->   Operation 1884 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln717_816 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_483, i32 1, i32 11"   --->   Operation 1885 'partselect' 'trunc_ln717_816' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1886 [1/1] (1.48ns)   --->   "%sub_ln1171_393 = sub i12 %sext_ln717_506, i12 %zext_ln1171_384"   --->   Operation 1886 'sub' 'sub_ln1171_393' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln717_817 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_393, i32 1, i32 11"   --->   Operation 1887 'partselect' 'trunc_ln717_817' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1888 [1/1] (1.36ns)   --->   "%add_ln712_20 = add i9 %zext_ln1171_295, i9 128"   --->   Operation 1888 'add' 'add_ln712_20' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i9 %add_ln712_20"   --->   Operation 1889 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1890 [1/1] (1.48ns)   --->   "%add_ln712_21 = add i11 %zext_ln712_4, i11 %mult_V_3713"   --->   Operation 1890 'add' 'add_ln712_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1891 [1/1] (1.48ns)   --->   "%add_ln712_32 = add i12 %sext_ln42_138, i12 %sext_ln717_381"   --->   Operation 1891 'add' 'add_ln712_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1892 [1/1] (1.30ns)   --->   "%add_ln712_46 = add i9 %zext_ln1171_114, i9 %zext_ln1171_177"   --->   Operation 1892 'add' 'add_ln712_46' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1893 [1/1] (1.48ns)   --->   "%add_ln712_73 = add i11 %zext_ln42_207, i11 %mult_V_3329"   --->   Operation 1893 'add' 'add_ln712_73' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1894 [1/1] (1.41ns)   --->   "%add_ln712_92 = add i11 %sext_ln717_391, i11 %sext_ln42_154"   --->   Operation 1894 'add' 'add_ln712_92' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1895 [1/1] (1.48ns)   --->   "%add_ln712_112 = add i11 %zext_ln42_189, i11 %trunc_ln42_24"   --->   Operation 1895 'add' 'add_ln712_112' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1896 [1/1] (1.52ns)   --->   "%add_ln712_125 = add i15 %zext_ln42_248, i15 %zext_ln717_489"   --->   Operation 1896 'add' 'add_ln712_125' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1897 [1/1] (1.36ns)   --->   "%add_ln712_127 = add i9 %zext_ln1171_244, i9 128"   --->   Operation 1897 'add' 'add_ln712_127' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln712_38 = zext i9 %add_ln712_127"   --->   Operation 1898 'zext' 'zext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1899 [1/1] (1.30ns)   --->   "%add_ln712_128 = add i9 %zext_ln1171_264, i9 %zext_ln42_288"   --->   Operation 1899 'add' 'add_ln712_128' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln712_39 = zext i9 %add_ln712_128"   --->   Operation 1900 'zext' 'zext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1901 [1/1] (1.36ns)   --->   "%add_ln712_129 = add i10 %zext_ln712_39, i10 %zext_ln712_38"   --->   Operation 1901 'add' 'add_ln712_129' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1902 [1/1] (1.30ns)   --->   "%add_ln712_162 = add i9 %zext_ln1171_212, i9 %zext_ln1171_331"   --->   Operation 1902 'add' 'add_ln712_162' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln712_48 = zext i9 %add_ln712_162"   --->   Operation 1903 'zext' 'zext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1904 [1/1] (1.54ns)   --->   "%add_ln712_163 = add i12 %zext_ln712_48, i12 %trunc_ln42_38"   --->   Operation 1904 'add' 'add_ln712_163' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1905 [1/1] (1.30ns)   --->   "%add_ln712_189 = add i9 %zext_ln42_288, i9 64"   --->   Operation 1905 'add' 'add_ln712_189' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1906 [1/1] (1.48ns)   --->   "%add_ln712_227 = add i11 %mult_V_3996, i11 %zext_ln1171_75"   --->   Operation 1906 'add' 'add_ln712_227' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1907 [1/1] (1.30ns)   --->   "%add_ln712_229 = add i9 %zext_ln1171_223, i9 %zext_ln1171_278"   --->   Operation 1907 'add' 'add_ln712_229' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln712_70 = zext i9 %add_ln712_229"   --->   Operation 1908 'zext' 'zext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1909 [1/1] (1.36ns)   --->   "%add_ln712_230 = add i10 %zext_ln712_70, i10 %zext_ln1171_169"   --->   Operation 1909 'add' 'add_ln712_230' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1910 [1/1] (1.41ns)   --->   "%add_ln712_272 = add i10 %mult_V_2830, i10 %zext_ln42_202"   --->   Operation 1910 'add' 'add_ln712_272' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln712_80 = zext i10 %add_ln712_272"   --->   Operation 1911 'zext' 'zext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1912 [1/1] (1.41ns)   --->   "%add_ln712_273 = add i11 %zext_ln712_80, i11 %zext_ln42_190"   --->   Operation 1912 'add' 'add_ln712_273' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1913 [1/1] (1.52ns)   --->   "%add_ln712_274 = add i15 %zext_ln717_494, i15 %zext_ln717_514"   --->   Operation 1913 'add' 'add_ln712_274' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1914 [1/1] (1.48ns)   --->   "%add_ln712_287 = add i12 %sext_ln717_318, i12 %sext_ln42_136"   --->   Operation 1914 'add' 'add_ln712_287' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1915 [1/1] (1.52ns)   --->   "%add_ln712_305 = add i15 %zext_ln42_228, i15 %zext_ln717_442"   --->   Operation 1915 'add' 'add_ln712_305' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1916 [1/1] (1.30ns)   --->   "%add_ln712_309 = add i9 %zext_ln42_260, i9 %zext_ln42_288"   --->   Operation 1916 'add' 'add_ln712_309' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln712_90 = zext i9 %add_ln712_309"   --->   Operation 1917 'zext' 'zext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1918 [1/1] (1.36ns)   --->   "%add_ln712_310 = add i10 %zext_ln712_90, i10 %zext_ln42_185"   --->   Operation 1918 'add' 'add_ln712_310' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1919 [1/1] (1.52ns)   --->   "%add_ln712_335 = add i15 %zext_ln42_133, i15 %zext_ln717_276"   --->   Operation 1919 'add' 'add_ln712_335' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1920 [1/1] (1.52ns)   --->   "%add_ln712_341 = add i15 %zext_ln717_352, i15 %zext_ln717_451"   --->   Operation 1920 'add' 'add_ln712_341' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1921 [1/1] (1.36ns)   --->   "%add_ln712_373 = add i9 %zext_ln1171_386, i9 128"   --->   Operation 1921 'add' 'add_ln712_373' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1922 [1/1] (1.36ns)   --->   "%add_ln712_428 = add i10 %zext_ln42_239, i10 %zext_ln42_246"   --->   Operation 1922 'add' 'add_ln712_428' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln712_125 = zext i10 %add_ln712_428"   --->   Operation 1923 'zext' 'zext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1924 [1/1] (1.48ns)   --->   "%add_ln712_429 = add i12 %zext_ln712_125, i12 %zext_ln717_432"   --->   Operation 1924 'add' 'add_ln712_429' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_431 = add i11 %zext_ln1171_365, i11 %zext_ln42_275"   --->   Operation 1925 'add' 'add_ln712_431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1926 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_432 = add i11 %add_ln712_431, i11 %zext_ln42_252"   --->   Operation 1926 'add' 'add_ln712_432' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1927 [1/1] (1.36ns)   --->   "%add_ln712_433 = add i9 %zext_ln1171_143, i9 128"   --->   Operation 1927 'add' 'add_ln712_433' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1928 [1/1] (1.48ns)   --->   "%add_ln712_473 = add i11 %mult_V_2050, i11 %zext_ln42_146"   --->   Operation 1928 'add' 'add_ln712_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_475 = add i12 %zext_ln717_334, i12 %zext_ln717_377"   --->   Operation 1929 'add' 'add_ln712_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1930 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_476 = add i12 %add_ln712_475, i12 %zext_ln717_307"   --->   Operation 1930 'add' 'add_ln712_476' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1931 [1/1] (1.48ns)   --->   "%add_ln712_493 = add i12 %sext_ln42_118, i12 %sext_ln717_328"   --->   Operation 1931 'add' 'add_ln712_493' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1932 [1/1] (1.48ns)   --->   "%add_ln712_504 = add i12 %zext_ln717_277, i12 %zext_ln42_148"   --->   Operation 1932 'add' 'add_ln712_504' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1933 [1/1] (1.52ns)   --->   "%add_ln712_508 = add i15 %zext_ln42_220, i15 %zext_ln717_435"   --->   Operation 1933 'add' 'add_ln712_508' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1934 [1/1] (1.54ns)   --->   "%add_ln712_509 = add i13 %zext_ln717_454, i13 %zext_ln717_488"   --->   Operation 1934 'add' 'add_ln712_509' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1935 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln717_499"   --->   Operation 1935 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln712_150 = zext i9 %or_ln"   --->   Operation 1936 'zext' 'zext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1937 [1/1] (1.30ns)   --->   "%add_ln712_511 = add i9 %zext_ln1171_295, i9 %zext_ln1171_302"   --->   Operation 1937 'add' 'add_ln712_511' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln712_151 = zext i9 %add_ln712_511"   --->   Operation 1938 'zext' 'zext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1939 [1/1] (1.36ns)   --->   "%add_ln712_512 = add i10 %zext_ln712_151, i10 %zext_ln712_150"   --->   Operation 1939 'add' 'add_ln712_512' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1940 [1/1] (1.30ns)   --->   "%add_ln712_546 = add i9 %zext_ln1171_244, i9 %zext_ln1171_288"   --->   Operation 1940 'add' 'add_ln712_546' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1941 [1/1] (0.00ns)   --->   "%zext_ln712_162 = zext i9 %add_ln712_546"   --->   Operation 1941 'zext' 'zext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1942 [1/1] (1.36ns)   --->   "%add_ln712_547 = add i10 %zext_ln712_162, i10 %zext_ln1171_196"   --->   Operation 1942 'add' 'add_ln712_547' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1943 [1/1] (1.48ns)   --->   "%add_ln712_573 = add i11 %mult_V_2570, i11 %zext_ln42_201"   --->   Operation 1943 'add' 'add_ln712_573' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1944 [1/1] (1.48ns)   --->   "%add_ln712_577 = add i12 %zext_ln717_385, i12 %zext_ln42_221"   --->   Operation 1944 'add' 'add_ln712_577' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1945 [1/1] (1.48ns)   --->   "%add_ln712_578 = add i12 %zext_ln717_432, i12 %zext_ln42_238"   --->   Operation 1945 'add' 'add_ln712_578' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_580 = add i11 %zext_ln1171_363, i11 %zext_ln42_292"   --->   Operation 1946 'add' 'add_ln712_580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln712_178 = zext i10 %add_ln712_582"   --->   Operation 1947 'zext' 'zext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1948 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_583 = add i11 %zext_ln712_178, i11 %add_ln712_580"   --->   Operation 1948 'add' 'add_ln712_583' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1949 [1/1] (1.52ns)   --->   "%add_ln712_601 = add i15 %zext_ln42_177, i15 %zext_ln717_352"   --->   Operation 1949 'add' 'add_ln712_601' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1950 [1/1] (1.36ns)   --->   "%add_ln712_603 = add i9 %zext_ln42_298, i9 192"   --->   Operation 1950 'add' 'add_ln712_603' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln712_186 = zext i9 %add_ln712_603"   --->   Operation 1951 'zext' 'zext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1952 [1/1] (1.48ns)   --->   "%add_ln712_604 = add i12 %zext_ln712_186, i12 %zext_ln717_394"   --->   Operation 1952 'add' 'add_ln712_604' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1953 [1/1] (1.54ns)   --->   "%add_ln712_624 = add i12 %zext_ln1171_229, i12 %trunc_ln42_22"   --->   Operation 1953 'add' 'add_ln712_624' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1954 [1/1] (1.30ns)   --->   "%add_ln712_632 = add i9 %zext_ln1171_143, i9 %zext_ln1171_331"   --->   Operation 1954 'add' 'add_ln712_632' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_674 = add i15 %zext_ln717_436, i15 %zext_ln42_251"   --->   Operation 1955 'add' 'add_ln712_674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1956 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_675 = add i15 %add_ln712_674, i15 %zext_ln42_232"   --->   Operation 1956 'add' 'add_ln712_675' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1957 [1/1] (1.30ns)   --->   "%add_ln712_676 = add i9 %zext_ln1171_386, i9 448"   --->   Operation 1957 'add' 'add_ln712_676' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1958 [1/1] (1.48ns)   --->   "%add_ln712_689 = add i12 %sext_ln717_360, i12 %sext_ln717_394"   --->   Operation 1958 'add' 'add_ln712_689' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1959 [1/1] (1.41ns)   --->   "%add_ln712_703 = add i11 %zext_ln717_230, i11 %zext_ln717_257"   --->   Operation 1959 'add' 'add_ln712_703' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1960 [1/1] (1.48ns)   --->   "%add_ln712_707 = add i12 %zext_ln717_516, i12 128"   --->   Operation 1960 'add' 'add_ln712_707' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1961 [1/1] (1.52ns)   --->   "%add_ln712_734 = add i15 %zext_ln717_359, i15 %zext_ln717_405"   --->   Operation 1961 'add' 'add_ln712_734' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1962 [1/1] (1.48ns)   --->   "%add_ln712_739 = add i11 %zext_ln42_256, i11 %trunc_ln42_34"   --->   Operation 1962 'add' 'add_ln712_739' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln712_223 = zext i11 %add_ln712_739"   --->   Operation 1963 'zext' 'zext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1964 [1/1] (1.48ns)   --->   "%add_ln712_740 = add i12 %zext_ln712_223, i12 %zext_ln1171_341"   --->   Operation 1964 'add' 'add_ln712_740' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1965 [1/1] (1.30ns)   --->   "%add_ln712_743 = add i9 %zext_ln1171_73, i9 %zext_ln1171_212"   --->   Operation 1965 'add' 'add_ln712_743' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln712_226 = zext i9 %add_ln712_743"   --->   Operation 1966 'zext' 'zext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1967 [1/1] (1.36ns)   --->   "%add_ln712_744 = add i10 %zext_ln712_226, i10 %zext_ln1171_54"   --->   Operation 1967 'add' 'add_ln712_744' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1968 [1/1] (1.48ns)   --->   "%add_ln712_784 = add i12 %zext_ln717_422, i12 %zext_ln1171_341"   --->   Operation 1968 'add' 'add_ln712_784' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1969 [1/1] (1.30ns)   --->   "%add_ln712_786 = add i9 %zext_ln1171_143, i9 %zext_ln1171_264"   --->   Operation 1969 'add' 'add_ln712_786' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln712_237 = zext i9 %add_ln712_786"   --->   Operation 1970 'zext' 'zext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1971 [1/1] (1.36ns)   --->   "%add_ln712_787 = add i10 %zext_ln712_237, i10 %zext_ln1171_71"   --->   Operation 1971 'add' 'add_ln712_787' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln712_248 = zext i12 %add_ln712_820"   --->   Operation 1972 'zext' 'zext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln712_249 = zext i12 %add_ln712_821"   --->   Operation 1973 'zext' 'zext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_822 = add i13 %zext_ln712_249, i13 %zext_ln717_320"   --->   Operation 1974 'add' 'add_ln712_822' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1975 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_823 = add i13 %add_ln712_822, i13 %zext_ln712_248"   --->   Operation 1975 'add' 'add_ln712_823' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1976 [1/1] (1.41ns)   --->   "%add_ln712_825 = add i11 %zext_ln717_419, i11 %zext_ln717_446"   --->   Operation 1976 'add' 'add_ln712_825' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln712_252 = zext i11 %add_ln712_825"   --->   Operation 1977 'zext' 'zext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1978 [1/1] (1.48ns)   --->   "%add_ln712_826 = add i12 %zext_ln712_252, i12 %zext_ln717_413"   --->   Operation 1978 'add' 'add_ln712_826' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1979 [1/1] (1.48ns)   --->   "%add_ln712_843 = add i12 %sext_ln42_109, i12 %sext_ln1171_207"   --->   Operation 1979 'add' 'add_ln712_843' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1980 [1/1] (1.30ns)   --->   "%add_ln712_871 = add i9 %zext_ln1171_36, i9 %zext_ln1171_264"   --->   Operation 1980 'add' 'add_ln712_871' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln712_269 = zext i9 %add_ln712_871"   --->   Operation 1981 'zext' 'zext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1982 [1/1] (1.48ns)   --->   "%add_ln712_872 = add i11 %zext_ln712_269, i11 %mult_V_3599"   --->   Operation 1982 'add' 'add_ln712_872' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1983 [1/1] (1.36ns)   --->   "%add_ln712_885 = add i10 %sext_ln717_270, i10 %sext_ln1171_189"   --->   Operation 1983 'add' 'add_ln712_885' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1984 [1/1] (1.48ns)   --->   "%add_ln712_905 = add i11 %zext_ln42_237, i11 %trunc_ln42_31"   --->   Operation 1984 'add' 'add_ln712_905' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1985 [1/1] (1.52ns)   --->   "%add_ln712_906 = add i15 %zext_ln717_509, i15 %zext_ln42_296"   --->   Operation 1985 'add' 'add_ln712_906' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1986 [1/1] (1.41ns)   --->   "%add_ln712_945 = add i11 %zext_ln717_419, i11 %zext_ln42_240"   --->   Operation 1986 'add' 'add_ln712_945' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln712_286 = zext i11 %add_ln712_945"   --->   Operation 1987 'zext' 'zext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1988 [1/1] (1.48ns)   --->   "%add_ln712_946 = add i12 %zext_ln712_286, i12 %zext_ln717_410"   --->   Operation 1988 'add' 'add_ln712_946' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1989 [1/1] (1.52ns)   --->   "%add_ln712_947 = add i15 %zext_ln42_276, i15 %zext_ln717_501"   --->   Operation 1989 'add' 'add_ln712_947' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1990 [1/1] (1.36ns)   --->   "%add_ln712_950 = add i9 %zext_ln1171_138, i9 128"   --->   Operation 1990 'add' 'add_ln712_950' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1991 [1/1] (1.30ns)   --->   "%add_ln712_952 = add i9 %zext_ln1171_223, i9 %zext_ln1171_386"   --->   Operation 1991 'add' 'add_ln712_952' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln712_290 = zext i9 %add_ln712_952"   --->   Operation 1992 'zext' 'zext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1993 [1/1] (1.36ns)   --->   "%add_ln712_953 = add i10 %zext_ln712_290, i10 %zext_ln1171_196"   --->   Operation 1993 'add' 'add_ln712_953' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1994 [1/1] (1.41ns)   --->   "%add_ln712_984 = add i11 %zext_ln717_446, i11 %zext_ln42_247"   --->   Operation 1994 'add' 'add_ln712_984' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1995 [1/1] (1.48ns)   --->   "%add_ln712_1013 = add i12 %zext_ln717_360, i12 %zext_ln717_371"   --->   Operation 1995 'add' 'add_ln712_1013' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1996 [1/1] (1.48ns)   --->   "%add_ln712_1014 = add i11 %trunc_ln42_24, i11 %zext_ln717_400"   --->   Operation 1996 'add' 'add_ln712_1014' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1997 [1/1] (1.41ns)   --->   "%add_ln712_1018 = add i11 %zext_ln717_423, i11 %zext_ln717_438"   --->   Operation 1997 'add' 'add_ln712_1018' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1998 [1/1] (1.48ns)   --->   "%add_ln712_1019 = add i11 %zext_ln42_266, i11 %mult_V_3865"   --->   Operation 1998 'add' 'add_ln712_1019' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln712_312 = zext i11 %add_ln712_1019"   --->   Operation 1999 'zext' 'zext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2000 [1/1] (1.48ns)   --->   "%add_ln712_1020 = add i12 %zext_ln712_312, i12 %zext_ln717_447"   --->   Operation 2000 'add' 'add_ln712_1020' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2001 [1/1] (1.48ns)   --->   "%add_ln712_1052 = add i11 %mult_V_2714, i11 %zext_ln42_215"   --->   Operation 2001 'add' 'add_ln712_1052' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2002 [1/1] (1.52ns)   --->   "%add_ln712_1054 = add i15 %zext_ln717_484, i15 %zext_ln717_524"   --->   Operation 2002 'add' 'add_ln712_1054' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2003 [1/1] (1.30ns)   --->   "%add_ln712_1087 = add i9 %zext_ln1171_44, i9 64"   --->   Operation 2003 'add' 'add_ln712_1087' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln712_334 = zext i9 %add_ln712_1087"   --->   Operation 2004 'zext' 'zext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2005 [1/1] (1.48ns)   --->   "%add_ln712_1088 = add i11 %zext_ln712_334, i11 %trunc_ln42_40"   --->   Operation 2005 'add' 'add_ln712_1088' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2006 [1/1] (1.48ns)   --->   "%add_ln712_1102 = add i12 %sext_ln717_335, i12 %sext_ln717_364"   --->   Operation 2006 'add' 'add_ln712_1102' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2007 [1/1] (1.52ns)   --->   "%add_ln712_1122 = add i15 %zext_ln42_229, i15 %zext_ln717_448"   --->   Operation 2007 'add' 'add_ln712_1122' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2008 [1/1] (1.52ns)   --->   "%add_ln712_1125 = add i15 %zext_ln42_270, i15 %zext_ln717_512"   --->   Operation 2008 'add' 'add_ln712_1125' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2009 [1/1] (1.30ns)   --->   "%add_ln712_1127 = add i9 %zext_ln1171_386, i9 64"   --->   Operation 2009 'add' 'add_ln712_1127' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln712_344 = zext i9 %add_ln712_1127"   --->   Operation 2010 'zext' 'zext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2011 [1/1] (1.36ns)   --->   "%add_ln712_1128 = add i10 %zext_ln712_344, i10 %zext_ln1171_38"   --->   Operation 2011 'add' 'add_ln712_1128' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2012 [1/1] (1.48ns)   --->   "%add_ln712_1140 = add i12 %sext_ln717_279, i12 %sext_ln42_118"   --->   Operation 2012 'add' 'add_ln712_1140' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2013 [1/1] (1.54ns)   --->   "%add_ln712_1143 = add i13 %sext_ln717_405, i13 %sext_ln1171_236"   --->   Operation 2013 'add' 'add_ln712_1143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2014 [1/1] (1.41ns)   --->   "%add_ln712_1156 = add i11 %zext_ln42_247, i11 %zext_ln717_492"   --->   Operation 2014 'add' 'add_ln712_1156' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2015 [1/1] (1.30ns)   --->   "%add_ln712_1158 = add i9 %zext_ln1171_177, i9 %zext_ln1171_223"   --->   Operation 2015 'add' 'add_ln712_1158' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2016 [1/1] (1.48ns)   --->   "%add_ln712_1172 = add i12 %sext_ln42_142, i12 %sext_ln717_390"   --->   Operation 2016 'add' 'add_ln712_1172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2017 [1/1] (1.52ns)   --->   "%add_ln712_1188 = add i15 %zext_ln42_198, i15 %zext_ln717_382"   --->   Operation 2017 'add' 'add_ln712_1188' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2018 [1/1] (1.48ns)   --->   "%add_ln712_1189 = add i12 %zext_ln717_425, i12 %zext_ln717_457"   --->   Operation 2018 'add' 'add_ln712_1189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2019 [1/1] (1.48ns)   --->   "%add_ln712_1200 = add i12 %sext_ln1171_200, i12 %sext_ln42_116"   --->   Operation 2019 'add' 'add_ln712_1200' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2020 [1/1] (1.30ns)   --->   "%add_ln712_1222 = add i9 %zext_ln1171_17, i9 %zext_ln1171_26"   --->   Operation 2020 'add' 'add_ln712_1222' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2021 [1/1] (1.48ns)   --->   "%add_ln712_1265 = add i11 %zext_ln717_400, i11 %mult_V_3329"   --->   Operation 2021 'add' 'add_ln712_1265' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2022 [1/1] (1.54ns)   --->   "%add_ln712_1268 = add i13 %zext_ln717_468, i13 %zext_ln42_271"   --->   Operation 2022 'add' 'add_ln712_1268' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2023 [1/1] (1.30ns)   --->   "%add_ln712_1270 = add i9 %zext_ln42_274, i9 %zext_ln1171_36"   --->   Operation 2023 'add' 'add_ln712_1270' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln712_386 = zext i9 %add_ln712_1270"   --->   Operation 2024 'zext' 'zext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2025 [1/1] (1.30ns)   --->   "%add_ln712_1271 = add i9 %zext_ln1171_257, i9 64"   --->   Operation 2025 'add' 'add_ln712_1271' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln712_387 = zext i9 %add_ln712_1271"   --->   Operation 2026 'zext' 'zext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2027 [1/1] (1.36ns)   --->   "%add_ln712_1272 = add i10 %zext_ln712_387, i10 %zext_ln712_386"   --->   Operation 2027 'add' 'add_ln712_1272' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2028 [1/1] (1.48ns)   --->   "%add_ln712_1312 = add i11 %trunc_ln42_27, i11 %zext_ln42_244"   --->   Operation 2028 'add' 'add_ln712_1312' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln712_397 = zext i11 %add_ln712_1312"   --->   Operation 2029 'zext' 'zext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2030 [1/1] (1.48ns)   --->   "%add_ln712_1313 = add i12 %zext_ln712_397, i12 %zext_ln717_361"   --->   Operation 2030 'add' 'add_ln712_1313' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1314 = add i12 %zext_ln717_503, i12 4032"   --->   Operation 2031 'add' 'add_ln712_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2032 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1315 = add i12 %add_ln712_1314, i12 %zext_ln42_269"   --->   Operation 2032 'add' 'add_ln712_1315' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2033 [1/1] (1.52ns)   --->   "%add_ln712_1352 = add i15 %zext_ln42_124, i15 %zext_ln717_238"   --->   Operation 2033 'add' 'add_ln712_1352' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2034 [1/1] (1.41ns)   --->   "%add_ln712_1354 = add i10 %mult_V_2131, i10 %zext_ln42_154"   --->   Operation 2034 'add' 'add_ln712_1354' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln712_403 = zext i10 %add_ln712_1354"   --->   Operation 2035 'zext' 'zext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2036 [1/1] (1.48ns)   --->   "%add_ln712_1355 = add i11 %zext_ln712_403, i11 %mult_V_2050"   --->   Operation 2036 'add' 'add_ln712_1355' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2037 [1/1] (1.41ns)   --->   "%add_ln712_1398 = add i11 %zext_ln42_256, i11 %zext_ln1171_365"   --->   Operation 2037 'add' 'add_ln712_1398' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln712_419 = zext i11 %add_ln712_1398"   --->   Operation 2038 'zext' 'zext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2039 [1/1] (1.52ns)   --->   "%add_ln712_1399 = add i15 %zext_ln712_419, i15 %zext_ln717_469"   --->   Operation 2039 'add' 'add_ln712_1399' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1401 = add i15 %zext_ln717_512, i15 32640"   --->   Operation 2040 'add' 'add_ln712_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2041 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1402 = add i15 %add_ln712_1401, i15 %zext_ln42_273"   --->   Operation 2041 'add' 'add_ln712_1402' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2042 [1/1] (1.30ns)   --->   "%add_ln712_1403 = add i9 %zext_ln1171_215, i9 %zext_ln1171_232"   --->   Operation 2042 'add' 'add_ln712_1403' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2043 [1/1] (1.48ns)   --->   "%add_ln712_1426 = add i12 %zext_ln717_339, i12 %zext_ln717_360"   --->   Operation 2043 'add' 'add_ln712_1426' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2044 [1/1] (1.48ns)   --->   "%add_ln712_1461 = add i12 %zext_ln717_321, i12 %zext_ln717_331"   --->   Operation 2044 'add' 'add_ln712_1461' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2045 [1/1] (1.48ns)   --->   "%add_ln712_1462 = add i11 %mult_V_3020, i11 %zext_ln42_217"   --->   Operation 2045 'add' 'add_ln712_1462' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2046 [1/1] (1.41ns)   --->   "%add_ln712_1466 = add i11 %zext_ln42_225, i11 %zext_ln717_446"   --->   Operation 2046 'add' 'add_ln712_1466' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2047 [1/1] (1.48ns)   --->   "%add_ln712_1467 = add i11 %zext_ln42_266, i11 %trunc_ln42_35"   --->   Operation 2047 'add' 'add_ln712_1467' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2048 [1/1] (1.30ns)   --->   "%add_ln712_1471 = add i9 %zext_ln1171_215, i9 %zext_ln1171_295"   --->   Operation 2048 'add' 'add_ln712_1471' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln712_443 = zext i9 %add_ln712_1471"   --->   Operation 2049 'zext' 'zext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2050 [1/1] (1.48ns)   --->   "%add_ln712_1472 = add i12 %zext_ln712_443, i12 %zext_ln717_516"   --->   Operation 2050 'add' 'add_ln712_1472' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2051 [1/1] (1.48ns)   --->   "%add_ln712_1494 = add i12 %zext_ln42_162, i12 %zext_ln1171_252"   --->   Operation 2051 'add' 'add_ln712_1494' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2052 [1/1] (1.48ns)   --->   "%add_ln712_1501 = add i11 %mult_V_3803, i11 %zext_ln42_275"   --->   Operation 2052 'add' 'add_ln712_1501' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2053 [1/1] (1.52ns)   --->   "%add_ln712_1502 = add i15 %zext_ln42_281, i15 %zext_ln717_524"   --->   Operation 2053 'add' 'add_ln712_1502' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2054 [1/1] (1.36ns)   --->   "%add_ln712_1504 = add i9 %zext_ln1171_2, i9 128"   --->   Operation 2054 'add' 'add_ln712_1504' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln712_453 = zext i9 %add_ln712_1504"   --->   Operation 2055 'zext' 'zext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2056 [1/1] (1.30ns)   --->   "%add_ln712_1505 = add i9 %zext_ln1171_338, i9 %zext_ln1171_357"   --->   Operation 2056 'add' 'add_ln712_1505' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln712_454 = zext i9 %add_ln712_1505"   --->   Operation 2057 'zext' 'zext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2058 [1/1] (1.36ns)   --->   "%add_ln712_1506 = add i10 %zext_ln712_454, i10 %zext_ln1171_219"   --->   Operation 2058 'add' 'add_ln712_1506' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln712_455 = zext i10 %add_ln712_1506"   --->   Operation 2059 'zext' 'zext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2060 [1/1] (1.41ns)   --->   "%add_ln712_1507 = add i11 %zext_ln712_455, i11 %zext_ln712_453"   --->   Operation 2060 'add' 'add_ln712_1507' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2061 [1/1] (1.52ns)   --->   "%add_ln712_1537 = add i15 %zext_ln717_390, i15 %zext_ln42_218"   --->   Operation 2061 'add' 'add_ln712_1537' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2062 [1/1] (1.48ns)   --->   "%add_ln712_1538 = add i11 %trunc_ln42_30, i11 %zext_ln42_252"   --->   Operation 2062 'add' 'add_ln712_1538' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln712_463 = zext i11 %add_ln712_1538"   --->   Operation 2063 'zext' 'zext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2064 [1/1] (1.54ns)   --->   "%add_ln712_1539 = add i12 %zext_ln712_463, i12 %trunc_ln42_26"   --->   Operation 2064 'add' 'add_ln712_1539' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2065 [1/1] (1.41ns)   --->   "%add_ln712_1541 = add i11 %zext_ln1171_363, i11 %zext_ln717_492"   --->   Operation 2065 'add' 'add_ln712_1541' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln712_465 = zext i11 %add_ln712_1541"   --->   Operation 2066 'zext' 'zext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2067 [1/1] (1.36ns)   --->   "%add_ln712_1542 = add i10 %zext_ln1171_383, i10 128"   --->   Operation 2067 'add' 'add_ln712_1542' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln712_466 = zext i10 %add_ln712_1542"   --->   Operation 2068 'zext' 'zext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2069 [1/1] (1.41ns)   --->   "%add_ln712_1543 = add i11 %zext_ln712_466, i11 %zext_ln42_285"   --->   Operation 2069 'add' 'add_ln712_1543' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln712_467 = zext i11 %add_ln712_1543"   --->   Operation 2070 'zext' 'zext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2071 [1/1] (1.48ns)   --->   "%add_ln712_1544 = add i12 %zext_ln712_467, i12 %zext_ln712_465"   --->   Operation 2071 'add' 'add_ln712_1544' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2072 [1/1] (1.54ns)   --->   "%add_ln712_1569 = add i12 %zext_ln42_233, i12 %trunc_ln42_28"   --->   Operation 2072 'add' 'add_ln712_1569' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2073 [1/1] (1.48ns)   --->   "%add_ln712_1570 = add i11 %zext_ln42_247, i11 %trunc_ln42_32"   --->   Operation 2073 'add' 'add_ln712_1570' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2074 [1/1] (1.48ns)   --->   "%add_ln712_1588 = add i12 %sext_ln42_118, i12 %sext_ln42_132"   --->   Operation 2074 'add' 'add_ln712_1588' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2075 [1/1] (1.48ns)   --->   "%add_ln712_1590 = add i12 %sext_ln42_176, i12 %sext_ln1171_237"   --->   Operation 2075 'add' 'add_ln712_1590' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2076 [1/1] (1.52ns)   --->   "%add_ln712_1613 = add i15 %zext_ln717_416, i15 %zext_ln42_234"   --->   Operation 2076 'add' 'add_ln712_1613' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1616 = add i15 %zext_ln717_493, i15 %zext_ln42_281"   --->   Operation 2077 'add' 'add_ln712_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2078 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1617 = add i15 %add_ln712_1616, i15 %zext_ln42_242"   --->   Operation 2078 'add' 'add_ln712_1617' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2079 [1/1] (1.30ns)   --->   "%add_ln712_1618 = add i9 %zext_ln1171_357, i9 448"   --->   Operation 2079 'add' 'add_ln712_1618' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2080 [1/1] (1.30ns)   --->   "%add_ln712_1630 = add i9 %sext_ln42_124, i9 %sext_ln42_137"   --->   Operation 2080 'add' 'add_ln712_1630' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2081 [1/1] (1.41ns)   --->   "%add_ln712_1641 = add i11 %zext_ln717_279, i11 %zext_ln42_159"   --->   Operation 2081 'add' 'add_ln712_1641' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2082 [1/1] (1.52ns)   --->   "%add_ln712_1645 = add i15 %zext_ln42_200, i15 %zext_ln717_427"   --->   Operation 2082 'add' 'add_ln712_1645' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2083 [1/1] (1.52ns)   --->   "%add_ln712_1646 = add i15 %zext_ln717_451, i15 %zext_ln717_475"   --->   Operation 2083 'add' 'add_ln712_1646' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2084 [1/1] (1.30ns)   --->   "%add_ln712_1649 = add i9 %zext_ln1171_331, i9 64"   --->   Operation 2084 'add' 'add_ln712_1649' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2085 [1/1] (1.54ns)   --->   "%add_ln712_1663 = add i13 %sext_ln1171_174, i13 %sext_ln717_289"   --->   Operation 2085 'add' 'add_ln712_1663' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2086 [1/1] (1.54ns)   --->   "%add_ln712_1664 = add i13 %sext_ln42_117, i13 %sext_ln42_123"   --->   Operation 2086 'add' 'add_ln712_1664' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2087 [1/1] (1.30ns)   --->   "%add_ln712_1723 = add i9 %zext_ln1171_215, i9 64"   --->   Operation 2087 'add' 'add_ln712_1723' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln712_519 = zext i9 %add_ln712_1723"   --->   Operation 2088 'zext' 'zext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2089 [1/1] (1.36ns)   --->   "%add_ln712_1724 = add i10 %zext_ln712_519, i10 %zext_ln1171_163"   --->   Operation 2089 'add' 'add_ln712_1724' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2090 [1/1] (1.48ns)   --->   "%add_ln712_1742 = add i12 %zext_ln717_410, i12 %zext_ln717_437"   --->   Operation 2090 'add' 'add_ln712_1742' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2091 [1/1] (1.48ns)   --->   "%add_ln712_1745 = add i11 %mult_V_3599, i11 %zext_ln42_297"   --->   Operation 2091 'add' 'add_ln712_1745' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2092 [1/1] (1.30ns)   --->   "%add_ln712_1747 = add i9 %zext_ln42_260, i9 %zext_ln1171_371"   --->   Operation 2092 'add' 'add_ln712_1747' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln712_527 = zext i9 %add_ln712_1747"   --->   Operation 2093 'zext' 'zext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2094 [1/1] (1.41ns)   --->   "%add_ln712_1748 = add i10 %zext_ln712_527, i10 256"   --->   Operation 2094 'add' 'add_ln712_1748' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2095 [1/1] (1.48ns)   --->   "%add_ln712_1775 = add i11 %mult_V_2470, i11 %zext_ln42_170"   --->   Operation 2095 'add' 'add_ln712_1775' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2096 [1/1] (1.30ns)   --->   "%add_ln712_1779 = add i8 %zext_ln717_521, i8 64"   --->   Operation 2096 'add' 'add_ln712_1779' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln712_536 = zext i8 %add_ln712_1779"   --->   Operation 2097 'zext' 'zext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2098 [1/1] (1.52ns)   --->   "%add_ln712_1780 = add i15 %zext_ln712_536, i15 %zext_ln717_514"   --->   Operation 2098 'add' 'add_ln712_1780' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2099 [1/1] (1.41ns)   --->   "%add_ln712_1817 = add i11 %zext_ln717_423, i11 %zext_ln717_456"   --->   Operation 2099 'add' 'add_ln712_1817' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2100 [1/1] (1.52ns)   --->   "%add_ln712_1820 = add i15 %zext_ln42_280, i15 %zext_ln717_515"   --->   Operation 2100 'add' 'add_ln712_1820' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2101 [1/1] (1.30ns)   --->   "%add_ln712_1822 = add i9 %zext_ln1171_202, i9 %zext_ln1171_331"   --->   Operation 2101 'add' 'add_ln712_1822' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln712_548 = zext i9 %add_ln712_1822"   --->   Operation 2102 'zext' 'zext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2103 [1/1] (1.36ns)   --->   "%add_ln712_1823 = add i10 %zext_ln712_548, i10 %zext_ln1171_38"   --->   Operation 2103 'add' 'add_ln712_1823' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 2104 [1/1] (0.00ns)   --->   "%p_read_137 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 2104 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i8 %p_read_148"   --->   Operation 2105 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i12 %sub_ln1171"   --->   Operation 2106 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2107 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_148, i1 0"   --->   Operation 2107 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i9 %shl_ln1171_1"   --->   Operation 2108 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i9 %shl_ln1171_1"   --->   Operation 2109 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2110 [1/1] (1.54ns)   --->   "%sub_ln1171_1 = sub i13 %sext_ln1171, i13 %zext_ln1171_6"   --->   Operation 2110 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1, i32 1, i32 12"   --->   Operation 2111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i12 %trunc_ln"   --->   Operation 2112 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i12 %trunc_ln"   --->   Operation 2113 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2114 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_148, i4 0"   --->   Operation 2114 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i12 %shl_ln1"   --->   Operation 2115 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i9 %shl_ln1171_1"   --->   Operation 2116 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2117 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln717, i13 %zext_ln1171_6"   --->   Operation 2117 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2118 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2118 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2119 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2120 [1/1] (1.48ns)   --->   "%add_ln717_1 = add i12 %zext_ln1171_4, i12 %zext_ln717_1"   --->   Operation 2120 'add' 'add_ln717_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2121 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_1, i32 1, i32 11"   --->   Operation 2121 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2122 [1/1] (0.00ns)   --->   "%zext_ln717_3 = zext i11 %mult_V_5"   --->   Operation 2122 'zext' 'zext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2123 [1/1] (1.54ns)   --->   "%sub_ln1171_2 = sub i13 0, i13 %zext_ln717"   --->   Operation 2123 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i13 %sub_ln1171_2"   --->   Operation 2124 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2125 [1/1] (0.00ns)   --->   "%mult_V_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_148, i2 0"   --->   Operation 2125 'bitconcatenate' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i10 %mult_V_8"   --->   Operation 2126 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2127 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i10 %mult_V_8"   --->   Operation 2127 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i10 %mult_V_8"   --->   Operation 2128 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2129 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i14 %sext_ln1171_7, i14 %zext_ln1171_9"   --->   Operation 2129 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_3, i32 1, i32 13"   --->   Operation 2130 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2131 [1/1] (1.54ns)   --->   "%sub_ln717 = sub i13 %zext_ln717, i13 %zext_ln1171_6"   --->   Operation 2131 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2132 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717, i32 1, i32 12"   --->   Operation 2132 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i12 %mult_V_13"   --->   Operation 2133 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln717_4 = zext i14 %sext_ln717_3"   --->   Operation 2134 'zext' 'zext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2135 [1/1] (0.00ns)   --->   "%trunc_ln717_121 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_2, i32 1, i32 12"   --->   Operation 2135 'partselect' 'trunc_ln717_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %trunc_ln717_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2136 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2137 [1/1] (1.36ns)   --->   "%sub_ln1171_4 = sub i10 0, i10 %zext_ln1171_5"   --->   Operation 2137 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln717_123 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_4, i32 1, i32 9"   --->   Operation 2138 'partselect' 'trunc_ln717_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i9 %trunc_ln717_123"   --->   Operation 2139 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i9 %trunc_ln717_123"   --->   Operation 2140 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2141 [1/1] (1.41ns)   --->   "%add_ln717_2 = add i11 %zext_ln1171_7, i11 %zext_ln1171_3"   --->   Operation 2141 'add' 'add_ln717_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2142 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_2, i32 1, i32 10"   --->   Operation 2142 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i10 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2143 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln717_8 = sext i11 %trunc_ln717_124"   --->   Operation 2144 'sext' 'sext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2145 [1/1] (1.54ns)   --->   "%sub_ln717_1 = sub i13 %zext_ln717, i13 %zext_ln1171_8"   --->   Operation 2145 'sub' 'sub_ln717_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2146 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_1, i32 1, i32 12"   --->   Operation 2146 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln717_9 = sext i12 %mult_V_26"   --->   Operation 2147 'sext' 'sext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln717_6 = zext i14 %sext_ln717_9"   --->   Operation 2148 'zext' 'zext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2149 [1/1] (0.00ns)   --->   "%zext_ln717_7 = zext i14 %sext_ln717_9"   --->   Operation 2149 'zext' 'zext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i12 %trunc_ln717_126"   --->   Operation 2150 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2151 [1/1] (1.54ns)   --->   "%sub_ln1171_5 = sub i13 %sext_ln1171, i13 %zext_ln1171"   --->   Operation 2151 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln717_127 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_5, i32 1, i32 12"   --->   Operation 2152 'partselect' 'trunc_ln717_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2153 [1/1] (1.54ns)   --->   "%sub_ln1171_6 = sub i13 %zext_ln1171_8, i13 %zext_ln717"   --->   Operation 2153 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln717_128 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_6, i32 1, i32 12"   --->   Operation 2154 'partselect' 'trunc_ln717_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln717_10 = sext i8 %trunc_ln717_129"   --->   Operation 2155 'sext' 'sext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i7 %mult_V_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2156 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln42_299 = zext i12 %mult_V_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2157 'zext' 'zext_ln42_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2158 [1/1] (1.41ns)   --->   "%sub_ln1171_394 = sub i11 %zext_ln1171_3, i11 %zext_ln1171_7"   --->   Operation 2158 'sub' 'sub_ln1171_394' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln717_130 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_394, i32 1, i32 10"   --->   Operation 2159 'partselect' 'trunc_ln717_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2160 [1/1] (1.41ns)   --->   "%sub_ln1171_8 = sub i11 0, i11 %zext_ln1171_7"   --->   Operation 2160 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2161 [1/1] (0.00ns)   --->   "%trunc_ln717_131 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_8, i32 1, i32 10"   --->   Operation 2161 'partselect' 'trunc_ln717_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln717_11 = sext i10 %trunc_ln717_131"   --->   Operation 2162 'sext' 'sext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln42_300 = zext i11 %mult_V_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2163 'zext' 'zext_ln42_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i8 %p_read_147"   --->   Operation 2164 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i8 %p_read_147"   --->   Operation 2165 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2166 [1/1] (0.00ns)   --->   "%mult_V_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_147, i1 0"   --->   Operation 2166 'bitconcatenate' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln717_8 = zext i9 %mult_V_64"   --->   Operation 2167 'zext' 'zext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln717_9 = zext i9 %mult_V_64"   --->   Operation 2168 'zext' 'zext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln42_301 = zext i9 %mult_V_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2169 'zext' 'zext_ln42_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2170 [1/1] (0.00ns)   --->   "%mult_V_73 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_147, i2 0"   --->   Operation 2170 'bitconcatenate' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i10 %mult_V_73"   --->   Operation 2171 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2172 [1/1] (1.41ns)   --->   "%sub_ln1171_9 = sub i11 0, i11 %zext_ln1171_13"   --->   Operation 2172 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i11 %sub_ln1171_9"   --->   Operation 2173 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2174 [1/1] (1.48ns)   --->   "%sub_ln1171_10 = sub i12 %sext_ln1171_8, i12 %zext_ln1171_12"   --->   Operation 2174 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2175 [1/1] (0.00ns)   --->   "%trunc_ln717_132 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_10, i32 1, i32 11"   --->   Operation 2175 'partselect' 'trunc_ln717_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln42_302 = zext i11 %mult_V_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2176 'zext' 'zext_ln42_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i11 %mult_V_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2177 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2178 [1/1] (0.00ns)   --->   "%shl_ln717_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_147, i4 0"   --->   Operation 2178 'bitconcatenate' 'shl_ln717_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2179 [1/1] (0.00ns)   --->   "%zext_ln717_10 = zext i12 %shl_ln717_5"   --->   Operation 2179 'zext' 'zext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln717_11 = zext i10 %mult_V_73"   --->   Operation 2180 'zext' 'zext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2181 [1/1] (1.54ns)   --->   "%sub_ln717_2 = sub i13 %zext_ln717_10, i13 %zext_ln717_11"   --->   Operation 2181 'sub' 'sub_ln717_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2182 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_2, i32 1, i32 12"   --->   Operation 2182 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln717_14 = sext i12 %mult_V_67"   --->   Operation 2183 'sext' 'sext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln717_12 = zext i14 %sext_ln717_14"   --->   Operation 2184 'zext' 'zext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2185 [1/1] (1.41ns)   --->   "%add_ln717_4 = add i11 %zext_ln1171_13, i11 %zext_ln1171_10"   --->   Operation 2185 'add' 'add_ln717_4' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2186 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_4, i32 1, i32 10"   --->   Operation 2186 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2187 [1/1] (1.48ns)   --->   "%sub_ln717_3 = sub i12 %zext_ln717_14, i12 %zext_ln717_9"   --->   Operation 2187 'sub' 'sub_ln717_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln717_134 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_3, i32 1, i32 11"   --->   Operation 2188 'partselect' 'trunc_ln717_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln717_15 = sext i11 %trunc_ln717_134"   --->   Operation 2189 'sext' 'sext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln717_15 = zext i14 %sext_ln717_15"   --->   Operation 2190 'zext' 'zext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln42_303 = zext i10 %mult_V_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2191 'zext' 'zext_ln42_303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i10 %mult_V_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2192 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2193 [1/1] (1.41ns)   --->   "%sub_ln717_4 = sub i11 %zext_ln1171_13, i11 %zext_ln1171_10"   --->   Operation 2193 'sub' 'sub_ln717_4' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2194 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_4, i32 1, i32 10"   --->   Operation 2194 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2195 [1/1] (1.54ns)   --->   "%sub_ln717_5 = sub i13 %zext_ln717_10, i13 %zext_ln1171_11"   --->   Operation 2195 'sub' 'sub_ln717_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2196 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_5, i32 1, i32 12"   --->   Operation 2196 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i9 %mult_V_64"   --->   Operation 2197 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2198 [1/1] (1.54ns)   --->   "%sub_ln1171_11 = sub i13 %zext_ln717_8, i13 %zext_ln717_10"   --->   Operation 2198 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln717_137 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_11, i32 1, i32 12"   --->   Operation 2199 'partselect' 'trunc_ln717_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln717_18 = sext i12 %trunc_ln717_137"   --->   Operation 2200 'sext' 'sext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2201 [1/1] (1.48ns)   --->   "%add_ln717_5 = add i12 %zext_ln717_14, i12 %zext_ln717_9"   --->   Operation 2201 'add' 'add_ln717_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2202 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_5, i32 1, i32 11"   --->   Operation 2202 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2203 [1/1] (1.54ns)   --->   "%sub_ln717_6 = sub i13 %zext_ln717_10, i13 %zext_ln717_8"   --->   Operation 2203 'sub' 'sub_ln717_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2204 [1/1] (0.00ns)   --->   "%trunc_ln717_138 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_6, i32 1, i32 12"   --->   Operation 2204 'partselect' 'trunc_ln717_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln717_19 = sext i12 %trunc_ln717_138"   --->   Operation 2205 'sext' 'sext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln717_18 = zext i14 %sext_ln717_19"   --->   Operation 2206 'zext' 'zext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2207 [1/1] (1.36ns)   --->   "%sub_ln1171_12 = sub i10 0, i10 %zext_ln1171_14"   --->   Operation 2207 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln717_139 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_12, i32 1, i32 9"   --->   Operation 2208 'partselect' 'trunc_ln717_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2209 [1/1] (1.54ns)   --->   "%sub_ln1171_395 = sub i13 %zext_ln1171_11, i13 %zext_ln717_10"   --->   Operation 2209 'sub' 'sub_ln1171_395' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln717_140 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_395, i32 1, i32 12"   --->   Operation 2210 'partselect' 'trunc_ln717_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i12 %trunc_ln717_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2211 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i12 %sub_ln1171_13"   --->   Operation 2212 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2213 [1/1] (1.54ns)   --->   "%sub_ln1171_14 = sub i13 %sext_ln1171_9, i13 %zext_ln1171_11"   --->   Operation 2213 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln717_141 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_14, i32 1, i32 12"   --->   Operation 2214 'partselect' 'trunc_ln717_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln717_20 = sext i12 %trunc_ln717_141"   --->   Operation 2215 'sext' 'sext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln717_21 = sext i11 %trunc_ln717_142"   --->   Operation 2216 'sext' 'sext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln717_22 = sext i11 %mult_V_105"   --->   Operation 2217 'sext' 'sext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln717_19 = zext i14 %sext_ln717_22"   --->   Operation 2218 'zext' 'zext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln717_20 = zext i14 %sext_ln717_22"   --->   Operation 2219 'zext' 'zext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2220 [1/1] (1.54ns)   --->   "%sub_ln1171_15 = sub i13 %sext_ln1171_9, i13 %zext_ln717_8"   --->   Operation 2220 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln717_144 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_15, i32 1, i32 12"   --->   Operation 2221 'partselect' 'trunc_ln717_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln717_145 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_9, i32 1, i32 10"   --->   Operation 2222 'partselect' 'trunc_ln717_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i10 %trunc_ln717_145"   --->   Operation 2223 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2224 [1/1] (1.41ns)   --->   "%sub_ln1171_396 = sub i11 %zext_ln1171_10, i11 %zext_ln1171_13"   --->   Operation 2224 'sub' 'sub_ln1171_396' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2225 [1/1] (0.00ns)   --->   "%trunc_ln717_146 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_396, i32 1, i32 10"   --->   Operation 2225 'partselect' 'trunc_ln717_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i10 %trunc_ln717_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2226 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2227 [1/1] (1.48ns)   --->   "%sub_ln1171_397 = sub i12 %zext_ln1171_12, i12 %zext_ln717_14"   --->   Operation 2227 'sub' 'sub_ln1171_397' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln717_147 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_397, i32 1, i32 11"   --->   Operation 2228 'partselect' 'trunc_ln717_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i11 %trunc_ln717_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2229 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i8 %p_read_146"   --->   Operation 2230 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2231 [1/1] (0.00ns)   --->   "%mult_V_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_146, i2 0"   --->   Operation 2231 'bitconcatenate' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2232 [1/1] (0.00ns)   --->   "%zext_ln1171_19 = zext i10 %mult_V_142"   --->   Operation 2232 'zext' 'zext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2233 [1/1] (1.41ns)   --->   "%sub_ln1171_398 = sub i11 %zext_ln1171_18, i11 %zext_ln1171_19"   --->   Operation 2233 'sub' 'sub_ln1171_398' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln717_148 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_398, i32 1, i32 10"   --->   Operation 2234 'partselect' 'trunc_ln717_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln717_24 = sext i10 %trunc_ln717_148"   --->   Operation 2235 'sext' 'sext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln717_25 = sext i10 %trunc_ln717_148"   --->   Operation 2236 'sext' 'sext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2237 [1/1] (1.41ns)   --->   "%sub_ln717_8 = sub i11 %zext_ln1171_19, i11 %zext_ln1171_18"   --->   Operation 2237 'sub' 'sub_ln717_8' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2238 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_8, i32 1, i32 10"   --->   Operation 2238 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln717_22 = zext i11 %mult_V_135"   --->   Operation 2239 'zext' 'zext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2240 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_146, i3 0"   --->   Operation 2240 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2241 [1/1] (0.00ns)   --->   "%zext_ln1171_20 = zext i11 %shl_ln1171_8"   --->   Operation 2241 'zext' 'zext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2242 [1/1] (1.48ns)   --->   "%sub_ln1171_16 = sub i12 0, i12 %zext_ln1171_20"   --->   Operation 2242 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i12 %sub_ln1171_16"   --->   Operation 2243 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2244 [1/1] (0.00ns)   --->   "%mult_V_151 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_146, i1 0"   --->   Operation 2244 'bitconcatenate' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln1171_21 = zext i9 %mult_V_151"   --->   Operation 2245 'zext' 'zext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln1171_22 = zext i9 %mult_V_151"   --->   Operation 2246 'zext' 'zext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln1171_23 = zext i9 %mult_V_151"   --->   Operation 2247 'zext' 'zext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2248 [1/1] (1.54ns)   --->   "%sub_ln1171_17 = sub i13 %sext_ln1171_10, i13 %zext_ln1171_23"   --->   Operation 2248 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln717_150 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_17, i32 1, i32 12"   --->   Operation 2249 'partselect' 'trunc_ln717_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln42_304 = zext i10 %mult_V_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2250 'zext' 'zext_ln42_304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i10 %mult_V_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2251 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i7 %mult_V_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2252 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i7 %mult_V_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2253 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln1171_24 = zext i10 %mult_V_142"   --->   Operation 2254 'zext' 'zext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2255 [1/1] (1.41ns)   --->   "%sub_ln1171_18 = sub i11 0, i11 %zext_ln1171_19"   --->   Operation 2255 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln717_28 = sext i11 %sub_ln1171_18"   --->   Operation 2256 'sext' 'sext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2257 [1/1] (0.00ns)   --->   "%trunc_ln717_151 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_18, i32 1, i32 10"   --->   Operation 2257 'partselect' 'trunc_ln717_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2258 [1/1] (0.00ns)   --->   "%trunc_ln717_152 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_16, i32 1, i32 11"   --->   Operation 2258 'partselect' 'trunc_ln717_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2259 [1/1] (1.48ns)   --->   "%sub_ln717_9 = sub i12 %zext_ln1171_20, i12 %zext_ln1171_15"   --->   Operation 2259 'sub' 'sub_ln717_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2260 [1/1] (0.00ns)   --->   "%mult_V_155 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_9, i32 1, i32 11"   --->   Operation 2260 'partselect' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2261 [1/1] (1.36ns)   --->   "%sub_ln1171_19 = sub i10 0, i10 %zext_ln1171_22"   --->   Operation 2261 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln717_154 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_19, i32 1, i32 9"   --->   Operation 2262 'partselect' 'trunc_ln717_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i9 %trunc_ln717_154"   --->   Operation 2263 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i8 %trunc_ln717_155"   --->   Operation 2264 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2265 [1/1] (1.54ns)   --->   "%sub_ln1171_21 = sub i13 %sext_ln1171_10, i13 %zext_ln1171_16"   --->   Operation 2265 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln717_156 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_21, i32 1, i32 12"   --->   Operation 2266 'partselect' 'trunc_ln717_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2267 [1/1] (1.48ns)   --->   "%sub_ln1171_22 = sub i12 %sext_ln717_28, i12 %zext_ln1171_15"   --->   Operation 2267 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2268 [1/1] (0.00ns)   --->   "%trunc_ln717_157 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_22, i32 1, i32 11"   --->   Operation 2268 'partselect' 'trunc_ln717_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2269 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_146, i4 0"   --->   Operation 2269 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln1171_25 = zext i12 %shl_ln1171_s"   --->   Operation 2270 'zext' 'zext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2271 [1/1] (1.54ns)   --->   "%sub_ln1171_23 = sub i13 %zext_ln1171_24, i13 %zext_ln1171_25"   --->   Operation 2271 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln717_158 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_23, i32 1, i32 12"   --->   Operation 2272 'partselect' 'trunc_ln717_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln717_33 = sext i12 %trunc_ln717_158"   --->   Operation 2273 'sext' 'sext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2274 [1/1] (1.48ns)   --->   "%add_ln717_7 = add i12 %zext_ln1171_20, i12 %zext_ln1171_21"   --->   Operation 2274 'add' 'add_ln717_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2275 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_7, i32 1, i32 11"   --->   Operation 2275 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2276 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i11 %mult_V_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2276 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2277 [1/1] (1.48ns)   --->   "%add_ln717_8 = add i12 %zext_ln1171_20, i12 %zext_ln1171_15"   --->   Operation 2277 'add' 'add_ln717_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2278 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_8, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2278 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2279 [1/1] (1.48ns)   --->   "%sub_ln717_10 = sub i12 %zext_ln1171_20, i12 %zext_ln1171_21"   --->   Operation 2279 'sub' 'sub_ln717_10' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2280 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_10, i32 1, i32 11"   --->   Operation 2280 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln717_34 = sext i11 %mult_V_178"   --->   Operation 2281 'sext' 'sext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2282 [1/1] (0.00ns)   --->   "%zext_ln717_25 = zext i14 %sext_ln717_34"   --->   Operation 2282 'zext' 'zext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2283 [1/1] (1.48ns)   --->   "%sub_ln1171_24 = sub i12 %zext_ln1171_21, i12 %zext_ln1171_20"   --->   Operation 2283 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2284 [1/1] (0.00ns)   --->   "%trunc_ln717_160 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_24, i32 1, i32 11"   --->   Operation 2284 'partselect' 'trunc_ln717_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i11 %trunc_ln717_160"   --->   Operation 2285 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln1171_28 = zext i8 %p_read_145"   --->   Operation 2286 'zext' 'zext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln1171_29 = zext i8 %p_read_145"   --->   Operation 2287 'zext' 'zext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln1171_30 = zext i8 %p_read_145"   --->   Operation 2288 'zext' 'zext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2289 [1/1] (1.48ns)   --->   "%sub_ln1171_399 = sub i12 %zext_ln1171_31, i12 %zext_ln1171_32"   --->   Operation 2289 'sub' 'sub_ln1171_399' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2290 [1/1] (0.00ns)   --->   "%trunc_ln717_162 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_399, i32 1, i32 11"   --->   Operation 2290 'partselect' 'trunc_ln717_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2291 [1/1] (0.00ns)   --->   "%mult_V_198 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_145, i2 0"   --->   Operation 2291 'bitconcatenate' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln717_26 = zext i10 %mult_V_198"   --->   Operation 2292 'zext' 'zext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln717_27 = zext i10 %mult_V_198"   --->   Operation 2293 'zext' 'zext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2294 [1/1] (1.41ns)   --->   "%add_ln717_9 = add i11 %zext_ln717_27, i11 %zext_ln1171_29"   --->   Operation 2294 'add' 'add_ln717_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_9, i32 1, i32 10"   --->   Operation 2295 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2296 [1/1] (1.41ns)   --->   "%sub_ln1171_25 = sub i11 0, i11 %zext_ln717_27"   --->   Operation 2296 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2297 [1/1] (0.00ns)   --->   "%trunc_ln717_163 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_25, i32 1, i32 10"   --->   Operation 2297 'partselect' 'trunc_ln717_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i12 %sub_ln1171_26"   --->   Operation 2298 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2299 [1/1] (1.54ns)   --->   "%sub_ln1171_27 = sub i13 %sext_ln1171_11, i13 %zext_ln1171_28"   --->   Operation 2299 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2300 [1/1] (0.00ns)   --->   "%trunc_ln717_164 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_27, i32 1, i32 12"   --->   Operation 2300 'partselect' 'trunc_ln717_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i12 %trunc_ln717_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2301 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln717_36 = sext i11 %mult_V_199"   --->   Operation 2302 'sext' 'sext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln717_28 = zext i14 %sext_ln717_36"   --->   Operation 2303 'zext' 'zext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2304 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_145, i4 0"   --->   Operation 2304 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln717_29 = zext i12 %shl_ln717_s"   --->   Operation 2305 'zext' 'zext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2306 [1/1] (1.54ns)   --->   "%sub_ln717_12 = sub i13 %zext_ln717_29, i13 %zext_ln1171_28"   --->   Operation 2306 'sub' 'sub_ln717_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2307 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_12, i32 1, i32 12"   --->   Operation 2307 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln717_37 = sext i12 %mult_V_201"   --->   Operation 2308 'sext' 'sext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln717_30 = zext i14 %sext_ln717_37"   --->   Operation 2309 'zext' 'zext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2310 [1/1] (1.54ns)   --->   "%sub_ln1171_28 = sub i13 %zext_ln717_26, i13 %zext_ln717_29"   --->   Operation 2310 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2311 [1/1] (0.00ns)   --->   "%trunc_ln717_167 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_28, i32 1, i32 12"   --->   Operation 2311 'partselect' 'trunc_ln717_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2312 [1/1] (1.41ns)   --->   "%sub_ln1171_400 = sub i11 %zext_ln1171_29, i11 %zext_ln717_27"   --->   Operation 2312 'sub' 'sub_ln1171_400' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln717_168 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_400, i32 1, i32 10"   --->   Operation 2313 'partselect' 'trunc_ln717_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln717_38 = sext i10 %trunc_ln717_168"   --->   Operation 2314 'sext' 'sext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2315 [1/1] (0.00ns)   --->   "%shl_ln717_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_145, i1 0"   --->   Operation 2315 'bitconcatenate' 'shl_ln717_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln717_31 = zext i9 %shl_ln717_1"   --->   Operation 2316 'zext' 'zext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln717_32 = zext i9 %shl_ln717_1"   --->   Operation 2317 'zext' 'zext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2318 [1/1] (1.54ns)   --->   "%add_ln717_10 = add i13 %zext_ln717_29, i13 %zext_ln717_32"   --->   Operation 2318 'add' 'add_ln717_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2319 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_10, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2319 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln717_33 = zext i11 %mult_V_207"   --->   Operation 2320 'zext' 'zext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2321 [1/1] (1.54ns)   --->   "%sub_ln717_13 = sub i13 %zext_ln717_29, i13 %zext_ln717_26"   --->   Operation 2321 'sub' 'sub_ln717_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_13, i32 1, i32 12"   --->   Operation 2322 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln717_39 = sext i12 %mult_V_209"   --->   Operation 2323 'sext' 'sext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln717_34 = zext i14 %sext_ln717_39"   --->   Operation 2324 'zext' 'zext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln717_40 = sext i13 %trunc_ln717_170"   --->   Operation 2325 'sext' 'sext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2326 [1/1] (1.48ns)   --->   "%add_ln717_11 = add i12 %zext_ln1171_32, i12 %zext_ln717_31"   --->   Operation 2326 'add' 'add_ln717_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2327 [1/1] (0.00ns)   --->   "%mult_V_219 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_11, i32 1, i32 11"   --->   Operation 2327 'partselect' 'mult_V_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln717_35 = zext i11 %mult_V_219"   --->   Operation 2328 'zext' 'zext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i8 %trunc_ln717_171"   --->   Operation 2329 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2330 [1/1] (1.54ns)   --->   "%sub_ln1171_30 = sub i13 %zext_ln717_32, i13 %zext_ln717_29"   --->   Operation 2330 'sub' 'sub_ln1171_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln717_172 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_30, i32 1, i32 12"   --->   Operation 2331 'partselect' 'trunc_ln717_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2332 [1/1] (1.41ns)   --->   "%sub_ln717_14 = sub i11 %zext_ln717_27, i11 %zext_ln1171_29"   --->   Operation 2332 'sub' 'sub_ln717_14' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_14, i32 1, i32 10"   --->   Operation 2333 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln717_41 = sext i10 %mult_V_227"   --->   Operation 2334 'sext' 'sext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln717_36 = zext i14 %sext_ln717_41"   --->   Operation 2335 'zext' 'zext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2336 [1/1] (1.48ns)   --->   "%sub_ln717_15 = sub i12 %zext_ln1171_32, i12 %zext_ln717_31"   --->   Operation 2336 'sub' 'sub_ln717_15' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2337 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_15, i32 1, i32 11"   --->   Operation 2337 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2338 [1/1] (1.54ns)   --->   "%sub_ln717_16 = sub i13 %zext_ln717_29, i13 %zext_ln717_32"   --->   Operation 2338 'sub' 'sub_ln717_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_230 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_16, i32 1, i32 12"   --->   Operation 2339 'partselect' 'mult_V_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2340 [1/1] (1.54ns)   --->   "%sub_ln1171_401 = sub i13 %zext_ln1171_28, i13 %zext_ln717_29"   --->   Operation 2340 'sub' 'sub_ln1171_401' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2341 [1/1] (0.00ns)   --->   "%trunc_ln717_176 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_401, i32 1, i32 12"   --->   Operation 2341 'partselect' 'trunc_ln717_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i12 %trunc_ln717_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2342 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2343 [1/1] (1.48ns)   --->   "%add_ln717_12 = add i12 %zext_ln1171_32, i12 %zext_ln1171_31"   --->   Operation 2343 'add' 'add_ln717_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_12, i32 1, i32 11"   --->   Operation 2344 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln1171_33 = zext i11 %mult_V_249"   --->   Operation 2345 'zext' 'zext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2346 [1/1] (1.48ns)   --->   "%sub_ln1171_31 = sub i12 %zext_ln717_31, i12 %zext_ln1171_32"   --->   Operation 2346 'sub' 'sub_ln1171_31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln717_177 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_31, i32 1, i32 11"   --->   Operation 2347 'partselect' 'trunc_ln717_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i11 %trunc_ln717_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2348 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln1171_34 = zext i8 %p_read_144"   --->   Operation 2349 'zext' 'zext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln717_41 = zext i10 %shl_ln717_2"   --->   Operation 2350 'zext' 'zext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln717_44 = sext i10 %mult_V_256"   --->   Operation 2351 'sext' 'sext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln717_43 = zext i14 %sext_ln717_44"   --->   Operation 2352 'zext' 'zext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2353 [1/1] (1.54ns)   --->   "%sub_ln1171_32 = sub i13 %zext_ln717_41, i13 %zext_ln1171_40"   --->   Operation 2353 'sub' 'sub_ln1171_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln717_179 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_32, i32 1, i32 12"   --->   Operation 2354 'partselect' 'trunc_ln717_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln717_44 = zext i9 %mult_V_311"   --->   Operation 2355 'zext' 'zext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln717_46 = sext i12 %mult_V_263"   --->   Operation 2356 'sext' 'sext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2357 [1/1] (0.00ns)   --->   "%zext_ln717_46 = zext i14 %sext_ln717_46"   --->   Operation 2357 'zext' 'zext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln717_48 = zext i11 %mult_V_268"   --->   Operation 2358 'zext' 'zext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln717_49 = zext i11 %mult_V_270"   --->   Operation 2359 'zext' 'zext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln1171_41 = zext i9 %mult_V_311"   --->   Operation 2360 'zext' 'zext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2361 [1/1] (1.54ns)   --->   "%sub_ln717_19 = sub i13 %zext_ln1171_40, i13 %zext_ln717_41"   --->   Operation 2361 'sub' 'sub_ln717_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2362 [1/1] (0.00ns)   --->   "%mult_V_273 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_19, i32 1, i32 12"   --->   Operation 2362 'partselect' 'mult_V_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2363 [1/1] (1.36ns)   --->   "%sub_ln1171_35 = sub i10 0, i10 %zext_ln1171_41"   --->   Operation 2363 'sub' 'sub_ln1171_35' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2364 [1/1] (0.00ns)   --->   "%trunc_ln717_183 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_35, i32 1, i32 9"   --->   Operation 2364 'partselect' 'trunc_ln717_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i12 %trunc_ln717_184"   --->   Operation 2365 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2366 [1/1] (1.54ns)   --->   "%sub_ln1171_37 = sub i13 0, i13 %zext_ln1171_40"   --->   Operation 2366 'sub' 'sub_ln1171_37' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i13 %sub_ln1171_37"   --->   Operation 2367 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2368 [1/1] (1.53ns)   --->   "%sub_ln1171_38 = sub i14 %sext_ln1171_13, i14 %zext_ln1171_34"   --->   Operation 2368 'sub' 'sub_ln1171_38' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2369 [1/1] (0.00ns)   --->   "%trunc_ln717_185 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_38, i32 1, i32 13"   --->   Operation 2369 'partselect' 'trunc_ln717_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln717_50 = sext i11 %trunc_ln717_186"   --->   Operation 2370 'sext' 'sext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln717_52 = sext i10 %trunc_ln717_187"   --->   Operation 2371 'sext' 'sext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2372 [1/1] (1.48ns)   --->   "%add_ln717_14 = add i12 %zext_ln717_47, i12 %zext_ln717_44"   --->   Operation 2372 'add' 'add_ln717_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2373 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_14, i32 1, i32 11"   --->   Operation 2373 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln717_51 = zext i11 %mult_V_283"   --->   Operation 2374 'zext' 'zext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2375 [1/1] (1.48ns)   --->   "%sub_ln1171_41 = sub i12 %zext_ln717_44, i12 %zext_ln717_47"   --->   Operation 2375 'sub' 'sub_ln1171_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2376 [1/1] (0.00ns)   --->   "%trunc_ln717_188 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_41, i32 1, i32 11"   --->   Operation 2376 'partselect' 'trunc_ln717_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i11 %trunc_ln717_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2377 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i9 %mult_V_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2378 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln1171_42 = zext i8 %p_read_143"   --->   Operation 2379 'zext' 'zext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln1171_45 = zext i8 %p_read_143"   --->   Operation 2380 'zext' 'zext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i11 %mult_V_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2381 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i12 %trunc_ln717_189"   --->   Operation 2382 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i12 %sub_ln1171_42"   --->   Operation 2383 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln1171_49 = zext i9 %shl_ln1171_5"   --->   Operation 2384 'zext' 'zext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2385 [1/1] (1.54ns)   --->   "%sub_ln1171_43 = sub i13 %sext_ln1171_15, i13 %zext_ln1171_49"   --->   Operation 2385 'sub' 'sub_ln1171_43' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2386 [1/1] (0.00ns)   --->   "%trunc_ln717_190 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_43, i32 1, i32 12"   --->   Operation 2386 'partselect' 'trunc_ln717_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2387 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_143, i4 0"   --->   Operation 2387 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln1171_50 = zext i12 %shl_ln1171_6"   --->   Operation 2388 'zext' 'zext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2389 [1/1] (0.00ns)   --->   "%mult_V_329 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_143, i2 0"   --->   Operation 2389 'bitconcatenate' 'mult_V_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln1171_51 = zext i10 %mult_V_329"   --->   Operation 2390 'zext' 'zext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2391 [1/1] (1.54ns)   --->   "%sub_ln1171_44 = sub i13 %zext_ln1171_51, i13 %zext_ln1171_50"   --->   Operation 2391 'sub' 'sub_ln1171_44' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln717_191 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_44, i32 1, i32 12"   --->   Operation 2392 'partselect' 'trunc_ln717_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln717_53 = sext i12 %trunc_ln717_191"   --->   Operation 2393 'sext' 'sext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln717_55 = sext i11 %mult_V_324"   --->   Operation 2394 'sext' 'sext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln717_52 = zext i14 %sext_ln717_55"   --->   Operation 2395 'zext' 'zext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln1171_52 = zext i10 %mult_V_329"   --->   Operation 2396 'zext' 'zext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2397 [1/1] (1.41ns)   --->   "%sub_ln1171_402 = sub i11 %zext_ln1171_45, i11 %zext_ln1171_52"   --->   Operation 2397 'sub' 'sub_ln1171_402' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2398 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_402, i32 1, i32 10"   --->   Operation 2398 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln717_57 = sext i10 %trunc_ln717_193"   --->   Operation 2399 'sext' 'sext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln717_59 = sext i11 %trunc_ln717_194"   --->   Operation 2400 'sext' 'sext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln717_60 = sext i11 %trunc_ln717_194"   --->   Operation 2401 'sext' 'sext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2402 [1/1] (1.54ns)   --->   "%sub_ln717_21 = sub i13 %zext_ln1171_50, i13 %zext_ln1171_46"   --->   Operation 2402 'sub' 'sub_ln717_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_21, i32 1, i32 12"   --->   Operation 2403 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i10 %mult_V_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2404 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2405 [1/1] (1.54ns)   --->   "%sub_ln717_22 = sub i13 %zext_ln1171_50, i13 %zext_ln1171_51"   --->   Operation 2405 'sub' 'sub_ln717_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2406 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_22, i32 1, i32 12"   --->   Operation 2406 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i11 %trunc_ln717_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2407 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i11 %trunc_ln717_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2408 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2409 [1/1] (1.54ns)   --->   "%sub_ln717_23 = sub i13 %zext_ln1171_50, i13 %zext_ln1171_49"   --->   Operation 2409 'sub' 'sub_ln717_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_23, i32 1, i32 12"   --->   Operation 2410 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2411 [1/1] (1.41ns)   --->   "%add_ln717_15 = add i11 %zext_ln1171_52, i11 %zext_ln1171_45"   --->   Operation 2411 'add' 'add_ln717_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2412 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_15, i32 1, i32 10"   --->   Operation 2412 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i10 %mult_V_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2413 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln717_65 = sext i11 %mult_V_346"   --->   Operation 2414 'sext' 'sext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln717_58 = zext i14 %sext_ln717_65"   --->   Operation 2415 'zext' 'zext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2416 [1/1] (1.54ns)   --->   "%sub_ln1171_46 = sub i13 0, i13 %zext_ln1171_50"   --->   Operation 2416 'sub' 'sub_ln1171_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i13 %sub_ln1171_46"   --->   Operation 2417 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2418 [1/1] (1.53ns)   --->   "%sub_ln1171_47 = sub i14 %sext_ln1171_16, i14 %zext_ln1171_42"   --->   Operation 2418 'sub' 'sub_ln1171_47' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_47, i32 1, i32 13"   --->   Operation 2419 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i8 %trunc_ln717_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2420 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i8 %trunc_ln717_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2421 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2422 [1/1] (1.54ns)   --->   "%sub_ln1171_49 = sub i13 %sext_ln1171_15, i13 %zext_ln1171_46"   --->   Operation 2422 'sub' 'sub_ln1171_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2423 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_49, i32 1, i32 12"   --->   Operation 2423 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i12 %trunc_ln717_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2424 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln1171_56 = zext i8 %p_read_142"   --->   Operation 2425 'zext' 'zext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln1171_57 = zext i8 %p_read_142"   --->   Operation 2426 'zext' 'zext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2427 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_142, i3 0"   --->   Operation 2427 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2428 [1/1] (0.00ns)   --->   "%zext_ln1171_58 = zext i11 %shl_ln1171_9"   --->   Operation 2428 'zext' 'zext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2429 [1/1] (0.00ns)   --->   "%mult_V_392 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_142, i1 0"   --->   Operation 2429 'bitconcatenate' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln1171_59 = zext i9 %mult_V_392"   --->   Operation 2430 'zext' 'zext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln1171_60 = zext i9 %mult_V_392"   --->   Operation 2431 'zext' 'zext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2432 [1/1] (1.48ns)   --->   "%sub_ln1171_50 = sub i12 %zext_ln1171_60, i12 %zext_ln1171_58"   --->   Operation 2432 'sub' 'sub_ln1171_50' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_50, i32 1, i32 11"   --->   Operation 2433 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln717_67 = sext i11 %trunc_ln717_205"   --->   Operation 2434 'sext' 'sext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2435 [1/1] (1.48ns)   --->   "%add_ln717_17 = add i12 %zext_ln1171_58, i12 %zext_ln1171_53"   --->   Operation 2435 'add' 'add_ln717_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2436 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_17, i32 1, i32 11"   --->   Operation 2436 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln717_61 = zext i11 %mult_V_386"   --->   Operation 2437 'zext' 'zext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i12 %trunc_ln717_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2438 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i9 %mult_V_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2439 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2440 [1/1] (1.36ns)   --->   "%sub_ln1171_51 = sub i10 0, i10 %zext_ln1171_59"   --->   Operation 2440 'sub' 'sub_ln1171_51' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_51, i32 1, i32 9"   --->   Operation 2441 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i9 %trunc_ln717_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2442 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i9 %trunc_ln717_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2443 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2444 [1/1] (1.48ns)   --->   "%sub_ln1171_52 = sub i12 0, i12 %zext_ln1171_58"   --->   Operation 2444 'sub' 'sub_ln1171_52' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i12 %sub_ln1171_52"   --->   Operation 2445 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2446 [1/1] (1.54ns)   --->   "%sub_ln1171_53 = sub i13 %sext_ln1171_17, i13 %zext_ln1171_55"   --->   Operation 2446 'sub' 'sub_ln1171_53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2447 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_53, i32 1, i32 12"   --->   Operation 2447 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2448 [1/1] (0.00ns)   --->   "%mult_V_406 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_142, i2 0"   --->   Operation 2448 'bitconcatenate' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln717_62 = zext i10 %mult_V_406"   --->   Operation 2449 'zext' 'zext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i10 %mult_V_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2450 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i10 %mult_V_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2451 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2452 [1/1] (1.41ns)   --->   "%sub_ln1171_54 = sub i11 0, i11 %zext_ln717_62"   --->   Operation 2452 'sub' 'sub_ln1171_54' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i11 %sub_ln1171_54"   --->   Operation 2453 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2454 [1/1] (1.48ns)   --->   "%sub_ln1171_55 = sub i12 %sext_ln1171_18, i12 %zext_ln1171_53"   --->   Operation 2454 'sub' 'sub_ln1171_55' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2455 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_55, i32 1, i32 11"   --->   Operation 2455 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2456 [1/1] (1.48ns)   --->   "%sub_ln717_25 = sub i12 %zext_ln1171_58, i12 %zext_ln1171_60"   --->   Operation 2456 'sub' 'sub_ln717_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2457 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_25, i32 1, i32 11"   --->   Operation 2457 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln717_70 = sext i11 %trunc_ln717_210"   --->   Operation 2458 'sext' 'sext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln717_63 = zext i14 %sext_ln717_70"   --->   Operation 2459 'zext' 'zext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_52, i32 1, i32 11"   --->   Operation 2460 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln1171_61 = zext i7 %mult_V_426"   --->   Operation 2461 'zext' 'zext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2462 [1/1] (1.30ns)   --->   "%sub_ln1171_56 = sub i9 0, i9 %zext_ln1171_56"   --->   Operation 2462 'sub' 'sub_ln1171_56' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2463 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_56, i32 1, i32 8"   --->   Operation 2463 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i8 %trunc_ln717_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2464 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2465 [1/1] (1.48ns)   --->   "%sub_ln717_26 = sub i12 %zext_ln1171_58, i12 %zext_ln1171_53"   --->   Operation 2465 'sub' 'sub_ln717_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2466 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_26, i32 1, i32 11"   --->   Operation 2466 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln717_71 = sext i11 %mult_V_442"   --->   Operation 2467 'sext' 'sext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln717_64 = zext i14 %sext_ln717_71"   --->   Operation 2468 'zext' 'zext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2469 [1/1] (1.41ns)   --->   "%add_ln717_18 = add i11 %zext_ln717_62, i11 %zext_ln1171_57"   --->   Operation 2469 'add' 'add_ln717_18' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2470 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_18, i32 1, i32 10"   --->   Operation 2470 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i10 %mult_V_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2471 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln1171_62 = zext i8 %p_read_141"   --->   Operation 2472 'zext' 'zext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln1171_63 = zext i8 %p_read_141"   --->   Operation 2473 'zext' 'zext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln717_67 = zext i10 %shl_ln717_6"   --->   Operation 2474 'zext' 'zext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2475 [1/1] (1.54ns)   --->   "%sub_ln717_27 = sub i13 %zext_ln717_65, i13 %zext_ln717_67"   --->   Operation 2475 'sub' 'sub_ln717_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2476 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_27, i32 1, i32 12"   --->   Operation 2476 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2477 [1/1] (0.00ns)   --->   "%shl_ln717_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_141, i3 0"   --->   Operation 2477 'bitconcatenate' 'shl_ln717_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln717_70 = zext i11 %shl_ln717_8"   --->   Operation 2478 'zext' 'zext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2479 [1/1] (1.48ns)   --->   "%sub_ln717_28 = sub i12 %zext_ln717_70, i12 %zext_ln1171_64"   --->   Operation 2479 'sub' 'sub_ln717_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2480 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_28, i32 1, i32 11"   --->   Operation 2480 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln717_73 = sext i11 %mult_V_449"   --->   Operation 2481 'sext' 'sext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln717_71 = zext i14 %sext_ln717_73"   --->   Operation 2482 'zext' 'zext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln717_74 = sext i12 %trunc_ln717_216"   --->   Operation 2483 'sext' 'sext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln42_30 = zext i12 %mult_V_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2484 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2485 [1/1] (1.48ns)   --->   "%sub_ln1171_404 = sub i12 %zext_ln1171_64, i12 %zext_ln717_70"   --->   Operation 2485 'sub' 'sub_ln1171_404' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_404, i32 1, i32 11"   --->   Operation 2486 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2487 [1/1] (0.00ns)   --->   "%mult_V_499 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_141, i1 0"   --->   Operation 2487 'bitconcatenate' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln717_72 = zext i9 %mult_V_499"   --->   Operation 2488 'zext' 'zext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln717_73 = zext i9 %mult_V_499"   --->   Operation 2489 'zext' 'zext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2490 [1/1] (1.48ns)   --->   "%sub_ln717_29 = sub i12 %zext_ln717_70, i12 %zext_ln717_73"   --->   Operation 2490 'sub' 'sub_ln717_29' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2491 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_29, i32 1, i32 11"   --->   Operation 2491 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln717_75 = zext i11 %mult_V_460"   --->   Operation 2492 'zext' 'zext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln42_305 = zext i11 %mult_V_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2493 'zext' 'zext_ln42_305' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln1171_67 = zext i9 %mult_V_499"   --->   Operation 2494 'zext' 'zext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln1171_68 = zext i9 %mult_V_499"   --->   Operation 2495 'zext' 'zext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2496 [1/1] (1.36ns)   --->   "%sub_ln1171_57 = sub i10 0, i10 %zext_ln1171_68"   --->   Operation 2496 'sub' 'sub_ln1171_57' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2497 [1/1] (0.00ns)   --->   "%trunc_ln717_220 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_57, i32 1, i32 9"   --->   Operation 2497 'partselect' 'trunc_ln717_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln717_77 = sext i12 %trunc_ln717_221"   --->   Operation 2498 'sext' 'sext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2499 [1/1] (1.54ns)   --->   "%add_ln717_19 = add i13 %zext_ln717_65, i13 %zext_ln1171_66"   --->   Operation 2499 'add' 'add_ln717_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_19, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2500 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln717_80 = sext i10 %trunc_ln717_222"   --->   Operation 2501 'sext' 'sext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2502 [1/1] (1.48ns)   --->   "%add_ln717_20 = add i12 %zext_ln717_70, i12 %zext_ln1171_64"   --->   Operation 2502 'add' 'add_ln717_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2503 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_20, i32 1, i32 11"   --->   Operation 2503 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln1171_69 = zext i11 %mult_V_473"   --->   Operation 2504 'zext' 'zext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2505 [1/1] (1.48ns)   --->   "%sub_ln1171_59 = sub i12 %zext_ln717_73, i12 %zext_ln717_70"   --->   Operation 2505 'sub' 'sub_ln1171_59' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_59, i32 1, i32 11"   --->   Operation 2506 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln717_81 = sext i11 %trunc_ln717_223"   --->   Operation 2507 'sext' 'sext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2508 [1/1] (1.54ns)   --->   "%add_ln717_21 = add i13 %zext_ln717_65, i13 %zext_ln717_72"   --->   Operation 2508 'add' 'add_ln717_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2509 [1/1] (0.00ns)   --->   "%mult_V_477 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_21, i32 1, i32 12"   --->   Operation 2509 'partselect' 'mult_V_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2510 [1/1] (1.41ns)   --->   "%sub_ln1171_405 = sub i11 %zext_ln1171_62, i11 %zext_ln717_66"   --->   Operation 2510 'sub' 'sub_ln1171_405' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2511 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_405, i32 1, i32 10"   --->   Operation 2511 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2512 [1/1] (1.41ns)   --->   "%add_ln717_22 = add i11 %zext_ln717_66, i11 %zext_ln1171_62"   --->   Operation 2512 'add' 'add_ln717_22' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2513 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_22, i32 1, i32 10"   --->   Operation 2513 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln717_77 = zext i10 %mult_V_481"   --->   Operation 2514 'zext' 'zext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln42_306 = zext i10 %mult_V_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2515 'zext' 'zext_ln42_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2516 [1/1] (1.48ns)   --->   "%sub_ln1171_60 = sub i12 0, i12 %zext_ln717_70"   --->   Operation 2516 'sub' 'sub_ln1171_60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i12 %sub_ln1171_60"   --->   Operation 2517 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2518 [1/1] (1.54ns)   --->   "%sub_ln1171_61 = sub i13 %sext_ln1171_19, i13 %zext_ln1171_66"   --->   Operation 2518 'sub' 'sub_ln1171_61' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2519 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_61, i32 1, i32 12"   --->   Operation 2519 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i13 %sub_ln1171_62"   --->   Operation 2520 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2521 [1/1] (1.53ns)   --->   "%sub_ln1171_63 = sub i14 %sext_ln1171_20, i14 %zext_ln1171_67"   --->   Operation 2521 'sub' 'sub_ln1171_63' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2522 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_63, i32 1, i32 13"   --->   Operation 2522 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i13 %trunc_ln717_226"   --->   Operation 2523 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2524 [1/1] (1.54ns)   --->   "%sub_ln1171_406 = sub i13 %zext_ln1171_66, i13 %zext_ln717_65"   --->   Operation 2524 'sub' 'sub_ln1171_406' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2525 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_406, i32 1, i32 12"   --->   Operation 2525 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i12 %trunc_ln717_227"   --->   Operation 2526 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln717_78 = zext i7 %mult_V_489"   --->   Operation 2527 'zext' 'zext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i11 %trunc_ln717_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2528 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln42_34 = zext i9 %mult_V_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2529 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2530 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_60, i32 1, i32 11"   --->   Operation 2530 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i11 %trunc_ln717_230"   --->   Operation 2531 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2532 [1/1] (1.54ns)   --->   "%sub_ln1171_65 = sub i13 %zext_ln717_72, i13 %zext_ln717_65"   --->   Operation 2532 'sub' 'sub_ln1171_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2533 [1/1] (0.00ns)   --->   "%trunc_ln717_231 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_65, i32 1, i32 12"   --->   Operation 2533 'partselect' 'trunc_ln717_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i12 %trunc_ln717_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2534 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2535 [1/1] (0.00ns)   --->   "%zext_ln1171_72 = zext i8 %p_read_140"   --->   Operation 2535 'zext' 'zext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2536 [1/1] (0.00ns)   --->   "%mult_V_530 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_140, i3 0"   --->   Operation 2536 'bitconcatenate' 'mult_V_530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln717_79 = zext i11 %mult_V_530"   --->   Operation 2537 'zext' 'zext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2538 [1/1] (1.48ns)   --->   "%sub_ln717_30 = sub i12 %zext_ln717_79, i12 %zext_ln1171_72"   --->   Operation 2538 'sub' 'sub_ln717_30' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2539 [1/1] (0.00ns)   --->   "%mult_V_512 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_30, i32 1, i32 11"   --->   Operation 2539 'partselect' 'mult_V_512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln717_83 = sext i11 %mult_V_512"   --->   Operation 2540 'sext' 'sext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln717_80 = zext i14 %sext_ln717_83"   --->   Operation 2541 'zext' 'zext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2542 [1/1] (1.48ns)   --->   "%sub_ln1171_66 = sub i12 0, i12 %zext_ln717_79"   --->   Operation 2542 'sub' 'sub_ln1171_66' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i12 %sub_ln1171_66"   --->   Operation 2543 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2544 [1/1] (1.54ns)   --->   "%sub_ln1171_67 = sub i13 %sext_ln1171_21, i13 %zext_ln1171_74"   --->   Operation 2544 'sub' 'sub_ln1171_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2545 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_67, i32 1, i32 12"   --->   Operation 2545 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_140, i4 0"   --->   Operation 2546 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln1171_76 = zext i12 %tmp_s"   --->   Operation 2547 'zext' 'zext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2548 [1/1] (1.54ns)   --->   "%sub_ln1171_407 = sub i13 %zext_ln1171_74, i13 %zext_ln1171_76"   --->   Operation 2548 'sub' 'sub_ln1171_407' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2549 [1/1] (0.00ns)   --->   "%trunc_ln717_234 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_407, i32 1, i32 12"   --->   Operation 2549 'partselect' 'trunc_ln717_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i12 %trunc_ln717_234"   --->   Operation 2550 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2551 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_140, i1 0"   --->   Operation 2551 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln1171_77 = zext i9 %shl_ln1171_2"   --->   Operation 2552 'zext' 'zext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln1171_78 = zext i9 %shl_ln1171_2"   --->   Operation 2553 'zext' 'zext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln1171_79 = zext i9 %shl_ln1171_2"   --->   Operation 2554 'zext' 'zext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i9 %shl_ln1171_2"   --->   Operation 2555 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2556 [1/1] (1.48ns)   --->   "%sub_ln1171_68 = sub i12 %zext_ln1171_80, i12 %zext_ln717_79"   --->   Operation 2556 'sub' 'sub_ln1171_68' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2557 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_68, i32 1, i32 11"   --->   Operation 2557 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln717_84 = sext i11 %trunc_ln717_235"   --->   Operation 2558 'sext' 'sext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2559 [1/1] (1.54ns)   --->   "%sub_ln717_31 = sub i13 %zext_ln1171_76, i13 %zext_ln1171_74"   --->   Operation 2559 'sub' 'sub_ln717_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_31, i32 1, i32 12"   --->   Operation 2560 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln717_85 = sext i12 %mult_V_519"   --->   Operation 2561 'sext' 'sext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln717_81 = zext i14 %sext_ln717_85"   --->   Operation 2562 'zext' 'zext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2563 [1/1] (1.30ns)   --->   "%sub_ln1171_69 = sub i9 0, i9 %zext_ln1171_73"   --->   Operation 2563 'sub' 'sub_ln1171_69' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2564 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_69, i32 1, i32 8"   --->   Operation 2564 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2565 [1/1] (1.48ns)   --->   "%sub_ln1171_408 = sub i12 %zext_ln1171_72, i12 %zext_ln717_79"   --->   Operation 2565 'sub' 'sub_ln1171_408' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2566 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_408, i32 1, i32 11"   --->   Operation 2566 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln717_86 = sext i11 %trunc_ln717_238"   --->   Operation 2567 'sext' 'sext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2568 [1/1] (0.00ns)   --->   "%mult_V_522 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_140, i2 0"   --->   Operation 2568 'bitconcatenate' 'mult_V_522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln717_82 = zext i10 %mult_V_522"   --->   Operation 2569 'zext' 'zext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln717_83 = zext i10 %mult_V_522"   --->   Operation 2570 'zext' 'zext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2571 [1/1] (0.00ns)   --->   "%zext_ln42_35 = zext i10 %mult_V_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2571 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2572 [1/1] (1.36ns)   --->   "%sub_ln1171_70 = sub i10 0, i10 %zext_ln1171_79"   --->   Operation 2572 'sub' 'sub_ln1171_70' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2573 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_70, i32 1, i32 9"   --->   Operation 2573 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i9 %trunc_ln717_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2574 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2575 [1/1] (1.41ns)   --->   "%sub_ln1171_71 = sub i11 0, i11 %zext_ln717_83"   --->   Operation 2575 'sub' 'sub_ln1171_71' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i11 %sub_ln1171_71"   --->   Operation 2576 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2577 [1/1] (1.48ns)   --->   "%sub_ln1171_72 = sub i12 %sext_ln1171_22, i12 %zext_ln1171_72"   --->   Operation 2577 'sub' 'sub_ln1171_72' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_72, i32 1, i32 11"   --->   Operation 2578 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln42_37 = zext i11 %mult_V_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2579 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2580 [1/1] (1.54ns)   --->   "%sub_ln1171_73 = sub i13 0, i13 %zext_ln1171_76"   --->   Operation 2580 'sub' 'sub_ln1171_73' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i13 %sub_ln1171_73"   --->   Operation 2581 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2582 [1/1] (1.53ns)   --->   "%sub_ln1171_74 = sub i14 %sext_ln1171_23, i14 %zext_ln1171_78"   --->   Operation 2582 'sub' 'sub_ln1171_74' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_74, i32 1, i32 13"   --->   Operation 2583 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2584 [1/1] (1.54ns)   --->   "%sub_ln717_32 = sub i13 %zext_ln1171_76, i13 %zext_ln1171_77"   --->   Operation 2584 'sub' 'sub_ln717_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2585 [1/1] (0.00ns)   --->   "%mult_V_539 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_32, i32 1, i32 12"   --->   Operation 2585 'partselect' 'mult_V_539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2586 [1/1] (1.54ns)   --->   "%add_ln717_23 = add i13 %zext_ln1171_76, i13 %zext_ln1171_74"   --->   Operation 2586 'add' 'add_ln717_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2587 [1/1] (0.00ns)   --->   "%mult_V_541 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_23, i32 1, i32 12"   --->   Operation 2587 'partselect' 'mult_V_541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2588 [1/1] (1.48ns)   --->   "%add_ln717_24 = add i12 %zext_ln717_79, i12 %zext_ln1171_72"   --->   Operation 2588 'add' 'add_ln717_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2589 [1/1] (0.00ns)   --->   "%mult_V_545 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_24, i32 1, i32 11"   --->   Operation 2589 'partselect' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln717_86 = zext i11 %mult_V_545"   --->   Operation 2590 'zext' 'zext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2591 [1/1] (1.54ns)   --->   "%sub_ln1171_75 = sub i13 %sext_ln1171_21, i13 %zext_ln1171_77"   --->   Operation 2591 'sub' 'sub_ln1171_75' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2592 [1/1] (0.00ns)   --->   "%trunc_ln717_244 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_75, i32 1, i32 12"   --->   Operation 2592 'partselect' 'trunc_ln717_244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2593 [1/1] (1.41ns)   --->   "%add_ln717_25 = add i11 %zext_ln717_83, i11 %zext_ln1171_75"   --->   Operation 2593 'add' 'add_ln717_25' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2594 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_25, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2594 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2595 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_66, i32 1, i32 11"   --->   Operation 2595 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln717_87 = zext i7 %mult_V_562"   --->   Operation 2596 'zext' 'zext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2597 [1/1] (1.41ns)   --->   "%sub_ln717_33 = sub i11 %zext_ln717_83, i11 %zext_ln1171_75"   --->   Operation 2597 'sub' 'sub_ln717_33' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2598 [1/1] (0.00ns)   --->   "%mult_V_569 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_33, i32 1, i32 10"   --->   Operation 2598 'partselect' 'mult_V_569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln717_90 = sext i10 %mult_V_569"   --->   Operation 2599 'sext' 'sext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln717_88 = zext i14 %sext_ln717_90"   --->   Operation 2600 'zext' 'zext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2601 [1/1] (1.54ns)   --->   "%sub_ln717_34 = sub i13 %zext_ln1171_76, i13 %zext_ln717_82"   --->   Operation 2601 'sub' 'sub_ln717_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2602 [1/1] (0.00ns)   --->   "%mult_V_570 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_34, i32 1, i32 12"   --->   Operation 2602 'partselect' 'mult_V_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln717_91 = sext i12 %mult_V_570"   --->   Operation 2603 'sext' 'sext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2604 [1/1] (0.00ns)   --->   "%zext_ln717_89 = zext i14 %sext_ln717_91"   --->   Operation 2604 'zext' 'zext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i8 %p_read_139"   --->   Operation 2605 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2606 [1/1] (0.00ns)   --->   "%mult_V_641 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_139, i1 0"   --->   Operation 2606 'bitconcatenate' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln717_90 = zext i9 %mult_V_641"   --->   Operation 2607 'zext' 'zext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2608 [1/1] (0.00ns)   --->   "%zext_ln717_91 = zext i9 %mult_V_641"   --->   Operation 2608 'zext' 'zext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln42_38 = zext i9 %mult_V_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2609 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln42_39 = zext i9 %mult_V_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2610 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln717_92 = zext i11 %mult_V_642"   --->   Operation 2611 'zext' 'zext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i9 %mult_V_641"   --->   Operation 2612 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2613 [1/1] (1.36ns)   --->   "%sub_ln1171_77 = sub i10 0, i10 %zext_ln1171_85"   --->   Operation 2613 'sub' 'sub_ln1171_77' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2614 [1/1] (0.00ns)   --->   "%trunc_ln717_250 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_77, i32 1, i32 9"   --->   Operation 2614 'partselect' 'trunc_ln717_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln717_95 = sext i9 %trunc_ln717_250"   --->   Operation 2615 'sext' 'sext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2616 [1/1] (0.00ns)   --->   "%mult_V_650 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_139, i2 0"   --->   Operation 2616 'bitconcatenate' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln717_93 = zext i10 %mult_V_650"   --->   Operation 2617 'zext' 'zext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln717_94 = zext i10 %mult_V_650"   --->   Operation 2618 'zext' 'zext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln42_40 = zext i10 %mult_V_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2619 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2620 [1/1] (1.41ns)   --->   "%sub_ln717_35 = sub i11 %zext_ln717_94, i11 %zext_ln1171_83"   --->   Operation 2620 'sub' 'sub_ln717_35' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2621 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_35, i32 1, i32 10"   --->   Operation 2621 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln717_96 = sext i10 %mult_V_651"   --->   Operation 2622 'sext' 'sext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln717_95 = zext i14 %sext_ln717_96"   --->   Operation 2623 'zext' 'zext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i12 %sub_ln1171_78"   --->   Operation 2624 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2625 [1/1] (1.54ns)   --->   "%sub_ln1171_79 = sub i13 %sext_ln1171_24, i13 %zext_ln1171_82"   --->   Operation 2625 'sub' 'sub_ln1171_79' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_79, i32 1, i32 12"   --->   Operation 2626 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2627 [1/1] (1.54ns)   --->   "%sub_ln1171_80 = sub i13 %sext_ln1171_24, i13 %zext_ln717_90"   --->   Operation 2627 'sub' 'sub_ln1171_80' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2628 [1/1] (0.00ns)   --->   "%trunc_ln717_253 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_80, i32 1, i32 12"   --->   Operation 2628 'partselect' 'trunc_ln717_253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i12 %trunc_ln717_253"   --->   Operation 2629 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2630 [1/1] (1.54ns)   --->   "%sub_ln1171_409 = sub i13 %zext_ln1171_82, i13 %zext_ln1171_87"   --->   Operation 2630 'sub' 'sub_ln1171_409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2631 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_409, i32 1, i32 12"   --->   Operation 2631 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i12 %trunc_ln717_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2632 'sext' 'sext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2633 [1/1] (1.48ns)   --->   "%add_ln717_26 = add i12 %zext_ln1171_86, i12 %zext_ln717_91"   --->   Operation 2633 'add' 'add_ln717_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2634 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_26, i32 1, i32 11"   --->   Operation 2634 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln717_96 = zext i11 %mult_V_659"   --->   Operation 2635 'zext' 'zext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln1171_88 = zext i10 %mult_V_650"   --->   Operation 2636 'zext' 'zext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2637 [1/1] (1.41ns)   --->   "%sub_ln1171_81 = sub i11 0, i11 %zext_ln717_94"   --->   Operation 2637 'sub' 'sub_ln1171_81' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_81, i32 1, i32 10"   --->   Operation 2638 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2639 [1/1] (1.41ns)   --->   "%add_ln717_27 = add i11 %zext_ln717_94, i11 %zext_ln1171_83"   --->   Operation 2639 'add' 'add_ln717_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2640 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_27, i32 1, i32 10"   --->   Operation 2640 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln717_97 = zext i10 %mult_V_667"   --->   Operation 2641 'zext' 'zext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln42_41 = zext i10 %mult_V_667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2642 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2643 [1/1] (1.54ns)   --->   "%sub_ln717_36 = sub i13 %zext_ln1171_87, i13 %zext_ln717_90"   --->   Operation 2643 'sub' 'sub_ln717_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2644 [1/1] (0.00ns)   --->   "%mult_V_669 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_36, i32 1, i32 12"   --->   Operation 2644 'partselect' 'mult_V_669' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln717_97 = sext i12 %mult_V_669"   --->   Operation 2645 'sext' 'sext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln717_98 = zext i14 %sext_ln717_97"   --->   Operation 2646 'zext' 'zext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i13 %sub_ln1171_82"   --->   Operation 2647 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2648 [1/1] (1.53ns)   --->   "%sub_ln1171_83 = sub i14 %sext_ln1171_25, i14 %zext_ln1171_88"   --->   Operation 2648 'sub' 'sub_ln1171_83' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2649 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_83, i32 1, i32 13"   --->   Operation 2649 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i13 %trunc_ln717_257"   --->   Operation 2650 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i12 %trunc_ln717_258"   --->   Operation 2651 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2652 [1/1] (1.54ns)   --->   "%sub_ln1171_84 = sub i13 %zext_ln717_90, i13 %zext_ln1171_87"   --->   Operation 2652 'sub' 'sub_ln1171_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2653 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_84, i32 1, i32 12"   --->   Operation 2653 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2654 [1/1] (1.48ns)   --->   "%sub_ln1171_85 = sub i12 %zext_ln717_91, i12 %zext_ln1171_86"   --->   Operation 2654 'sub' 'sub_ln1171_85' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2655 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_85, i32 1, i32 11"   --->   Operation 2655 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i11 %trunc_ln717_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2656 'sext' 'sext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2657 [1/1] (1.48ns)   --->   "%sub_ln717_37 = sub i12 %zext_ln1171_86, i12 %zext_ln1171_81"   --->   Operation 2657 'sub' 'sub_ln717_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2658 [1/1] (0.00ns)   --->   "%mult_V_690 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_37, i32 1, i32 11"   --->   Operation 2658 'partselect' 'mult_V_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2659 [1/1] (0.00ns)   --->   "%zext_ln42_42 = zext i7 %mult_V_691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2659 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2660 [1/1] (1.41ns)   --->   "%sub_ln1171_410 = sub i11 %zext_ln1171_83, i11 %zext_ln717_94"   --->   Operation 2660 'sub' 'sub_ln1171_410' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2661 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_410, i32 1, i32 10"   --->   Operation 2661 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln717_99 = sext i10 %trunc_ln717_262"   --->   Operation 2662 'sext' 'sext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2663 [1/1] (1.48ns)   --->   "%add_ln717_28 = add i12 %zext_ln1171_86, i12 %zext_ln1171_81"   --->   Operation 2663 'add' 'add_ln717_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2664 [1/1] (0.00ns)   --->   "%mult_V_698 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_28, i32 1, i32 11"   --->   Operation 2664 'partselect' 'mult_V_698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2665 [1/1] (1.54ns)   --->   "%sub_ln717_38 = sub i13 %zext_ln1171_87, i13 %zext_ln717_93"   --->   Operation 2665 'sub' 'sub_ln717_38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2666 [1/1] (0.00ns)   --->   "%mult_V_703 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_38, i32 1, i32 12"   --->   Operation 2666 'partselect' 'mult_V_703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2667 [1/1] (0.00ns)   --->   "%zext_ln1171_89 = zext i8 %p_read_138"   --->   Operation 2667 'zext' 'zext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2668 [1/1] (0.00ns)   --->   "%zext_ln1171_91 = zext i8 %p_read_138"   --->   Operation 2668 'zext' 'zext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2669 [1/1] (0.00ns)   --->   "%mult_V_709 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_138, i2 0"   --->   Operation 2669 'bitconcatenate' 'mult_V_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln717_102 = zext i10 %mult_V_709"   --->   Operation 2670 'zext' 'zext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln717_103 = zext i10 %mult_V_709"   --->   Operation 2671 'zext' 'zext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2672 [1/1] (1.41ns)   --->   "%sub_ln717_39 = sub i11 %zext_ln717_103, i11 %zext_ln1171_89"   --->   Operation 2672 'sub' 'sub_ln717_39' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2673 [1/1] (0.00ns)   --->   "%mult_V_704 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_39, i32 1, i32 10"   --->   Operation 2673 'partselect' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2674 [1/1] (1.41ns)   --->   "%add_ln717_29 = add i11 %zext_ln717_103, i11 %zext_ln1171_89"   --->   Operation 2674 'add' 'add_ln717_29' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2675 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_29, i32 1, i32 10"   --->   Operation 2675 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln42_43 = zext i10 %mult_V_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2676 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2677 [1/1] (0.00ns)   --->   "%shl_ln717_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_138, i4 0"   --->   Operation 2677 'bitconcatenate' 'shl_ln717_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln717_105 = zext i12 %shl_ln717_9"   --->   Operation 2678 'zext' 'zext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2679 [1/1] (1.54ns)   --->   "%sub_ln717_40 = sub i13 %zext_ln717_105, i13 %zext_ln717_102"   --->   Operation 2679 'sub' 'sub_ln717_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2680 [1/1] (0.00ns)   --->   "%mult_V_707 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_40, i32 1, i32 12"   --->   Operation 2680 'partselect' 'mult_V_707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln717_103 = sext i12 %mult_V_707"   --->   Operation 2681 'sext' 'sext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln717_106 = zext i14 %sext_ln717_103"   --->   Operation 2682 'zext' 'zext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln42_44 = zext i10 %mult_V_709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2683 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2684 [1/1] (1.54ns)   --->   "%sub_ln717_41 = sub i13 %zext_ln717_105, i13 %zext_ln1171_90"   --->   Operation 2684 'sub' 'sub_ln717_41' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2685 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_41, i32 1, i32 12"   --->   Operation 2685 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2686 [1/1] (1.41ns)   --->   "%sub_ln1171_86 = sub i11 0, i11 %zext_ln717_103"   --->   Operation 2686 'sub' 'sub_ln1171_86' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i11 %sub_ln1171_86"   --->   Operation 2687 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2688 [1/1] (1.48ns)   --->   "%sub_ln1171_87 = sub i12 %sext_ln1171_26, i12 %zext_ln1171_92"   --->   Operation 2688 'sub' 'sub_ln1171_87' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln717_267 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_87, i32 1, i32 11"   --->   Operation 2689 'partselect' 'trunc_ln717_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2690 [1/1] (0.00ns)   --->   "%mult_V_714 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_138, i1 0"   --->   Operation 2690 'bitconcatenate' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2691 [1/1] (0.00ns)   --->   "%zext_ln1171_93 = zext i9 %mult_V_714"   --->   Operation 2691 'zext' 'zext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln1171_94 = zext i9 %mult_V_714"   --->   Operation 2692 'zext' 'zext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln1171_95 = zext i9 %mult_V_714"   --->   Operation 2693 'zext' 'zext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2694 [1/1] (1.36ns)   --->   "%sub_ln1171_88 = sub i10 0, i10 %zext_ln1171_95"   --->   Operation 2694 'sub' 'sub_ln1171_88' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_88, i32 1, i32 9"   --->   Operation 2695 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2696 [1/1] (0.00ns)   --->   "%shl_ln717_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_138, i3 0"   --->   Operation 2696 'bitconcatenate' 'shl_ln717_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln717_108 = zext i11 %shl_ln717_10"   --->   Operation 2697 'zext' 'zext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2698 [1/1] (1.48ns)   --->   "%add_ln717_30 = add i12 %zext_ln717_108, i12 %zext_ln1171_93"   --->   Operation 2698 'add' 'add_ln717_30' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2699 [1/1] (0.00ns)   --->   "%mult_V_713 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_30, i32 1, i32 11"   --->   Operation 2699 'partselect' 'mult_V_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln717_109 = zext i11 %mult_V_713"   --->   Operation 2700 'zext' 'zext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln42_45 = zext i9 %mult_V_714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2701 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2702 [1/1] (0.00ns)   --->   "%zext_ln717_110 = zext i11 %mult_V_717"   --->   Operation 2702 'zext' 'zext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln42_47 = zext i11 %mult_V_717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2703 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2704 [1/1] (1.54ns)   --->   "%sub_ln1171_89 = sub i13 %zext_ln1171_94, i13 %zext_ln717_105"   --->   Operation 2704 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2705 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_89, i32 1, i32 12"   --->   Operation 2705 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i12 %trunc_ln717_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2706 'sext' 'sext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i12 %trunc_ln717_270"   --->   Operation 2707 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2708 [1/1] (1.48ns)   --->   "%sub_ln1171_90 = sub i12 %zext_ln1171_93, i12 %zext_ln717_108"   --->   Operation 2708 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2709 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_90, i32 1, i32 11"   --->   Operation 2709 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2710 [1/1] (0.00ns)   --->   "%zext_ln42_48 = zext i7 %mult_V_722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2710 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln42_49 = zext i7 %mult_V_722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2711 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2712 [1/1] (1.48ns)   --->   "%sub_ln1171_91 = sub i12 0, i12 %zext_ln717_108"   --->   Operation 2712 'sub' 'sub_ln1171_91' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i12 %sub_ln1171_91"   --->   Operation 2713 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2714 [1/1] (1.54ns)   --->   "%sub_ln1171_92 = sub i13 %sext_ln1171_27, i13 %zext_ln1171_94"   --->   Operation 2714 'sub' 'sub_ln1171_92' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2715 [1/1] (0.00ns)   --->   "%trunc_ln717_272 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_92, i32 1, i32 12"   --->   Operation 2715 'partselect' 'trunc_ln717_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2716 [1/1] (1.30ns)   --->   "%sub_ln1171_93 = sub i9 0, i9 %zext_ln1171_91"   --->   Operation 2716 'sub' 'sub_ln1171_93' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2717 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_93, i32 1, i32 8"   --->   Operation 2717 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2718 [1/1] (1.41ns)   --->   "%sub_ln1171_411 = sub i11 %zext_ln1171_89, i11 %zext_ln717_103"   --->   Operation 2718 'sub' 'sub_ln1171_411' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2719 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_411, i32 1, i32 10"   --->   Operation 2719 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln717_108 = sext i10 %trunc_ln717_274"   --->   Operation 2720 'sext' 'sext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2721 [1/1] (1.48ns)   --->   "%add_ln717_31 = add i12 %zext_ln717_108, i12 %zext_ln1171_92"   --->   Operation 2721 'add' 'add_ln717_31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2722 [1/1] (0.00ns)   --->   "%mult_V_732 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_31, i32 1, i32 11"   --->   Operation 2722 'partselect' 'mult_V_732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2723 [1/1] (0.00ns)   --->   "%zext_ln717_111 = zext i11 %mult_V_732"   --->   Operation 2723 'zext' 'zext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2724 [1/1] (1.54ns)   --->   "%add_ln717_32 = add i13 %zext_ln717_105, i13 %zext_ln1171_90"   --->   Operation 2724 'add' 'add_ln717_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2725 [1/1] (0.00ns)   --->   "%mult_V_738 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_32, i32 1, i32 12"   --->   Operation 2725 'partselect' 'mult_V_738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2726 [1/1] (1.54ns)   --->   "%sub_ln1171_94 = sub i13 %sext_ln1171_27, i13 %zext_ln1171_90"   --->   Operation 2726 'sub' 'sub_ln1171_94' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2727 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_94, i32 1, i32 12"   --->   Operation 2727 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2728 [1/1] (1.48ns)   --->   "%sub_ln1171_412 = sub i12 %zext_ln1171_92, i12 %zext_ln717_108"   --->   Operation 2728 'sub' 'sub_ln1171_412' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2729 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_412, i32 1, i32 11"   --->   Operation 2729 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2730 [1/1] (1.48ns)   --->   "%sub_ln717_42 = sub i12 %zext_ln717_108, i12 %zext_ln1171_92"   --->   Operation 2730 'sub' 'sub_ln717_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2731 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_42, i32 1, i32 11"   --->   Operation 2731 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2732 [1/1] (5.28ns)   --->   "%mul_ln717_13 = mul i12 %zext_ln1171_92, i12 13"   --->   Operation 2732 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2733 [1/1] (0.00ns)   --->   "%mult_V_762 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_13, i32 1, i32 11"   --->   Operation 2733 'partselect' 'mult_V_762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2734 [1/1] (0.00ns)   --->   "%zext_ln1171_96 = zext i8 %p_read_137"   --->   Operation 2734 'zext' 'zext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln1171_97 = zext i8 %p_read_137"   --->   Operation 2735 'zext' 'zext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln1171_98 = zext i8 %p_read_137"   --->   Operation 2736 'zext' 'zext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2737 [1/1] (0.00ns)   --->   "%zext_ln1171_99 = zext i8 %p_read_137"   --->   Operation 2737 'zext' 'zext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2738 [1/1] (0.00ns)   --->   "%shl_ln717_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_137, i2 0"   --->   Operation 2738 'bitconcatenate' 'shl_ln717_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln717_116 = zext i10 %shl_ln717_11"   --->   Operation 2739 'zext' 'zext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln717_117 = zext i10 %shl_ln717_11"   --->   Operation 2740 'zext' 'zext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2741 [1/1] (1.41ns)   --->   "%sub_ln717_43 = sub i11 %zext_ln717_117, i11 %zext_ln1171_98"   --->   Operation 2741 'sub' 'sub_ln717_43' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2742 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_43, i32 1, i32 10"   --->   Operation 2742 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i10 %mult_V_769"   --->   Operation 2743 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln717_118 = zext i14 %sext_ln717_111"   --->   Operation 2744 'zext' 'zext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2745 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_137, i3 0"   --->   Operation 2745 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2746 [1/1] (0.00ns)   --->   "%zext_ln1171_100 = zext i11 %tmp_2"   --->   Operation 2746 'zext' 'zext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2747 [1/1] (1.48ns)   --->   "%sub_ln1171_413 = sub i12 %zext_ln1171_99, i12 %zext_ln1171_100"   --->   Operation 2747 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_413, i32 1, i32 11"   --->   Operation 2748 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i11 %trunc_ln717_279"   --->   Operation 2749 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i11 %trunc_ln717_279"   --->   Operation 2750 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2751 [1/1] (0.00ns)   --->   "%mult_V_786 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_137, i1 0"   --->   Operation 2751 'bitconcatenate' 'mult_V_786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2752 [1/1] (0.00ns)   --->   "%zext_ln1171_101 = zext i9 %mult_V_786"   --->   Operation 2752 'zext' 'zext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln1171_102 = zext i9 %mult_V_786"   --->   Operation 2753 'zext' 'zext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2754 [1/1] (1.48ns)   --->   "%sub_ln1171_95 = sub i12 %zext_ln1171_102, i12 %zext_ln1171_100"   --->   Operation 2754 'sub' 'sub_ln1171_95' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2755 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_95, i32 1, i32 11"   --->   Operation 2755 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2756 [1/1] (1.41ns)   --->   "%sub_ln1171_414 = sub i11 %zext_ln1171_98, i11 %zext_ln717_117"   --->   Operation 2756 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2757 [1/1] (0.00ns)   --->   "%trunc_ln717_281 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_414, i32 1, i32 10"   --->   Operation 2757 'partselect' 'trunc_ln717_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln717_112 = sext i10 %trunc_ln717_281"   --->   Operation 2758 'sext' 'sext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2759 [1/1] (0.00ns)   --->   "%shl_ln717_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_137, i4 0"   --->   Operation 2759 'bitconcatenate' 'shl_ln717_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln717_119 = zext i12 %shl_ln717_12"   --->   Operation 2760 'zext' 'zext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2761 [1/1] (1.54ns)   --->   "%sub_ln717_44 = sub i13 %zext_ln717_119, i13 %zext_ln1171_96"   --->   Operation 2761 'sub' 'sub_ln717_44' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2762 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_44, i32 1, i32 12"   --->   Operation 2762 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln717_115 = sext i12 %mult_V_775"   --->   Operation 2763 'sext' 'sext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln717_120 = zext i14 %sext_ln717_115"   --->   Operation 2764 'zext' 'zext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2765 [1/1] (1.41ns)   --->   "%sub_ln1171_96 = sub i11 0, i11 %zext_ln717_117"   --->   Operation 2765 'sub' 'sub_ln1171_96' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i11 %sub_ln1171_96"   --->   Operation 2766 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2767 [1/1] (1.48ns)   --->   "%sub_ln1171_97 = sub i12 %sext_ln1171_28, i12 %zext_ln1171_99"   --->   Operation 2767 'sub' 'sub_ln1171_97' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2768 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_97, i32 1, i32 11"   --->   Operation 2768 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2769 [1/1] (1.48ns)   --->   "%sub_ln1171_98 = sub i12 0, i12 %zext_ln1171_100"   --->   Operation 2769 'sub' 'sub_ln1171_98' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2770 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_98, i32 1, i32 11"   --->   Operation 2770 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2771 [1/1] (1.48ns)   --->   "%add_ln717_33 = add i12 %zext_ln1171_100, i12 %zext_ln1171_99"   --->   Operation 2771 'add' 'add_ln717_33' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2772 [1/1] (0.00ns)   --->   "%mult_V_781 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_33, i32 1, i32 11"   --->   Operation 2772 'partselect' 'mult_V_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2773 [1/1] (5.28ns)   --->   "%mul_ln1171_15 = mul i13 %zext_ln1171_96, i13 8179"   --->   Operation 2773 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2774 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_15, i32 1, i32 12"   --->   Operation 2774 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2775 [1/1] (0.00ns)   --->   "%zext_ln717_121 = zext i9 %mult_V_786"   --->   Operation 2775 'zext' 'zext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln42_51 = zext i9 %mult_V_786" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2776 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2777 [1/1] (1.30ns)   --->   "%sub_ln1171_99 = sub i9 0, i9 %zext_ln1171_97"   --->   Operation 2777 'sub' 'sub_ln1171_99' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2778 [1/1] (0.00ns)   --->   "%trunc_ln717_286 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_99, i32 1, i32 8"   --->   Operation 2778 'partselect' 'trunc_ln717_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i8 %trunc_ln717_286"   --->   Operation 2779 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2780 [1/1] (1.36ns)   --->   "%sub_ln1171_100 = sub i10 0, i10 %zext_ln1171_101"   --->   Operation 2780 'sub' 'sub_ln1171_100' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_100, i32 1, i32 9"   --->   Operation 2781 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln717_119 = sext i9 %trunc_ln717_287"   --->   Operation 2782 'sext' 'sext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2783 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_96, i32 1, i32 10"   --->   Operation 2783 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2784 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_137, i32 1, i32 7"   --->   Operation 2784 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln717_122 = zext i7 %mult_V_801"   --->   Operation 2785 'zext' 'zext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln42_52 = zext i7 %mult_V_801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2786 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2787 [1/1] (5.28ns)   --->   "%mul_ln1171_16 = mul i13 %zext_ln1171_96, i13 8181"   --->   Operation 2787 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_16, i32 1, i32 12"   --->   Operation 2788 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2789 [1/1] (1.48ns)   --->   "%add_ln717_34 = add i12 %zext_ln1171_100, i12 %zext_ln1171_102"   --->   Operation 2789 'add' 'add_ln717_34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2790 [1/1] (0.00ns)   --->   "%mult_V_810 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_34, i32 1, i32 11"   --->   Operation 2790 'partselect' 'mult_V_810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2791 [1/1] (1.48ns)   --->   "%sub_ln717_45 = sub i12 %zext_ln1171_100, i12 %zext_ln1171_99"   --->   Operation 2791 'sub' 'sub_ln717_45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2792 [1/1] (0.00ns)   --->   "%mult_V_819 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_45, i32 1, i32 11"   --->   Operation 2792 'partselect' 'mult_V_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln717_121 = sext i11 %mult_V_819"   --->   Operation 2793 'sext' 'sext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln717_124 = zext i14 %sext_ln717_121"   --->   Operation 2794 'zext' 'zext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2795 [1/1] (1.41ns)   --->   "%add_ln717_35 = add i11 %zext_ln717_117, i11 %zext_ln1171_98"   --->   Operation 2795 'add' 'add_ln717_35' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_35, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2796 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2797 [1/1] (1.54ns)   --->   "%sub_ln717_46 = sub i13 %zext_ln717_119, i13 %zext_ln717_116"   --->   Operation 2797 'sub' 'sub_ln717_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2798 [1/1] (0.00ns)   --->   "%mult_V_821 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_46, i32 1, i32 12"   --->   Operation 2798 'partselect' 'mult_V_821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln717_122 = sext i12 %mult_V_821"   --->   Operation 2799 'sext' 'sext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2800 [1/1] (0.00ns)   --->   "%zext_ln717_125 = zext i14 %sext_ln717_122"   --->   Operation 2800 'zext' 'zext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2801 [1/1] (1.48ns)   --->   "%sub_ln717_47 = sub i12 %zext_ln1171_100, i12 %zext_ln1171_102"   --->   Operation 2801 'sub' 'sub_ln717_47' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2802 [1/1] (0.00ns)   --->   "%mult_V_823 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_47, i32 1, i32 11"   --->   Operation 2802 'partselect' 'mult_V_823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln717_123 = sext i11 %mult_V_823"   --->   Operation 2803 'sext' 'sext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln717_126 = zext i14 %sext_ln717_123"   --->   Operation 2804 'zext' 'zext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2805 [1/1] (1.54ns)   --->   "%sub_ln717_48 = sub i13 %zext_ln717_119, i13 %zext_ln717_121"   --->   Operation 2805 'sub' 'sub_ln717_48' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2806 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_48, i32 1, i32 12"   --->   Operation 2806 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln1171_103 = zext i8 %p_read_136"   --->   Operation 2807 'zext' 'zext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln1171_107 = zext i8 %p_read_136"   --->   Operation 2808 'zext' 'zext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln717_128 = zext i11 %mult_V_833"   --->   Operation 2809 'zext' 'zext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i12 %sub_ln1171_101"   --->   Operation 2810 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2811 [1/1] (1.54ns)   --->   "%sub_ln1171_102 = sub i13 %sext_ln1171_29, i13 %zext_ln1171_106"   --->   Operation 2811 'sub' 'sub_ln1171_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2812 [1/1] (0.00ns)   --->   "%trunc_ln717_294 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_102, i32 1, i32 12"   --->   Operation 2812 'partselect' 'trunc_ln717_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i12 %trunc_ln717_294"   --->   Operation 2813 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2814 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_136, i4 0"   --->   Operation 2814 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln1171_109 = zext i12 %shl_ln1171_7"   --->   Operation 2815 'zext' 'zext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2816 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_136, i2 0"   --->   Operation 2816 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln1171_110 = zext i10 %shl_ln1171_10"   --->   Operation 2817 'zext' 'zext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2818 [1/1] (1.54ns)   --->   "%sub_ln1171_103 = sub i13 %zext_ln1171_110, i13 %zext_ln1171_109"   --->   Operation 2818 'sub' 'sub_ln1171_103' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2819 [1/1] (0.00ns)   --->   "%trunc_ln717_295 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_103, i32 1, i32 12"   --->   Operation 2819 'partselect' 'trunc_ln717_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln717_125 = sext i12 %trunc_ln717_295"   --->   Operation 2820 'sext' 'sext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln717_129 = zext i10 %shl_ln1171_10"   --->   Operation 2821 'zext' 'zext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2822 [1/1] (1.41ns)   --->   "%add_ln717_36 = add i11 %zext_ln717_129, i11 %zext_ln1171_107"   --->   Operation 2822 'add' 'add_ln717_36' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2823 [1/1] (0.00ns)   --->   "%mult_V_844 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_36, i32 1, i32 10"   --->   Operation 2823 'partselect' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln42_55 = zext i10 %mult_V_844" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2824 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2825 [1/1] (5.28ns)   --->   "%mul_ln1171_17 = mul i13 %zext_ln1171_106, i13 8179"   --->   Operation 2825 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_17, i32 1, i32 12"   --->   Operation 2826 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2827 [1/1] (5.28ns)   --->   "%mul_ln1171_18 = mul i13 %zext_ln1171_106, i13 8181"   --->   Operation 2827 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_18, i32 1, i32 12"   --->   Operation 2828 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_136, i1 0"   --->   Operation 2829 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln1171_111 = zext i9 %shl_ln1171_11"   --->   Operation 2830 'zext' 'zext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln1171_112 = zext i9 %shl_ln1171_11"   --->   Operation 2831 'zext' 'zext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2832 [1/1] (1.54ns)   --->   "%sub_ln1171_105 = sub i13 %sext_ln1171_29, i13 %zext_ln1171_112"   --->   Operation 2832 'sub' 'sub_ln1171_105' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2833 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_105, i32 1, i32 12"   --->   Operation 2833 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln717_126 = sext i12 %trunc_ln717_299"   --->   Operation 2834 'sext' 'sext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln717_130 = zext i12 %mult_V_854"   --->   Operation 2835 'zext' 'zext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2836 [1/1] (1.36ns)   --->   "%sub_ln1171_106 = sub i10 0, i10 %zext_ln1171_111"   --->   Operation 2836 'sub' 'sub_ln1171_106' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2837 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_106, i32 1, i32 9"   --->   Operation 2837 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2838 [1/1] (0.00ns)   --->   "%zext_ln42_57 = zext i7 %mult_V_859" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2838 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln42_58 = zext i7 %mult_V_859" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2839 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2840 [1/1] (1.54ns)   --->   "%add_ln717_37 = add i13 %zext_ln1171_109, i13 %zext_ln1171_112"   --->   Operation 2840 'add' 'add_ln717_37' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_37, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2841 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2842 [1/1] (5.28ns)   --->   "%mul_ln1171_19 = mul i14 %zext_ln1171_103, i14 16365"   --->   Operation 2842 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln717_301 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_19, i32 1, i32 13"   --->   Operation 2843 'partselect' 'trunc_ln717_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2844 [1/1] (1.41ns)   --->   "%sub_ln717_49 = sub i11 %zext_ln717_129, i11 %zext_ln1171_107"   --->   Operation 2844 'sub' 'sub_ln717_49' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2845 [1/1] (0.00ns)   --->   "%mult_V_874 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_49, i32 1, i32 10"   --->   Operation 2845 'partselect' 'mult_V_874' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln717_133 = sext i11 %trunc_ln717_303"   --->   Operation 2846 'sext' 'sext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln717_134 = sext i11 %trunc_ln717_303"   --->   Operation 2847 'sext' 'sext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln717_132 = zext i11 %mult_V_893"   --->   Operation 2848 'zext' 'zext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln1171_116 = zext i8 %p_read_135"   --->   Operation 2849 'zext' 'zext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln717_135 = zext i10 %shl_ln717_14"   --->   Operation 2850 'zext' 'zext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2851 [1/1] (1.54ns)   --->   "%sub_ln717_50 = sub i13 %zext_ln717_133, i13 %zext_ln717_135"   --->   Operation 2851 'sub' 'sub_ln717_50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2852 [1/1] (0.00ns)   --->   "%mult_V_960 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_50, i32 1, i32 12"   --->   Operation 2852 'partselect' 'mult_V_960' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln717_136 = sext i11 %sub_ln1171_107"   --->   Operation 2853 'sext' 'sext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i10 %trunc_ln717_305"   --->   Operation 2854 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i10 %trunc_ln717_305"   --->   Operation 2855 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i10 %trunc_ln717_305"   --->   Operation 2856 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2857 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_135, i3 0"   --->   Operation 2857 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln1171_117 = zext i11 %shl_ln1171_12"   --->   Operation 2858 'zext' 'zext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2859 [1/1] (1.48ns)   --->   "%sub_ln1171_108 = sub i12 0, i12 %zext_ln1171_117"   --->   Operation 2859 'sub' 'sub_ln1171_108' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln717_137 = sext i12 %sub_ln1171_108"   --->   Operation 2860 'sext' 'sext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln717_306 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_108, i32 1, i32 11"   --->   Operation 2861 'partselect' 'trunc_ln717_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2862 [1/1] (0.00ns)   --->   "%mult_V_976 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_135, i1 0"   --->   Operation 2862 'bitconcatenate' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2863 [1/1] (0.00ns)   --->   "%zext_ln717_138 = zext i9 %mult_V_976"   --->   Operation 2863 'zext' 'zext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2864 [1/1] (1.48ns)   --->   "%sub_ln717_51 = sub i12 %zext_ln1171_117, i12 %zext_ln717_138"   --->   Operation 2864 'sub' 'sub_ln717_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2865 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_51, i32 1, i32 11"   --->   Operation 2865 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2866 [1/1] (1.41ns)   --->   "%sub_ln1171_416 = sub i11 %zext_ln1171_116, i11 %zext_ln717_134"   --->   Operation 2866 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2867 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_416, i32 1, i32 10"   --->   Operation 2867 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2868 [1/1] (1.41ns)   --->   "%sub_ln717_52 = sub i11 %zext_ln717_134, i11 %zext_ln1171_116"   --->   Operation 2868 'sub' 'sub_ln717_52' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2869 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_52, i32 1, i32 10"   --->   Operation 2869 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln717_141 = sext i10 %mult_V_969"   --->   Operation 2870 'sext' 'sext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln717_141 = zext i14 %sext_ln717_141"   --->   Operation 2871 'zext' 'zext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln42_307 = zext i9 %mult_V_976" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2872 'zext' 'zext_ln42_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2873 [1/1] (0.00ns)   --->   "%zext_ln42_59 = zext i9 %mult_V_976" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2873 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln717_142 = zext i7 %mult_V_977"   --->   Operation 2874 'zext' 'zext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2875 [1/1] (0.00ns)   --->   "%zext_ln42_60 = zext i7 %mult_V_977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2875 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln717_143 = zext i11 %mult_V_979"   --->   Operation 2876 'zext' 'zext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2877 [1/1] (1.48ns)   --->   "%sub_ln1171_417 = sub i12 %zext_ln1171_115, i12 %zext_ln1171_117"   --->   Operation 2877 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2878 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_417, i32 1, i32 11"   --->   Operation 2878 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i11 %trunc_ln717_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2879 'sext' 'sext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2880 [1/1] (1.41ns)   --->   "%add_ln717_39 = add i11 %zext_ln717_134, i11 %zext_ln1171_116"   --->   Operation 2880 'add' 'add_ln717_39' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2881 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_39, i32 1, i32 10"   --->   Operation 2881 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln42_63 = zext i10 %mult_V_993" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2882 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2883 [1/1] (1.48ns)   --->   "%add_ln717_40 = add i12 %zext_ln1171_117, i12 %zext_ln717_138"   --->   Operation 2883 'add' 'add_ln717_40' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2884 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_40, i32 1, i32 11"   --->   Operation 2884 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln42_65 = zext i12 %mult_V_995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2885 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2886 [1/1] (1.54ns)   --->   "%sub_ln1171_109 = sub i13 %sext_ln717_137, i13 %zext_ln42_307"   --->   Operation 2886 'sub' 'sub_ln1171_109' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_109, i32 1, i32 12"   --->   Operation 2887 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2888 [1/1] (5.28ns)   --->   "%mul_ln1171_20 = mul i13 %zext_ln1171_113, i13 8181"   --->   Operation 2888 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2889 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_20, i32 1, i32 12"   --->   Operation 2889 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2890 [1/1] (1.48ns)   --->   "%sub_ln1171_110 = sub i12 %sext_ln717_136, i12 %zext_ln1171_115"   --->   Operation 2890 'sub' 'sub_ln1171_110' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2891 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_110, i32 1, i32 11"   --->   Operation 2891 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln717_142 = sext i11 %trunc_ln717_313"   --->   Operation 2892 'sext' 'sext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2893 [1/1] (1.54ns)   --->   "%sub_ln717_53 = sub i13 %zext_ln717_133, i13 %zext_ln1171_113"   --->   Operation 2893 'sub' 'sub_ln717_53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2894 [1/1] (0.00ns)   --->   "%mult_V_1014 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_53, i32 1, i32 12"   --->   Operation 2894 'partselect' 'mult_V_1014' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln717_143 = sext i12 %mult_V_1014"   --->   Operation 2895 'sext' 'sext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln717_145 = zext i14 %sext_ln717_143"   --->   Operation 2896 'zext' 'zext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2897 [1/1] (1.30ns)   --->   "%sub_ln1171_111 = sub i9 0, i9 %zext_ln1171_114"   --->   Operation 2897 'sub' 'sub_ln1171_111' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2898 [1/1] (0.00ns)   --->   "%trunc_ln717_315 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_111, i32 1, i32 8"   --->   Operation 2898 'partselect' 'trunc_ln717_315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln1171_118 = zext i8 %p_read_134"   --->   Operation 2899 'zext' 'zext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln1171_119 = zext i8 %p_read_134"   --->   Operation 2900 'zext' 'zext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2901 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_134, i2 0"   --->   Operation 2901 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln1171_122 = zext i10 %shl_ln1171_13"   --->   Operation 2902 'zext' 'zext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2903 [1/1] (1.41ns)   --->   "%sub_ln1171_112 = sub i11 0, i11 %zext_ln1171_122"   --->   Operation 2903 'sub' 'sub_ln1171_112' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln717_316 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_112, i32 1, i32 10"   --->   Operation 2904 'partselect' 'trunc_ln717_316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln717_144 = sext i10 %trunc_ln717_316"   --->   Operation 2905 'sext' 'sext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln717_146 = zext i11 %mult_V_1025"   --->   Operation 2906 'zext' 'zext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2907 [1/1] (0.00ns)   --->   "%shl_ln717_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_134, i3 0"   --->   Operation 2907 'bitconcatenate' 'shl_ln717_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln717_147 = zext i11 %shl_ln717_15"   --->   Operation 2908 'zext' 'zext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2909 [1/1] (1.48ns)   --->   "%add_ln717_42 = add i12 %zext_ln717_147, i12 %zext_ln1171_121"   --->   Operation 2909 'add' 'add_ln717_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2910 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_42, i32 1, i32 11"   --->   Operation 2910 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln717_148 = zext i11 %mult_V_1026"   --->   Operation 2911 'zext' 'zext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2912 [1/1] (1.48ns)   --->   "%sub_ln1171_418 = sub i12 %zext_ln1171_121, i12 %zext_ln717_147"   --->   Operation 2912 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_418, i32 1, i32 11"   --->   Operation 2913 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln717_146 = sext i11 %trunc_ln717_317"   --->   Operation 2914 'sext' 'sext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln42_68 = zext i7 %mult_V_1031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2915 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln42_69 = zext i7 %mult_V_1031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2916 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2917 [1/1] (5.28ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_120, i13 8181"   --->   Operation 2917 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2918 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_21, i32 1, i32 12"   --->   Operation 2918 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2919 [1/1] (1.54ns)   --->   "%sub_ln1171_113 = sub i13 0, i13 %zext_ln1171_123"   --->   Operation 2919 'sub' 'sub_ln1171_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2920 [1/1] (0.00ns)   --->   "%trunc_ln717_319 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_113, i32 1, i32 12"   --->   Operation 2920 'partselect' 'trunc_ln717_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i12 %trunc_ln717_319"   --->   Operation 2921 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2922 [1/1] (0.00ns)   --->   "%mult_V_1052 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_134, i1 0"   --->   Operation 2922 'bitconcatenate' 'mult_V_1052' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln1171_124 = zext i9 %mult_V_1052"   --->   Operation 2923 'zext' 'zext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln1171_125 = zext i9 %mult_V_1052"   --->   Operation 2924 'zext' 'zext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln1171_126 = zext i9 %mult_V_1052"   --->   Operation 2925 'zext' 'zext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2926 [1/1] (1.36ns)   --->   "%sub_ln1171_114 = sub i10 0, i10 %zext_ln1171_126"   --->   Operation 2926 'sub' 'sub_ln1171_114' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2927 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_114, i32 1, i32 9"   --->   Operation 2927 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln717_147 = sext i9 %trunc_ln717_320"   --->   Operation 2928 'sext' 'sext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2929 [1/1] (1.41ns)   --->   "%add_ln717_43 = add i11 %zext_ln1171_122, i11 %zext_ln1171_118"   --->   Operation 2929 'add' 'add_ln717_43' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2930 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_43, i32 1, i32 10"   --->   Operation 2930 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2931 [1/1] (1.48ns)   --->   "%sub_ln717_54 = sub i12 %zext_ln717_147, i12 %zext_ln1171_121"   --->   Operation 2931 'sub' 'sub_ln717_54' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2932 [1/1] (0.00ns)   --->   "%mult_V_1040 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_54, i32 1, i32 11"   --->   Operation 2932 'partselect' 'mult_V_1040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2933 [1/1] (1.41ns)   --->   "%sub_ln717_55 = sub i11 %zext_ln1171_122, i11 %zext_ln1171_118"   --->   Operation 2933 'sub' 'sub_ln717_55' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2934 [1/1] (0.00ns)   --->   "%mult_V_1041 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_55, i32 1, i32 10"   --->   Operation 2934 'partselect' 'mult_V_1041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln717_149 = sext i10 %mult_V_1041"   --->   Operation 2935 'sext' 'sext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2936 [1/1] (0.00ns)   --->   "%zext_ln717_150 = zext i14 %sext_ln717_149"   --->   Operation 2936 'zext' 'zext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln717_152 = zext i11 %mult_V_1042"   --->   Operation 2937 'zext' 'zext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln42_71 = zext i11 %mult_V_1042" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2938 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2939 [1/1] (1.48ns)   --->   "%add_ln717_44 = add i12 %zext_ln717_147, i12 %zext_ln1171_124"   --->   Operation 2939 'add' 'add_ln717_44' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2940 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_44, i32 1, i32 11"   --->   Operation 2940 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln42_72 = zext i11 %mult_V_1045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2941 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln42_73 = zext i9 %mult_V_1052" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2942 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2943 [1/1] (1.54ns)   --->   "%sub_ln1171_419 = sub i13 %zext_ln1171_120, i13 %zext_ln1171_123"   --->   Operation 2943 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2944 [1/1] (0.00ns)   --->   "%trunc_ln717_323 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_419, i32 1, i32 12"   --->   Operation 2944 'partselect' 'trunc_ln717_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i12 %trunc_ln717_323"   --->   Operation 2945 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2946 [1/1] (1.54ns)   --->   "%sub_ln1171_115 = sub i13 %zext_ln1171_125, i13 %zext_ln1171_123"   --->   Operation 2946 'sub' 'sub_ln1171_115' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2947 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_115, i32 1, i32 12"   --->   Operation 2947 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2948 [1/1] (1.41ns)   --->   "%sub_ln1171_420 = sub i11 %zext_ln1171_118, i11 %zext_ln1171_122"   --->   Operation 2948 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2949 [1/1] (0.00ns)   --->   "%trunc_ln717_325 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_420, i32 1, i32 10"   --->   Operation 2949 'partselect' 'trunc_ln717_325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2950 [1/1] (1.54ns)   --->   "%sub_ln717_56 = sub i13 %zext_ln1171_123, i13 %zext_ln1171_120"   --->   Operation 2950 'sub' 'sub_ln717_56' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2951 [1/1] (0.00ns)   --->   "%mult_V_1076 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_56, i32 1, i32 12"   --->   Operation 2951 'partselect' 'mult_V_1076' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2952 [1/1] (1.48ns)   --->   "%sub_ln1171_116 = sub i12 %zext_ln1171_124, i12 %zext_ln717_147"   --->   Operation 2952 'sub' 'sub_ln1171_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2953 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_116, i32 1, i32 11"   --->   Operation 2953 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i11 %trunc_ln717_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2954 'sext' 'sext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2955 [1/1] (1.48ns)   --->   "%sub_ln1171_117 = sub i12 0, i12 %zext_ln717_147"   --->   Operation 2955 'sub' 'sub_ln1171_117' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_117, i32 1, i32 11"   --->   Operation 2956 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln1171_127 = zext i8 %p_read_133"   --->   Operation 2957 'zext' 'zext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2958 [1/1] (0.00ns)   --->   "%zext_ln1171_128 = zext i8 %p_read_133"   --->   Operation 2958 'zext' 'zext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln1171_129 = zext i8 %p_read_133"   --->   Operation 2959 'zext' 'zext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2960 [1/1] (0.00ns)   --->   "%zext_ln1171_131 = zext i8 %p_read_133"   --->   Operation 2960 'zext' 'zext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2961 [1/1] (0.00ns)   --->   "%zext_ln717_156 = zext i11 %mult_V_1088"   --->   Operation 2961 'zext' 'zext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln717_157 = zext i11 %mult_V_1089"   --->   Operation 2962 'zext' 'zext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln42_75 = zext i11 %mult_V_1089" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2963 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2964 [1/1] (0.00ns)   --->   "%shl_ln717_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_133, i4 0"   --->   Operation 2964 'bitconcatenate' 'shl_ln717_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2965 [1/1] (0.00ns)   --->   "%zext_ln717_158 = zext i12 %shl_ln717_16"   --->   Operation 2965 'zext' 'zext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2966 [1/1] (0.00ns)   --->   "%mult_V_1096 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_133, i2 0"   --->   Operation 2966 'bitconcatenate' 'mult_V_1096' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2967 [1/1] (0.00ns)   --->   "%zext_ln717_159 = zext i10 %mult_V_1096"   --->   Operation 2967 'zext' 'zext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln717_160 = zext i10 %mult_V_1096"   --->   Operation 2968 'zext' 'zext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2969 [1/1] (1.54ns)   --->   "%sub_ln717_57 = sub i13 %zext_ln717_158, i13 %zext_ln717_160"   --->   Operation 2969 'sub' 'sub_ln717_57' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2970 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_57, i32 1, i32 12"   --->   Operation 2970 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln717_153 = sext i12 %mult_V_1090"   --->   Operation 2971 'sext' 'sext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2972 [1/1] (0.00ns)   --->   "%zext_ln717_161 = zext i14 %sext_ln717_153"   --->   Operation 2972 'zext' 'zext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2973 [1/1] (1.30ns)   --->   "%sub_ln1171_118 = sub i9 0, i9 %zext_ln1171_131"   --->   Operation 2973 'sub' 'sub_ln1171_118' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2974 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_118, i32 1, i32 8"   --->   Operation 2974 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln717_154 = sext i8 %trunc_ln717_330"   --->   Operation 2975 'sext' 'sext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2976 [1/1] (1.54ns)   --->   "%sub_ln717_58 = sub i13 %zext_ln717_158, i13 %zext_ln1171_127"   --->   Operation 2976 'sub' 'sub_ln717_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2977 [1/1] (0.00ns)   --->   "%mult_V_1093 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_58, i32 1, i32 12"   --->   Operation 2977 'partselect' 'mult_V_1093' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2978 [1/1] (0.00ns)   --->   "%mult_V_1132 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_133, i1 0"   --->   Operation 2978 'bitconcatenate' 'mult_V_1132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln1171_132 = zext i9 %mult_V_1132"   --->   Operation 2979 'zext' 'zext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2980 [1/1] (0.00ns)   --->   "%zext_ln1171_133 = zext i9 %mult_V_1132"   --->   Operation 2980 'zext' 'zext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2981 [1/1] (0.00ns)   --->   "%zext_ln1171_134 = zext i9 %mult_V_1132"   --->   Operation 2981 'zext' 'zext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2982 [1/1] (1.54ns)   --->   "%sub_ln1171_119 = sub i13 %zext_ln1171_134, i13 %zext_ln717_158"   --->   Operation 2982 'sub' 'sub_ln1171_119' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2983 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_119, i32 1, i32 12"   --->   Operation 2983 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i12 %trunc_ln717_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2984 'sext' 'sext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln42_76 = zext i10 %mult_V_1096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2985 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2986 [1/1] (0.00ns)   --->   "%zext_ln42_77 = zext i10 %mult_V_1096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2986 'zext' 'zext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln717_163 = zext i7 %mult_V_1098"   --->   Operation 2987 'zext' 'zext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln42_78 = zext i7 %mult_V_1098" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2988 'zext' 'zext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2989 [1/1] (1.48ns)   --->   "%sub_ln717_59 = sub i12 %zext_ln717_155, i12 %zext_ln1171_132"   --->   Operation 2989 'sub' 'sub_ln717_59' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2990 [1/1] (0.00ns)   --->   "%mult_V_1099 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_59, i32 1, i32 11"   --->   Operation 2990 'partselect' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln717_158 = sext i11 %mult_V_1099"   --->   Operation 2991 'sext' 'sext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln717_164 = zext i14 %sext_ln717_158"   --->   Operation 2992 'zext' 'zext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2993 [1/1] (1.48ns)   --->   "%sub_ln717_60 = sub i12 %zext_ln717_155, i12 %zext_ln1171_130"   --->   Operation 2993 'sub' 'sub_ln717_60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2994 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_60, i32 1, i32 11"   --->   Operation 2994 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln717_159 = sext i11 %mult_V_1100"   --->   Operation 2995 'sext' 'sext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln717_165 = zext i14 %sext_ln717_159"   --->   Operation 2996 'zext' 'zext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2997 [1/1] (1.54ns)   --->   "%sub_ln1171_120 = sub i13 0, i13 %zext_ln717_158"   --->   Operation 2997 'sub' 'sub_ln1171_120' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i13 %sub_ln1171_120"   --->   Operation 2998 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2999 [1/1] (1.53ns)   --->   "%sub_ln1171_121 = sub i14 %sext_ln1171_30, i14 %zext_ln1171_129"   --->   Operation 2999 'sub' 'sub_ln1171_121' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_121, i32 1, i32 13"   --->   Operation 3000 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3001 [1/1] (1.36ns)   --->   "%sub_ln1171_122 = sub i10 0, i10 %zext_ln1171_133"   --->   Operation 3001 'sub' 'sub_ln1171_122' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3002 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_122, i32 1, i32 9"   --->   Operation 3002 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i9 %trunc_ln717_336"   --->   Operation 3003 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3004 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i9 %trunc_ln717_336"   --->   Operation 3004 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln717_160 = sext i12 %sub_ln1171_123"   --->   Operation 3005 'sext' 'sext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3006 [1/1] (1.54ns)   --->   "%sub_ln1171_124 = sub i13 %sext_ln717_160, i13 %zext_ln1171_127"   --->   Operation 3006 'sub' 'sub_ln1171_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3007 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_124, i32 1, i32 12"   --->   Operation 3007 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i12 %trunc_ln717_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3008 'sext' 'sext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3009 [1/1] (1.48ns)   --->   "%sub_ln1171_125 = sub i12 %zext_ln1171_132, i12 %zext_ln717_155"   --->   Operation 3009 'sub' 'sub_ln1171_125' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_125, i32 1, i32 11"   --->   Operation 3010 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3011 [1/1] (1.41ns)   --->   "%sub_ln717_61 = sub i11 %zext_ln717_159, i11 %zext_ln1171_128"   --->   Operation 3011 'sub' 'sub_ln717_61' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3012 [1/1] (0.00ns)   --->   "%mult_V_1118 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_61, i32 1, i32 10"   --->   Operation 3012 'partselect' 'mult_V_1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln717_162 = sext i10 %mult_V_1118"   --->   Operation 3013 'sext' 'sext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln717_166 = zext i14 %sext_ln717_162"   --->   Operation 3014 'zext' 'zext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3015 [1/1] (1.41ns)   --->   "%add_ln717_47 = add i11 %zext_ln717_159, i11 %zext_ln1171_128"   --->   Operation 3015 'add' 'add_ln717_47' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3016 [1/1] (0.00ns)   --->   "%mult_V_1121 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_47, i32 1, i32 10"   --->   Operation 3016 'partselect' 'mult_V_1121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln717_167 = zext i10 %mult_V_1121"   --->   Operation 3017 'zext' 'zext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3018 [1/1] (1.54ns)   --->   "%sub_ln717_62 = sub i13 %zext_ln717_158, i13 %zext_ln1171_134"   --->   Operation 3018 'sub' 'sub_ln717_62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3019 [1/1] (0.00ns)   --->   "%trunc_ln717_341 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_62, i32 1, i32 12"   --->   Operation 3019 'partselect' 'trunc_ln717_341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln717_169 = zext i9 %mult_V_1132"   --->   Operation 3020 'zext' 'zext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3021 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_120, i32 1, i32 12"   --->   Operation 3021 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i12 %trunc_ln717_342"   --->   Operation 3022 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3023 [1/1] (1.54ns)   --->   "%sub_ln1171_126 = sub i13 %sext_ln717_160, i13 %zext_ln1171_134"   --->   Operation 3023 'sub' 'sub_ln1171_126' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3024 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_126, i32 1, i32 12"   --->   Operation 3024 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i12 %trunc_ln717_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3025 'sext' 'sext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3026 [1/1] (1.41ns)   --->   "%sub_ln1171_127 = sub i11 0, i11 %zext_ln717_159"   --->   Operation 3026 'sub' 'sub_ln1171_127' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i11 %sub_ln1171_127"   --->   Operation 3027 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3028 [1/1] (1.48ns)   --->   "%sub_ln1171_128 = sub i12 %sext_ln1171_31, i12 %zext_ln1171_130"   --->   Operation 3028 'sub' 'sub_ln1171_128' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3029 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_128, i32 1, i32 11"   --->   Operation 3029 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln1171_136 = zext i8 %p_read_132"   --->   Operation 3030 'zext' 'zext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3031 [1/1] (0.00ns)   --->   "%zext_ln1171_137 = zext i8 %p_read_132"   --->   Operation 3031 'zext' 'zext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln717_170 = zext i11 %mult_V_1217"   --->   Operation 3032 'zext' 'zext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3033 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_132, i1 0"   --->   Operation 3033 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln1171_139 = zext i9 %shl_ln1171_15"   --->   Operation 3034 'zext' 'zext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln1171_140 = zext i9 %shl_ln1171_15"   --->   Operation 3035 'zext' 'zext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3036 [1/1] (1.36ns)   --->   "%sub_ln1171_129 = sub i10 0, i10 %zext_ln1171_140"   --->   Operation 3036 'sub' 'sub_ln1171_129' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln717_345 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_129, i32 1, i32 9"   --->   Operation 3037 'partselect' 'trunc_ln717_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i9 %trunc_ln717_345"   --->   Operation 3038 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3039 [1/1] (0.00ns)   --->   "%mult_V_1249 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_132, i2 0"   --->   Operation 3039 'bitconcatenate' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln1171_141 = zext i10 %mult_V_1249"   --->   Operation 3040 'zext' 'zext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3041 [1/1] (1.41ns)   --->   "%sub_ln1171_421 = sub i11 %zext_ln1171_137, i11 %zext_ln1171_141"   --->   Operation 3041 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3042 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_421, i32 1, i32 10"   --->   Operation 3042 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3043 [1/1] (0.00ns)   --->   "%shl_ln717_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_132, i4 0"   --->   Operation 3043 'bitconcatenate' 'shl_ln717_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln717_171 = zext i12 %shl_ln717_17"   --->   Operation 3044 'zext' 'zext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln717_172 = zext i10 %mult_V_1249"   --->   Operation 3045 'zext' 'zext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3046 [1/1] (1.54ns)   --->   "%sub_ln717_63 = sub i13 %zext_ln717_171, i13 %zext_ln717_172"   --->   Operation 3046 'sub' 'sub_ln717_63' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3047 [1/1] (0.00ns)   --->   "%mult_V_1228 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_63, i32 1, i32 12"   --->   Operation 3047 'partselect' 'mult_V_1228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3048 [1/1] (1.54ns)   --->   "%sub_ln1171_422 = sub i13 %zext_ln1171_136, i13 %zext_ln717_171"   --->   Operation 3048 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3049 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_422, i32 1, i32 12"   --->   Operation 3049 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3050 [1/1] (1.54ns)   --->   "%sub_ln1171_130 = sub i13 %zext_ln717_172, i13 %zext_ln717_171"   --->   Operation 3050 'sub' 'sub_ln1171_130' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln717_349 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_130, i32 1, i32 12"   --->   Operation 3051 'partselect' 'trunc_ln717_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i12 %trunc_ln717_349"   --->   Operation 3052 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3053 [1/1] (0.00ns)   --->   "%mult_V_1275 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_132, i3 0"   --->   Operation 3053 'bitconcatenate' 'mult_V_1275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln1171_142 = zext i11 %mult_V_1275"   --->   Operation 3054 'zext' 'zext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3055 [1/1] (1.48ns)   --->   "%sub_ln1171_131 = sub i12 %zext_ln1171_139, i12 %zext_ln1171_142"   --->   Operation 3055 'sub' 'sub_ln1171_131' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln717_350 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_131, i32 1, i32 11"   --->   Operation 3056 'partselect' 'trunc_ln717_350' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i11 %trunc_ln717_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3057 'sext' 'sext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3058 [1/1] (1.48ns)   --->   "%add_ln717_48 = add i12 %zext_ln1171_142, i12 %zext_ln1171_135"   --->   Operation 3058 'add' 'add_ln717_48' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3059 [1/1] (0.00ns)   --->   "%mult_V_1241 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_48, i32 1, i32 11"   --->   Operation 3059 'partselect' 'mult_V_1241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln42_80 = zext i11 %mult_V_1241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3060 'zext' 'zext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3061 [1/1] (1.48ns)   --->   "%sub_ln1171_132 = sub i12 0, i12 %zext_ln1171_142"   --->   Operation 3061 'sub' 'sub_ln1171_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i12 %sub_ln1171_132"   --->   Operation 3062 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3063 [1/1] (1.54ns)   --->   "%sub_ln1171_133 = sub i13 %sext_ln1171_32, i13 %zext_ln1171_136"   --->   Operation 3063 'sub' 'sub_ln1171_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln717_351 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_133, i32 1, i32 12"   --->   Operation 3064 'partselect' 'trunc_ln717_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln42_81 = zext i7 %mult_V_1266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3065 'zext' 'zext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln717_174 = zext i9 %shl_ln1171_15"   --->   Operation 3066 'zext' 'zext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3067 [1/1] (1.54ns)   --->   "%add_ln717_49 = add i13 %zext_ln717_171, i13 %zext_ln717_174"   --->   Operation 3067 'add' 'add_ln717_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3068 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_49, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3068 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3069 [1/1] (1.54ns)   --->   "%sub_ln1171_135 = sub i13 0, i13 %zext_ln717_171"   --->   Operation 3069 'sub' 'sub_ln1171_135' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3070 [1/1] (0.00ns)   --->   "%trunc_ln717_353 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_135, i32 1, i32 12"   --->   Operation 3070 'partselect' 'trunc_ln717_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3071 [1/1] (0.00ns)   --->   "%trunc_ln717_354 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_132, i32 1, i32 11"   --->   Operation 3071 'partselect' 'trunc_ln717_354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i11 %trunc_ln717_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3072 'sext' 'sext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln42_82 = zext i11 %mult_V_1275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3073 'zext' 'zext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3074 [1/1] (1.41ns)   --->   "%sub_ln717_64 = sub i11 %zext_ln1171_141, i11 %zext_ln1171_137"   --->   Operation 3074 'sub' 'sub_ln717_64' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3075 [1/1] (0.00ns)   --->   "%mult_V_1277 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_64, i32 1, i32 10"   --->   Operation 3075 'partselect' 'mult_V_1277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln717_169 = sext i10 %mult_V_1277"   --->   Operation 3076 'sext' 'sext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln717_175 = zext i14 %sext_ln717_169"   --->   Operation 3077 'zext' 'zext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln717_176 = zext i11 %mult_V_1280"   --->   Operation 3078 'zext' 'zext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln42_83 = zext i11 %mult_V_1280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3079 'zext' 'zext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3080 [1/1] (0.00ns)   --->   "%zext_ln717_177 = zext i10 %mult_V_1283"   --->   Operation 3080 'zext' 'zext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln717_170 = sext i12 %trunc_ln717_356"   --->   Operation 3081 'sext' 'sext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln717_179 = zext i10 %mult_V_1288"   --->   Operation 3082 'zext' 'zext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln42_85 = zext i10 %mult_V_1288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3083 'zext' 'zext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln717_173 = sext i11 %trunc_ln717_357"   --->   Operation 3084 'sext' 'sext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln717_174 = sext i11 %mult_V_1291"   --->   Operation 3085 'sext' 'sext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln717_182 = zext i14 %sext_ln717_174"   --->   Operation 3086 'zext' 'zext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln42_86 = zext i11 %mult_V_1293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3087 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln717_175 = sext i11 %mult_V_1295"   --->   Operation 3088 'sext' 'sext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln717_183 = zext i14 %sext_ln717_175"   --->   Operation 3089 'zext' 'zext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i12 %trunc_ln717_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3090 'sext' 'sext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3091 [1/1] (1.30ns)   --->   "%sub_ln1171_141 = sub i9 0, i9 %zext_ln1171_143"   --->   Operation 3091 'sub' 'sub_ln1171_141' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3092 [1/1] (0.00ns)   --->   "%trunc_ln717_361 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_141, i32 1, i32 8"   --->   Operation 3092 'partselect' 'trunc_ln717_361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i8 %trunc_ln717_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3093 'sext' 'sext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln42_62 = sext i8 %trunc_ln717_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3094 'sext' 'sext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln717_176 = sext i13 %trunc_ln717_362"   --->   Operation 3095 'sext' 'sext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3096 [1/1] (1.54ns)   --->   "%sub_ln717_67 = sub i13 %zext_ln1171_148, i13 %zext_ln717_177"   --->   Operation 3096 'sub' 'sub_ln717_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3097 [1/1] (0.00ns)   --->   "%mult_V_1309 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_67, i32 1, i32 12"   --->   Operation 3097 'partselect' 'mult_V_1309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln717_177 = sext i12 %mult_V_1309"   --->   Operation 3098 'sext' 'sext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln717_184 = zext i14 %sext_ln717_177"   --->   Operation 3099 'zext' 'zext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln717_178 = sext i10 %mult_V_1312"   --->   Operation 3100 'sext' 'sext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln717_185 = zext i14 %sext_ln717_178"   --->   Operation 3101 'zext' 'zext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3102 [1/1] (5.28ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln1171_145, i13 19"   --->   Operation 3102 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_26, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3103 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln717_179 = sext i12 %mult_V_1315"   --->   Operation 3104 'sext' 'sext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln717_186 = zext i14 %sext_ln717_179"   --->   Operation 3105 'zext' 'zext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3106 [1/1] (1.41ns)   --->   "%sub_ln1171_423 = sub i11 %zext_ln1171_146, i11 %zext_ln717_178"   --->   Operation 3106 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3107 [1/1] (0.00ns)   --->   "%trunc_ln717_367 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_423, i32 1, i32 10"   --->   Operation 3107 'partselect' 'trunc_ln717_367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln42_66 = sext i10 %trunc_ln717_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3108 'sext' 'sext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln42_87 = zext i7 %mult_V_1326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3109 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln42_68 = sext i12 %trunc_ln717_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3110 'sext' 'sext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3111 [1/1] (1.54ns)   --->   "%sub_ln1171_144 = sub i13 %zext_ln717_177, i13 %zext_ln1171_148"   --->   Operation 3111 'sub' 'sub_ln1171_144' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3112 [1/1] (0.00ns)   --->   "%trunc_ln717_370 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_144, i32 1, i32 12"   --->   Operation 3112 'partselect' 'trunc_ln717_370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3113 [1/1] (0.00ns)   --->   "%zext_ln1171_152 = zext i8 %p_read_130"   --->   Operation 3113 'zext' 'zext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln717_180 = sext i11 %mult_V_1344"   --->   Operation 3114 'sext' 'sext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln717_188 = zext i14 %sext_ln717_180"   --->   Operation 3115 'zext' 'zext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i12 %sub_ln1171_145"   --->   Operation 3116 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3117 [1/1] (1.54ns)   --->   "%sub_ln1171_146 = sub i13 %sext_ln1171_36, i13 %zext_ln1171_152"   --->   Operation 3117 'sub' 'sub_ln1171_146' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3118 [1/1] (0.00ns)   --->   "%trunc_ln717_372 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_146, i32 1, i32 12"   --->   Operation 3118 'partselect' 'trunc_ln717_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln42_70 = sext i12 %trunc_ln717_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3119 'sext' 'sext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3120 [1/1] (5.28ns)   --->   "%mul_ln1171_23 = mul i13 %zext_ln1171_152, i13 8179"   --->   Operation 3120 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln717_373 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_23, i32 1, i32 12"   --->   Operation 3121 'partselect' 'trunc_ln717_373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3122 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_130, i4 0"   --->   Operation 3122 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3123 [1/1] (0.00ns)   --->   "%zext_ln1171_154 = zext i12 %shl_ln1171_18"   --->   Operation 3123 'zext' 'zext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln1171_156 = zext i10 %mult_V_1371"   --->   Operation 3124 'zext' 'zext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3125 [1/1] (1.54ns)   --->   "%sub_ln1171_147 = sub i13 %zext_ln1171_156, i13 %zext_ln1171_154"   --->   Operation 3125 'sub' 'sub_ln1171_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3126 [1/1] (0.00ns)   --->   "%trunc_ln717_374 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_147, i32 1, i32 12"   --->   Operation 3126 'partselect' 'trunc_ln717_374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i12 %trunc_ln717_374"   --->   Operation 3127 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3128 [1/1] (1.41ns)   --->   "%sub_ln1171_425 = sub i11 %zext_ln1171_153, i11 %zext_ln1171_155"   --->   Operation 3128 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3129 [1/1] (0.00ns)   --->   "%trunc_ln717_375 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_425, i32 1, i32 10"   --->   Operation 3129 'partselect' 'trunc_ln717_375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i10 %trunc_ln717_375"   --->   Operation 3130 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3131 [1/1] (0.00ns)   --->   "%zext_ln1171_157 = zext i9 %mult_V_1355"   --->   Operation 3131 'zext' 'zext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3132 [1/1] (1.48ns)   --->   "%sub_ln1171_148 = sub i12 %zext_ln1171_158, i12 %zext_ln717_187"   --->   Operation 3132 'sub' 'sub_ln1171_148' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3133 [1/1] (0.00ns)   --->   "%trunc_ln717_376 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_148, i32 1, i32 11"   --->   Operation 3133 'partselect' 'trunc_ln717_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln717_181 = sext i11 %trunc_ln717_376"   --->   Operation 3134 'sext' 'sext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3135 [1/1] (0.00ns)   --->   "%zext_ln717_190 = zext i9 %mult_V_1355"   --->   Operation 3135 'zext' 'zext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln42_88 = zext i9 %mult_V_1355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3136 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3137 [1/1] (1.36ns)   --->   "%sub_ln1171_149 = sub i10 0, i10 %zext_ln1171_157"   --->   Operation 3137 'sub' 'sub_ln1171_149' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln717_377 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_149, i32 1, i32 9"   --->   Operation 3138 'partselect' 'trunc_ln717_377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i9 %trunc_ln717_377"   --->   Operation 3139 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i9 %trunc_ln717_377"   --->   Operation 3140 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3141 [1/1] (1.41ns)   --->   "%sub_ln1171_150 = sub i11 0, i11 %zext_ln1171_155"   --->   Operation 3141 'sub' 'sub_ln1171_150' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i11 %sub_ln1171_150"   --->   Operation 3142 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3143 [1/1] (1.48ns)   --->   "%sub_ln1171_151 = sub i12 %sext_ln1171_37, i12 %zext_ln1171_151"   --->   Operation 3143 'sub' 'sub_ln1171_151' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3144 [1/1] (0.00ns)   --->   "%trunc_ln717_378 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_151, i32 1, i32 11"   --->   Operation 3144 'partselect' 'trunc_ln717_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3145 [1/1] (1.54ns)   --->   "%sub_ln717_71 = sub i13 %zext_ln1171_154, i13 %zext_ln717_190"   --->   Operation 3145 'sub' 'sub_ln717_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3146 [1/1] (0.00ns)   --->   "%mult_V_1358 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_71, i32 1, i32 12"   --->   Operation 3146 'partselect' 'mult_V_1358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln717_183 = sext i12 %mult_V_1358"   --->   Operation 3147 'sext' 'sext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln717_191 = zext i14 %sext_ln717_183"   --->   Operation 3148 'zext' 'zext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln42_89 = zext i11 %mult_V_1360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3149 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3150 [1/1] (1.48ns)   --->   "%add_ln717_54 = add i12 %zext_ln717_187, i12 %zext_ln1171_151"   --->   Operation 3150 'add' 'add_ln717_54' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3151 [1/1] (0.00ns)   --->   "%mult_V_1361 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_54, i32 1, i32 11"   --->   Operation 3151 'partselect' 'mult_V_1361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln42_90 = zext i11 %mult_V_1361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3152 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln717_192 = zext i10 %mult_V_1362"   --->   Operation 3153 'zext' 'zext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3154 [1/1] (1.54ns)   --->   "%sub_ln717_72 = sub i13 %zext_ln1171_154, i13 %zext_ln1171_156"   --->   Operation 3154 'sub' 'sub_ln717_72' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3155 [1/1] (0.00ns)   --->   "%mult_V_1369 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_72, i32 1, i32 12"   --->   Operation 3155 'partselect' 'mult_V_1369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln717_184 = sext i12 %mult_V_1369"   --->   Operation 3156 'sext' 'sext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3157 [1/1] (0.00ns)   --->   "%zext_ln717_193 = zext i14 %sext_ln717_184"   --->   Operation 3157 'zext' 'zext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3158 [1/1] (1.41ns)   --->   "%sub_ln717_73 = sub i11 %zext_ln1171_155, i11 %zext_ln1171_153"   --->   Operation 3158 'sub' 'sub_ln717_73' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3159 [1/1] (0.00ns)   --->   "%mult_V_1372 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_73, i32 1, i32 10"   --->   Operation 3159 'partselect' 'mult_V_1372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln717_185 = sext i10 %mult_V_1372"   --->   Operation 3160 'sext' 'sext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln717_194 = zext i14 %sext_ln717_185"   --->   Operation 3161 'zext' 'zext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3162 [1/1] (0.00ns)   --->   "%zext_ln42_94 = zext i11 %mult_V_1379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3162 'zext' 'zext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3163 [1/1] (0.00ns)   --->   "%trunc_ln717_382 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_150, i32 1, i32 10"   --->   Operation 3163 'partselect' 'trunc_ln717_382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln42_73 = sext i10 %trunc_ln717_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3164 'sext' 'sext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i11 %trunc_ln717_383"   --->   Operation 3165 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3166 [1/1] (5.28ns)   --->   "%mul_ln1171_24 = mul i13 %zext_ln1171_152, i13 8181"   --->   Operation 3166 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3167 [1/1] (0.00ns)   --->   "%trunc_ln717_384 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_24, i32 1, i32 12"   --->   Operation 3167 'partselect' 'trunc_ln717_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3168 [1/1] (1.48ns)   --->   "%sub_ln717_74 = sub i12 %zext_ln717_187, i12 %zext_ln1171_158"   --->   Operation 3168 'sub' 'sub_ln717_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3169 [1/1] (0.00ns)   --->   "%trunc_ln717_385 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_74, i32 1, i32 11"   --->   Operation 3169 'partselect' 'trunc_ln717_385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln717_188 = sext i8 %trunc_ln717_386"   --->   Operation 3170 'sext' 'sext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3171 [1/1] (0.00ns)   --->   "%zext_ln42_95 = zext i7 %mult_V_1399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3171 'zext' 'zext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln42_96 = zext i11 %mult_V_1401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3172 'zext' 'zext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln1171_160 = zext i8 %p_read_129"   --->   Operation 3173 'zext' 'zext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3174 [1/1] (0.00ns)   --->   "%zext_ln1171_161 = zext i8 %p_read_129"   --->   Operation 3174 'zext' 'zext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln1171_162 = zext i8 %p_read_129"   --->   Operation 3175 'zext' 'zext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3176 [1/1] (0.00ns)   --->   "%mult_V_1411 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_129, i2 0"   --->   Operation 3176 'bitconcatenate' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln717_196 = zext i10 %mult_V_1411"   --->   Operation 3177 'zext' 'zext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln717_197 = zext i10 %mult_V_1411"   --->   Operation 3178 'zext' 'zext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3179 [1/1] (0.00ns)   --->   "%zext_ln42_97 = zext i10 %mult_V_1411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3179 'zext' 'zext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln42_98 = zext i10 %mult_V_1411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3180 'zext' 'zext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3181 [1/1] (1.41ns)   --->   "%sub_ln1171_153 = sub i11 0, i11 %zext_ln717_196"   --->   Operation 3181 'sub' 'sub_ln1171_153' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3182 [1/1] (0.00ns)   --->   "%trunc_ln717_387 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_153, i32 1, i32 10"   --->   Operation 3182 'partselect' 'trunc_ln717_387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln717_189 = sext i10 %trunc_ln717_387"   --->   Operation 3183 'sext' 'sext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3184 [1/1] (0.00ns)   --->   "%zext_ln717_199 = zext i9 %mult_V_1422"   --->   Operation 3184 'zext' 'zext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln717_191 = sext i11 %trunc_ln717_389"   --->   Operation 3185 'sext' 'sext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln717_192 = sext i11 %trunc_ln717_389"   --->   Operation 3186 'sext' 'sext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln717_193 = sext i11 %mult_V_1418"   --->   Operation 3187 'sext' 'sext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3188 [1/1] (0.00ns)   --->   "%zext_ln717_202 = zext i14 %sext_ln717_193"   --->   Operation 3188 'zext' 'zext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3189 [1/1] (0.00ns)   --->   "%shl_ln717_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_129, i4 0"   --->   Operation 3189 'bitconcatenate' 'shl_ln717_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln717_203 = zext i12 %shl_ln717_20"   --->   Operation 3190 'zext' 'zext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3191 [1/1] (1.54ns)   --->   "%sub_ln717_77 = sub i13 %zext_ln717_203, i13 %zext_ln717_197"   --->   Operation 3191 'sub' 'sub_ln717_77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3192 [1/1] (0.00ns)   --->   "%mult_V_1421 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_77, i32 1, i32 12"   --->   Operation 3192 'partselect' 'mult_V_1421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln42_99 = zext i9 %mult_V_1422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3193 'zext' 'zext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3194 [1/1] (1.48ns)   --->   "%sub_ln1171_155 = sub i12 0, i12 %zext_ln717_198"   --->   Operation 3194 'sub' 'sub_ln1171_155' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i12 %sub_ln1171_155"   --->   Operation 3195 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3196 [1/1] (1.54ns)   --->   "%sub_ln1171_156 = sub i13 %sext_ln1171_38, i13 %zext_ln1171_160"   --->   Operation 3196 'sub' 'sub_ln1171_156' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3197 [1/1] (0.00ns)   --->   "%trunc_ln717_392 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_156, i32 1, i32 12"   --->   Operation 3197 'partselect' 'trunc_ln717_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3198 [1/1] (1.54ns)   --->   "%sub_ln1171_157 = sub i13 %zext_ln717_197, i13 %zext_ln717_203"   --->   Operation 3198 'sub' 'sub_ln1171_157' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3199 [1/1] (0.00ns)   --->   "%trunc_ln717_393 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_157, i32 1, i32 12"   --->   Operation 3199 'partselect' 'trunc_ln717_393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln717_195 = sext i12 %trunc_ln717_393"   --->   Operation 3200 'sext' 'sext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3201 [1/1] (1.41ns)   --->   "%add_ln717_56 = add i11 %zext_ln717_196, i11 %zext_ln1171_162"   --->   Operation 3201 'add' 'add_ln717_56' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3202 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_56, i32 1, i32 10"   --->   Operation 3202 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln717_205 = zext i10 %mult_V_1426"   --->   Operation 3203 'zext' 'zext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3204 [1/1] (0.00ns)   --->   "%trunc_ln717_394 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_155, i32 1, i32 11"   --->   Operation 3204 'partselect' 'trunc_ln717_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3205 [1/1] (1.54ns)   --->   "%sub_ln717_78 = sub i13 %zext_ln717_203, i13 %zext_ln717_199"   --->   Operation 3205 'sub' 'sub_ln717_78' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3206 [1/1] (0.00ns)   --->   "%mult_V_1434 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_78, i32 1, i32 12"   --->   Operation 3206 'partselect' 'mult_V_1434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln717_196 = sext i12 %mult_V_1434"   --->   Operation 3207 'sext' 'sext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln717_206 = zext i14 %sext_ln717_196"   --->   Operation 3208 'zext' 'zext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln42_101 = zext i11 %mult_V_1446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3209 'zext' 'zext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln717_207 = zext i11 %mult_V_1448"   --->   Operation 3210 'zext' 'zext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3211 [1/1] (5.28ns)   --->   "%mul_ln1171_25 = mul i13 %zext_ln1171_160, i13 8181"   --->   Operation 3211 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3212 [1/1] (0.00ns)   --->   "%trunc_ln717_396 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_25, i32 1, i32 12"   --->   Operation 3212 'partselect' 'trunc_ln717_396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3213 [1/1] (1.41ns)   --->   "%sub_ln1171_426 = sub i11 %zext_ln1171_162, i11 %zext_ln717_196"   --->   Operation 3213 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3214 [1/1] (0.00ns)   --->   "%trunc_ln717_397 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_426, i32 1, i32 10"   --->   Operation 3214 'partselect' 'trunc_ln717_397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3215 [1/1] (1.30ns)   --->   "%sub_ln1171_158 = sub i9 0, i9 %zext_ln1171_161"   --->   Operation 3215 'sub' 'sub_ln1171_158' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3216 [1/1] (0.00ns)   --->   "%trunc_ln717_398 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_158, i32 1, i32 8"   --->   Operation 3216 'partselect' 'trunc_ln717_398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i8 %trunc_ln717_398"   --->   Operation 3217 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3218 [1/1] (1.54ns)   --->   "%sub_ln1171_159 = sub i13 %sext_ln1171_38, i13 %zext_ln717_199"   --->   Operation 3218 'sub' 'sub_ln1171_159' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3219 [1/1] (0.00ns)   --->   "%trunc_ln717_399 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_159, i32 1, i32 12"   --->   Operation 3219 'partselect' 'trunc_ln717_399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln42_102 = zext i7 %mult_V_1464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3220 'zext' 'zext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3221 [1/1] (0.00ns)   --->   "%zext_ln1171_164 = zext i8 %p_read_128"   --->   Operation 3221 'zext' 'zext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln1171_165 = zext i8 %p_read_128"   --->   Operation 3222 'zext' 'zext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln1171_166 = zext i8 %p_read_128"   --->   Operation 3223 'zext' 'zext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln1171_168 = zext i8 %p_read_128"   --->   Operation 3224 'zext' 'zext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln1171_170 = zext i10 %shl_ln1171_19"   --->   Operation 3225 'zext' 'zext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i10 %trunc_ln717_400"   --->   Operation 3226 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i10 %trunc_ln717_400"   --->   Operation 3227 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3228 [1/1] (5.28ns)   --->   "%mul_ln1171_26 = mul i13 %zext_ln1171_168, i13 8181"   --->   Operation 3228 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3229 [1/1] (0.00ns)   --->   "%trunc_ln717_401 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_26, i32 1, i32 12"   --->   Operation 3229 'partselect' 'trunc_ln717_401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3230 [1/1] (0.00ns)   --->   "%sext_ln717_199 = sext i11 %mult_V_1476"   --->   Operation 3230 'sext' 'sext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3231 [1/1] (0.00ns)   --->   "%zext_ln717_209 = zext i14 %sext_ln717_199"   --->   Operation 3231 'zext' 'zext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i11 %trunc_ln717_403"   --->   Operation 3232 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3233 [1/1] (0.00ns)   --->   "%mult_V_1526 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_128, i1 0"   --->   Operation 3233 'bitconcatenate' 'mult_V_1526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3234 [1/1] (0.00ns)   --->   "%zext_ln1171_172 = zext i9 %mult_V_1526"   --->   Operation 3234 'zext' 'zext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3235 [1/1] (0.00ns)   --->   "%zext_ln1171_173 = zext i9 %mult_V_1526"   --->   Operation 3235 'zext' 'zext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln1171_174 = zext i9 %mult_V_1526"   --->   Operation 3236 'zext' 'zext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3237 [1/1] (1.48ns)   --->   "%sub_ln1171_162 = sub i12 %zext_ln1171_174, i12 %zext_ln717_208"   --->   Operation 3237 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln717_404 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_162, i32 1, i32 11"   --->   Operation 3238 'partselect' 'trunc_ln717_404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln42_77 = sext i11 %trunc_ln717_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3239 'sext' 'sext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3240 [1/1] (0.00ns)   --->   "%zext_ln42_103 = zext i11 %mult_V_1481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3240 'zext' 'zext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3241 [1/1] (1.48ns)   --->   "%sub_ln1171_163 = sub i12 0, i12 %zext_ln717_208"   --->   Operation 3241 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i12 %sub_ln1171_163"   --->   Operation 3242 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3243 [1/1] (1.54ns)   --->   "%sub_ln1171_164 = sub i13 %sext_ln1171_39, i13 %zext_ln1171_168"   --->   Operation 3243 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3244 [1/1] (0.00ns)   --->   "%trunc_ln717_405 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_164, i32 1, i32 12"   --->   Operation 3244 'partselect' 'trunc_ln717_405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln42_104 = zext i7 %mult_V_1483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3245 'zext' 'zext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln42_105 = zext i7 %mult_V_1483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3246 'zext' 'zext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3247 [1/1] (1.36ns)   --->   "%sub_ln1171_165 = sub i10 0, i10 %zext_ln1171_173"   --->   Operation 3247 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3248 [1/1] (0.00ns)   --->   "%trunc_ln717_406 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_165, i32 1, i32 9"   --->   Operation 3248 'partselect' 'trunc_ln717_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i9 %trunc_ln717_406"   --->   Operation 3249 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i9 %trunc_ln717_406"   --->   Operation 3250 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_128, i4 0"   --->   Operation 3251 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3252 [1/1] (0.00ns)   --->   "%zext_ln1171_175 = zext i12 %tmp_4"   --->   Operation 3252 'zext' 'zext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3253 [1/1] (1.54ns)   --->   "%sub_ln1171_427 = sub i13 %zext_ln1171_168, i13 %zext_ln1171_175"   --->   Operation 3253 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3254 [1/1] (0.00ns)   --->   "%trunc_ln717_407 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_427, i32 1, i32 12"   --->   Operation 3254 'partselect' 'trunc_ln717_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3255 [1/1] (1.41ns)   --->   "%sub_ln1171_428 = sub i11 %zext_ln1171_166, i11 %zext_ln1171_171"   --->   Operation 3255 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3256 [1/1] (0.00ns)   --->   "%trunc_ln717_408 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_428, i32 1, i32 10"   --->   Operation 3256 'partselect' 'trunc_ln717_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln717_201 = sext i10 %trunc_ln717_408"   --->   Operation 3257 'sext' 'sext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln717_202 = sext i10 %trunc_ln717_408"   --->   Operation 3258 'sext' 'sext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3259 [1/1] (1.41ns)   --->   "%add_ln717_59 = add i11 %zext_ln1171_171, i11 %zext_ln1171_166"   --->   Operation 3259 'add' 'add_ln717_59' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3260 [1/1] (0.00ns)   --->   "%mult_V_1488 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_59, i32 1, i32 10"   --->   Operation 3260 'partselect' 'mult_V_1488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln717_210 = zext i10 %mult_V_1488"   --->   Operation 3261 'zext' 'zext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3262 [1/1] (1.54ns)   --->   "%sub_ln717_80 = sub i13 %zext_ln1171_175, i13 %zext_ln1171_170"   --->   Operation 3262 'sub' 'sub_ln717_80' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3263 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_80, i32 1, i32 12"   --->   Operation 3263 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln717_204 = sext i12 %mult_V_1489"   --->   Operation 3264 'sext' 'sext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln717_211 = zext i14 %sext_ln717_204"   --->   Operation 3265 'zext' 'zext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3266 [1/1] (5.28ns)   --->   "%mul_ln1171_27 = mul i13 %zext_ln1171_168, i13 8179"   --->   Operation 3266 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3267 [1/1] (0.00ns)   --->   "%trunc_ln717_410 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_27, i32 1, i32 12"   --->   Operation 3267 'partselect' 'trunc_ln717_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3268 [1/1] (1.48ns)   --->   "%sub_ln1171_429 = sub i12 %zext_ln1171_167, i12 %zext_ln717_208"   --->   Operation 3268 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3269 [1/1] (0.00ns)   --->   "%trunc_ln717_411 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_429, i32 1, i32 11"   --->   Operation 3269 'partselect' 'trunc_ln717_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3270 [1/1] (1.54ns)   --->   "%sub_ln1171_166 = sub i13 %zext_ln1171_172, i13 %zext_ln1171_175"   --->   Operation 3270 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3271 [1/1] (0.00ns)   --->   "%trunc_ln717_412 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_166, i32 1, i32 12"   --->   Operation 3271 'partselect' 'trunc_ln717_412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln717_205 = sext i12 %trunc_ln717_412"   --->   Operation 3272 'sext' 'sext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3273 [1/1] (5.28ns)   --->   "%mul_ln717_29 = mul i12 %zext_ln1171_167, i12 11"   --->   Operation 3273 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3274 [1/1] (0.00ns)   --->   "%mult_V_1502 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_29, i32 1, i32 11"   --->   Operation 3274 'partselect' 'mult_V_1502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3275 [1/1] (1.30ns)   --->   "%sub_ln1171_167 = sub i9 0, i9 %zext_ln1171_165"   --->   Operation 3275 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln717_413 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_167, i32 1, i32 8"   --->   Operation 3276 'partselect' 'trunc_ln717_413' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3277 [1/1] (0.00ns)   --->   "%zext_ln42_107 = zext i11 %mult_V_1507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3277 'zext' 'zext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3278 [1/1] (1.54ns)   --->   "%sub_ln1171_168 = sub i13 %zext_ln1171_170, i13 %zext_ln1171_175"   --->   Operation 3278 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3279 [1/1] (0.00ns)   --->   "%trunc_ln717_414 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_168, i32 1, i32 12"   --->   Operation 3279 'partselect' 'trunc_ln717_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln717_207 = sext i12 %trunc_ln717_414"   --->   Operation 3280 'sext' 'sext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3281 [1/1] (1.41ns)   --->   "%sub_ln717_81 = sub i11 %zext_ln1171_171, i11 %zext_ln1171_166"   --->   Operation 3281 'sub' 'sub_ln717_81' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3282 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_81, i32 1, i32 10"   --->   Operation 3282 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3283 [1/1] (0.00ns)   --->   "%zext_ln42_108 = zext i9 %mult_V_1526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3283 'zext' 'zext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3284 [1/1] (1.48ns)   --->   "%add_ln717_60 = add i12 %zext_ln717_208, i12 %zext_ln1171_174"   --->   Operation 3284 'add' 'add_ln717_60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3285 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_60, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3285 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln717_209 = sext i11 %trunc_ln717_416"   --->   Operation 3286 'sext' 'sext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln717_210 = sext i11 %trunc_ln717_416"   --->   Operation 3287 'sext' 'sext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3288 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i10 %trunc_ln717_417"   --->   Operation 3288 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i10 %trunc_ln717_417"   --->   Operation 3289 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3290 [1/1] (0.00ns)   --->   "%mult_V_1618 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_127, i1 0"   --->   Operation 3290 'bitconcatenate' 'mult_V_1618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln1171_183 = zext i9 %mult_V_1618"   --->   Operation 3291 'zext' 'zext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln1171_184 = zext i9 %mult_V_1618"   --->   Operation 3292 'zext' 'zext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3293 [1/1] (0.00ns)   --->   "%zext_ln1171_185 = zext i9 %mult_V_1618"   --->   Operation 3293 'zext' 'zext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3294 [1/1] (1.48ns)   --->   "%sub_ln1171_171 = sub i12 %zext_ln1171_185, i12 %zext_ln1171_182"   --->   Operation 3294 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3295 [1/1] (0.00ns)   --->   "%trunc_ln717_418 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_171, i32 1, i32 11"   --->   Operation 3295 'partselect' 'trunc_ln717_418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln717_211 = sext i11 %trunc_ln717_418"   --->   Operation 3296 'sext' 'sext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3297 [1/1] (1.48ns)   --->   "%sub_ln717_82 = sub i12 %zext_ln1171_182, i12 %zext_ln1171_185"   --->   Operation 3297 'sub' 'sub_ln717_82' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3298 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_82, i32 1, i32 11"   --->   Operation 3298 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln717_212 = sext i11 %mult_V_1603"   --->   Operation 3299 'sext' 'sext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3300 [1/1] (0.00ns)   --->   "%zext_ln717_213 = zext i14 %sext_ln717_212"   --->   Operation 3300 'zext' 'zext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln717_214 = zext i11 %mult_V_1604"   --->   Operation 3301 'zext' 'zext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3302 [1/1] (0.00ns)   --->   "%zext_ln42_109 = zext i11 %mult_V_1604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3302 'zext' 'zext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3303 [1/1] (0.00ns)   --->   "%zext_ln42_110 = zext i10 %mult_V_1608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3303 'zext' 'zext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln42_111 = zext i10 %mult_V_1608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3304 'zext' 'zext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln717_213 = sext i12 %mult_V_1609"   --->   Operation 3305 'sext' 'sext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln717_216 = zext i14 %sext_ln717_213"   --->   Operation 3306 'zext' 'zext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln717_214 = sext i12 %trunc_ln717_421"   --->   Operation 3307 'sext' 'sext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln717_215 = sext i12 %mult_V_1613"   --->   Operation 3308 'sext' 'sext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln717_217 = zext i14 %sext_ln717_215"   --->   Operation 3309 'zext' 'zext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln717_216 = sext i10 %mult_V_1614"   --->   Operation 3310 'sext' 'sext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln717_218 = zext i14 %sext_ln717_216"   --->   Operation 3311 'zext' 'zext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln42_112 = zext i9 %mult_V_1618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3312 'zext' 'zext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln717_217 = sext i12 %trunc_ln717_424"   --->   Operation 3313 'sext' 'sext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3314 [1/1] (0.00ns)   --->   "%zext_ln42_113 = zext i7 %mult_V_1626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3314 'zext' 'zext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln42_78 = sext i8 %trunc_ln717_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3315 'sext' 'sext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln42_79 = sext i8 %trunc_ln717_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3316 'sext' 'sext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3317 [1/1] (1.48ns)   --->   "%sub_ln1171_174 = sub i12 0, i12 %zext_ln1171_182"   --->   Operation 3317 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln717_218 = sext i12 %sub_ln1171_174"   --->   Operation 3318 'sext' 'sext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3319 [1/1] (0.00ns)   --->   "%trunc_ln717_426 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_174, i32 1, i32 11"   --->   Operation 3319 'partselect' 'trunc_ln717_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3320 [1/1] (1.36ns)   --->   "%sub_ln1171_175 = sub i10 0, i10 %zext_ln1171_184"   --->   Operation 3320 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3321 [1/1] (0.00ns)   --->   "%trunc_ln717_427 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_175, i32 1, i32 9"   --->   Operation 3321 'partselect' 'trunc_ln717_427' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln42_80 = sext i9 %trunc_ln717_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3322 'sext' 'sext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln42_81 = sext i9 %trunc_ln717_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3323 'sext' 'sext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3324 [1/1] (0.00ns)   --->   "%zext_ln42_114 = zext i11 %mult_V_1638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3324 'zext' 'zext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3325 [1/1] (1.54ns)   --->   "%sub_ln1171_176 = sub i13 %sext_ln717_218, i13 %zext_ln1171_183"   --->   Operation 3325 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3326 [1/1] (0.00ns)   --->   "%trunc_ln717_428 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_176, i32 1, i32 12"   --->   Operation 3326 'partselect' 'trunc_ln717_428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3327 [1/1] (1.48ns)   --->   "%sub_ln717_86 = sub i12 %zext_ln1171_182, i12 %zext_ln1171_179"   --->   Operation 3327 'sub' 'sub_ln717_86' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3328 [1/1] (0.00ns)   --->   "%trunc_ln717_429 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_86, i32 1, i32 11"   --->   Operation 3328 'partselect' 'trunc_ln717_429' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3329 [1/1] (1.48ns)   --->   "%add_ln717_63 = add i12 %zext_ln1171_182, i12 %zext_ln1171_185"   --->   Operation 3329 'add' 'add_ln717_63' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3330 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_63, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3330 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3331 [1/1] (1.48ns)   --->   "%sub_ln1171_430 = sub i12 %zext_ln1171_179, i12 %zext_ln1171_182"   --->   Operation 3331 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3332 [1/1] (0.00ns)   --->   "%trunc_ln717_430 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_430, i32 1, i32 11"   --->   Operation 3332 'partselect' 'trunc_ln717_430' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i11 %trunc_ln717_430"   --->   Operation 3333 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3334 [1/1] (0.00ns)   --->   "%zext_ln1171_187 = zext i8 %p_read_126"   --->   Operation 3334 'zext' 'zext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3335 [1/1] (0.00ns)   --->   "%zext_ln1171_188 = zext i8 %p_read_126"   --->   Operation 3335 'zext' 'zext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3336 [1/1] (0.00ns)   --->   "%zext_ln717_221 = zext i11 %mult_V_1664"   --->   Operation 3336 'zext' 'zext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln42_115 = zext i11 %mult_V_1664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3337 'zext' 'zext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln1171_190 = zext i9 %shl_ln1171_21"   --->   Operation 3338 'zext' 'zext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln1171_191 = zext i9 %shl_ln1171_21"   --->   Operation 3339 'zext' 'zext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3340 [1/1] (1.48ns)   --->   "%sub_ln1171_177 = sub i12 %zext_ln1171_191, i12 %zext_ln717_220"   --->   Operation 3340 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3341 [1/1] (0.00ns)   --->   "%trunc_ln717_431 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_177, i32 1, i32 11"   --->   Operation 3341 'partselect' 'trunc_ln717_431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i11 %trunc_ln717_431"   --->   Operation 3342 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3343 [1/1] (0.00ns)   --->   "%mult_V_1693 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_126, i2 0"   --->   Operation 3343 'bitconcatenate' 'mult_V_1693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3344 [1/1] (0.00ns)   --->   "%zext_ln1171_192 = zext i10 %mult_V_1693"   --->   Operation 3344 'zext' 'zext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln1171_193 = zext i10 %mult_V_1693"   --->   Operation 3345 'zext' 'zext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3346 [1/1] (1.41ns)   --->   "%sub_ln1171_178 = sub i11 0, i11 %zext_ln1171_193"   --->   Operation 3346 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3347 [1/1] (0.00ns)   --->   "%trunc_ln717_432 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_178, i32 1, i32 10"   --->   Operation 3347 'partselect' 'trunc_ln717_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln717_221 = sext i10 %trunc_ln717_432"   --->   Operation 3348 'sext' 'sext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3349 [1/1] (1.48ns)   --->   "%sub_ln717_87 = sub i12 %zext_ln717_220, i12 %zext_ln1171_191"   --->   Operation 3349 'sub' 'sub_ln717_87' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3350 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_87, i32 1, i32 11"   --->   Operation 3350 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln717_222 = sext i11 %mult_V_1667"   --->   Operation 3351 'sext' 'sext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3352 [1/1] (0.00ns)   --->   "%zext_ln717_222 = zext i14 %sext_ln717_222"   --->   Operation 3352 'zext' 'zext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3353 [1/1] (0.00ns)   --->   "%zext_ln42_116 = zext i7 %mult_V_1669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3353 'zext' 'zext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3354 [1/1] (0.00ns)   --->   "%zext_ln42_117 = zext i7 %mult_V_1669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3354 'zext' 'zext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3355 [1/1] (0.00ns)   --->   "%zext_ln42_118 = zext i11 %mult_V_1670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3355 'zext' 'zext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3356 [1/1] (1.30ns)   --->   "%sub_ln1171_179 = sub i9 0, i9 %zext_ln1171_187"   --->   Operation 3356 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3357 [1/1] (0.00ns)   --->   "%trunc_ln717_434 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_179, i32 1, i32 8"   --->   Operation 3357 'partselect' 'trunc_ln717_434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln717_224 = sext i8 %trunc_ln717_434"   --->   Operation 3358 'sext' 'sext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln717_225 = sext i11 %mult_V_1672"   --->   Operation 3359 'sext' 'sext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln717_223 = zext i14 %sext_ln717_225"   --->   Operation 3360 'zext' 'zext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3361 [1/1] (0.00ns)   --->   "%zext_ln717_224 = zext i14 %sext_ln717_225"   --->   Operation 3361 'zext' 'zext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3362 [1/1] (1.41ns)   --->   "%sub_ln717_89 = sub i11 %zext_ln1171_193, i11 %zext_ln1171_188"   --->   Operation 3362 'sub' 'sub_ln717_89' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3363 [1/1] (0.00ns)   --->   "%mult_V_1677 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_89, i32 1, i32 10"   --->   Operation 3363 'partselect' 'mult_V_1677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln717_226 = sext i10 %mult_V_1677"   --->   Operation 3364 'sext' 'sext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln717_225 = zext i14 %sext_ln717_226"   --->   Operation 3365 'zext' 'zext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3366 [1/1] (0.00ns)   --->   "%shl_ln717_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_126, i4 0"   --->   Operation 3366 'bitconcatenate' 'shl_ln717_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3367 [1/1] (0.00ns)   --->   "%zext_ln717_226 = zext i12 %shl_ln717_24"   --->   Operation 3367 'zext' 'zext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3368 [1/1] (1.54ns)   --->   "%sub_ln717_90 = sub i13 %zext_ln717_226, i13 %zext_ln1171_190"   --->   Operation 3368 'sub' 'sub_ln717_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3369 [1/1] (0.00ns)   --->   "%trunc_ln717_437 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_90, i32 1, i32 12"   --->   Operation 3369 'partselect' 'trunc_ln717_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln717_227 = sext i12 %trunc_ln717_437"   --->   Operation 3370 'sext' 'sext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3371 [1/1] (0.00ns)   --->   "%zext_ln717_227 = zext i14 %sext_ln717_227"   --->   Operation 3371 'zext' 'zext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln717_228 = zext i11 %mult_V_1682"   --->   Operation 3372 'zext' 'zext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3373 [1/1] (1.54ns)   --->   "%add_ln717_65 = add i13 %zext_ln717_226, i13 %zext_ln1171_190"   --->   Operation 3373 'add' 'add_ln717_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3374 [1/1] (0.00ns)   --->   "%mult_V_1683 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_65, i32 1, i32 12"   --->   Operation 3374 'partselect' 'mult_V_1683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln42_119 = zext i12 %mult_V_1683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3375 'zext' 'zext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln42_120 = zext i10 %mult_V_1693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3376 'zext' 'zext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3377 [1/1] (1.54ns)   --->   "%sub_ln1171_180 = sub i13 %zext_ln1171_192, i13 %zext_ln717_226"   --->   Operation 3377 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3378 [1/1] (0.00ns)   --->   "%trunc_ln717_438 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_180, i32 1, i32 12"   --->   Operation 3378 'partselect' 'trunc_ln717_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3379 [1/1] (1.48ns)   --->   "%sub_ln1171_181 = sub i12 0, i12 %zext_ln717_220"   --->   Operation 3379 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i12 %sub_ln1171_181"   --->   Operation 3380 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3381 [1/1] (1.54ns)   --->   "%sub_ln1171_182 = sub i13 %sext_ln1171_41, i13 %zext_ln1171_190"   --->   Operation 3381 'sub' 'sub_ln1171_182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3382 [1/1] (0.00ns)   --->   "%trunc_ln717_440 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_182, i32 1, i32 12"   --->   Operation 3382 'partselect' 'trunc_ln717_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln42_83 = sext i9 %trunc_ln717_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3383 'sext' 'sext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3384 [1/1] (1.54ns)   --->   "%sub_ln1171_184 = sub i13 %zext_ln1171_190, i13 %zext_ln717_226"   --->   Operation 3384 'sub' 'sub_ln1171_184' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3385 [1/1] (0.00ns)   --->   "%trunc_ln717_442 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_184, i32 1, i32 12"   --->   Operation 3385 'partselect' 'trunc_ln717_442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3386 [1/1] (1.48ns)   --->   "%add_ln717_66 = add i12 %zext_ln717_220, i12 %zext_ln1171_191"   --->   Operation 3386 'add' 'add_ln717_66' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3387 [1/1] (0.00ns)   --->   "%mult_V_1727 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_66, i32 1, i32 11"   --->   Operation 3387 'partselect' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3388 [1/1] (0.00ns)   --->   "%zext_ln42_121 = zext i11 %mult_V_1727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3388 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3389 [1/1] (0.00ns)   --->   "%zext_ln1171_197 = zext i8 %p_read_125"   --->   Operation 3389 'zext' 'zext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3390 [1/1] (0.00ns)   --->   "%mult_V_1731 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_125, i3 0"   --->   Operation 3390 'bitconcatenate' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3391 [1/1] (0.00ns)   --->   "%zext_ln717_229 = zext i11 %mult_V_1731"   --->   Operation 3391 'zext' 'zext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3392 [1/1] (0.00ns)   --->   "%zext_ln42_122 = zext i11 %mult_V_1731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3392 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3393 [1/1] (1.48ns)   --->   "%add_ln717_67 = add i12 %zext_ln717_229, i12 %zext_ln1171_194"   --->   Operation 3393 'add' 'add_ln717_67' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3394 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_67, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3394 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3395 [1/1] (1.41ns)   --->   "%add_ln717_68 = add i11 %zext_ln717_230, i11 %zext_ln1171_198"   --->   Operation 3395 'add' 'add_ln717_68' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3396 [1/1] (0.00ns)   --->   "%mult_V_1734 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_68, i32 1, i32 10"   --->   Operation 3396 'partselect' 'mult_V_1734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln717_231 = zext i10 %mult_V_1734"   --->   Operation 3397 'zext' 'zext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3398 [1/1] (0.00ns)   --->   "%zext_ln42_123 = zext i10 %mult_V_1734" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3398 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln42_84 = sext i10 %trunc_ln717_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3399 'sext' 'sext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3400 [1/1] (1.48ns)   --->   "%sub_ln1171_185 = sub i12 0, i12 %zext_ln717_229"   --->   Operation 3400 'sub' 'sub_ln1171_185' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i12 %sub_ln1171_185"   --->   Operation 3401 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3402 [1/1] (1.54ns)   --->   "%sub_ln1171_186 = sub i13 %sext_ln1171_42, i13 %zext_ln1171_197"   --->   Operation 3402 'sub' 'sub_ln1171_186' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3403 [1/1] (0.00ns)   --->   "%trunc_ln717_444 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_186, i32 1, i32 12"   --->   Operation 3403 'partselect' 'trunc_ln717_444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3404 [1/1] (0.00ns)   --->   "%zext_ln717_232 = zext i9 %shl_ln717_25"   --->   Operation 3404 'zext' 'zext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3405 [1/1] (1.48ns)   --->   "%sub_ln717_91 = sub i12 %zext_ln717_229, i12 %zext_ln717_232"   --->   Operation 3405 'sub' 'sub_ln717_91' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3406 [1/1] (0.00ns)   --->   "%mult_V_1747 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_91, i32 1, i32 11"   --->   Operation 3406 'partselect' 'mult_V_1747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln717_229 = sext i11 %mult_V_1747"   --->   Operation 3407 'sext' 'sext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln717_233 = zext i14 %sext_ln717_229"   --->   Operation 3408 'zext' 'zext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3409 [1/1] (1.48ns)   --->   "%sub_ln717_92 = sub i12 %zext_ln717_229, i12 %zext_ln1171_194"   --->   Operation 3409 'sub' 'sub_ln717_92' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3410 [1/1] (0.00ns)   --->   "%mult_V_1751 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_92, i32 1, i32 11"   --->   Operation 3410 'partselect' 'mult_V_1751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln717_230 = sext i11 %mult_V_1751"   --->   Operation 3411 'sext' 'sext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3412 [1/1] (0.00ns)   --->   "%zext_ln717_234 = zext i14 %sext_ln717_230"   --->   Operation 3412 'zext' 'zext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3413 [1/1] (1.41ns)   --->   "%sub_ln1171_187 = sub i11 0, i11 %zext_ln717_230"   --->   Operation 3413 'sub' 'sub_ln1171_187' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3414 [1/1] (0.00ns)   --->   "%trunc_ln717_447 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_187, i32 1, i32 10"   --->   Operation 3414 'partselect' 'trunc_ln717_447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln42_86 = sext i10 %trunc_ln717_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3415 'sext' 'sext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln1171_200 = zext i9 %shl_ln717_25"   --->   Operation 3416 'zext' 'zext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3417 [1/1] (1.36ns)   --->   "%sub_ln1171_188 = sub i10 0, i10 %zext_ln1171_200"   --->   Operation 3417 'sub' 'sub_ln1171_188' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3418 [1/1] (0.00ns)   --->   "%trunc_ln717_448 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_188, i32 1, i32 9"   --->   Operation 3418 'partselect' 'trunc_ln717_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln717_231 = sext i9 %trunc_ln717_448"   --->   Operation 3419 'sext' 'sext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln717_232 = sext i8 %trunc_ln717_450"   --->   Operation 3420 'sext' 'sext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln717_233 = sext i8 %trunc_ln717_450"   --->   Operation 3421 'sext' 'sext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3422 [1/1] (1.41ns)   --->   "%sub_ln717_93 = sub i11 %zext_ln717_230, i11 %zext_ln1171_198"   --->   Operation 3422 'sub' 'sub_ln717_93' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3423 [1/1] (0.00ns)   --->   "%mult_V_1791 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_93, i32 1, i32 10"   --->   Operation 3423 'partselect' 'mult_V_1791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln717_234 = sext i10 %mult_V_1791"   --->   Operation 3424 'sext' 'sext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln717_235 = zext i14 %sext_ln717_234"   --->   Operation 3425 'zext' 'zext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln1171_203 = zext i8 %p_read_124"   --->   Operation 3426 'zext' 'zext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln1171_205 = zext i8 %p_read_124"   --->   Operation 3427 'zext' 'zext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3428 [1/1] (0.00ns)   --->   "%mult_V_1861 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_124, i2 0"   --->   Operation 3428 'bitconcatenate' 'mult_V_1861' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln717_236 = zext i10 %mult_V_1861"   --->   Operation 3429 'zext' 'zext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i11 %trunc_ln717_453"   --->   Operation 3430 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3431 [1/1] (1.41ns)   --->   "%sub_ln1171_434 = sub i11 %zext_ln1171_203, i11 %zext_ln717_236"   --->   Operation 3431 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3432 [1/1] (0.00ns)   --->   "%trunc_ln717_454 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_434, i32 1, i32 10"   --->   Operation 3432 'partselect' 'trunc_ln717_454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln717_236 = sext i10 %trunc_ln717_454"   --->   Operation 3433 'sext' 'sext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3434 [1/1] (5.28ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln1171_205, i13 19"   --->   Operation 3434 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3435 [1/1] (0.00ns)   --->   "%mult_V_1866 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_35, i32 1, i32 12"   --->   Operation 3435 'partselect' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3436 [1/1] (0.00ns)   --->   "%zext_ln1171_209 = zext i9 %mult_V_1890"   --->   Operation 3436 'zext' 'zext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3437 [1/1] (1.36ns)   --->   "%sub_ln1171_191 = sub i10 0, i10 %zext_ln1171_209"   --->   Operation 3437 'sub' 'sub_ln1171_191' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3438 [1/1] (0.00ns)   --->   "%trunc_ln717_455 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_191, i32 1, i32 9"   --->   Operation 3438 'partselect' 'trunc_ln717_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln717_238 = sext i9 %trunc_ln717_455"   --->   Operation 3439 'sext' 'sext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3440 [1/1] (1.41ns)   --->   "%add_ln717_69 = add i11 %zext_ln717_236, i11 %zext_ln1171_203"   --->   Operation 3440 'add' 'add_ln717_69' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3441 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_69, i32 1, i32 10"   --->   Operation 3441 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3442 [1/1] (0.00ns)   --->   "%zext_ln717_237 = zext i10 %mult_V_1868"   --->   Operation 3442 'zext' 'zext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln42_126 = zext i10 %mult_V_1868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3443 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3444 [1/1] (5.28ns)   --->   "%mul_ln1171_30 = mul i13 %zext_ln1171_205, i13 8181"   --->   Operation 3444 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3445 [1/1] (0.00ns)   --->   "%trunc_ln717_456 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_30, i32 1, i32 12"   --->   Operation 3445 'partselect' 'trunc_ln717_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3446 [1/1] (1.41ns)   --->   "%sub_ln717_95 = sub i11 %zext_ln717_236, i11 %zext_ln1171_203"   --->   Operation 3446 'sub' 'sub_ln717_95' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3447 [1/1] (0.00ns)   --->   "%mult_V_1881 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_95, i32 1, i32 10"   --->   Operation 3447 'partselect' 'mult_V_1881' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3448 [1/1] (1.41ns)   --->   "%sub_ln1171_192 = sub i11 0, i11 %zext_ln717_236"   --->   Operation 3448 'sub' 'sub_ln1171_192' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3449 [1/1] (0.00ns)   --->   "%trunc_ln717_459 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_192, i32 1, i32 10"   --->   Operation 3449 'partselect' 'trunc_ln717_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln717_242 = sext i10 %trunc_ln717_459"   --->   Operation 3450 'sext' 'sext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln717_243 = sext i10 %trunc_ln717_459"   --->   Operation 3451 'sext' 'sext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln42_127 = zext i11 %mult_V_1888" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3452 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3453 [1/1] (0.00ns)   --->   "%zext_ln717_240 = zext i9 %mult_V_1890"   --->   Operation 3453 'zext' 'zext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln717_244 = sext i12 %mult_V_1892"   --->   Operation 3454 'sext' 'sext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3455 [1/1] (0.00ns)   --->   "%zext_ln717_242 = zext i14 %sext_ln717_244"   --->   Operation 3455 'zext' 'zext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln42_88 = sext i12 %trunc_ln717_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3456 'sext' 'sext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln42_89 = sext i11 %trunc_ln717_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3457 'sext' 'sext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3458 [1/1] (0.00ns)   --->   "%zext_ln717_243 = zext i10 %mult_V_2013"   --->   Operation 3458 'zext' 'zext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln717_245 = sext i10 %mult_V_1984"   --->   Operation 3459 'sext' 'sext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln717_245 = zext i14 %sext_ln717_245"   --->   Operation 3460 'zext' 'zext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3461 [1/1] (5.28ns)   --->   "%mul_ln1171_31 = mul i13 %zext_ln1171_213, i13 8179"   --->   Operation 3461 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3462 [1/1] (0.00ns)   --->   "%trunc_ln717_464 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_31, i32 1, i32 12"   --->   Operation 3462 'partselect' 'trunc_ln717_464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln717_248 = zext i11 %mult_V_1991"   --->   Operation 3463 'zext' 'zext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln42_129 = zext i7 %mult_V_1992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3464 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3465 [1/1] (0.00ns)   --->   "%zext_ln42_130 = zext i7 %mult_V_1992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3465 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln717_247 = sext i9 %trunc_ln717_465"   --->   Operation 3466 'sext' 'sext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln717_248 = sext i9 %trunc_ln717_465"   --->   Operation 3467 'sext' 'sext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3468 [1/1] (0.00ns)   --->   "%shl_ln717_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_123, i4 0"   --->   Operation 3468 'bitconcatenate' 'shl_ln717_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln717_249 = zext i12 %shl_ln717_28"   --->   Operation 3469 'zext' 'zext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3470 [1/1] (1.54ns)   --->   "%sub_ln717_98 = sub i13 %zext_ln717_249, i13 %zext_ln717_243"   --->   Operation 3470 'sub' 'sub_ln717_98' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3471 [1/1] (0.00ns)   --->   "%mult_V_1994 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_98, i32 1, i32 12"   --->   Operation 3471 'partselect' 'mult_V_1994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3472 [1/1] (0.00ns)   --->   "%zext_ln717_251 = zext i11 %mult_V_1996"   --->   Operation 3472 'zext' 'zext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln717_251 = sext i11 %mult_V_2001"   --->   Operation 3473 'sext' 'sext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln717_252 = zext i14 %sext_ln717_251"   --->   Operation 3474 'zext' 'zext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln717_253 = zext i14 %sext_ln717_251"   --->   Operation 3475 'zext' 'zext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln717_252 = sext i11 %trunc_ln717_468"   --->   Operation 3476 'sext' 'sext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3477 [1/1] (1.41ns)   --->   "%add_ln717_73 = add i11 %zext_ln717_244, i11 %zext_ln1171_210"   --->   Operation 3477 'add' 'add_ln717_73' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3478 [1/1] (0.00ns)   --->   "%mult_V_2005 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_73, i32 1, i32 10"   --->   Operation 3478 'partselect' 'mult_V_2005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3479 [1/1] (0.00ns)   --->   "%zext_ln42_131 = zext i10 %mult_V_2005" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3479 'zext' 'zext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln42_90 = sext i12 %trunc_ln717_469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3480 'sext' 'sext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln42_91 = sext i11 %trunc_ln717_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3481 'sext' 'sext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln717_254 = sext i11 %mult_V_2019"   --->   Operation 3482 'sext' 'sext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln717_254 = zext i14 %sext_ln717_254"   --->   Operation 3483 'zext' 'zext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i8 %trunc_ln717_473"   --->   Operation 3484 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3485 [1/1] (1.41ns)   --->   "%sub_ln1171_436 = sub i11 %zext_ln1171_210, i11 %zext_ln717_244"   --->   Operation 3485 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3486 [1/1] (0.00ns)   --->   "%trunc_ln717_474 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_436, i32 1, i32 10"   --->   Operation 3486 'partselect' 'trunc_ln717_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i10 %trunc_ln717_474"   --->   Operation 3487 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i12 %sub_ln1171_201"   --->   Operation 3488 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3489 [1/1] (1.54ns)   --->   "%sub_ln1171_202 = sub i13 %sext_ln1171_45, i13 %zext_ln1171_213"   --->   Operation 3489 'sub' 'sub_ln1171_202' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3490 [1/1] (0.00ns)   --->   "%trunc_ln717_475 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_202, i32 1, i32 12"   --->   Operation 3490 'partselect' 'trunc_ln717_475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln717_255 = sext i12 %trunc_ln717_475"   --->   Operation 3491 'sext' 'sext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3492 [1/1] (1.54ns)   --->   "%sub_ln717_101 = sub i13 %zext_ln717_249, i13 %zext_ln1171_213"   --->   Operation 3492 'sub' 'sub_ln717_101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3493 [1/1] (0.00ns)   --->   "%trunc_ln717_476 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_101, i32 1, i32 12"   --->   Operation 3493 'partselect' 'trunc_ln717_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3494 [1/1] (0.00ns)   --->   "%zext_ln42_132 = zext i9 %mult_V_2045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3494 'zext' 'zext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln1171_217 = zext i8 %p_read_122"   --->   Operation 3495 'zext' 'zext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln717_257 = sext i12 %mult_V_2048"   --->   Operation 3496 'sext' 'sext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3497 [1/1] (0.00ns)   --->   "%zext_ln717_259 = zext i14 %sext_ln717_257"   --->   Operation 3497 'zext' 'zext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln717_258 = sext i11 %trunc_ln717_479"   --->   Operation 3498 'sext' 'sext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln717_259 = sext i11 %mult_V_2052"   --->   Operation 3499 'sext' 'sext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln717_263 = zext i14 %sext_ln717_259"   --->   Operation 3500 'zext' 'zext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln717_264 = zext i14 %sext_ln717_259"   --->   Operation 3501 'zext' 'zext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln1171_220 = zext i9 %mult_V_2081"   --->   Operation 3502 'zext' 'zext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3503 [1/1] (1.36ns)   --->   "%sub_ln1171_207 = sub i10 0, i10 %zext_ln1171_220"   --->   Operation 3503 'sub' 'sub_ln1171_207' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3504 [1/1] (0.00ns)   --->   "%trunc_ln717_482 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_207, i32 1, i32 9"   --->   Operation 3504 'partselect' 'trunc_ln717_482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln42_94 = sext i9 %trunc_ln717_482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3505 'sext' 'sext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3506 [1/1] (0.00ns)   --->   "%zext_ln717_265 = zext i11 %mult_V_2058"   --->   Operation 3506 'zext' 'zext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln717_260 = sext i12 %mult_V_2059"   --->   Operation 3507 'sext' 'sext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3508 [1/1] (0.00ns)   --->   "%zext_ln717_267 = zext i14 %sext_ln717_260"   --->   Operation 3508 'zext' 'zext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3509 [1/1] (0.00ns)   --->   "%zext_ln717_268 = zext i14 %sext_ln717_260"   --->   Operation 3509 'zext' 'zext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln717_261 = sext i11 %trunc_ln717_484"   --->   Operation 3510 'sext' 'sext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln717_262 = sext i11 %trunc_ln717_484"   --->   Operation 3511 'sext' 'sext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3512 [1/1] (0.00ns)   --->   "%zext_ln717_269 = zext i11 %mult_V_2061"   --->   Operation 3512 'zext' 'zext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3513 [1/1] (1.41ns)   --->   "%sub_ln717_105 = sub i11 %zext_ln717_257, i11 %zext_ln1171_217"   --->   Operation 3513 'sub' 'sub_ln717_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3514 [1/1] (0.00ns)   --->   "%mult_V_2064 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_105, i32 1, i32 10"   --->   Operation 3514 'partselect' 'mult_V_2064' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln717_263 = sext i10 %mult_V_2064"   --->   Operation 3515 'sext' 'sext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3516 [1/1] (0.00ns)   --->   "%zext_ln717_270 = zext i14 %sext_ln717_263"   --->   Operation 3516 'zext' 'zext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln717_264 = sext i12 %mult_V_2065"   --->   Operation 3517 'sext' 'sext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3518 [1/1] (0.00ns)   --->   "%zext_ln717_271 = zext i14 %sext_ln717_264"   --->   Operation 3518 'zext' 'zext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln717_265 = sext i11 %mult_V_2067"   --->   Operation 3519 'sext' 'sext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln717_273 = zext i14 %sext_ln717_265"   --->   Operation 3520 'zext' 'zext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln717_266 = sext i8 %trunc_ln717_488"   --->   Operation 3521 'sext' 'sext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln717_267 = sext i8 %trunc_ln717_488"   --->   Operation 3522 'sext' 'sext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln42_95 = sext i11 %trunc_ln717_489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3523 'sext' 'sext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3524 [1/1] (0.00ns)   --->   "%zext_ln42_134 = zext i9 %mult_V_2081" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3524 'zext' 'zext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3525 [1/1] (1.41ns)   --->   "%add_ln717_76 = add i11 %zext_ln717_257, i11 %zext_ln1171_217"   --->   Operation 3525 'add' 'add_ln717_76' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3526 [1/1] (0.00ns)   --->   "%mult_V_2084 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_76, i32 1, i32 10"   --->   Operation 3526 'partselect' 'mult_V_2084' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3527 [1/1] (0.00ns)   --->   "%zext_ln717_274 = zext i10 %mult_V_2084"   --->   Operation 3527 'zext' 'zext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln42_135 = zext i10 %mult_V_2084" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3528 'zext' 'zext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln42_96 = sext i10 %trunc_ln717_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3529 'sext' 'sext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln42_97 = sext i10 %trunc_ln717_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3530 'sext' 'sext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3531 [1/1] (0.00ns)   --->   "%zext_ln42_136 = zext i7 %mult_V_2105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3531 'zext' 'zext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln1171_221 = zext i8 %p_read_121"   --->   Operation 3532 'zext' 'zext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3533 [1/1] (5.28ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_225, i13 8179"   --->   Operation 3533 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3534 [1/1] (0.00ns)   --->   "%trunc_ln717_492 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_33, i32 1, i32 12"   --->   Operation 3534 'partselect' 'trunc_ln717_492' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3535 [1/1] (0.00ns)   --->   "%zext_ln1171_227 = zext i9 %mult_V_2124"   --->   Operation 3535 'zext' 'zext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3536 [1/1] (0.00ns)   --->   "%zext_ln1171_228 = zext i9 %mult_V_2124"   --->   Operation 3536 'zext' 'zext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3537 [1/1] (5.28ns)   --->   "%mul_ln1171_34 = mul i13 %zext_ln1171_225, i13 8181"   --->   Operation 3537 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3538 [1/1] (0.00ns)   --->   "%trunc_ln717_495 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_34, i32 1, i32 12"   --->   Operation 3538 'partselect' 'trunc_ln717_495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln717_271 = sext i8 %trunc_ln717_496"   --->   Operation 3539 'sext' 'sext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3540 [1/1] (0.00ns)   --->   "%zext_ln42_137 = zext i11 %mult_V_2120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3540 'zext' 'zext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3541 [1/1] (1.36ns)   --->   "%sub_ln1171_213 = sub i10 0, i10 %zext_ln1171_228"   --->   Operation 3541 'sub' 'sub_ln1171_213' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3542 [1/1] (0.00ns)   --->   "%trunc_ln717_497 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_213, i32 1, i32 9"   --->   Operation 3542 'partselect' 'trunc_ln717_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln42_99 = sext i9 %trunc_ln717_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3543 'sext' 'sext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln42_138 = zext i9 %mult_V_2124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3544 'zext' 'zext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln42_101 = sext i11 %trunc_ln717_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3545 'sext' 'sext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3546 [1/1] (1.48ns)   --->   "%sub_ln1171_214 = sub i12 0, i12 %zext_ln1171_226"   --->   Operation 3546 'sub' 'sub_ln1171_214' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln717_272 = sext i12 %sub_ln1171_214"   --->   Operation 3547 'sext' 'sext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3548 [1/1] (0.00ns)   --->   "%trunc_ln717_499 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_214, i32 1, i32 11"   --->   Operation 3548 'partselect' 'trunc_ln717_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3549 [1/1] (0.00ns)   --->   "%zext_ln717_280 = zext i10 %mult_V_2131"   --->   Operation 3549 'zext' 'zext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3550 [1/1] (0.00ns)   --->   "%zext_ln717_281 = zext i7 %mult_V_2132"   --->   Operation 3550 'zext' 'zext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln42_140 = zext i7 %mult_V_2132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3551 'zext' 'zext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3552 [1/1] (1.54ns)   --->   "%sub_ln1171_215 = sub i13 %sext_ln717_272, i13 %zext_ln1171_227"   --->   Operation 3552 'sub' 'sub_ln1171_215' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3553 [1/1] (0.00ns)   --->   "%trunc_ln717_501 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_215, i32 1, i32 12"   --->   Operation 3553 'partselect' 'trunc_ln717_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3554 [1/1] (1.41ns)   --->   "%sub_ln1171_216 = sub i11 0, i11 %zext_ln717_279"   --->   Operation 3554 'sub' 'sub_ln1171_216' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3555 [1/1] (0.00ns)   --->   "%trunc_ln717_502 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_216, i32 1, i32 10"   --->   Operation 3555 'partselect' 'trunc_ln717_502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln717_275 = sext i10 %trunc_ln717_502"   --->   Operation 3556 'sext' 'sext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln42_141 = zext i12 %mult_V_2139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3557 'zext' 'zext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3558 [1/1] (1.54ns)   --->   "%sub_ln1171_217 = sub i13 %sext_ln717_272, i13 %zext_ln1171_225"   --->   Operation 3558 'sub' 'sub_ln1171_217' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3559 [1/1] (0.00ns)   --->   "%trunc_ln717_503 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_217, i32 1, i32 12"   --->   Operation 3559 'partselect' 'trunc_ln717_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3560 [1/1] (0.00ns)   --->   "%zext_ln42_142 = zext i11 %mult_V_2160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3560 'zext' 'zext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln717_276 = sext i12 %trunc_ln717_504"   --->   Operation 3561 'sext' 'sext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln717_283 = zext i14 %sext_ln717_276"   --->   Operation 3562 'zext' 'zext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln717_277 = sext i11 %mult_V_2169"   --->   Operation 3563 'sext' 'sext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3564 [1/1] (0.00ns)   --->   "%zext_ln717_284 = zext i14 %sext_ln717_277"   --->   Operation 3564 'zext' 'zext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln717_278 = sext i10 %mult_V_2170"   --->   Operation 3565 'sext' 'sext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3566 [1/1] (0.00ns)   --->   "%zext_ln717_285 = zext i14 %sext_ln717_278"   --->   Operation 3566 'zext' 'zext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln717_281 = sext i10 %trunc_ln717_507"   --->   Operation 3567 'sext' 'sext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3568 [1/1] (0.00ns)   --->   "%zext_ln42_143 = zext i7 %mult_V_2177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3568 'zext' 'zext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln42_144 = zext i7 %mult_V_2177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3569 'zext' 'zext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln717_283 = sext i10 %trunc_ln717_508"   --->   Operation 3570 'sext' 'sext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln42_145 = zext i9 %mult_V_2181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3571 'zext' 'zext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln1171_182 = sext i11 %trunc_ln717_509"   --->   Operation 3572 'sext' 'sext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i9 %trunc_ln717_510"   --->   Operation 3573 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i9 %trunc_ln717_510"   --->   Operation 3574 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln1171_186 = sext i9 %trunc_ln717_510"   --->   Operation 3575 'sext' 'sext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln717_286 = sext i12 %trunc_ln717_511"   --->   Operation 3576 'sext' 'sext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3577 [1/1] (0.00ns)   --->   "%zext_ln42_149 = zext i10 %mult_V_2198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3577 'zext' 'zext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3578 [1/1] (0.00ns)   --->   "%zext_ln42_150 = zext i11 %mult_V_2199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3578 'zext' 'zext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln717_288 = sext i12 %mult_V_2205"   --->   Operation 3579 'sext' 'sext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln717_288 = zext i14 %sext_ln717_288"   --->   Operation 3580 'zext' 'zext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3581 [1/1] (0.00ns)   --->   "%zext_ln42_151 = zext i11 %mult_V_2209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3581 'zext' 'zext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln717_290 = sext i8 %trunc_ln717_513"   --->   Operation 3582 'sext' 'sext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln42_152 = zext i11 %mult_V_2224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3583 'zext' 'zext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln42_103 = sext i11 %trunc_ln717_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3584 'sext' 'sext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln717_291 = sext i12 %trunc_ln717_515"   --->   Operation 3585 'sext' 'sext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3586 [1/1] (0.00ns)   --->   "%zext_ln717_289 = zext i8 %p_read_119"   --->   Operation 3586 'zext' 'zext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3587 [1/1] (0.00ns)   --->   "%zext_ln717_290 = zext i8 %p_read_119"   --->   Operation 3587 'zext' 'zext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3588 [1/1] (0.00ns)   --->   "%zext_ln717_291 = zext i8 %p_read_119"   --->   Operation 3588 'zext' 'zext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3589 [1/1] (0.00ns)   --->   "%zext_ln42_153 = zext i7 %mult_V_2306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3589 'zext' 'zext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3590 [1/1] (0.00ns)   --->   "%zext_ln42_155 = zext i7 %mult_V_2306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3590 'zext' 'zext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3591 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_119, i2 0"   --->   Operation 3591 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3592 [1/1] (0.00ns)   --->   "%zext_ln1171_238 = zext i10 %tmp_8"   --->   Operation 3592 'zext' 'zext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3593 [1/1] (1.41ns)   --->   "%sub_ln1171_439 = sub i11 %zext_ln717_291, i11 %zext_ln1171_238"   --->   Operation 3593 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3594 [1/1] (0.00ns)   --->   "%trunc_ln717_516 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_439, i32 1, i32 10"   --->   Operation 3594 'partselect' 'trunc_ln717_516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln1171_187 = sext i10 %trunc_ln717_516"   --->   Operation 3595 'sext' 'sext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3596 [1/1] (1.30ns)   --->   "%sub_ln1171_224 = sub i9 0, i9 %zext_ln717_290"   --->   Operation 3596 'sub' 'sub_ln1171_224' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3597 [1/1] (0.00ns)   --->   "%trunc_ln717_517 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_224, i32 1, i32 8"   --->   Operation 3597 'partselect' 'trunc_ln717_517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3598 [1/1] (0.00ns)   --->   "%zext_ln1171_239 = zext i9 %shl_ln1171_26"   --->   Operation 3598 'zext' 'zext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3599 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_119, i3 0"   --->   Operation 3599 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3600 [1/1] (0.00ns)   --->   "%zext_ln1171_241 = zext i11 %shl_ln1171_27"   --->   Operation 3600 'zext' 'zext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3601 [1/1] (1.48ns)   --->   "%sub_ln1171_226 = sub i12 %zext_ln1171_239, i12 %zext_ln1171_241"   --->   Operation 3601 'sub' 'sub_ln1171_226' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3602 [1/1] (0.00ns)   --->   "%trunc_ln717_519 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_226, i32 1, i32 11"   --->   Operation 3602 'partselect' 'trunc_ln717_519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3603 [1/1] (1.48ns)   --->   "%sub_ln717_114 = sub i12 %zext_ln1171_241, i12 %zext_ln1171_239"   --->   Operation 3603 'sub' 'sub_ln717_114' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3604 [1/1] (0.00ns)   --->   "%mult_V_2344 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_114, i32 1, i32 11"   --->   Operation 3604 'partselect' 'mult_V_2344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln717_293 = sext i11 %mult_V_2344"   --->   Operation 3605 'sext' 'sext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3606 [1/1] (0.00ns)   --->   "%zext_ln717_293 = zext i14 %sext_ln717_293"   --->   Operation 3606 'zext' 'zext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3607 [1/1] (1.41ns)   --->   "%sub_ln1171_227 = sub i11 0, i11 %zext_ln1171_238"   --->   Operation 3607 'sub' 'sub_ln1171_227' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln717_294 = sext i11 %sub_ln1171_227"   --->   Operation 3608 'sext' 'sext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3609 [1/1] (0.00ns)   --->   "%trunc_ln717_521 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_227, i32 1, i32 10"   --->   Operation 3609 'partselect' 'trunc_ln717_521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3610 [1/1] (1.48ns)   --->   "%sub_ln1171_228 = sub i12 %sext_ln717_294, i12 %zext_ln717_289"   --->   Operation 3610 'sub' 'sub_ln1171_228' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3611 [1/1] (0.00ns)   --->   "%trunc_ln717_522 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_228, i32 1, i32 11"   --->   Operation 3611 'partselect' 'trunc_ln717_522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3612 [1/1] (1.41ns)   --->   "%add_ln717_83 = add i11 %zext_ln1171_238, i11 %zext_ln717_291"   --->   Operation 3612 'add' 'add_ln717_83' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3613 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_83, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3613 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln1171_246 = zext i8 %p_read_118"   --->   Operation 3614 'zext' 'zext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i10 %trunc_ln717_523"   --->   Operation 3615 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i10 %trunc_ln717_523"   --->   Operation 3616 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln717_297 = sext i11 %trunc_ln717_524"   --->   Operation 3617 'sext' 'sext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3618 [1/1] (1.48ns)   --->   "%sub_ln717_115 = sub i12 %zext_ln717_294, i12 %zext_ln717_295"   --->   Operation 3618 'sub' 'sub_ln717_115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3619 [1/1] (0.00ns)   --->   "%mult_V_2434 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_115, i32 1, i32 11"   --->   Operation 3619 'partselect' 'mult_V_2434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln717_298 = sext i11 %mult_V_2434"   --->   Operation 3620 'sext' 'sext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3621 [1/1] (0.00ns)   --->   "%zext_ln717_296 = zext i14 %sext_ln717_298"   --->   Operation 3621 'zext' 'zext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i8 %trunc_ln717_526"   --->   Operation 3622 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i8 %trunc_ln717_526"   --->   Operation 3623 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln42_104 = sext i11 %trunc_ln717_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3624 'sext' 'sext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3625 [1/1] (0.00ns)   --->   "%zext_ln42_156 = zext i11 %mult_V_2440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3625 'zext' 'zext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3626 [1/1] (0.00ns)   --->   "%zext_ln717_297 = zext i11 %mult_V_2445"   --->   Operation 3626 'zext' 'zext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3627 [1/1] (0.00ns)   --->   "%zext_ln42_157 = zext i11 %mult_V_2445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3627 'zext' 'zext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3628 [1/1] (0.00ns)   --->   "%zext_ln717_299 = zext i10 %mult_V_2446"   --->   Operation 3628 'zext' 'zext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln42_158 = zext i7 %mult_V_2447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3629 'zext' 'zext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3630 [1/1] (0.00ns)   --->   "%zext_ln1171_249 = zext i9 %mult_V_2462"   --->   Operation 3630 'zext' 'zext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3631 [1/1] (1.48ns)   --->   "%sub_ln1171_233 = sub i12 %zext_ln717_295, i12 %zext_ln717_294"   --->   Operation 3631 'sub' 'sub_ln1171_233' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3632 [1/1] (0.00ns)   --->   "%trunc_ln717_528 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_233, i32 1, i32 11"   --->   Operation 3632 'partselect' 'trunc_ln717_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i11 %trunc_ln717_528"   --->   Operation 3633 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln42_105 = sext i12 %trunc_ln717_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3634 'sext' 'sext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i12 %trunc_ln717_531"   --->   Operation 3635 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3636 [1/1] (1.36ns)   --->   "%sub_ln1171_236 = sub i10 0, i10 %zext_ln1171_249"   --->   Operation 3636 'sub' 'sub_ln1171_236' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3637 [1/1] (0.00ns)   --->   "%trunc_ln717_532 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_236, i32 1, i32 9"   --->   Operation 3637 'partselect' 'trunc_ln717_532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln717_301 = sext i11 %mult_V_2459"   --->   Operation 3638 'sext' 'sext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln717_300 = zext i14 %sext_ln717_301"   --->   Operation 3639 'zext' 'zext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln42_106 = sext i13 %trunc_ln717_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3640 'sext' 'sext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3641 [1/1] (0.00ns)   --->   "%zext_ln42_160 = zext i9 %mult_V_2462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3641 'zext' 'zext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln717_301 = zext i12 %mult_V_2468"   --->   Operation 3642 'zext' 'zext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3643 [1/1] (0.00ns)   --->   "%zext_ln42_161 = zext i11 %mult_V_2470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3643 'zext' 'zext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3644 [1/1] (0.00ns)   --->   "%zext_ln717_302 = zext i11 %mult_V_2472"   --->   Operation 3644 'zext' 'zext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln717_303 = sext i10 %mult_V_2488"   --->   Operation 3645 'sext' 'sext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3646 [1/1] (0.00ns)   --->   "%zext_ln717_303 = zext i14 %sext_ln717_303"   --->   Operation 3646 'zext' 'zext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln717_304 = sext i12 %mult_V_2495"   --->   Operation 3647 'sext' 'sext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3648 [1/1] (0.00ns)   --->   "%zext_ln717_304 = zext i14 %sext_ln717_304"   --->   Operation 3648 'zext' 'zext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3649 [1/1] (0.00ns)   --->   "%zext_ln42_163 = zext i8 %p_read_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3649 'zext' 'zext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3650 [1/1] (0.00ns)   --->   "%zext_ln42_166 = zext i8 %p_read_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3650 'zext' 'zext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3651 [1/1] (0.00ns)   --->   "%zext_ln1171_254 = zext i9 %mult_V_2554"   --->   Operation 3651 'zext' 'zext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln717_306 = sext i10 %trunc_ln717_539"   --->   Operation 3652 'sext' 'sext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln717_306 = zext i10 %mult_V_2502"   --->   Operation 3653 'zext' 'zext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3654 [1/1] (0.00ns)   --->   "%zext_ln42_168 = zext i10 %mult_V_2502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3654 'zext' 'zext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln717_307 = sext i11 %mult_V_2504"   --->   Operation 3655 'sext' 'sext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3656 [1/1] (0.00ns)   --->   "%zext_ln717_308 = zext i14 %sext_ln717_307"   --->   Operation 3656 'zext' 'zext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln717_309 = zext i10 %mult_V_2505"   --->   Operation 3657 'zext' 'zext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3658 [1/1] (0.00ns)   --->   "%zext_ln42_169 = zext i10 %mult_V_2505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3658 'zext' 'zext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln717_308 = sext i12 %trunc_ln717_541"   --->   Operation 3659 'sext' 'sext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln717_309 = sext i12 %mult_V_2510"   --->   Operation 3660 'sext' 'sext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3661 [1/1] (0.00ns)   --->   "%zext_ln717_311 = zext i14 %sext_ln717_309"   --->   Operation 3661 'zext' 'zext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln42_107 = sext i12 %trunc_ln717_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3662 'sext' 'sext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln42_108 = sext i12 %trunc_ln717_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3663 'sext' 'sext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln717_310 = sext i11 %mult_V_2521"   --->   Operation 3664 'sext' 'sext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3665 [1/1] (0.00ns)   --->   "%zext_ln717_313 = zext i14 %sext_ln717_310"   --->   Operation 3665 'zext' 'zext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln42_110 = sext i12 %trunc_ln717_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3666 'sext' 'sext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i11 %trunc_ln717_548"   --->   Operation 3667 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i11 %trunc_ln717_548"   --->   Operation 3668 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3669 [1/1] (1.36ns)   --->   "%sub_ln1171_242 = sub i10 0, i10 %zext_ln1171_254"   --->   Operation 3669 'sub' 'sub_ln1171_242' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3670 [1/1] (0.00ns)   --->   "%trunc_ln717_549 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_242, i32 1, i32 9"   --->   Operation 3670 'partselect' 'trunc_ln717_549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln42_111 = sext i9 %trunc_ln717_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3671 'sext' 'sext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln717_311 = sext i11 %trunc_ln717_550"   --->   Operation 3672 'sext' 'sext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3673 [1/1] (0.00ns)   --->   "%zext_ln717_314 = zext i11 %mult_V_2547"   --->   Operation 3673 'zext' 'zext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3674 [1/1] (0.00ns)   --->   "%zext_ln42_171 = zext i9 %mult_V_2554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3674 'zext' 'zext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln717_313 = sext i12 %mult_V_2561"   --->   Operation 3675 'sext' 'sext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln717_319 = zext i14 %sext_ln717_313"   --->   Operation 3676 'zext' 'zext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i10 %trunc_ln717_553"   --->   Operation 3677 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3678 [1/1] (0.00ns)   --->   "%zext_ln42_174 = zext i11 %mult_V_2570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3678 'zext' 'zext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln717_315 = sext i10 %mult_V_2572"   --->   Operation 3679 'sext' 'sext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3680 [1/1] (0.00ns)   --->   "%zext_ln717_322 = zext i14 %sext_ln717_315"   --->   Operation 3680 'zext' 'zext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln1171_205 = sext i8 %trunc_ln717_557"   --->   Operation 3681 'sext' 'sext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln1171_206 = sext i8 %trunc_ln717_557"   --->   Operation 3682 'sext' 'sext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln42_114 = sext i12 %trunc_ln717_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3683 'sext' 'sext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3684 [1/1] (0.00ns)   --->   "%sext_ln42_115 = sext i11 %trunc_ln717_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3684 'sext' 'sext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln717_316 = sext i12 %mult_V_2592"   --->   Operation 3685 'sext' 'sext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3686 [1/1] (0.00ns)   --->   "%zext_ln717_323 = zext i14 %sext_ln717_316"   --->   Operation 3686 'zext' 'zext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3687 [1/1] (0.00ns)   --->   "%zext_ln717_324 = zext i11 %mult_V_2600"   --->   Operation 3687 'zext' 'zext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln717_317 = sext i11 %mult_V_2606"   --->   Operation 3688 'sext' 'sext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3689 [1/1] (0.00ns)   --->   "%zext_ln717_325 = zext i14 %sext_ln717_317"   --->   Operation 3689 'zext' 'zext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3690 [1/1] (0.00ns)   --->   "%zext_ln717_326 = zext i11 %mult_V_2611"   --->   Operation 3690 'zext' 'zext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3691 [1/1] (0.00ns)   --->   "%zext_ln1171_263 = zext i8 %p_read_115"   --->   Operation 3691 'zext' 'zext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3692 [1/1] (0.00ns)   --->   "%zext_ln1171_265 = zext i8 %p_read_115"   --->   Operation 3692 'zext' 'zext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3693 [1/1] (0.00ns)   --->   "%shl_ln717_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_115, i4 0"   --->   Operation 3693 'bitconcatenate' 'shl_ln717_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln717_327 = zext i12 %shl_ln717_34"   --->   Operation 3694 'zext' 'zext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3695 [1/1] (0.00ns)   --->   "%zext_ln717_329 = zext i9 %mult_V_2699"   --->   Operation 3695 'zext' 'zext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3696 [1/1] (1.54ns)   --->   "%sub_ln717_127 = sub i13 %zext_ln717_327, i13 %zext_ln717_329"   --->   Operation 3696 'sub' 'sub_ln717_127' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3697 [1/1] (0.00ns)   --->   "%mult_V_2690 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_127, i32 1, i32 12"   --->   Operation 3697 'partselect' 'mult_V_2690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln717_319 = sext i12 %mult_V_2690"   --->   Operation 3698 'sext' 'sext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3699 [1/1] (0.00ns)   --->   "%zext_ln717_330 = zext i14 %sext_ln717_319"   --->   Operation 3699 'zext' 'zext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln717_320 = sext i11 %mult_V_2691"   --->   Operation 3700 'sext' 'sext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3701 [1/1] (0.00ns)   --->   "%zext_ln717_332 = zext i14 %sext_ln717_320"   --->   Operation 3701 'zext' 'zext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln717_321 = sext i11 %mult_V_2692"   --->   Operation 3702 'sext' 'sext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3703 [1/1] (0.00ns)   --->   "%zext_ln717_333 = zext i14 %sext_ln717_321"   --->   Operation 3703 'zext' 'zext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln42_176 = zext i11 %mult_V_2695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3704 'zext' 'zext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3705 [1/1] (0.00ns)   --->   "%zext_ln717_335 = zext i11 %mult_V_2701"   --->   Operation 3705 'zext' 'zext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln42_178 = zext i11 %mult_V_2701" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3706 'zext' 'zext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3707 [1/1] (1.41ns)   --->   "%add_ln717_95 = add i11 %zext_ln1171_267, i11 %zext_ln1171_265"   --->   Operation 3707 'add' 'add_ln717_95' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3708 [1/1] (0.00ns)   --->   "%mult_V_2702 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_95, i32 1, i32 10"   --->   Operation 3708 'partselect' 'mult_V_2702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3709 [1/1] (0.00ns)   --->   "%zext_ln717_336 = zext i10 %mult_V_2702"   --->   Operation 3709 'zext' 'zext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3710 [1/1] (1.41ns)   --->   "%sub_ln1171_447 = sub i11 %zext_ln1171_265, i11 %zext_ln1171_267"   --->   Operation 3710 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3711 [1/1] (0.00ns)   --->   "%trunc_ln717_570 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_447, i32 1, i32 10"   --->   Operation 3711 'partselect' 'trunc_ln717_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i12 %sub_ln1171_252"   --->   Operation 3712 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3713 [1/1] (1.54ns)   --->   "%sub_ln1171_253 = sub i13 %sext_ln1171_52, i13 %zext_ln717_329"   --->   Operation 3713 'sub' 'sub_ln1171_253' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3714 [1/1] (0.00ns)   --->   "%trunc_ln717_571 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_253, i32 1, i32 12"   --->   Operation 3714 'partselect' 'trunc_ln717_571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln717_322 = sext i12 %trunc_ln717_571"   --->   Operation 3715 'sext' 'sext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln717_323 = sext i11 %trunc_ln717_572"   --->   Operation 3716 'sext' 'sext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln717_324 = sext i11 %trunc_ln717_572"   --->   Operation 3717 'sext' 'sext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3718 [1/1] (1.54ns)   --->   "%sub_ln717_130 = sub i13 %zext_ln717_327, i13 %zext_ln1171_263"   --->   Operation 3718 'sub' 'sub_ln717_130' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3719 [1/1] (0.00ns)   --->   "%mult_V_2713 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_130, i32 1, i32 12"   --->   Operation 3719 'partselect' 'mult_V_2713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln717_325 = sext i12 %mult_V_2713"   --->   Operation 3720 'sext' 'sext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3721 [1/1] (0.00ns)   --->   "%zext_ln717_337 = zext i14 %sext_ln717_325"   --->   Operation 3721 'zext' 'zext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3722 [1/1] (0.00ns)   --->   "%zext_ln42_180 = zext i11 %mult_V_2714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3722 'zext' 'zext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3723 [1/1] (1.54ns)   --->   "%sub_ln1171_254 = sub i13 %sext_ln1171_52, i13 %zext_ln1171_263"   --->   Operation 3723 'sub' 'sub_ln1171_254' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3724 [1/1] (0.00ns)   --->   "%trunc_ln717_574 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_254, i32 1, i32 12"   --->   Operation 3724 'partselect' 'trunc_ln717_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3725 [1/1] (1.41ns)   --->   "%sub_ln717_131 = sub i11 %zext_ln1171_267, i11 %zext_ln1171_265"   --->   Operation 3725 'sub' 'sub_ln717_131' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3726 [1/1] (0.00ns)   --->   "%mult_V_2717 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_131, i32 1, i32 10"   --->   Operation 3726 'partselect' 'mult_V_2717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln717_326 = sext i10 %mult_V_2717"   --->   Operation 3727 'sext' 'sext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3728 [1/1] (0.00ns)   --->   "%zext_ln717_338 = zext i14 %sext_ln717_326"   --->   Operation 3728 'zext' 'zext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln1171_208 = sext i9 %trunc_ln717_576"   --->   Operation 3729 'sext' 'sext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3730 [1/1] (1.54ns)   --->   "%sub_ln1171_448 = sub i13 %zext_ln1171_263, i13 %zext_ln717_327"   --->   Operation 3730 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3731 [1/1] (0.00ns)   --->   "%trunc_ln717_577 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_448, i32 1, i32 12"   --->   Operation 3731 'partselect' 'trunc_ln717_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln42_121 = sext i12 %trunc_ln717_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3732 'sext' 'sext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln42_122 = sext i8 %trunc_ln717_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3733 'sext' 'sext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln42_182 = zext i8 %p_read_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3734 'zext' 'zext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3735 [1/1] (0.00ns)   --->   "%zext_ln717_340 = zext i10 %mult_V_2754"   --->   Operation 3735 'zext' 'zext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3736 [1/1] (0.00ns)   --->   "%zext_ln42_186 = zext i10 %mult_V_2754" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3736 'zext' 'zext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3737 [1/1] (0.00ns)   --->   "%zext_ln42_187 = zext i10 %mult_V_2754" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3737 'zext' 'zext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3738 [1/1] (0.00ns)   --->   "%zext_ln42_188 = zext i10 %mult_V_2755" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3738 'zext' 'zext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln1171_209 = sext i10 %trunc_ln717_579"   --->   Operation 3739 'sext' 'sext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3740 [1/1] (0.00ns)   --->   "%zext_ln1171_270 = zext i9 %mult_V_2807"   --->   Operation 3740 'zext' 'zext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3741 [1/1] (0.00ns)   --->   "%zext_ln1171_271 = zext i9 %mult_V_2807"   --->   Operation 3741 'zext' 'zext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3742 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_114, i4 0"   --->   Operation 3742 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3743 [1/1] (0.00ns)   --->   "%zext_ln1171_273 = zext i12 %shl_ln1171_28"   --->   Operation 3743 'zext' 'zext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3744 [1/1] (1.54ns)   --->   "%sub_ln1171_259 = sub i13 %zext_ln1171_271, i13 %zext_ln1171_273"   --->   Operation 3744 'sub' 'sub_ln1171_259' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3745 [1/1] (0.00ns)   --->   "%trunc_ln717_581 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_259, i32 1, i32 12"   --->   Operation 3745 'partselect' 'trunc_ln717_581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln717_329 = sext i12 %trunc_ln717_581"   --->   Operation 3746 'sext' 'sext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln717_330 = sext i10 %mult_V_2768"   --->   Operation 3747 'sext' 'sext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3748 [1/1] (0.00ns)   --->   "%zext_ln717_342 = zext i14 %sext_ln717_330"   --->   Operation 3748 'zext' 'zext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3749 [1/1] (0.00ns)   --->   "%zext_ln717_343 = zext i14 %sext_ln717_330"   --->   Operation 3749 'zext' 'zext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3750 [1/1] (1.54ns)   --->   "%sub_ln1171_449 = sub i13 %zext_ln42_182, i13 %zext_ln1171_273"   --->   Operation 3750 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3751 [1/1] (0.00ns)   --->   "%trunc_ln717_583 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_449, i32 1, i32 12"   --->   Operation 3751 'partselect' 'trunc_ln717_583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln1171_210 = sext i12 %trunc_ln717_583"   --->   Operation 3752 'sext' 'sext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3753 [1/1] (1.54ns)   --->   "%sub_ln1171_260 = sub i13 %zext_ln717_340, i13 %zext_ln1171_273"   --->   Operation 3753 'sub' 'sub_ln1171_260' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3754 [1/1] (0.00ns)   --->   "%trunc_ln717_584 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_260, i32 1, i32 12"   --->   Operation 3754 'partselect' 'trunc_ln717_584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i12 %sub_ln1171_261"   --->   Operation 3755 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3756 [1/1] (1.54ns)   --->   "%sub_ln1171_262 = sub i13 %sext_ln1171_53, i13 %zext_ln42_182"   --->   Operation 3756 'sub' 'sub_ln1171_262' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3757 [1/1] (0.00ns)   --->   "%trunc_ln717_585 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_262, i32 1, i32 12"   --->   Operation 3757 'partselect' 'trunc_ln717_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln717_331 = sext i12 %trunc_ln717_585"   --->   Operation 3758 'sext' 'sext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln717_332 = sext i11 %mult_V_2774"   --->   Operation 3759 'sext' 'sext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3760 [1/1] (0.00ns)   --->   "%zext_ln717_344 = zext i14 %sext_ln717_332"   --->   Operation 3760 'zext' 'zext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln717_334 = sext i11 %mult_V_2780"   --->   Operation 3761 'sext' 'sext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3762 [1/1] (0.00ns)   --->   "%zext_ln717_345 = zext i14 %sext_ln717_334"   --->   Operation 3762 'zext' 'zext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3763 [1/1] (0.00ns)   --->   "%zext_ln717_346 = zext i11 %mult_V_2782"   --->   Operation 3763 'zext' 'zext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3764 [1/1] (1.54ns)   --->   "%sub_ln1171_264 = sub i13 0, i13 %zext_ln1171_273"   --->   Operation 3764 'sub' 'sub_ln1171_264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i13 %sub_ln1171_264"   --->   Operation 3765 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3766 [1/1] (1.53ns)   --->   "%sub_ln1171_265 = sub i14 %sext_ln1171_54, i14 %zext_ln1171_270"   --->   Operation 3766 'sub' 'sub_ln1171_265' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3767 [1/1] (0.00ns)   --->   "%trunc_ln717_590 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_265, i32 1, i32 13"   --->   Operation 3767 'partselect' 'trunc_ln717_590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3768 [1/1] (1.54ns)   --->   "%sub_ln717_135 = sub i13 %zext_ln1171_273, i13 %zext_ln717_340"   --->   Operation 3768 'sub' 'sub_ln717_135' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3769 [1/1] (0.00ns)   --->   "%mult_V_2789 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_135, i32 1, i32 12"   --->   Operation 3769 'partselect' 'mult_V_2789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln717_336 = sext i12 %mult_V_2789"   --->   Operation 3770 'sext' 'sext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3771 [1/1] (0.00ns)   --->   "%zext_ln717_347 = zext i14 %sext_ln717_336"   --->   Operation 3771 'zext' 'zext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln42_127 = sext i8 %trunc_ln717_592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3772 'sext' 'sext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln42_128 = sext i11 %trunc_ln717_593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3773 'sext' 'sext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln42_129 = sext i10 %trunc_ln717_594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3774 'sext' 'sext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3775 [1/1] (1.54ns)   --->   "%sub_ln1171_268 = sub i13 %sext_ln1171_53, i13 %zext_ln1171_271"   --->   Operation 3775 'sub' 'sub_ln1171_268' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3776 [1/1] (0.00ns)   --->   "%trunc_ln717_595 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_268, i32 1, i32 12"   --->   Operation 3776 'partselect' 'trunc_ln717_595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3777 [1/1] (1.54ns)   --->   "%sub_ln717_136 = sub i13 %zext_ln1171_273, i13 %zext_ln1171_271"   --->   Operation 3777 'sub' 'sub_ln717_136' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3778 [1/1] (0.00ns)   --->   "%mult_V_2810 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_136, i32 1, i32 12"   --->   Operation 3778 'partselect' 'mult_V_2810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln717_337 = sext i12 %mult_V_2810"   --->   Operation 3779 'sext' 'sext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3780 [1/1] (0.00ns)   --->   "%zext_ln717_348 = zext i14 %sext_ln717_337"   --->   Operation 3780 'zext' 'zext_ln717_348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3781 [1/1] (1.54ns)   --->   "%add_ln717_98 = add i13 %zext_ln1171_273, i13 %zext_ln717_340"   --->   Operation 3781 'add' 'add_ln717_98' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3782 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_98, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3782 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3783 [1/1] (0.00ns)   --->   "%zext_ln1171_275 = zext i8 %p_read_113"   --->   Operation 3783 'zext' 'zext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3784 [1/1] (0.00ns)   --->   "%zext_ln717_349 = zext i11 %mult_V_2816"   --->   Operation 3784 'zext' 'zext_ln717_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln42_191 = zext i11 %mult_V_2816" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3785 'zext' 'zext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln717_339 = sext i8 %trunc_ln717_598"   --->   Operation 3786 'sext' 'sext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln717_340 = sext i8 %trunc_ln717_598"   --->   Operation 3787 'sext' 'sext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3788 [1/1] (0.00ns)   --->   "%zext_ln42_192 = zext i7 %mult_V_2822" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3788 'zext' 'zext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3789 [1/1] (0.00ns)   --->   "%zext_ln42_193 = zext i7 %mult_V_2822" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3789 'zext' 'zext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln717_341 = sext i11 %trunc_ln717_599"   --->   Operation 3790 'sext' 'sext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln717_342 = sext i11 %mult_V_2825"   --->   Operation 3791 'sext' 'sext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln717_353 = zext i14 %sext_ln717_342"   --->   Operation 3792 'zext' 'zext_ln717_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3793 [1/1] (0.00ns)   --->   "%zext_ln717_354 = zext i14 %sext_ln717_342"   --->   Operation 3793 'zext' 'zext_ln717_354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3794 [1/1] (0.00ns)   --->   "%zext_ln717_357 = zext i10 %mult_V_2830"   --->   Operation 3794 'zext' 'zext_ln717_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln717_343 = sext i10 %trunc_ln717_601"   --->   Operation 3795 'sext' 'sext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln717_344 = sext i10 %trunc_ln717_601"   --->   Operation 3796 'sext' 'sext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i12 %sub_ln1171_271"   --->   Operation 3797 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3798 [1/1] (0.00ns)   --->   "%zext_ln1171_279 = zext i9 %mult_V_2870"   --->   Operation 3798 'zext' 'zext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3799 [1/1] (1.54ns)   --->   "%sub_ln1171_272 = sub i13 %sext_ln1171_55, i13 %zext_ln1171_279"   --->   Operation 3799 'sub' 'sub_ln1171_272' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3800 [1/1] (0.00ns)   --->   "%trunc_ln717_603 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_272, i32 1, i32 12"   --->   Operation 3800 'partselect' 'trunc_ln717_603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln717_346 = sext i12 %trunc_ln717_603"   --->   Operation 3801 'sext' 'sext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln42_131 = sext i11 %trunc_ln717_604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3802 'sext' 'sext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln717_347 = sext i12 %trunc_ln717_605"   --->   Operation 3803 'sext' 'sext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln42_194 = zext i9 %mult_V_2870" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3804 'zext' 'zext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln1171_212 = sext i11 %trunc_ln717_608"   --->   Operation 3805 'sext' 'sext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3806 [1/1] (1.54ns)   --->   "%sub_ln1171_275 = sub i13 %sext_ln1171_55, i13 %zext_ln1171_275"   --->   Operation 3806 'sub' 'sub_ln1171_275' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3807 [1/1] (0.00ns)   --->   "%trunc_ln717_609 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_275, i32 1, i32 12"   --->   Operation 3807 'partselect' 'trunc_ln717_609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln1171_213 = sext i12 %trunc_ln717_609"   --->   Operation 3808 'sext' 'sext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln1171_280 = zext i8 %p_read_112"   --->   Operation 3809 'zext' 'zext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3810 [1/1] (0.00ns)   --->   "%zext_ln1171_282 = zext i8 %p_read_112"   --->   Operation 3810 'zext' 'zext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3811 [1/1] (0.00ns)   --->   "%mult_V_2945 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_112, i1 0"   --->   Operation 3811 'bitconcatenate' 'mult_V_2945' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln717_362 = zext i9 %mult_V_2945"   --->   Operation 3812 'zext' 'zext_ln717_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3813 [1/1] (0.00ns)   --->   "%zext_ln42_195 = zext i9 %mult_V_2945" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3813 'zext' 'zext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3814 [1/1] (0.00ns)   --->   "%mult_V_2967 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_112, i2 0"   --->   Operation 3814 'bitconcatenate' 'mult_V_2967' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln717_363 = zext i10 %mult_V_2967"   --->   Operation 3815 'zext' 'zext_ln717_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3816 [1/1] (1.41ns)   --->   "%sub_ln717_140 = sub i11 %zext_ln717_363, i11 %zext_ln1171_280"   --->   Operation 3816 'sub' 'sub_ln717_140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3817 [1/1] (0.00ns)   --->   "%mult_V_2947 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_140, i32 1, i32 10"   --->   Operation 3817 'partselect' 'mult_V_2947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3818 [1/1] (0.00ns)   --->   "%sext_ln717_348 = sext i10 %mult_V_2947"   --->   Operation 3818 'sext' 'sext_ln717_348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3819 [1/1] (0.00ns)   --->   "%zext_ln717_364 = zext i14 %sext_ln717_348"   --->   Operation 3819 'zext' 'zext_ln717_364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln717_365 = zext i14 %sext_ln717_348"   --->   Operation 3820 'zext' 'zext_ln717_365' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3821 [1/1] (1.41ns)   --->   "%add_ln717_102 = add i11 %zext_ln717_363, i11 %zext_ln1171_280"   --->   Operation 3821 'add' 'add_ln717_102' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3822 [1/1] (0.00ns)   --->   "%mult_V_2949 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_102, i32 1, i32 10"   --->   Operation 3822 'partselect' 'mult_V_2949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln717_366 = zext i10 %mult_V_2949"   --->   Operation 3823 'zext' 'zext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3824 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_112, i4 0"   --->   Operation 3824 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln1171_283 = zext i12 %tmp_13"   --->   Operation 3825 'zext' 'zext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3826 [1/1] (1.54ns)   --->   "%sub_ln1171_453 = sub i13 %zext_ln1171_282, i13 %zext_ln1171_283"   --->   Operation 3826 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3827 [1/1] (0.00ns)   --->   "%trunc_ln717_611 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_453, i32 1, i32 12"   --->   Operation 3827 'partselect' 'trunc_ln717_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln1171_214 = sext i12 %trunc_ln717_611"   --->   Operation 3828 'sext' 'sext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3829 [1/1] (0.00ns)   --->   "%zext_ln1171_284 = zext i10 %mult_V_2967"   --->   Operation 3829 'zext' 'zext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3830 [1/1] (1.41ns)   --->   "%sub_ln1171_276 = sub i11 0, i11 %zext_ln717_363"   --->   Operation 3830 'sub' 'sub_ln1171_276' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3831 [1/1] (0.00ns)   --->   "%trunc_ln717_612 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_276, i32 1, i32 10"   --->   Operation 3831 'partselect' 'trunc_ln717_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln1171_215 = sext i10 %trunc_ln717_612"   --->   Operation 3832 'sext' 'sext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3833 [1/1] (1.54ns)   --->   "%sub_ln1171_277 = sub i13 %zext_ln1171_284, i13 %zext_ln1171_283"   --->   Operation 3833 'sub' 'sub_ln1171_277' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3834 [1/1] (0.00ns)   --->   "%trunc_ln717_613 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_277, i32 1, i32 12"   --->   Operation 3834 'partselect' 'trunc_ln717_613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln717_349 = sext i12 %trunc_ln717_613"   --->   Operation 3835 'sext' 'sext_ln717_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln717_350 = sext i11 %mult_V_2959"   --->   Operation 3836 'sext' 'sext_ln717_350' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3837 [1/1] (0.00ns)   --->   "%zext_ln717_368 = zext i14 %sext_ln717_350"   --->   Operation 3837 'zext' 'zext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3838 [1/1] (0.00ns)   --->   "%zext_ln717_369 = zext i14 %sext_ln717_350"   --->   Operation 3838 'zext' 'zext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3839 [1/1] (1.36ns)   --->   "%sub_ln1171_278 = sub i10 0, i10 %zext_ln42_195"   --->   Operation 3839 'sub' 'sub_ln1171_278' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3840 [1/1] (0.00ns)   --->   "%trunc_ln717_615 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_278, i32 1, i32 9"   --->   Operation 3840 'partselect' 'trunc_ln717_615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln717_351 = sext i9 %trunc_ln717_615"   --->   Operation 3841 'sext' 'sext_ln717_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3842 [1/1] (0.00ns)   --->   "%zext_ln42_197 = zext i10 %mult_V_2967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3842 'zext' 'zext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3843 [1/1] (1.48ns)   --->   "%sub_ln1171_279 = sub i12 %zext_ln717_362, i12 %zext_ln717_367"   --->   Operation 3843 'sub' 'sub_ln1171_279' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3844 [1/1] (0.00ns)   --->   "%trunc_ln717_616 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_279, i32 1, i32 11"   --->   Operation 3844 'partselect' 'trunc_ln717_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln717_352 = sext i11 %trunc_ln717_616"   --->   Operation 3845 'sext' 'sext_ln717_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3846 [1/1] (1.48ns)   --->   "%sub_ln717_142 = sub i12 %zext_ln717_367, i12 %zext_ln717_362"   --->   Operation 3846 'sub' 'sub_ln717_142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3847 [1/1] (0.00ns)   --->   "%trunc_ln717_617 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_142, i32 1, i32 11"   --->   Operation 3847 'partselect' 'trunc_ln717_617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln717_353 = sext i11 %trunc_ln717_617"   --->   Operation 3848 'sext' 'sext_ln717_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3849 [1/1] (0.00ns)   --->   "%zext_ln717_372 = zext i14 %sext_ln717_353"   --->   Operation 3849 'zext' 'zext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3850 [1/1] (1.41ns)   --->   "%sub_ln1171_454 = sub i11 %zext_ln1171_280, i11 %zext_ln717_363"   --->   Operation 3850 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3851 [1/1] (0.00ns)   --->   "%trunc_ln717_618 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_454, i32 1, i32 10"   --->   Operation 3851 'partselect' 'trunc_ln717_618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln1171_216 = sext i10 %trunc_ln717_618"   --->   Operation 3852 'sext' 'sext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3853 [1/1] (1.48ns)   --->   "%sub_ln1171_280 = sub i12 0, i12 %zext_ln717_367"   --->   Operation 3853 'sub' 'sub_ln1171_280' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i12 %sub_ln1171_280"   --->   Operation 3854 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3855 [1/1] (1.54ns)   --->   "%sub_ln1171_281 = sub i13 %sext_ln1171_56, i13 %zext_ln1171_282"   --->   Operation 3855 'sub' 'sub_ln1171_281' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3856 [1/1] (0.00ns)   --->   "%trunc_ln717_619 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_281, i32 1, i32 12"   --->   Operation 3856 'partselect' 'trunc_ln717_619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3857 [1/1] (0.00ns)   --->   "%zext_ln1171_285 = zext i8 %p_read_111"   --->   Operation 3857 'zext' 'zext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3858 [1/1] (0.00ns)   --->   "%zext_ln42_199 = zext i9 %mult_V_3009" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3858 'zext' 'zext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3859 [1/1] (1.48ns)   --->   "%sub_ln1171_455 = sub i12 %zext_ln1171_289, i12 %zext_ln1171_290"   --->   Operation 3859 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3860 [1/1] (0.00ns)   --->   "%trunc_ln717_620 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_455, i32 1, i32 11"   --->   Operation 3860 'partselect' 'trunc_ln717_620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i11 %sub_ln1171_282"   --->   Operation 3861 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3862 [1/1] (1.48ns)   --->   "%sub_ln1171_283 = sub i12 %sext_ln1171_57, i12 %zext_ln1171_289"   --->   Operation 3862 'sub' 'sub_ln1171_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3863 [1/1] (0.00ns)   --->   "%trunc_ln717_621 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_283, i32 1, i32 11"   --->   Operation 3863 'partselect' 'trunc_ln717_621' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln717_354 = sext i11 %trunc_ln717_621"   --->   Operation 3864 'sext' 'sext_ln717_354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln717_355 = sext i12 %mult_V_3013"   --->   Operation 3865 'sext' 'sext_ln717_355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3866 [1/1] (0.00ns)   --->   "%zext_ln717_376 = zext i14 %sext_ln717_355"   --->   Operation 3866 'zext' 'zext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3867 [1/1] (0.00ns)   --->   "%zext_ln42_203 = zext i11 %mult_V_3020" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3867 'zext' 'zext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln717_357 = sext i8 %trunc_ln717_624"   --->   Operation 3868 'sext' 'sext_ln717_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln717_358 = sext i8 %trunc_ln717_624"   --->   Operation 3869 'sext' 'sext_ln717_358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3870 [1/1] (0.00ns)   --->   "%sext_ln717_359 = sext i8 %trunc_ln717_624"   --->   Operation 3870 'sext' 'sext_ln717_359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3871 [1/1] (1.48ns)   --->   "%add_ln717_105 = add i12 %zext_ln1171_290, i12 %zext_ln1171_289"   --->   Operation 3871 'add' 'add_ln717_105' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3872 [1/1] (0.00ns)   --->   "%mult_V_3022 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_105, i32 1, i32 11"   --->   Operation 3872 'partselect' 'mult_V_3022' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3873 [1/1] (0.00ns)   --->   "%zext_ln717_378 = zext i11 %mult_V_3022"   --->   Operation 3873 'zext' 'zext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3874 [1/1] (0.00ns)   --->   "%zext_ln42_204 = zext i11 %mult_V_3022" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3874 'zext' 'zext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln717_362 = sext i11 %mult_V_3025"   --->   Operation 3875 'sext' 'sext_ln717_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln717_379 = zext i14 %sext_ln717_362"   --->   Operation 3876 'zext' 'zext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3877 [1/1] (0.00ns)   --->   "%zext_ln717_380 = zext i11 %mult_V_3031"   --->   Operation 3877 'zext' 'zext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3878 [1/1] (0.00ns)   --->   "%zext_ln42_205 = zext i11 %mult_V_3031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3878 'zext' 'zext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln717_363 = sext i10 %mult_V_3033"   --->   Operation 3879 'sext' 'sext_ln717_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln717_381 = zext i14 %sext_ln717_363"   --->   Operation 3880 'zext' 'zext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln42_133 = sext i12 %trunc_ln717_628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3881 'sext' 'sext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3882 [1/1] (0.00ns)   --->   "%zext_ln42_206 = zext i11 %mult_V_3035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3882 'zext' 'zext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln1171_219 = sext i10 %trunc_ln717_631"   --->   Operation 3883 'sext' 'sext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln1171_220 = sext i10 %trunc_ln717_631"   --->   Operation 3884 'sext' 'sext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln1171_221 = sext i10 %trunc_ln717_631"   --->   Operation 3885 'sext' 'sext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln42_134 = sext i12 %trunc_ln717_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3886 'sext' 'sext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3887 [1/1] (0.00ns)   --->   "%zext_ln717_383 = zext i10 %mult_V_3052"   --->   Operation 3887 'zext' 'zext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3888 [1/1] (1.48ns)   --->   "%sub_ln717_147 = sub i12 %zext_ln1171_290, i12 %zext_ln1171_289"   --->   Operation 3888 'sub' 'sub_ln717_147' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3889 [1/1] (0.00ns)   --->   "%mult_V_3066 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_147, i32 1, i32 11"   --->   Operation 3889 'partselect' 'mult_V_3066' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln717_366 = sext i11 %mult_V_3066"   --->   Operation 3890 'sext' 'sext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3891 [1/1] (0.00ns)   --->   "%zext_ln717_384 = zext i14 %sext_ln717_366"   --->   Operation 3891 'zext' 'zext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln42_135 = sext i11 %trunc_ln717_634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3892 'sext' 'sext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3893 [1/1] (0.00ns)   --->   "%zext_ln42_208 = zext i7 %mult_V_3077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3893 'zext' 'zext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln717_368 = sext i10 %trunc_ln717_637"   --->   Operation 3894 'sext' 'sext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln1171_222 = sext i12 %trunc_ln717_638"   --->   Operation 3895 'sext' 'sext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln717_370 = sext i10 %trunc_ln717_639"   --->   Operation 3896 'sext' 'sext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln717_371 = sext i12 %mult_V_3089"   --->   Operation 3897 'sext' 'sext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3898 [1/1] (0.00ns)   --->   "%zext_ln717_388 = zext i14 %sext_ln717_371"   --->   Operation 3898 'zext' 'zext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3899 [1/1] (0.00ns)   --->   "%zext_ln42_209 = zext i11 %mult_V_3091" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3899 'zext' 'zext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln717_372 = sext i11 %trunc_ln717_641"   --->   Operation 3900 'sext' 'sext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln717_373 = sext i11 %trunc_ln717_641"   --->   Operation 3901 'sext' 'sext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3902 [1/1] (1.48ns)   --->   "%sub_ln717_149 = sub i12 %zext_ln1171_297, i12 %zext_ln1171_293"   --->   Operation 3902 'sub' 'sub_ln717_149' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3903 [1/1] (0.00ns)   --->   "%mult_V_3093 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_149, i32 1, i32 11"   --->   Operation 3903 'partselect' 'mult_V_3093' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3904 [1/1] (0.00ns)   --->   "%sext_ln717_374 = sext i11 %mult_V_3093"   --->   Operation 3904 'sext' 'sext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3905 [1/1] (0.00ns)   --->   "%zext_ln717_389 = zext i14 %sext_ln717_374"   --->   Operation 3905 'zext' 'zext_ln717_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3906 [1/1] (0.00ns)   --->   "%zext_ln42_210 = zext i11 %mult_V_3095" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3906 'zext' 'zext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3907 [1/1] (0.00ns)   --->   "%zext_ln42_211 = zext i10 %mult_V_3101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3907 'zext' 'zext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln42_140 = sext i12 %trunc_ln717_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3908 'sext' 'sext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3909 [1/1] (1.48ns)   --->   "%sub_ln1171_458 = sub i12 %zext_ln1171_293, i12 %zext_ln1171_297"   --->   Operation 3909 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3910 [1/1] (0.00ns)   --->   "%trunc_ln717_646 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_458, i32 1, i32 11"   --->   Operation 3910 'partselect' 'trunc_ln717_646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln42_143 = sext i11 %trunc_ln717_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3911 'sext' 'sext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln717_376 = sext i11 %mult_V_3122"   --->   Operation 3912 'sext' 'sext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3913 [1/1] (0.00ns)   --->   "%zext_ln717_391 = zext i14 %sext_ln717_376"   --->   Operation 3913 'zext' 'zext_ln717_391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3914 [1/1] (0.00ns)   --->   "%zext_ln717_392 = zext i14 %sext_ln717_376"   --->   Operation 3914 'zext' 'zext_ln717_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln717_377 = sext i11 %mult_V_3136"   --->   Operation 3915 'sext' 'sext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3916 [1/1] (0.00ns)   --->   "%zext_ln717_396 = zext i14 %sext_ln717_377"   --->   Operation 3916 'zext' 'zext_ln717_396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3917 [1/1] (0.00ns)   --->   "%zext_ln717_397 = zext i14 %sext_ln717_377"   --->   Operation 3917 'zext' 'zext_ln717_397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln717_378 = sext i11 %trunc_ln717_650"   --->   Operation 3918 'sext' 'sext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln717_379 = sext i11 %trunc_ln717_650"   --->   Operation 3919 'sext' 'sext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3920 [1/1] (0.00ns)   --->   "%zext_ln42_213 = zext i10 %mult_V_3140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3920 'zext' 'zext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln1171_224 = sext i11 %trunc_ln717_651"   --->   Operation 3921 'sext' 'sext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln717_382 = sext i12 %mult_V_3143"   --->   Operation 3922 'sext' 'sext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3923 [1/1] (0.00ns)   --->   "%zext_ln717_402 = zext i14 %sext_ln717_382"   --->   Operation 3923 'zext' 'zext_ln717_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln717_383 = sext i10 %mult_V_3145"   --->   Operation 3924 'sext' 'sext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3925 [1/1] (0.00ns)   --->   "%zext_ln717_403 = zext i14 %sext_ln717_383"   --->   Operation 3925 'zext' 'zext_ln717_403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln717_404 = zext i14 %sext_ln717_383"   --->   Operation 3926 'zext' 'zext_ln717_404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln1171_225 = sext i9 %trunc_ln717_655"   --->   Operation 3927 'sext' 'sext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln1171_226 = sext i9 %trunc_ln717_655"   --->   Operation 3928 'sext' 'sext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln1171_227 = sext i9 %trunc_ln717_655"   --->   Operation 3929 'sext' 'sext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln717_384 = sext i12 %trunc_ln717_656"   --->   Operation 3930 'sext' 'sext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3931 [1/1] (0.00ns)   --->   "%zext_ln717_406 = zext i14 %sext_ln717_385"   --->   Operation 3931 'zext' 'zext_ln717_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln717_386 = sext i11 %mult_V_3155"   --->   Operation 3932 'sext' 'sext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3933 [1/1] (0.00ns)   --->   "%zext_ln717_407 = zext i14 %sext_ln717_386"   --->   Operation 3933 'zext' 'zext_ln717_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln42_145 = sext i12 %trunc_ln717_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3934 'sext' 'sext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3935 [1/1] (0.00ns)   --->   "%zext_ln42_214 = zext i7 %mult_V_3162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3935 'zext' 'zext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln717_387 = sext i8 %trunc_ln717_660"   --->   Operation 3936 'sext' 'sext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3937 [1/1] (0.00ns)   --->   "%zext_ln42_216 = zext i11 %mult_V_3177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3937 'zext' 'zext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln42_146 = sext i10 %trunc_ln717_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3938 'sext' 'sext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln717_388 = sext i12 %trunc_ln717_663"   --->   Operation 3939 'sext' 'sext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln42_219 = zext i10 %mult_V_3269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3940 'zext' 'zext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln717_389 = sext i10 %trunc_ln717_664"   --->   Operation 3941 'sext' 'sext_ln717_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln717_392 = sext i10 %mult_V_3278"   --->   Operation 3942 'sext' 'sext_ln717_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3943 [1/1] (0.00ns)   --->   "%zext_ln717_411 = zext i14 %sext_ln717_392"   --->   Operation 3943 'zext' 'zext_ln717_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln717_395 = sext i11 %mult_V_3280"   --->   Operation 3944 'sext' 'sext_ln717_395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln717_412 = zext i14 %sext_ln717_395"   --->   Operation 3945 'zext' 'zext_ln717_412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3946 [1/1] (0.00ns)   --->   "%zext_ln42_222 = zext i7 %mult_V_3281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3946 'zext' 'zext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln42_223 = zext i7 %mult_V_3281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3947 'zext' 'zext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln717_396 = sext i8 %trunc_ln717_669"   --->   Operation 3948 'sext' 'sext_ln717_396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3949 [1/1] (0.00ns)   --->   "%zext_ln717_414 = zext i11 %mult_V_3291"   --->   Operation 3949 'zext' 'zext_ln717_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3950 [1/1] (0.00ns)   --->   "%zext_ln42_224 = zext i11 %mult_V_3291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3950 'zext' 'zext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln1171_228 = sext i12 %trunc_ln717_670"   --->   Operation 3951 'sext' 'sext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln42_148 = sext i11 %trunc_ln717_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3952 'sext' 'sext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln42_149 = sext i11 %trunc_ln717_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3953 'sext' 'sext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3954 [1/1] (0.00ns)   --->   "%zext_ln42_226 = zext i9 %mult_V_3301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3954 'zext' 'zext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln717_397 = sext i11 %mult_V_3302"   --->   Operation 3955 'sext' 'sext_ln717_397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3956 [1/1] (0.00ns)   --->   "%zext_ln717_415 = zext i14 %sext_ln717_397"   --->   Operation 3956 'zext' 'zext_ln717_415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln42_150 = sext i12 %trunc_ln717_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3957 'sext' 'sext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3958 [1/1] (0.00ns)   --->   "%zext_ln42_227 = zext i11 %mult_V_3318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3958 'zext' 'zext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln717_399 = sext i12 %mult_V_3323"   --->   Operation 3959 'sext' 'sext_ln717_399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3960 [1/1] (0.00ns)   --->   "%zext_ln717_417 = zext i14 %sext_ln717_399"   --->   Operation 3960 'zext' 'zext_ln717_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln1171_229 = sext i12 %trunc_ln717_676"   --->   Operation 3961 'sext' 'sext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln717_400 = sext i9 %trunc_ln717_677"   --->   Operation 3962 'sext' 'sext_ln717_400' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln717_401 = sext i9 %trunc_ln717_677"   --->   Operation 3963 'sext' 'sext_ln717_401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3964 [1/1] (0.00ns)   --->   "%zext_ln42_230 = zext i7 %mult_V_3332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3964 'zext' 'zext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln717_402 = sext i11 %mult_V_3333"   --->   Operation 3965 'sext' 'sext_ln717_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3966 [1/1] (0.00ns)   --->   "%zext_ln717_421 = zext i14 %sext_ln717_402"   --->   Operation 3966 'zext' 'zext_ln717_421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3967 [1/1] (0.00ns)   --->   "%zext_ln42_231 = zext i12 %mult_V_3335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3967 'zext' 'zext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3968 [1/1] (0.00ns)   --->   "%sext_ln717_403 = sext i13 %trunc_ln717_679"   --->   Operation 3968 'sext' 'sext_ln717_403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln42_151 = sext i8 %trunc_ln717_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3969 'sext' 'sext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln42_152 = sext i8 %trunc_ln717_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3970 'sext' 'sext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln42_153 = sext i8 %trunc_ln717_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3971 'sext' 'sext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln42_155 = sext i10 %trunc_ln717_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3972 'sext' 'sext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln42_156 = sext i10 %trunc_ln717_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3973 'sext' 'sext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln1171_230 = sext i12 %trunc_ln717_682"   --->   Operation 3974 'sext' 'sext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln717_407 = sext i11 %mult_V_3369"   --->   Operation 3975 'sext' 'sext_ln717_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3976 [1/1] (0.00ns)   --->   "%zext_ln717_426 = zext i14 %sext_ln717_407"   --->   Operation 3976 'zext' 'zext_ln717_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln717_408 = sext i10 %trunc_ln717_686"   --->   Operation 3977 'sext' 'sext_ln717_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln42_157 = sext i11 %trunc_ln717_688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3978 'sext' 'sext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3979 [1/1] (0.00ns)   --->   "%zext_ln1171_323 = zext i8 %p_read_106"   --->   Operation 3979 'zext' 'zext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3980 [1/1] (0.00ns)   --->   "%zext_ln1171_327 = zext i8 %p_read_106"   --->   Operation 3980 'zext' 'zext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln717_410 = sext i12 %mult_V_3395"   --->   Operation 3981 'sext' 'sext_ln717_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3982 [1/1] (0.00ns)   --->   "%zext_ln717_431 = zext i14 %sext_ln717_410"   --->   Operation 3982 'zext' 'zext_ln717_431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3983 [1/1] (1.30ns)   --->   "%sub_ln1171_319 = sub i9 0, i9 %zext_ln1171_327"   --->   Operation 3983 'sub' 'sub_ln1171_319' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3984 [1/1] (0.00ns)   --->   "%trunc_ln717_690 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_319, i32 1, i32 8"   --->   Operation 3984 'partselect' 'trunc_ln717_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3985 [1/1] (0.00ns)   --->   "%sext_ln717_411 = sext i8 %trunc_ln717_690"   --->   Operation 3985 'sext' 'sext_ln717_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3986 [1/1] (0.00ns)   --->   "%zext_ln42_235 = zext i9 %mult_V_3398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3986 'zext' 'zext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln42_158 = sext i11 %trunc_ln717_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3987 'sext' 'sext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln42_159 = sext i11 %trunc_ln717_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3988 'sext' 'sext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln717_414 = sext i12 %trunc_ln717_693"   --->   Operation 3989 'sext' 'sext_ln717_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3990 [1/1] (0.00ns)   --->   "%zext_ln42_236 = zext i11 %mult_V_3408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3990 'zext' 'zext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln42_160 = sext i11 %trunc_ln717_695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3991 'sext' 'sext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln42_161 = sext i11 %trunc_ln717_695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3992 'sext' 'sext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln42_162 = sext i9 %trunc_ln717_696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3993 'sext' 'sext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln42_163 = sext i9 %trunc_ln717_696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3994 'sext' 'sext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln42_164 = sext i12 %trunc_ln717_697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3995 'sext' 'sext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln42_165 = sext i12 %trunc_ln717_697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3996 'sext' 'sext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln42_166 = sext i10 %trunc_ln717_698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3997 'sext' 'sext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3998 [1/1] (0.00ns)   --->   "%sext_ln42_167 = sext i10 %trunc_ln717_698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3998 'sext' 'sext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln717_416 = sext i12 %mult_V_3436"   --->   Operation 3999 'sext' 'sext_ln717_416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4000 [1/1] (0.00ns)   --->   "%zext_ln717_439 = zext i14 %sext_ln717_416"   --->   Operation 4000 'zext' 'zext_ln717_439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln717_417 = sext i10 %mult_V_3445"   --->   Operation 4001 'sext' 'sext_ln717_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4002 [1/1] (0.00ns)   --->   "%zext_ln717_440 = zext i14 %sext_ln717_417"   --->   Operation 4002 'zext' 'zext_ln717_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln1171_231 = sext i11 %trunc_ln717_702"   --->   Operation 4003 'sext' 'sext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln42_168 = sext i10 %trunc_ln717_703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4004 'sext' 'sext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln717_419 = sext i9 %trunc_ln717_704"   --->   Operation 4005 'sext' 'sext_ln717_419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln42_169 = sext i12 %trunc_ln717_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4006 'sext' 'sext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4007 [1/1] (0.00ns)   --->   "%zext_ln717_449 = zext i11 %mult_V_3488"   --->   Operation 4007 'zext' 'zext_ln717_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4008 [1/1] (0.00ns)   --->   "%zext_ln42_241 = zext i11 %mult_V_3488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4008 'zext' 'zext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln1171_232 = sext i12 %trunc_ln717_707"   --->   Operation 4009 'sext' 'sext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln1171_233 = sext i13 %trunc_ln717_708"   --->   Operation 4010 'sext' 'sext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln1171_234 = sext i11 %trunc_ln717_710"   --->   Operation 4011 'sext' 'sext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln42_171 = sext i12 %trunc_ln717_711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4012 'sext' 'sext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln42_243 = zext i10 %mult_V_3517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4013 'zext' 'zext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln1171_235 = sext i13 %trunc_ln717_712"   --->   Operation 4014 'sext' 'sext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln717_421 = sext i10 %trunc_ln717_713"   --->   Operation 4015 'sext' 'sext_ln717_421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln717_422 = sext i10 %trunc_ln717_713"   --->   Operation 4016 'sext' 'sext_ln717_422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln717_424 = sext i12 %trunc_ln717_715"   --->   Operation 4017 'sext' 'sext_ln717_424' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4018 [1/1] (0.00ns)   --->   "%zext_ln42_245 = zext i7 %mult_V_3525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4018 'zext' 'zext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln717_425 = sext i12 %trunc_ln717_716"   --->   Operation 4019 'sext' 'sext_ln717_425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln717_426 = sext i10 %mult_V_3527"   --->   Operation 4020 'sext' 'sext_ln717_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4021 [1/1] (0.00ns)   --->   "%zext_ln717_453 = zext i14 %sext_ln717_426"   --->   Operation 4021 'zext' 'zext_ln717_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4022 [1/1] (0.00ns)   --->   "%zext_ln717_455 = zext i11 %mult_V_3529"   --->   Operation 4022 'zext' 'zext_ln717_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln42_172 = sext i13 %trunc_ln717_718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4023 'sext' 'sext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln717_427 = sext i11 %trunc_ln717_719"   --->   Operation 4024 'sext' 'sext_ln717_427' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln717_428 = sext i11 %trunc_ln717_719"   --->   Operation 4025 'sext' 'sext_ln717_428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln717_429 = sext i11 %trunc_ln717_720"   --->   Operation 4026 'sext' 'sext_ln717_429' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln42_173 = sext i8 %trunc_ln717_721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4027 'sext' 'sext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln42_174 = sext i8 %trunc_ln717_721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4028 'sext' 'sext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln717_430 = sext i10 %trunc_ln717_722"   --->   Operation 4029 'sext' 'sext_ln717_430' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln717_431 = sext i10 %trunc_ln717_722"   --->   Operation 4030 'sext' 'sext_ln717_431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln717_432 = sext i12 %mult_V_3557"   --->   Operation 4031 'sext' 'sext_ln717_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4032 [1/1] (0.00ns)   --->   "%zext_ln717_458 = zext i14 %sext_ln717_432"   --->   Operation 4032 'zext' 'zext_ln717_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln717_433 = sext i12 %mult_V_3558"   --->   Operation 4033 'sext' 'sext_ln717_433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4034 [1/1] (0.00ns)   --->   "%zext_ln717_459 = zext i14 %sext_ln717_433"   --->   Operation 4034 'zext' 'zext_ln717_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4035 [1/1] (0.00ns)   --->   "%zext_ln42_249 = zext i10 %mult_V_3560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4035 'zext' 'zext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4036 [1/1] (0.00ns)   --->   "%zext_ln717_460 = zext i12 %mult_V_3575"   --->   Operation 4036 'zext' 'zext_ln717_460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4037 [1/1] (0.00ns)   --->   "%zext_ln717_461 = zext i11 %mult_V_3576"   --->   Operation 4037 'zext' 'zext_ln717_461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln717_434 = sext i11 %mult_V_3581"   --->   Operation 4038 'sext' 'sext_ln717_434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln717_462 = zext i14 %sext_ln717_434"   --->   Operation 4039 'zext' 'zext_ln717_462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4040 [1/1] (0.00ns)   --->   "%zext_ln1171_346 = zext i8 %p_read_103"   --->   Operation 4040 'zext' 'zext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4041 [1/1] (0.00ns)   --->   "%zext_ln1171_347 = zext i8 %p_read_103"   --->   Operation 4041 'zext' 'zext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4042 [1/1] (0.00ns)   --->   "%zext_ln42_250 = zext i10 %mult_V_3587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4042 'zext' 'zext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4043 [1/1] (0.00ns)   --->   "%zext_ln717_465 = zext i11 %mult_V_3590"   --->   Operation 4043 'zext' 'zext_ln717_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4044 [1/1] (0.00ns)   --->   "%zext_ln42_253 = zext i11 %mult_V_3599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4044 'zext' 'zext_ln42_253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4045 [1/1] (0.00ns)   --->   "%zext_ln1171_351 = zext i10 %mult_V_3587"   --->   Operation 4045 'zext' 'zext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln1171_238 = sext i10 %trunc_ln717_730"   --->   Operation 4046 'sext' 'sext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4047 [1/1] (1.30ns)   --->   "%sub_ln1171_343 = sub i9 0, i9 %zext_ln1171_346"   --->   Operation 4047 'sub' 'sub_ln1171_343' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln717_731 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_343, i32 1, i32 8"   --->   Operation 4048 'partselect' 'trunc_ln717_731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln717_436 = sext i8 %trunc_ln717_731"   --->   Operation 4049 'sext' 'sext_ln717_436' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln717_437 = sext i8 %trunc_ln717_731"   --->   Operation 4050 'sext' 'sext_ln717_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln717_438 = sext i12 %trunc_ln717_732"   --->   Operation 4051 'sext' 'sext_ln717_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln717_439 = sext i12 %mult_V_3607"   --->   Operation 4052 'sext' 'sext_ln717_439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4053 [1/1] (0.00ns)   --->   "%zext_ln717_467 = zext i14 %sext_ln717_439"   --->   Operation 4053 'zext' 'zext_ln717_467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln717_440 = sext i9 %trunc_ln717_734"   --->   Operation 4054 'sext' 'sext_ln717_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln717_441 = sext i9 %trunc_ln717_734"   --->   Operation 4055 'sext' 'sext_ln717_441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln717_442 = sext i9 %trunc_ln717_734"   --->   Operation 4056 'sext' 'sext_ln717_442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln717_443 = sext i9 %trunc_ln717_734"   --->   Operation 4057 'sext' 'sext_ln717_443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4058 [1/1] (0.00ns)   --->   "%zext_ln42_254 = zext i10 %mult_V_3613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4058 'zext' 'zext_ln42_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4059 [1/1] (0.00ns)   --->   "%zext_ln42_255 = zext i10 %mult_V_3613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4059 'zext' 'zext_ln42_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln717_444 = sext i12 %trunc_ln717_735"   --->   Operation 4060 'sext' 'sext_ln717_444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln717_445 = sext i12 %trunc_ln717_735"   --->   Operation 4061 'sext' 'sext_ln717_445' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4062 [1/1] (1.54ns)   --->   "%sub_ln1171_348 = sub i13 %zext_ln1171_351, i13 %zext_ln717_466"   --->   Operation 4062 'sub' 'sub_ln1171_348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4063 [1/1] (0.00ns)   --->   "%trunc_ln717_737 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_348, i32 1, i32 12"   --->   Operation 4063 'partselect' 'trunc_ln717_737' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln1171_239 = sext i12 %trunc_ln717_737"   --->   Operation 4064 'sext' 'sext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4065 [1/1] (1.54ns)   --->   "%sub_ln1171_349 = sub i13 0, i13 %zext_ln717_466"   --->   Operation 4065 'sub' 'sub_ln1171_349' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4066 [1/1] (0.00ns)   --->   "%trunc_ln717_738 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_349, i32 1, i32 12"   --->   Operation 4066 'partselect' 'trunc_ln717_738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln1171_240 = sext i12 %trunc_ln717_738"   --->   Operation 4067 'sext' 'sext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4068 [1/1] (0.00ns)   --->   "%zext_ln717_472 = zext i11 %mult_V_3713"   --->   Operation 4068 'zext' 'zext_ln717_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4069 [1/1] (0.00ns)   --->   "%zext_ln1171_359 = zext i9 %shl_ln1171_36"   --->   Operation 4069 'zext' 'zext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln1171_241 = sext i11 %trunc_ln717_739"   --->   Operation 4070 'sext' 'sext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln1171_242 = sext i11 %trunc_ln717_740"   --->   Operation 4071 'sext' 'sext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln1171_243 = sext i11 %trunc_ln717_740"   --->   Operation 4072 'sext' 'sext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln717_447 = sext i13 %trunc_ln717_742"   --->   Operation 4073 'sext' 'sext_ln717_447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln1171_244 = sext i10 %trunc_ln717_743"   --->   Operation 4074 'sext' 'sext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln717_448 = sext i12 %trunc_ln717_744"   --->   Operation 4075 'sext' 'sext_ln717_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln717_449 = sext i10 %mult_V_3730"   --->   Operation 4076 'sext' 'sext_ln717_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4077 [1/1] (0.00ns)   --->   "%zext_ln717_473 = zext i14 %sext_ln717_449"   --->   Operation 4077 'zext' 'zext_ln717_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4078 [1/1] (1.36ns)   --->   "%sub_ln1171_356 = sub i10 0, i10 %zext_ln1171_359"   --->   Operation 4078 'sub' 'sub_ln1171_356' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4079 [1/1] (0.00ns)   --->   "%trunc_ln717_746 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_356, i32 1, i32 9"   --->   Operation 4079 'partselect' 'trunc_ln717_746' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln1171_245 = sext i9 %trunc_ln717_746"   --->   Operation 4080 'sext' 'sext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln1171_246 = sext i9 %trunc_ln717_746"   --->   Operation 4081 'sext' 'sext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln717_450 = sext i12 %trunc_ln717_747"   --->   Operation 4082 'sext' 'sext_ln717_450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4083 [1/1] (0.00ns)   --->   "%zext_ln717_474 = zext i12 %mult_V_3739"   --->   Operation 4083 'zext' 'zext_ln717_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln42_178 = sext i11 %trunc_ln717_748" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4084 'sext' 'sext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln42_179 = sext i13 %trunc_ln717_749" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4085 'sext' 'sext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln42_257 = zext i10 %mult_V_3770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4086 'zext' 'zext_ln42_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4087 [1/1] (0.00ns)   --->   "%zext_ln42_258 = zext i11 %mult_V_3771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4087 'zext' 'zext_ln42_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln717_452 = sext i12 %mult_V_3773"   --->   Operation 4088 'sext' 'sext_ln717_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4089 [1/1] (0.00ns)   --->   "%zext_ln717_477 = zext i14 %sext_ln717_452"   --->   Operation 4089 'zext' 'zext_ln717_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln1171_247 = sext i11 %trunc_ln717_752"   --->   Operation 4090 'sext' 'sext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln1171_248 = sext i11 %trunc_ln717_752"   --->   Operation 4091 'sext' 'sext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln1171_249 = sext i10 %trunc_ln717_753"   --->   Operation 4092 'sext' 'sext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln1171_250 = sext i10 %trunc_ln717_753"   --->   Operation 4093 'sext' 'sext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln717_455 = sext i11 %trunc_ln717_754"   --->   Operation 4094 'sext' 'sext_ln717_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4095 [1/1] (0.00ns)   --->   "%sext_ln717_456 = sext i11 %trunc_ln717_754"   --->   Operation 4095 'sext' 'sext_ln717_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln717_457 = sext i11 %trunc_ln717_754"   --->   Operation 4096 'sext' 'sext_ln717_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4097 [1/1] (0.00ns)   --->   "%zext_ln42_263 = zext i10 %mult_V_3781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4097 'zext' 'zext_ln42_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln717_458 = sext i12 %mult_V_3783"   --->   Operation 4098 'sext' 'sext_ln717_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln717_482 = zext i14 %sext_ln717_458"   --->   Operation 4099 'zext' 'zext_ln717_482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4100 [1/1] (0.00ns)   --->   "%zext_ln717_483 = zext i14 %sext_ln717_458"   --->   Operation 4100 'zext' 'zext_ln717_483' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln1171_251 = sext i11 %trunc_ln717_756"   --->   Operation 4101 'sext' 'sext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln42_180 = sext i12 %trunc_ln717_757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4102 'sext' 'sext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4103 [1/1] (0.00ns)   --->   "%zext_ln42_264 = zext i9 %mult_V_3789" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4103 'zext' 'zext_ln42_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln717_459 = sext i9 %trunc_ln717_758"   --->   Operation 4104 'sext' 'sext_ln717_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln717_460 = sext i9 %trunc_ln717_758"   --->   Operation 4105 'sext' 'sext_ln717_460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln717_461 = sext i10 %trunc_ln717_759"   --->   Operation 4106 'sext' 'sext_ln717_461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln717_462 = sext i10 %trunc_ln717_759"   --->   Operation 4107 'sext' 'sext_ln717_462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4108 [1/1] (0.00ns)   --->   "%zext_ln42_265 = zext i11 %mult_V_3797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4108 'zext' 'zext_ln42_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4109 [1/1] (0.00ns)   --->   "%zext_ln42_267 = zext i7 %mult_V_3801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4109 'zext' 'zext_ln42_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4110 [1/1] (0.00ns)   --->   "%zext_ln42_268 = zext i11 %mult_V_3803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4110 'zext' 'zext_ln42_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4111 [1/1] (0.00ns)   --->   "%sext_ln717_464 = sext i11 %mult_V_3804"   --->   Operation 4111 'sext' 'sext_ln717_464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4112 [1/1] (0.00ns)   --->   "%zext_ln717_485 = zext i14 %sext_ln717_464"   --->   Operation 4112 'zext' 'zext_ln717_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4113 [1/1] (0.00ns)   --->   "%zext_ln42_272 = zext i11 %mult_V_3830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4113 'zext' 'zext_ln42_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4114 [1/1] (1.30ns)   --->   "%sub_ln1171_364 = sub i9 0, i9 %zext_ln1171_371"   --->   Operation 4114 'sub' 'sub_ln1171_364' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4115 [1/1] (0.00ns)   --->   "%trunc_ln717_762 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_364, i32 1, i32 8"   --->   Operation 4115 'partselect' 'trunc_ln717_762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln42_181 = sext i8 %trunc_ln717_762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4116 'sext' 'sext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln42_182 = sext i8 %trunc_ln717_762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4117 'sext' 'sext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln717_465 = sext i12 %trunc_ln717_763"   --->   Operation 4118 'sext' 'sext_ln717_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln1171_252 = sext i11 %trunc_ln717_764"   --->   Operation 4119 'sext' 'sext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln717_466 = sext i12 %trunc_ln717_765"   --->   Operation 4120 'sext' 'sext_ln717_466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4121 [1/1] (0.00ns)   --->   "%zext_ln42_277 = zext i9 %mult_V_3852" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4121 'zext' 'zext_ln42_277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4122 [1/1] (0.00ns)   --->   "%zext_ln42_278 = zext i9 %mult_V_3852" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4122 'zext' 'zext_ln42_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln1171_253 = sext i11 %trunc_ln717_767"   --->   Operation 4123 'sext' 'sext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln717_468 = sext i12 %trunc_ln717_768"   --->   Operation 4124 'sext' 'sext_ln717_468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln717_469 = sext i11 %trunc_ln717_769"   --->   Operation 4125 'sext' 'sext_ln717_469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4126 [1/1] (0.00ns)   --->   "%sext_ln42_183 = sext i10 %trunc_ln717_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4126 'sext' 'sext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4127 [1/1] (0.00ns)   --->   "%zext_ln717_490 = zext i11 %mult_V_3865"   --->   Operation 4127 'zext' 'zext_ln717_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln42_279 = zext i11 %mult_V_3865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4128 'zext' 'zext_ln42_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4129 [1/1] (0.00ns)   --->   "%sext_ln717_471 = sext i11 %mult_V_3868"   --->   Operation 4129 'sext' 'sext_ln717_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4130 [1/1] (0.00ns)   --->   "%zext_ln717_491 = zext i14 %sext_ln717_471"   --->   Operation 4130 'zext' 'zext_ln717_491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4131 [1/1] (1.36ns)   --->   "%sub_ln1171_371 = sub i10 0, i10 %zext_ln42_277"   --->   Operation 4131 'sub' 'sub_ln1171_371' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4132 [1/1] (0.00ns)   --->   "%trunc_ln717_773 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_371, i32 1, i32 9"   --->   Operation 4132 'partselect' 'trunc_ln717_773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln717_473 = sext i9 %trunc_ln717_773"   --->   Operation 4133 'sext' 'sext_ln717_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4134 [1/1] (0.00ns)   --->   "%zext_ln1171_377 = zext i8 %p_read_99"   --->   Operation 4134 'zext' 'zext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4135 [1/1] (0.00ns)   --->   "%zext_ln1171_378 = zext i8 %p_read_99"   --->   Operation 4135 'zext' 'zext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4136 [1/1] (0.00ns)   --->   "%mult_V_3916 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_99, i2 0"   --->   Operation 4136 'bitconcatenate' 'mult_V_3916' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4137 [1/1] (0.00ns)   --->   "%zext_ln717_496 = zext i10 %mult_V_3916"   --->   Operation 4137 'zext' 'zext_ln717_496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4138 [1/1] (1.54ns)   --->   "%sub_ln717_189 = sub i13 %zext_ln717_495, i13 %zext_ln717_496"   --->   Operation 4138 'sub' 'sub_ln717_189' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4139 [1/1] (0.00ns)   --->   "%mult_V_3905 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_189, i32 1, i32 12"   --->   Operation 4139 'partselect' 'mult_V_3905' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln717_476 = sext i12 %mult_V_3905"   --->   Operation 4140 'sext' 'sext_ln717_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln717_497 = zext i14 %sext_ln717_476"   --->   Operation 4141 'zext' 'zext_ln717_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4142 [1/1] (0.00ns)   --->   "%sext_ln717_478 = sext i11 %trunc_ln717_777"   --->   Operation 4142 'sext' 'sext_ln717_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4143 [1/1] (1.54ns)   --->   "%sub_ln1171_373 = sub i13 0, i13 %zext_ln717_495"   --->   Operation 4143 'sub' 'sub_ln1171_373' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i13 %sub_ln1171_373"   --->   Operation 4144 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4145 [1/1] (0.00ns)   --->   "%zext_ln1171_380 = zext i9 %mult_V_3937"   --->   Operation 4145 'zext' 'zext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4146 [1/1] (0.00ns)   --->   "%zext_ln1171_381 = zext i9 %mult_V_3937"   --->   Operation 4146 'zext' 'zext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4147 [1/1] (1.53ns)   --->   "%sub_ln1171_374 = sub i14 %sext_ln1171_75, i14 %zext_ln1171_381"   --->   Operation 4147 'sub' 'sub_ln1171_374' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4148 [1/1] (0.00ns)   --->   "%trunc_ln717_778 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_374, i32 1, i32 13"   --->   Operation 4148 'partselect' 'trunc_ln717_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4149 [1/1] (0.00ns)   --->   "%zext_ln42_282 = zext i10 %mult_V_3916" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4149 'zext' 'zext_ln42_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln42_283 = zext i10 %mult_V_3916" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4150 'zext' 'zext_ln42_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln717_480 = sext i12 %trunc_ln717_779"   --->   Operation 4151 'sext' 'sext_ln717_480' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4152 [1/1] (1.48ns)   --->   "%sub_ln717_190 = sub i12 %zext_ln717_498, i12 %zext_ln1171_380"   --->   Operation 4152 'sub' 'sub_ln717_190' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4153 [1/1] (0.00ns)   --->   "%mult_V_3922 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_190, i32 1, i32 11"   --->   Operation 4153 'partselect' 'mult_V_3922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln717_481 = sext i11 %mult_V_3922"   --->   Operation 4154 'sext' 'sext_ln717_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln717_500 = zext i14 %sext_ln717_481"   --->   Operation 4155 'zext' 'zext_ln717_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4156 [1/1] (1.41ns)   --->   "%sub_ln1171_375 = sub i11 0, i11 %zext_ln42_283"   --->   Operation 4156 'sub' 'sub_ln1171_375' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i11 %sub_ln1171_375"   --->   Operation 4157 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4158 [1/1] (1.48ns)   --->   "%sub_ln1171_376 = sub i12 %sext_ln1171_76, i12 %zext_ln1171_378"   --->   Operation 4158 'sub' 'sub_ln1171_376' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4159 [1/1] (0.00ns)   --->   "%trunc_ln717_781 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_376, i32 1, i32 11"   --->   Operation 4159 'partselect' 'trunc_ln717_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4160 [1/1] (1.48ns)   --->   "%add_ln717_141 = add i12 %zext_ln717_498, i12 %zext_ln1171_378"   --->   Operation 4160 'add' 'add_ln717_141' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4161 [1/1] (0.00ns)   --->   "%mult_V_3927 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_141, i32 1, i32 11"   --->   Operation 4161 'partselect' 'mult_V_3927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4162 [1/1] (0.00ns)   --->   "%zext_ln42_284 = zext i11 %mult_V_3927" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4162 'zext' 'zext_ln42_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4163 [1/1] (1.48ns)   --->   "%sub_ln1171_377 = sub i12 %zext_ln1171_380, i12 %zext_ln717_498"   --->   Operation 4163 'sub' 'sub_ln1171_377' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4164 [1/1] (0.00ns)   --->   "%trunc_ln717_783 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_377, i32 1, i32 11"   --->   Operation 4164 'partselect' 'trunc_ln717_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln1171_254 = sext i11 %trunc_ln717_783"   --->   Operation 4165 'sext' 'sext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln1171_255 = sext i12 %trunc_ln717_784"   --->   Operation 4166 'sext' 'sext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4167 [1/1] (1.48ns)   --->   "%sub_ln1171_478 = sub i12 %zext_ln1171_378, i12 %zext_ln717_498"   --->   Operation 4167 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4168 [1/1] (0.00ns)   --->   "%trunc_ln717_785 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_478, i32 1, i32 11"   --->   Operation 4168 'partselect' 'trunc_ln717_785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln42_185 = sext i11 %trunc_ln717_785" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4169 'sext' 'sext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4170 [1/1] (0.00ns)   --->   "%trunc_ln717_786 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_375, i32 1, i32 10"   --->   Operation 4170 'partselect' 'trunc_ln717_786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln1171_256 = sext i10 %trunc_ln717_786"   --->   Operation 4171 'sext' 'sext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln717_484 = sext i12 %trunc_ln717_787"   --->   Operation 4172 'sext' 'sext_ln717_484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4173 [1/1] (0.00ns)   --->   "%zext_ln42_291 = zext i11 %mult_V_3969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4173 'zext' 'zext_ln42_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln1171_258 = sext i10 %trunc_ln717_788"   --->   Operation 4174 'sext' 'sext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln1171_259 = sext i11 %trunc_ln717_789"   --->   Operation 4175 'sext' 'sext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4176 [1/1] (1.41ns)   --->   "%sub_ln1171_479 = sub i11 %zext_ln42_289, i11 %zext_ln1171_382"   --->   Operation 4176 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4177 [1/1] (0.00ns)   --->   "%trunc_ln717_790 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_479, i32 1, i32 10"   --->   Operation 4177 'partselect' 'trunc_ln717_790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln1171_260 = sext i10 %trunc_ln717_790"   --->   Operation 4178 'sext' 'sext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4179 [1/1] (0.00ns)   --->   "%sext_ln1171_261 = sext i11 %trunc_ln717_791"   --->   Operation 4179 'sext' 'sext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4180 [1/1] (1.30ns)   --->   "%sub_ln1171_382 = sub i9 0, i9 %zext_ln42_288"   --->   Operation 4180 'sub' 'sub_ln1171_382' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4181 [1/1] (0.00ns)   --->   "%trunc_ln717_792 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_382, i32 1, i32 8"   --->   Operation 4181 'partselect' 'trunc_ln717_792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4182 [1/1] (0.00ns)   --->   "%zext_ln42_293 = zext i11 %mult_V_3984" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4182 'zext' 'zext_ln42_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4183 [1/1] (1.41ns)   --->   "%add_ln717_145 = add i11 %zext_ln1171_382, i11 %zext_ln42_289"   --->   Operation 4183 'add' 'add_ln717_145' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4184 [1/1] (0.00ns)   --->   "%mult_V_3986 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_145, i32 1, i32 10"   --->   Operation 4184 'partselect' 'mult_V_3986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4185 [1/1] (0.00ns)   --->   "%zext_ln717_508 = zext i10 %mult_V_3986"   --->   Operation 4185 'zext' 'zext_ln717_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln717_490 = sext i12 %mult_V_3990"   --->   Operation 4186 'sext' 'sext_ln717_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4187 [1/1] (0.00ns)   --->   "%zext_ln717_510 = zext i14 %sext_ln717_490"   --->   Operation 4187 'zext' 'zext_ln717_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln717_511 = zext i14 %sext_ln717_490"   --->   Operation 4188 'zext' 'zext_ln717_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln717_491 = sext i12 %trunc_ln717_796"   --->   Operation 4189 'sext' 'sext_ln717_491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4190 [1/1] (0.00ns)   --->   "%zext_ln42_294 = zext i11 %mult_V_3996" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4190 'zext' 'zext_ln42_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln42_186 = sext i11 %trunc_ln717_798" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4191 'sext' 'sext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln42_187 = sext i11 %trunc_ln717_798" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4192 'sext' 'sext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4193 [1/1] (0.00ns)   --->   "%zext_ln42_295 = zext i11 %mult_V_4009" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4193 'zext' 'zext_ln42_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln42_188 = sext i9 %trunc_ln717_799" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4194 'sext' 'sext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln717_493 = sext i12 %mult_V_4019"   --->   Operation 4195 'sext' 'sext_ln717_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4196 [1/1] (0.00ns)   --->   "%zext_ln717_513 = zext i14 %sext_ln717_493"   --->   Operation 4196 'zext' 'zext_ln717_513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln717_494 = sext i11 %trunc_ln717_801"   --->   Operation 4197 'sext' 'sext_ln717_494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln717_497 = sext i11 %mult_V_4032"   --->   Operation 4198 'sext' 'sext_ln717_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4199 [1/1] (0.00ns)   --->   "%zext_ln717_517 = zext i14 %sext_ln717_497"   --->   Operation 4199 'zext' 'zext_ln717_517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4200 [1/1] (0.00ns)   --->   "%zext_ln717_519 = zext i10 %mult_V_4034"   --->   Operation 4200 'zext' 'zext_ln717_519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln717_498 = sext i10 %trunc_ln717_805"   --->   Operation 4201 'sext' 'sext_ln717_498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln1171_262 = sext i10 %trunc_ln717_805"   --->   Operation 4202 'sext' 'sext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln1171_263 = sext i10 %trunc_ln717_805"   --->   Operation 4203 'sext' 'sext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln717_499 = sext i11 %trunc_ln717_806"   --->   Operation 4204 'sext' 'sext_ln717_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln1171_264 = sext i11 %trunc_ln717_806"   --->   Operation 4205 'sext' 'sext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln717_500 = sext i12 %trunc_ln717_807"   --->   Operation 4206 'sext' 'sext_ln717_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4207 [1/1] (0.00ns)   --->   "%zext_ln717_520 = zext i11 %mult_V_4041"   --->   Operation 4207 'zext' 'zext_ln717_520' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln717_501 = sext i9 %trunc_ln717_808"   --->   Operation 4208 'sext' 'sext_ln717_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln717_502 = sext i9 %trunc_ln717_808"   --->   Operation 4209 'sext' 'sext_ln717_502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4210 [1/1] (0.00ns)   --->   "%sext_ln717_503 = sext i12 %mult_V_4048"   --->   Operation 4210 'sext' 'sext_ln717_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4211 [1/1] (0.00ns)   --->   "%zext_ln717_523 = zext i14 %sext_ln717_503"   --->   Operation 4211 'zext' 'zext_ln717_523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln717_507 = sext i10 %trunc_ln717_812"   --->   Operation 4212 'sext' 'sext_ln717_507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4213 [1/1] (0.00ns)   --->   "%sext_ln1171_265 = sext i11 %trunc_ln717_813"   --->   Operation 4213 'sext' 'sext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln1171_266 = sext i11 %trunc_ln717_813"   --->   Operation 4214 'sext' 'sext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln1171_267 = sext i12 %trunc_ln717_814"   --->   Operation 4215 'sext' 'sext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln1171_268 = sext i11 %trunc_ln717_816"   --->   Operation 4216 'sext' 'sext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4217 [1/1] (1.54ns)   --->   "%add_ln712 = add i12 %trunc_ln7, i12 64"   --->   Operation 4217 'add' 'add_ln712' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4218 [1/1] (1.36ns)   --->   "%add_ln712_5 = add i10 %sext_ln717_7, i10 128"   --->   Operation 4218 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4219 [1/1] (1.41ns)   --->   "%add_ln712_7 = add i11 %sext_ln717_281, i11 %sext_ln1171_193"   --->   Operation 4219 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4220 [1/1] (1.41ns)   --->   "%add_ln712_10 = add i11 %sext_ln717_431, i11 %sext_ln1171_250"   --->   Operation 4220 'add' 'add_ln712_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4221 [1/1] (1.52ns)   --->   "%add_ln712_11 = add i15 %zext_ln717_80, i15 %zext_ln42_41"   --->   Operation 4221 'add' 'add_ln712_11' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4222 [1/1] (1.52ns)   --->   "%add_ln712_15 = add i15 %zext_ln717_185, i15 %zext_ln42_123"   --->   Operation 4222 'add' 'add_ln712_15' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_16 = add i15 %zext_ln717_245, i15 %zext_ln42_168"   --->   Operation 4223 'add' 'add_ln712_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4224 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_17 = add i15 %add_ln712_16, i15 %zext_ln42_127"   --->   Operation 4224 'add' 'add_ln712_17' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_19 = add i15 %zext_ln717_323, i15 %zext_ln42_241"   --->   Operation 4225 'add' 'add_ln712_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4226 [1/1] (0.00ns)   --->   "%zext_ln712_5 = zext i11 %add_ln712_21"   --->   Operation 4226 'zext' 'zext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4227 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_22 = add i15 %zext_ln712_5, i15 %add_ln712_19"   --->   Operation 4227 'add' 'add_ln712_22' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4228 [1/1] (1.48ns)   --->   "%add_ln712_25 = add i12 %sext_ln717_60, i12 %sext_ln717_84"   --->   Operation 4228 'add' 'add_ln712_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4229 [1/1] (1.48ns)   --->   "%add_ln712_27 = add i12 %sext_ln717_146, i12 %sext_ln1171_145"   --->   Operation 4229 'add' 'add_ln712_27' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i12 %add_ln712_32"   --->   Operation 4230 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4231 [1/1] (1.54ns)   --->   "%add_ln712_33 = add i13 %sext_ln717_425, i13 %sext_ln1171_252"   --->   Operation 4231 'add' 'add_ln712_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i13 %add_ln712_33"   --->   Operation 4232 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4233 [1/1] (1.53ns)   --->   "%add_ln712_34 = add i14 %sext_ln712_20, i14 %sext_ln712_19"   --->   Operation 4233 'add' 'add_ln712_34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4234 [1/1] (1.41ns)   --->   "%add_ln712_40 = add i11 %zext_ln717_231, i11 %zext_ln717_306"   --->   Operation 4234 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4235 [1/1] (1.52ns)   --->   "%add_ln712_43 = add i15 %zext_ln42_193, i15 %zext_ln717_364"   --->   Operation 4235 'add' 'add_ln712_43' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_45 = add i12 %zext_ln717_433, i12 %zext_ln717_465"   --->   Operation 4236 'add' 'add_ln712_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4237 [1/1] (0.00ns)   --->   "%zext_ln712_10 = zext i9 %add_ln712_46"   --->   Operation 4237 'zext' 'zext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4238 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_47 = add i12 %zext_ln712_10, i12 %add_ln712_45"   --->   Operation 4238 'add' 'add_ln712_47' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4239 [1/1] (1.54ns)   --->   "%add_ln712_52 = add i13 %sext_ln1171_97, i13 %sext_ln1171_133"   --->   Operation 4239 'add' 'add_ln712_52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4240 [1/1] (1.48ns)   --->   "%add_ln712_55 = add i12 %sext_ln1171_171, i12 %sext_ln717_258"   --->   Operation 4240 'add' 'add_ln712_55' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4241 [1/1] (1.48ns)   --->   "%add_ln712_58 = add i12 %sext_ln717_297, i12 %sext_ln717_422"   --->   Operation 4241 'add' 'add_ln712_58' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i12 %add_ln712_58"   --->   Operation 4242 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4243 [1/1] (1.48ns)   --->   "%add_ln712_59 = add i12 %sext_ln1171_237, i12 %sext_ln1171_248"   --->   Operation 4243 'add' 'add_ln712_59' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i12 %add_ln712_59"   --->   Operation 4244 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4245 [1/1] (1.54ns)   --->   "%add_ln712_60 = add i13 %sext_ln712_31, i13 %sext_ln712_30"   --->   Operation 4245 'add' 'add_ln712_60' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4246 [1/1] (1.52ns)   --->   "%add_ln712_61 = add i15 %zext_ln717_71, i15 %zext_ln42_39"   --->   Operation 4246 'add' 'add_ln712_61' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4247 [1/1] (1.52ns)   --->   "%add_ln712_62 = add i15 %zext_ln42_43, i15 %zext_ln717_118"   --->   Operation 4247 'add' 'add_ln712_62' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4248 [1/1] (1.48ns)   --->   "%add_ln712_66 = add i12 %zext_ln717_128, i12 %zext_ln717_146"   --->   Operation 4248 'add' 'add_ln712_66' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4249 [1/1] (0.00ns)   --->   "%zext_ln712_15 = zext i12 %add_ln712_66"   --->   Operation 4249 'zext' 'zext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4250 [1/1] (1.48ns)   --->   "%add_ln712_67 = add i12 %zext_ln717_157, i12 %zext_ln717_170"   --->   Operation 4250 'add' 'add_ln712_67' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4251 [1/1] (0.00ns)   --->   "%zext_ln712_16 = zext i12 %add_ln712_67"   --->   Operation 4251 'zext' 'zext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4252 [1/1] (1.54ns)   --->   "%add_ln712_68 = add i13 %zext_ln712_16, i13 %zext_ln712_15"   --->   Operation 4252 'add' 'add_ln712_68' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4253 [1/1] (1.52ns)   --->   "%add_ln712_69 = add i15 %zext_ln42_144, i15 %zext_ln717_319"   --->   Operation 4253 'add' 'add_ln712_69' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4254 [1/1] (1.36ns)   --->   "%add_ln712_70 = add i10 %zext_ln42_195, i10 %zext_ln42_199"   --->   Operation 4254 'add' 'add_ln712_70' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4255 [1/1] (0.00ns)   --->   "%zext_ln712_20 = zext i11 %add_ln712_73"   --->   Operation 4255 'zext' 'zext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4256 [1/1] (1.54ns)   --->   "%add_ln712_74 = add i12 %trunc_ln42_29, i12 %zext_ln717_472"   --->   Operation 4256 'add' 'add_ln712_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4257 [1/1] (0.00ns)   --->   "%zext_ln712_21 = zext i12 %add_ln712_74"   --->   Operation 4257 'zext' 'zext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4258 [1/1] (1.54ns)   --->   "%add_ln712_75 = add i13 %zext_ln712_21, i13 %zext_ln712_20"   --->   Operation 4258 'add' 'add_ln712_75' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4259 [1/1] (1.52ns)   --->   "%add_ln712_76 = add i15 %zext_ln717_497, i15 %zext_ln42_291"   --->   Operation 4259 'add' 'add_ln712_76' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4260 [1/1] (1.30ns)   --->   "%add_ln712_77 = add i9 %zext_ln42_166, i9 64"   --->   Operation 4260 'add' 'add_ln712_77' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4261 [1/1] (0.00ns)   --->   "%zext_ln712_23 = zext i9 %add_ln712_77"   --->   Operation 4261 'zext' 'zext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4262 [1/1] (1.36ns)   --->   "%add_ln712_78 = add i10 %zext_ln712_23, i10 %zext_ln1171_221"   --->   Operation 4262 'add' 'add_ln712_78' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_87 = add i13 %sext_ln717_308, i13 %sext_ln1171_206"   --->   Operation 4263 'add' 'add_ln712_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4264 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_88 = add i13 %add_ln712_87, i13 %sext_ln42_101"   --->   Operation 4264 'add' 'add_ln712_88' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_91 = add i13 %sext_ln717_359, i13 %sext_ln717_384"   --->   Operation 4265 'add' 'add_ln712_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i11 %add_ln712_92"   --->   Operation 4266 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4267 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_93 = add i13 %sext_ln712_40, i13 %add_ln712_91"   --->   Operation 4267 'add' 'add_ln712_93' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4268 [1/1] (1.53ns)   --->   "%add_ln712_94 = add i14 %sext_ln42_172, i14 %sext_ln717_447"   --->   Operation 4268 'add' 'add_ln712_94' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4269 [1/1] (1.52ns)   --->   "%add_ln712_108 = add i15 %zext_ln717_217, i15 %zext_ln717_225"   --->   Operation 4269 'add' 'add_ln712_108' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_109 = add i12 %zext_ln717_297, i12 %zext_ln717_335"   --->   Operation 4270 'add' 'add_ln712_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4271 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_110 = add i12 %add_ln712_109, i12 %zext_ln717_269"   --->   Operation 4271 'add' 'add_ln712_110' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln712_32 = zext i11 %add_ln712_112"   --->   Operation 4272 'zext' 'zext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4273 [1/1] (1.30ns)   --->   "%add_ln712_113 = add i9 %zext_ln1171_346, i9 64"   --->   Operation 4273 'add' 'add_ln712_113' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4274 [1/1] (0.00ns)   --->   "%zext_ln712_33 = zext i9 %add_ln712_113"   --->   Operation 4274 'zext' 'zext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4275 [1/1] (1.36ns)   --->   "%add_ln712_114 = add i10 %zext_ln712_33, i10 %zext_ln1171_367"   --->   Operation 4275 'add' 'add_ln712_114' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4276 [1/1] (0.00ns)   --->   "%zext_ln712_34 = zext i10 %add_ln712_114"   --->   Operation 4276 'zext' 'zext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4277 [1/1] (1.48ns)   --->   "%add_ln712_115 = add i12 %zext_ln712_34, i12 %zext_ln712_32"   --->   Operation 4277 'add' 'add_ln712_115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4278 [1/1] (1.48ns)   --->   "%add_ln712_119 = add i12 %sext_ln42_62, i12 %sext_ln717_373"   --->   Operation 4278 'add' 'add_ln712_119' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4279 [1/1] (1.30ns)   --->   "%add_ln712_121 = add i9 %sext_ln42_153, i9 %sext_ln717_437"   --->   Operation 4279 'add' 'add_ln712_121' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i9 %add_ln712_121"   --->   Operation 4280 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4281 [1/1] (1.31ns)   --->   "%add_ln712_122 = add i8 %zext_ln717_163, i8 %zext_ln717_281"   --->   Operation 4281 'add' 'add_ln712_122' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4282 [1/1] (0.00ns)   --->   "%zext_ln712_36 = zext i8 %add_ln712_122"   --->   Operation 4282 'zext' 'zext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4283 [1/1] (1.36ns)   --->   "%add_ln712_123 = add i10 %zext_ln712_36, i10 %sext_ln712_43"   --->   Operation 4283 'add' 'add_ln712_123' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4284 [1/1] (0.00ns)   --->   "%zext_ln712_37 = zext i15 %add_ln712_125"   --->   Operation 4284 'zext' 'zext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4285 [1/1] (1.53ns)   --->   "%add_ln712_126 = add i16 %zext_ln712_37, i16 %zext_ln717_343"   --->   Operation 4285 'add' 'add_ln712_126' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4286 [1/1] (1.54ns)   --->   "%add_ln712_132 = add i13 %sext_ln42_1, i13 %sext_ln1171_79"   --->   Operation 4286 'add' 'add_ln712_132' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4287 [1/1] (1.48ns)   --->   "%add_ln712_133 = add i12 %sext_ln42_16, i12 %sext_ln717_108"   --->   Operation 4287 'add' 'add_ln712_133' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4288 [1/1] (1.48ns)   --->   "%add_ln712_135 = add i12 %sext_ln1171_121, i12 %sext_ln42_49"   --->   Operation 4288 'add' 'add_ln712_135' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4289 [1/1] (1.53ns)   --->   "%add_ln712_136 = add i14 %sext_ln717_176, i14 %sext_ln42_79"   --->   Operation 4289 'add' 'add_ln712_136' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4290 [1/1] (1.41ns)   --->   "%add_ln712_140 = add i11 %sext_ln42_86, i11 %sext_ln717_243"   --->   Operation 4290 'add' 'add_ln712_140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4291 [1/1] (1.36ns)   --->   "%add_ln712_143 = add i10 %sext_ln42_174, i10 %sext_ln717_443"   --->   Operation 4291 'add' 'add_ln712_143' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4292 [1/1] (1.48ns)   --->   "%add_ln712_144 = add i12 %zext_ln717_35, i12 %zext_ln717_51"   --->   Operation 4292 'add' 'add_ln712_144' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4293 [1/1] (1.48ns)   --->   "%add_ln712_150 = add i11 %zext_ln42_58, i11 %mult_V_1217"   --->   Operation 4293 'add' 'add_ln712_150' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_153 = add i15 %zext_ln42_141, i15 %zext_ln717_300"   --->   Operation 4294 'add' 'add_ln712_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4295 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_154 = add i15 %add_ln712_153, i15 %zext_ln42_103"   --->   Operation 4295 'add' 'add_ln712_154' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4296 [1/1] (1.36ns)   --->   "%add_ln712_157 = add i10 %zext_ln42_172, i10 %zext_ln42_192"   --->   Operation 4296 'add' 'add_ln712_157' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_158 = add i15 %zext_ln717_396, i15 %zext_ln42_224"   --->   Operation 4297 'add' 'add_ln712_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4298 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_159 = add i15 %add_ln712_158, i15 %zext_ln42_206"   --->   Operation 4298 'add' 'add_ln712_159' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_161 = add i13 %zext_ln717_474, i13 %zext_ln42_268"   --->   Operation 4299 'add' 'add_ln712_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4300 [1/1] (0.00ns)   --->   "%zext_ln712_49 = zext i12 %add_ln712_163"   --->   Operation 4300 'zext' 'zext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4301 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_164 = add i13 %zext_ln712_49, i13 %add_ln712_161"   --->   Operation 4301 'add' 'add_ln712_164' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_170 = add i12 %sext_ln42_97, i12 %sext_ln717_373"   --->   Operation 4302 'add' 'add_ln712_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4303 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_171 = add i12 %add_ln712_170, i12 %sext_ln1171_176"   --->   Operation 4303 'add' 'add_ln712_171' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4304 [1/1] (1.30ns)   --->   "%add_ln712_173 = add i9 %sext_ln717_437, i9 %zext_ln42_11"   --->   Operation 4304 'add' 'add_ln712_173' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i9 %add_ln712_173"   --->   Operation 4305 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4306 [1/1] (1.36ns)   --->   "%add_ln712_174 = add i10 %sext_ln712_58, i10 %sext_ln42_152"   --->   Operation 4306 'add' 'add_ln712_174' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4307 [1/1] (1.36ns)   --->   "%add_ln712_175 = add i10 %zext_ln1171_59, i10 %zext_ln42_49"   --->   Operation 4307 'add' 'add_ln712_175' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4308 [1/1] (1.41ns)   --->   "%add_ln712_180 = add i11 %zext_ln717_279, i11 %zext_ln42_160"   --->   Operation 4308 'add' 'add_ln712_180' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4309 [1/1] (0.00ns)   --->   "%zext_ln712_54 = zext i11 %add_ln712_180"   --->   Operation 4309 'zext' 'zext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4310 [1/1] (1.48ns)   --->   "%add_ln712_181 = add i12 %zext_ln712_54, i12 %zext_ln42_111"   --->   Operation 4310 'add' 'add_ln712_181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4311 [1/1] (1.52ns)   --->   "%add_ln712_182 = add i15 %zext_ln42_178, i15 %zext_ln717_347"   --->   Operation 4311 'add' 'add_ln712_182' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4312 [1/1] (1.52ns)   --->   "%add_ln712_183 = add i15 %zext_ln717_379, i15 %zext_ln717_403"   --->   Operation 4312 'add' 'add_ln712_183' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4313 [1/1] (0.00ns)   --->   "%zext_ln712_57 = zext i15 %add_ln712_183"   --->   Operation 4313 'zext' 'zext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_186 = add i15 %zext_ln717_458, i15 %zext_ln42_267"   --->   Operation 4314 'add' 'add_ln712_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4315 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_187 = add i15 %add_ln712_186, i15 %zext_ln42_226"   --->   Operation 4315 'add' 'add_ln712_187' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_188 = add i15 %zext_ln717_493, i15 %zext_ln1171_164"   --->   Operation 4316 'add' 'add_ln712_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4317 [1/1] (0.00ns)   --->   "%zext_ln712_59 = zext i9 %add_ln712_189"   --->   Operation 4317 'zext' 'zext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4318 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_190 = add i15 %zext_ln712_59, i15 %add_ln712_188"   --->   Operation 4318 'add' 'add_ln712_190' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4319 [1/1] (1.48ns)   --->   "%add_ln712_198 = add i12 %sext_ln1171_107, i12 %sext_ln717_142"   --->   Operation 4319 'add' 'add_ln712_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4320 [1/1] (1.54ns)   --->   "%add_ln712_199 = add i13 %sext_ln42_88, i13 %sext_ln717_262"   --->   Operation 4320 'add' 'add_ln712_199' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4321 [1/1] (1.48ns)   --->   "%add_ln712_203 = add i12 %sext_ln42_103, i12 %sext_ln1171_209"   --->   Operation 4321 'add' 'add_ln712_203' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4322 [1/1] (1.54ns)   --->   "%add_ln712_204 = add i13 %sext_ln1171_222, i13 %sext_ln42_165"   --->   Operation 4322 'add' 'add_ln712_204' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_207 = add i16 %sext_ln717_444, i16 %zext_ln717_20"   --->   Operation 4323 'add' 'add_ln712_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4324 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_208 = add i16 %add_ln712_207, i16 %sext_ln717_430"   --->   Operation 4324 'add' 'add_ln712_208' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4325 [1/1] (1.41ns)   --->   "%add_ln712_214 = add i10 %trunc_ln42_s, i10 %zext_ln42_57"   --->   Operation 4325 'add' 'add_ln712_214' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4326 [1/1] (1.54ns)   --->   "%add_ln712_215 = add i12 %zext_ln717_157, i12 %trunc_ln42_11"   --->   Operation 4326 'add' 'add_ln712_215' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4327 [1/1] (1.52ns)   --->   "%add_ln712_218 = add i15 %zext_ln717_183, i15 %zext_ln717_193"   --->   Operation 4327 'add' 'add_ln712_218' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4328 [1/1] (1.52ns)   --->   "%add_ln712_219 = add i15 %zext_ln42_130, i15 %zext_ln717_296"   --->   Operation 4328 'add' 'add_ln712_219' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4329 [1/1] (1.52ns)   --->   "%add_ln712_223 = add i15 %zext_ln717_308, i15 %zext_ln717_338"   --->   Operation 4329 'add' 'add_ln712_223' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4330 [1/1] (1.52ns)   --->   "%add_ln712_224 = add i15 %zext_ln717_396, i15 %zext_ln42_264"   --->   Operation 4330 'add' 'add_ln712_224' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4331 [1/1] (0.00ns)   --->   "%zext_ln712_68 = zext i15 %add_ln712_224"   --->   Operation 4331 'zext' 'zext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4332 [1/1] (1.53ns)   --->   "%add_ln712_225 = add i16 %zext_ln712_68, i16 %zext_ln717_365"   --->   Operation 4332 'add' 'add_ln712_225' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4333 [1/1] (0.00ns)   --->   "%zext_ln712_69 = zext i11 %add_ln712_227"   --->   Operation 4333 'zext' 'zext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_228 = add i12 %zext_ln712_69, i12 %zext_ln717_490"   --->   Operation 4334 'add' 'add_ln712_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln712_71 = zext i10 %add_ln712_230"   --->   Operation 4335 'zext' 'zext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4336 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_231 = add i12 %zext_ln712_71, i12 %add_ln712_228"   --->   Operation 4336 'add' 'add_ln712_231' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4337 [1/1] (1.48ns)   --->   "%add_ln712_235 = add i12 %sext_ln1171_90, i12 %sext_ln42_29"   --->   Operation 4337 'add' 'add_ln712_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4338 [1/1] (1.54ns)   --->   "%add_ln712_236 = add i13 %sext_ln717_134, i13 %sext_ln42_56"   --->   Operation 4338 'add' 'add_ln712_236' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4339 [1/1] (1.54ns)   --->   "%add_ln712_239 = add i13 %sext_ln42_68, i13 %sext_ln717_192"   --->   Operation 4339 'add' 'add_ln712_239' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_241 = add i12 %sext_ln717_233, i12 %sext_ln42_89"   --->   Operation 4340 'add' 'add_ln712_241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4341 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_242 = add i12 %add_ln712_241, i12 %sext_ln1171_158"   --->   Operation 4341 'add' 'add_ln712_242' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4342 [1/1] (1.54ns)   --->   "%add_ln712_245 = add i13 %sext_ln717_291, i13 %sext_ln42_114"   --->   Operation 4342 'add' 'add_ln712_245' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4343 [1/1] (1.48ns)   --->   "%add_ln712_247 = add i12 %sext_ln717_373, i12 %sext_ln1171_224"   --->   Operation 4343 'add' 'add_ln712_247' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln712_78 = sext i12 %add_ln712_247"   --->   Operation 4344 'sext' 'sext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4345 [1/1] (1.54ns)   --->   "%add_ln712_248 = add i13 %sext_ln712_78, i13 %sext_ln1171_216"   --->   Operation 4345 'add' 'add_ln712_248' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_250 = add i13 %sext_ln42_163, i13 %sext_ln42_171"   --->   Operation 4346 'add' 'add_ln712_250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4347 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_251 = add i13 %add_ln712_250, i13 %sext_ln42_157"   --->   Operation 4347 'add' 'add_ln712_251' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_252 = add i16 %sext_ln717_484, i16 %zext_ln717_20"   --->   Operation 4348 'add' 'add_ln712_252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4349 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_253 = add i16 %add_ln712_252, i16 %sext_ln717_440"   --->   Operation 4349 'add' 'add_ln712_253' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_258 = add i15 %zext_ln717_58, i15 %zext_ln42_27"   --->   Operation 4350 'add' 'add_ln712_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4351 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_259 = add i15 %add_ln712_258, i15 %zext_ln42_17"   --->   Operation 4351 'add' 'add_ln712_259' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4352 [1/1] (1.52ns)   --->   "%add_ln712_261 = add i15 %zext_ln717_126, i15 %zext_ln42_63"   --->   Operation 4352 'add' 'add_ln712_261' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4353 [1/1] (1.41ns)   --->   "%add_ln712_263 = add i11 %zext_ln42_95, i11 %zext_ln1171_181"   --->   Operation 4353 'add' 'add_ln712_263' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4354 [1/1] (0.00ns)   --->   "%zext_ln712_76 = zext i11 %add_ln712_263"   --->   Operation 4354 'zext' 'zext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4355 [1/1] (1.52ns)   --->   "%add_ln712_264 = add i15 %zext_ln712_76, i15 %zext_ln717_150"   --->   Operation 4355 'add' 'add_ln712_264' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4356 [1/1] (1.52ns)   --->   "%add_ln712_267 = add i15 %zext_ln717_259, i15 %zext_ln42_142"   --->   Operation 4356 'add' 'add_ln712_267' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4357 [1/1] (0.00ns)   --->   "%zext_ln712_78 = zext i15 %add_ln712_267"   --->   Operation 4357 'zext' 'zext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4358 [1/1] (1.53ns)   --->   "%add_ln712_268 = add i16 %zext_ln712_78, i16 %zext_ln717_224"   --->   Operation 4358 'add' 'add_ln712_268' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_269 = add i11 %zext_ln717_306, i11 %mult_V_2729"   --->   Operation 4359 'add' 'add_ln712_269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4360 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_270 = add i11 %add_ln712_269, i11 %zext_ln42_159"   --->   Operation 4360 'add' 'add_ln712_270' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4361 [1/1] (0.00ns)   --->   "%zext_ln712_81 = zext i11 %add_ln712_273"   --->   Operation 4361 'zext' 'zext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4362 [1/1] (0.00ns)   --->   "%zext_ln712_82 = zext i15 %add_ln712_274"   --->   Operation 4362 'zext' 'zext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_275 = add i16 %zext_ln712_82, i16 %zext_ln717_460"   --->   Operation 4363 'add' 'add_ln712_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4364 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_276 = add i16 %add_ln712_275, i16 %zext_ln712_81"   --->   Operation 4364 'add' 'add_ln712_276' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4365 [1/1] (1.48ns)   --->   "%add_ln712_280 = add i12 %sext_ln717_25, i12 %sext_ln717_67"   --->   Operation 4365 'add' 'add_ln712_280' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4366 [1/1] (1.48ns)   --->   "%add_ln712_283 = add i12 %sext_ln1171_158, i12 %sext_ln717_210"   --->   Operation 4366 'add' 'add_ln712_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln712_88 = sext i12 %add_ln712_287"   --->   Operation 4367 'sext' 'sext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_288 = add i14 %sext_ln717_388, i14 %sext_ln1171_235"   --->   Operation 4368 'add' 'add_ln712_288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4369 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_289 = add i14 %add_ln712_288, i14 %sext_ln712_88"   --->   Operation 4369 'add' 'add_ln712_289' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4370 [1/1] (1.36ns)   --->   "%add_ln712_290 = add i11 %sext_ln42_182, i11 %zext_ln42_301"   --->   Operation 4370 'add' 'add_ln712_290' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4371 [1/1] (1.52ns)   --->   "%add_ln712_291 = add i15 %zext_ln717_43, i15 %zext_ln42_20"   --->   Operation 4371 'add' 'add_ln712_291' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4372 [1/1] (0.00ns)   --->   "%zext_ln712_83 = zext i15 %add_ln712_291"   --->   Operation 4372 'zext' 'zext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4373 [1/1] (1.53ns)   --->   "%add_ln712_292 = add i16 %zext_ln712_83, i16 %sext_ln717"   --->   Operation 4373 'add' 'add_ln712_292' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4374 [1/1] (1.48ns)   --->   "%add_ln712_299 = add i12 %zext_ln717_156, i12 %zext_ln717_176"   --->   Operation 4374 'add' 'add_ln712_299' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4375 [1/1] (1.52ns)   --->   "%add_ln712_300 = add i15 %zext_ln42_115, i15 %zext_ln717_245"   --->   Operation 4375 'add' 'add_ln712_300' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4376 [1/1] (1.52ns)   --->   "%add_ln712_304 = add i15 %zext_ln717_259, i15 %zext_ln42_191"   --->   Operation 4376 'add' 'add_ln712_304' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln712_89 = zext i15 %add_ln712_305"   --->   Operation 4377 'zext' 'zext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4378 [1/1] (1.53ns)   --->   "%add_ln712_306 = add i16 %zext_ln712_89, i16 %zext_ln717_397"   --->   Operation 4378 'add' 'add_ln712_306' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_308 = add i15 %zext_ln717_517, i15 %zext_ln42_163"   --->   Operation 4379 'add' 'add_ln712_308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4380 [1/1] (0.00ns)   --->   "%zext_ln712_91 = zext i10 %add_ln712_310"   --->   Operation 4380 'zext' 'zext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4381 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_311 = add i15 %zext_ln712_91, i15 %add_ln712_308"   --->   Operation 4381 'add' 'add_ln712_311' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4382 [1/1] (1.54ns)   --->   "%add_ln712_316 = add i13 %sext_ln717_74, i13 %sext_ln1171_120"   --->   Operation 4382 'add' 'add_ln712_316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4383 [1/1] (1.48ns)   --->   "%add_ln712_319 = add i12 %sext_ln717_211, i12 %sext_ln717_221"   --->   Operation 4383 'add' 'add_ln712_319' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4384 [1/1] (1.54ns)   --->   "%add_ln712_325 = add i13 %sext_ln717_379, i13 %sext_ln1171_229"   --->   Operation 4384 'add' 'add_ln712_325' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4385 [1/1] (1.48ns)   --->   "%add_ln712_326 = add i13 %sext_ln1171_249, i13 %zext_ln42_302"   --->   Operation 4385 'add' 'add_ln712_326' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4386 [1/1] (1.48ns)   --->   "%add_ln712_331 = add i12 %zext_ln717_61, i12 %zext_ln717_92"   --->   Operation 4386 'add' 'add_ln712_331' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4387 [1/1] (1.52ns)   --->   "%add_ln712_334 = add i15 %zext_ln717_161, i15 %zext_ln717_188"   --->   Operation 4387 'add' 'add_ln712_334' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4388 [1/1] (1.52ns)   --->   "%add_ln712_338 = add i15 %zext_ln42_155, i15 %zext_ln717_296"   --->   Operation 4388 'add' 'add_ln712_338' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4389 [1/1] (1.52ns)   --->   "%add_ln712_339 = add i15 %zext_ln717_330, i15 %zext_ln42_187"   --->   Operation 4389 'add' 'add_ln712_339' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4390 [1/1] (0.00ns)   --->   "%zext_ln712_99 = zext i15 %add_ln712_341"   --->   Operation 4390 'zext' 'zext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4391 [1/1] (1.30ns)   --->   "%add_ln712_342 = add i9 %zext_ln1171_143, i9 %zext_ln1171_371"   --->   Operation 4391 'add' 'add_ln712_342' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln712_100 = zext i9 %add_ln712_342"   --->   Operation 4392 'zext' 'zext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4393 [1/1] (1.41ns)   --->   "%add_ln712_343 = add i11 %zext_ln712_100, i11 %zext_ln717_519"   --->   Operation 4393 'add' 'add_ln712_343' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4394 [1/1] (0.00ns)   --->   "%zext_ln712_101 = zext i11 %add_ln712_343"   --->   Operation 4394 'zext' 'zext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4395 [1/1] (1.53ns)   --->   "%add_ln712_344 = add i16 %zext_ln712_101, i16 %zext_ln712_99"   --->   Operation 4395 'add' 'add_ln712_344' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4396 [1/1] (1.48ns)   --->   "%add_ln712_351 = add i12 %sext_ln1171_204, i12 %sext_ln717_354"   --->   Operation 4396 'add' 'add_ln712_351' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4397 [1/1] (1.48ns)   --->   "%add_ln712_354 = add i12 %sext_ln717_378, i12 %sext_ln717_401"   --->   Operation 4397 'add' 'add_ln712_354' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i12 %add_ln712_354"   --->   Operation 4398 'sext' 'sext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4399 [1/1] (1.54ns)   --->   "%add_ln712_355 = add i13 %sext_ln717_424, i13 %sext_ln717_457"   --->   Operation 4399 'add' 'add_ln712_355' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i13 %add_ln712_355"   --->   Operation 4400 'sext' 'sext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4401 [1/1] (1.53ns)   --->   "%add_ln712_356 = add i14 %sext_ln712_110, i14 %sext_ln712_109"   --->   Operation 4401 'add' 'add_ln712_356' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4402 [1/1] (1.54ns)   --->   "%add_ln712_357 = add i13 %sext_ln717_465, i13 %sext_ln1171_258"   --->   Operation 4402 'add' 'add_ln712_357' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4403 [1/1] (1.52ns)   --->   "%add_ln712_358 = add i15 %zext_ln42, i15 %zext_ln717_12"   --->   Operation 4403 'add' 'add_ln712_358' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4404 [1/1] (1.41ns)   --->   "%add_ln712_365 = add i11 %zext_ln717_178, i11 %zext_ln717_196"   --->   Operation 4404 'add' 'add_ln712_365' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4405 [1/1] (1.52ns)   --->   "%add_ln712_366 = add i15 %zext_ln717_213, i15 %zext_ln717_222"   --->   Operation 4405 'add' 'add_ln712_366' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4406 [1/1] (1.52ns)   --->   "%add_ln712_369 = add i15 %zext_ln42_122, i15 %zext_ln717_332"   --->   Operation 4406 'add' 'add_ln712_369' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4407 [1/1] (1.52ns)   --->   "%add_ln712_370 = add i15 %zext_ln42_188, i15 %zext_ln717_364"   --->   Operation 4407 'add' 'add_ln712_370' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_372 = add i15 %zext_ln717_431, i15 %zext_ln42_250"   --->   Operation 4408 'add' 'add_ln712_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4409 [1/1] (0.00ns)   --->   "%zext_ln712_109 = zext i9 %add_ln712_373"   --->   Operation 4409 'zext' 'zext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4410 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_374 = add i15 %zext_ln712_109, i15 %add_ln712_372"   --->   Operation 4410 'add' 'add_ln712_374' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4411 [1/1] (1.48ns)   --->   "%add_ln712_382 = add i12 %sext_ln1171_241, i12 %sext_ln1171_259"   --->   Operation 4411 'add' 'add_ln712_382' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4412 [1/1] (1.52ns)   --->   "%add_ln712_383 = add i15 %zext_ln717_52, i15 %zext_ln717_188"   --->   Operation 4412 'add' 'add_ln712_383' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4413 [1/1] (1.52ns)   --->   "%add_ln712_387 = add i15 %zext_ln717_209, i15 %zext_ln42_109"   --->   Operation 4413 'add' 'add_ln712_387' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4414 [1/1] (1.52ns)   --->   "%add_ln712_388 = add i15 %zext_ln717_333, i15 %zext_ln42_213"   --->   Operation 4414 'add' 'add_ln712_388' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4415 [1/1] (0.00ns)   --->   "%zext_ln712_113 = zext i15 %add_ln712_388"   --->   Operation 4415 'zext' 'zext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4416 [1/1] (1.53ns)   --->   "%add_ln712_389 = add i16 %zext_ln712_113, i16 %zext_ln717_264"   --->   Operation 4416 'add' 'add_ln712_389' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4417 [1/1] (1.48ns)   --->   "%add_ln712_391 = add i11 %zext_ln42_230, i11 %trunc_ln42_39"   --->   Operation 4417 'add' 'add_ln712_391' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4418 [1/1] (0.00ns)   --->   "%zext_ln712_114 = zext i11 %add_ln712_391"   --->   Operation 4418 'zext' 'zext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4419 [1/1] (1.30ns)   --->   "%add_ln712_392 = add i9 %zext_ln1171_91, i9 %zext_ln1171_143"   --->   Operation 4419 'add' 'add_ln712_392' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4420 [1/1] (0.00ns)   --->   "%zext_ln712_115 = zext i9 %add_ln712_392"   --->   Operation 4420 'zext' 'zext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4421 [1/1] (1.41ns)   --->   "%add_ln712_393 = add i10 %zext_ln712_115, i10 320"   --->   Operation 4421 'add' 'add_ln712_393' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4422 [1/1] (0.00ns)   --->   "%zext_ln712_116 = zext i10 %add_ln712_393"   --->   Operation 4422 'zext' 'zext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4423 [1/1] (1.48ns)   --->   "%add_ln712_394 = add i12 %zext_ln712_116, i12 %zext_ln712_114"   --->   Operation 4423 'add' 'add_ln712_394' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4424 [1/1] (1.54ns)   --->   "%add_ln712_397 = add i13 %sext_ln717_24, i13 %sext_ln42_7"   --->   Operation 4424 'add' 'add_ln712_397' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4425 [1/1] (1.54ns)   --->   "%add_ln712_398 = add i13 %sext_ln717_57, i13 %sext_ln1171_109"   --->   Operation 4425 'add' 'add_ln712_398' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4426 [1/1] (1.48ns)   --->   "%add_ln712_402 = add i12 %sext_ln717_189, i12 %sext_ln1171_159"   --->   Operation 4426 'add' 'add_ln712_402' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_407 = add i11 %sext_ln717_306, i11 %sext_ln717_340"   --->   Operation 4427 'add' 'add_ln712_407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4428 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_408 = add i11 %add_ln712_407, i11 %sext_ln1171_195"   --->   Operation 4428 'add' 'add_ln712_408' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4429 [1/1] (1.48ns)   --->   "%add_ln712_410 = add i12 %sext_ln1171_243, i12 %sext_ln1171_260"   --->   Operation 4429 'add' 'add_ln712_410' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4430 [1/1] (1.48ns)   --->   "%add_ln712_412 = add i12 %zext_ln717_3, i12 %zext_ln42_44"   --->   Operation 4430 'add' 'add_ln712_412' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4431 [1/1] (1.48ns)   --->   "%add_ln712_417 = add i12 %zext_ln717_128, i12 %zext_ln717_148"   --->   Operation 4431 'add' 'add_ln712_417' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4432 [1/1] (1.48ns)   --->   "%add_ln712_418 = add i11 %zext_ln42_117, i11 %trunc_ln42_16"   --->   Operation 4432 'add' 'add_ln712_418' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4433 [1/1] (1.36ns)   --->   "%add_ln712_421 = add i10 %zext_ln42_147, i10 %zext_ln42_172"   --->   Operation 4433 'add' 'add_ln712_421' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4434 [1/1] (0.00ns)   --->   "%zext_ln712_122 = zext i10 %add_ln712_421"   --->   Operation 4434 'zext' 'zext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4435 [1/1] (1.41ns)   --->   "%add_ln712_422 = add i11 %zext_ln712_122, i11 %zext_ln717_236"   --->   Operation 4435 'add' 'add_ln712_422' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4436 [1/1] (1.52ns)   --->   "%add_ln712_423 = add i15 %zext_ln717_376, i15 %zext_ln42_208"   --->   Operation 4436 'add' 'add_ln712_423' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4437 [1/1] (1.52ns)   --->   "%add_ln712_427 = add i15 %zext_ln42_219, i15 %zext_ln717_421"   --->   Operation 4437 'add' 'add_ln712_427' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4438 [1/1] (0.00ns)   --->   "%zext_ln712_127 = zext i11 %add_ln712_432"   --->   Operation 4438 'zext' 'zext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4439 [1/1] (0.00ns)   --->   "%zext_ln712_128 = zext i9 %add_ln712_433"   --->   Operation 4439 'zext' 'zext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_434 = add i12 %zext_ln712_128, i12 %zext_ln717_498"   --->   Operation 4440 'add' 'add_ln712_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4441 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_435 = add i12 %add_ln712_434, i12 %zext_ln712_127"   --->   Operation 4441 'add' 'add_ln712_435' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4442 [1/1] (1.54ns)   --->   "%add_ln712_439 = add i13 %sext_ln42_21, i13 %sext_ln717_95"   --->   Operation 4442 'add' 'add_ln712_439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4443 [1/1] (1.54ns)   --->   "%add_ln712_441 = add i13 %sext_ln1171_127, i13 %sext_ln42_54"   --->   Operation 4443 'add' 'add_ln712_441' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4444 [1/1] (1.54ns)   --->   "%add_ln712_444 = add i13 %sext_ln1171_149, i13 %sext_ln717_192"   --->   Operation 4444 'add' 'add_ln712_444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4445 [1/1] (1.41ns)   --->   "%add_ln712_446 = add i11 %sext_ln717_224, i11 %sext_ln42_84"   --->   Operation 4445 'add' 'add_ln712_446' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln712_139 = sext i11 %add_ln712_446"   --->   Operation 4446 'sext' 'sext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4447 [1/1] (1.48ns)   --->   "%add_ln712_447 = add i12 %sext_ln712_139, i12 %sext_ln42_77"   --->   Operation 4447 'add' 'add_ln712_447' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4448 [1/1] (1.41ns)   --->   "%add_ln712_450 = add i11 %sext_ln717_271, i11 %sext_ln1171_187"   --->   Operation 4448 'add' 'add_ln712_450' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln712_142 = sext i11 %add_ln712_450"   --->   Operation 4449 'sext' 'sext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4450 [1/1] (1.48ns)   --->   "%add_ln712_451 = add i12 %sext_ln712_142, i12 %sext_ln1171_175"   --->   Operation 4450 'add' 'add_ln712_451' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4451 [1/1] (1.48ns)   --->   "%add_ln712_452 = add i12 %sext_ln1171_209, i12 %sext_ln717_341"   --->   Operation 4451 'add' 'add_ln712_452' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln712_144 = sext i12 %add_ln712_452"   --->   Operation 4452 'sext' 'sext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4453 [1/1] (1.54ns)   --->   "%add_ln712_453 = add i13 %sext_ln712_144, i13 %sext_ln42_104"   --->   Operation 4453 'add' 'add_ln712_453' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4454 [1/1] (1.41ns)   --->   "%add_ln712_455 = add i11 %sext_ln717_389, i11 %sext_ln717_411"   --->   Operation 4454 'add' 'add_ln712_455' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln712_147 = sext i11 %add_ln712_455"   --->   Operation 4455 'sext' 'sext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4456 [1/1] (1.54ns)   --->   "%add_ln712_456 = add i13 %sext_ln712_147, i13 %sext_ln1171_214"   --->   Operation 4456 'add' 'add_ln712_456' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_457 = add i13 %sext_ln717_466, i13 %sext_ln717_478"   --->   Operation 4457 'add' 'add_ln712_457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4458 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_458 = add i13 %add_ln712_457, i13 %sext_ln1171_231"   --->   Operation 4458 'add' 'add_ln712_458' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4459 [1/1] (1.52ns)   --->   "%add_ln712_462 = add i16 %sext_ln717_499, i16 %zext_ln717_15"   --->   Operation 4459 'add' 'add_ln712_462' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4460 [1/1] (1.52ns)   --->   "%add_ln712_464 = add i15 %zext_ln717_28, i15 %zext_ln717_46"   --->   Operation 4460 'add' 'add_ln712_464' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4461 [1/1] (0.00ns)   --->   "%zext_ln712_131 = zext i15 %add_ln712_464"   --->   Operation 4461 'zext' 'zext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4462 [1/1] (1.53ns)   --->   "%add_ln712_465 = add i16 %zext_ln712_131, i16 %zext_ln717_22"   --->   Operation 4462 'add' 'add_ln712_465' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4463 [1/1] (1.52ns)   --->   "%add_ln712_467 = add i15 %zext_ln42_30, i15 %zext_ln717_81"   --->   Operation 4463 'add' 'add_ln712_467' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4464 [1/1] (1.48ns)   --->   "%add_ln712_469 = add i11 %mult_V_967, i11 %zext_ln42_69"   --->   Operation 4464 'add' 'add_ln712_469' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4465 [1/1] (0.00ns)   --->   "%zext_ln712_133 = zext i11 %add_ln712_469"   --->   Operation 4465 'zext' 'zext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4466 [1/1] (1.52ns)   --->   "%add_ln712_470 = add i15 %zext_ln712_133, i15 %zext_ln717_120"   --->   Operation 4466 'add' 'add_ln712_470' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln712_135 = zext i11 %add_ln712_473"   --->   Operation 4467 'zext' 'zext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4468 [1/1] (1.48ns)   --->   "%add_ln712_474 = add i12 %zext_ln712_135, i12 %zext_ln717_248"   --->   Operation 4468 'add' 'add_ln712_474' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4469 [1/1] (0.00ns)   --->   "%zext_ln712_136 = zext i12 %add_ln712_474"   --->   Operation 4469 'zext' 'zext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln712_137 = zext i12 %add_ln712_476"   --->   Operation 4470 'zext' 'zext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4471 [1/1] (1.54ns)   --->   "%add_ln712_477 = add i13 %zext_ln712_137, i13 %zext_ln712_136"   --->   Operation 4471 'add' 'add_ln712_477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_478 = add i15 %zext_ln717_402, i15 %zext_ln42_231"   --->   Operation 4472 'add' 'add_ln712_478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4473 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_479 = add i15 %add_ln712_478, i15 %zext_ln42_208"   --->   Operation 4473 'add' 'add_ln712_479' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4474 [1/1] (1.52ns)   --->   "%add_ln712_480 = add i15 %zext_ln717_453, i15 %zext_ln717_482"   --->   Operation 4474 'add' 'add_ln712_480' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4475 [1/1] (0.00ns)   --->   "%zext_ln712_140 = zext i15 %add_ln712_480"   --->   Operation 4475 'zext' 'zext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4476 [1/1] (1.36ns)   --->   "%add_ln712_481 = add i9 %zext_ln1171_346, i9 128"   --->   Operation 4476 'add' 'add_ln712_481' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4477 [1/1] (0.00ns)   --->   "%zext_ln712_141 = zext i9 %add_ln712_481"   --->   Operation 4477 'zext' 'zext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4478 [1/1] (1.53ns)   --->   "%add_ln712_482 = add i16 %zext_ln712_141, i16 %zext_ln712_140"   --->   Operation 4478 'add' 'add_ln712_482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4479 [1/1] (1.41ns)   --->   "%add_ln712_490 = add i11 %sext_ln1171_150, i11 %sext_ln42_94"   --->   Operation 4479 'add' 'add_ln712_490' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln712_156 = sext i12 %add_ln712_493"   --->   Operation 4480 'sext' 'sext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_494 = add i14 %sext_ln717_403, i14 %sext_ln717_500"   --->   Operation 4481 'add' 'add_ln712_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4482 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_495 = add i14 %add_ln712_494, i14 %sext_ln712_156"   --->   Operation 4482 'add' 'add_ln712_495' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4483 [1/1] (1.41ns)   --->   "%add_ln712_496 = add i11 %zext_ln1171_7, i11 %zext_ln42_25"   --->   Operation 4483 'add' 'add_ln712_496' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4484 [1/1] (0.00ns)   --->   "%zext_ln712_142 = zext i11 %add_ln712_496"   --->   Operation 4484 'zext' 'zext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4485 [1/1] (1.41ns)   --->   "%add_ln712_497 = add i11 %zext_ln717_159, i11 %zext_ln717_179"   --->   Operation 4485 'add' 'add_ln712_497' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4486 [1/1] (0.00ns)   --->   "%zext_ln712_143 = zext i11 %add_ln712_497"   --->   Operation 4486 'zext' 'zext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4487 [1/1] (1.48ns)   --->   "%add_ln712_498 = add i12 %zext_ln712_143, i12 %zext_ln712_142"   --->   Operation 4487 'add' 'add_ln712_498' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4488 [1/1] (1.52ns)   --->   "%add_ln712_501 = add i15 %zext_ln717_209, i15 %zext_ln42_110"   --->   Operation 4488 'add' 'add_ln712_501' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4489 [1/1] (0.00ns)   --->   "%zext_ln712_145 = zext i15 %add_ln712_501"   --->   Operation 4489 'zext' 'zext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4490 [1/1] (1.52ns)   --->   "%add_ln712_502 = add i15 %zext_ln717_223, i15 %zext_ln42_130"   --->   Operation 4490 'add' 'add_ln712_502' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln712_146 = zext i15 %add_ln712_502"   --->   Operation 4491 'zext' 'zext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4492 [1/1] (1.53ns)   --->   "%add_ln712_503 = add i16 %zext_ln712_146, i16 %zext_ln712_145"   --->   Operation 4492 'add' 'add_ln712_503' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4493 [1/1] (0.00ns)   --->   "%zext_ln712_147 = zext i12 %add_ln712_504"   --->   Operation 4493 'zext' 'zext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_505 = add i15 %zext_ln42_156, i15 %zext_ln717_308"   --->   Operation 4494 'add' 'add_ln712_505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4495 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_506 = add i15 %add_ln712_505, i15 %zext_ln712_147"   --->   Operation 4495 'add' 'add_ln712_506' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4496 [1/1] (0.00ns)   --->   "%zext_ln712_149 = zext i13 %add_ln712_509"   --->   Operation 4496 'zext' 'zext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_510 = add i15 %zext_ln712_149, i15 %add_ln712_508"   --->   Operation 4497 'add' 'add_ln712_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4498 [1/1] (0.00ns)   --->   "%zext_ln712_152 = zext i10 %add_ln712_512"   --->   Operation 4498 'zext' 'zext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4499 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_513 = add i15 %zext_ln712_152, i15 %add_ln712_510"   --->   Operation 4499 'add' 'add_ln712_513' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4500 [1/1] (1.54ns)   --->   "%add_ln712_517 = add i13 %sext_ln717_125, i13 %sext_ln1171_136"   --->   Operation 4500 'add' 'add_ln712_517' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4501 [1/1] (1.41ns)   --->   "%add_ln712_524 = add i11 %sext_ln1171_215, i11 %sext_ln717_368"   --->   Operation 4501 'add' 'add_ln712_524' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4502 [1/1] (1.48ns)   --->   "%add_ln712_525 = add i12 %sext_ln42_159, i12 %sext_ln42_168"   --->   Operation 4502 'add' 'add_ln712_525' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4503 [1/1] (1.52ns)   --->   "%add_ln712_528 = add i15 %zext_ln42_8, i15 %zext_ln717_30"   --->   Operation 4503 'add' 'add_ln712_528' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4504 [1/1] (1.48ns)   --->   "%add_ln712_533 = add i12 %zext_ln42_21, i12 %zext_ln717_109"   --->   Operation 4504 'add' 'add_ln712_533' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4505 [1/1] (1.52ns)   --->   "%add_ln712_536 = add i15 %zext_ln42_103, i15 %zext_ln717_216"   --->   Operation 4505 'add' 'add_ln712_536' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_537 = add i15 %zext_ln717_263, i15 %zext_ln42_169"   --->   Operation 4506 'add' 'add_ln712_537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4507 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_538 = add i15 %add_ln712_537, i15 %zext_ln42_115"   --->   Operation 4507 'add' 'add_ln712_538' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4508 [1/1] (1.52ns)   --->   "%add_ln712_541 = add i15 %zext_ln717_353, i15 %zext_ln717_403"   --->   Operation 4508 'add' 'add_ln712_541' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_542 = add i12 %zext_ln42_263, i12 %zext_ln717_520"   --->   Operation 4509 'add' 'add_ln712_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4510 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_543 = add i12 %add_ln712_542, i12 %zext_ln717_455"   --->   Operation 4510 'add' 'add_ln712_543' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4511 [1/1] (1.36ns)   --->   "%add_ln712_545 = add i9 %zext_ln1171_97, i9 128"   --->   Operation 4511 'add' 'add_ln712_545' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4512 [1/1] (0.00ns)   --->   "%zext_ln712_161 = zext i9 %add_ln712_545"   --->   Operation 4512 'zext' 'zext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4513 [1/1] (0.00ns)   --->   "%zext_ln712_163 = zext i10 %add_ln712_547"   --->   Operation 4513 'zext' 'zext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4514 [1/1] (1.41ns)   --->   "%add_ln712_548 = add i11 %zext_ln712_163, i11 %zext_ln712_161"   --->   Operation 4514 'add' 'add_ln712_548' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4515 [1/1] (1.41ns)   --->   "%add_ln712_553 = add i11 %sext_ln1171_132, i11 %sext_ln717_147"   --->   Operation 4515 'add' 'add_ln712_553' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4516 [1/1] (1.48ns)   --->   "%add_ln712_555 = add i12 %sext_ln717_173, i12 %sext_ln717_181"   --->   Operation 4516 'add' 'add_ln712_555' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4517 [1/1] (1.54ns)   --->   "%add_ln712_556 = add i13 %sext_ln717_214, i13 %sext_ln1171_186"   --->   Operation 4517 'add' 'add_ln712_556' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4518 [1/1] (1.48ns)   --->   "%add_ln712_560 = add i12 %sext_ln1171_251, i12 %sext_ln717_502"   --->   Operation 4518 'add' 'add_ln712_560' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4519 [1/1] (1.36ns)   --->   "%add_ln712_564 = add i10 %zext_ln1171_95, i10 %zext_ln42_78"   --->   Operation 4519 'add' 'add_ln712_564' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4520 [1/1] (0.00ns)   --->   "%zext_ln712_166 = zext i10 %add_ln712_564"   --->   Operation 4520 'zext' 'zext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4521 [1/1] (1.41ns)   --->   "%add_ln712_565 = add i11 %zext_ln712_166, i11 %zext_ln717_94"   --->   Operation 4521 'add' 'add_ln712_565' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4522 [1/1] (1.52ns)   --->   "%add_ln712_569 = add i15 %zext_ln717_202, i15 %zext_ln42_115"   --->   Operation 4522 'add' 'add_ln712_569' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4523 [1/1] (1.48ns)   --->   "%add_ln712_572 = add i12 %zext_ln717_265, i12 %zext_ln717_277"   --->   Operation 4523 'add' 'add_ln712_572' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4524 [1/1] (0.00ns)   --->   "%zext_ln712_171 = zext i12 %add_ln712_572"   --->   Operation 4524 'zext' 'zext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4525 [1/1] (0.00ns)   --->   "%zext_ln712_172 = zext i11 %add_ln712_573"   --->   Operation 4525 'zext' 'zext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4526 [1/1] (1.48ns)   --->   "%add_ln712_574 = add i12 %zext_ln712_172, i12 %zext_ln717_307"   --->   Operation 4526 'add' 'add_ln712_574' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4527 [1/1] (0.00ns)   --->   "%zext_ln712_173 = zext i12 %add_ln712_574"   --->   Operation 4527 'zext' 'zext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4528 [1/1] (1.54ns)   --->   "%add_ln712_575 = add i13 %zext_ln712_173, i13 %zext_ln712_171"   --->   Operation 4528 'add' 'add_ln712_575' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4529 [1/1] (0.00ns)   --->   "%zext_ln712_175 = zext i12 %add_ln712_577"   --->   Operation 4529 'zext' 'zext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4530 [1/1] (0.00ns)   --->   "%zext_ln712_176 = zext i12 %add_ln712_578"   --->   Operation 4530 'zext' 'zext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_579 = add i13 %zext_ln712_176, i13 %zext_ln712_175"   --->   Operation 4531 'add' 'add_ln712_579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4532 [1/1] (0.00ns)   --->   "%zext_ln712_179 = zext i11 %add_ln712_583"   --->   Operation 4532 'zext' 'zext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4533 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_584 = add i13 %zext_ln712_179, i13 %add_ln712_579"   --->   Operation 4533 'add' 'add_ln712_584' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4534 [1/1] (1.41ns)   --->   "%add_ln712_591 = add i12 %sext_ln717_422, i12 %zext_ln42_303"   --->   Operation 4534 'add' 'add_ln712_591' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln712_180 = sext i12 %add_ln712_591"   --->   Operation 4535 'sext' 'sext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4536 [1/1] (1.54ns)   --->   "%add_ln712_592 = add i13 %sext_ln712_180, i13 %sext_ln717_414"   --->   Operation 4536 'add' 'add_ln712_592' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4537 [1/1] (1.52ns)   --->   "%add_ln712_593 = add i15 %zext_ln717_95, i15 %zext_ln717_106"   --->   Operation 4537 'add' 'add_ln712_593' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4538 [1/1] (1.52ns)   --->   "%add_ln712_597 = add i15 %zext_ln717_141, i15 %zext_ln717_164"   --->   Operation 4538 'add' 'add_ln712_597' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4539 [1/1] (1.36ns)   --->   "%add_ln712_598 = add i10 %zext_ln1171_157, i10 %zext_ln42_105"   --->   Operation 4539 'add' 'add_ln712_598' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4540 [1/1] (0.00ns)   --->   "%zext_ln712_183 = zext i10 %add_ln712_598"   --->   Operation 4540 'zext' 'zext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4541 [1/1] (1.52ns)   --->   "%add_ln712_599 = add i15 %zext_ln712_183, i15 %zext_ln717_182"   --->   Operation 4541 'add' 'add_ln712_599' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln712_185 = zext i15 %add_ln712_601"   --->   Operation 4542 'zext' 'zext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_602 = add i16 %zext_ln712_185, i16 %zext_ln717_268"   --->   Operation 4543 'add' 'add_ln712_602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4544 [1/1] (0.00ns)   --->   "%zext_ln712_187 = zext i12 %add_ln712_604"   --->   Operation 4544 'zext' 'zext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4545 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_605 = add i16 %zext_ln712_187, i16 %add_ln712_602"   --->   Operation 4545 'add' 'add_ln712_605' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4546 [1/1] (1.36ns)   --->   "%add_ln712_608 = add i10 %sext_ln1171_152, i10 %sext_ln1171_161"   --->   Operation 4546 'add' 'add_ln712_608' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4547 [1/1] (1.48ns)   --->   "%add_ln712_610 = add i12 %sext_ln1171_166, i12 %sext_ln717_261"   --->   Operation 4547 'add' 'add_ln712_610' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln712_184 = sext i12 %add_ln712_610"   --->   Operation 4548 'sext' 'sext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4549 [1/1] (1.48ns)   --->   "%add_ln712_611 = add i12 %sext_ln717_341, i12 %sext_ln1171_227"   --->   Operation 4549 'add' 'add_ln712_611' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4550 [1/1] (0.00ns)   --->   "%sext_ln712_185 = sext i12 %add_ln712_611"   --->   Operation 4550 'sext' 'sext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4551 [1/1] (1.54ns)   --->   "%add_ln712_612 = add i13 %sext_ln712_185, i13 %sext_ln712_184"   --->   Operation 4551 'add' 'add_ln712_612' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4552 [1/1] (1.54ns)   --->   "%add_ln712_614 = add i13 %sext_ln42_158, i13 %sext_ln42_180"   --->   Operation 4552 'add' 'add_ln712_614' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln712_188 = sext i13 %add_ln712_614"   --->   Operation 4553 'sext' 'sext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4554 [1/1] (1.48ns)   --->   "%add_ln712_615 = add i13 %sext_ln1171_263, i13 %zext_ln717_48"   --->   Operation 4554 'add' 'add_ln712_615' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4555 [1/1] (0.00ns)   --->   "%sext_ln712_189 = sext i13 %add_ln712_615"   --->   Operation 4555 'sext' 'sext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4556 [1/1] (1.53ns)   --->   "%add_ln712_616 = add i14 %sext_ln712_189, i14 %sext_ln712_188"   --->   Operation 4556 'add' 'add_ln712_616' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4557 [1/1] (1.48ns)   --->   "%add_ln712_617 = add i13 %sext_ln717_38, i13 %zext_ln42_305"   --->   Operation 4557 'add' 'add_ln712_617' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4558 [1/1] (1.52ns)   --->   "%add_ln712_618 = add i15 %zext_ln42_55, i15 %zext_ln717_165"   --->   Operation 4558 'add' 'add_ln712_618' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4559 [1/1] (1.48ns)   --->   "%add_ln712_622 = add i11 %zext_ln717_237, i11 %mult_V_1996"   --->   Operation 4559 'add' 'add_ln712_622' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4560 [1/1] (0.00ns)   --->   "%zext_ln712_191 = zext i12 %add_ln712_624"   --->   Operation 4560 'zext' 'zext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_625 = add i15 %zext_ln717_322, i15 %zext_ln42_203"   --->   Operation 4561 'add' 'add_ln712_625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4562 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_626 = add i15 %add_ln712_625, i15 %zext_ln712_191"   --->   Operation 4562 'add' 'add_ln712_626' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4563 [1/1] (1.48ns)   --->   "%add_ln712_628 = add i12 %zext_ln717_422, i12 %zext_ln717_472"   --->   Operation 4563 'add' 'add_ln712_628' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4564 [1/1] (1.41ns)   --->   "%add_ln712_629 = add i11 %zext_ln42_278, i11 %zext_ln42_283"   --->   Operation 4564 'add' 'add_ln712_629' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_631 = add i12 %trunc_ln42_37, i12 %zext_ln1171_72"   --->   Operation 4565 'add' 'add_ln712_631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4566 [1/1] (0.00ns)   --->   "%zext_ln712_195 = zext i9 %add_ln712_632"   --->   Operation 4566 'zext' 'zext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4567 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_633 = add i12 %zext_ln712_195, i12 %add_ln712_631"   --->   Operation 4567 'add' 'add_ln712_633' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4568 [1/1] (1.54ns)   --->   "%add_ln712_637 = add i13 %sext_ln42, i13 %sext_ln42_24"   --->   Operation 4568 'add' 'add_ln712_637' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4569 [1/1] (1.54ns)   --->   "%add_ln712_638 = add i13 %sext_ln1171_114, i13 %sext_ln42_42"   --->   Operation 4569 'add' 'add_ln712_638' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4570 [1/1] (1.54ns)   --->   "%add_ln712_647 = add i13 %sext_ln42_114, i13 %sext_ln717_329"   --->   Operation 4570 'add' 'add_ln712_647' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4571 [1/1] (1.54ns)   --->   "%add_ln712_649 = add i13 %sext_ln1171_222, i13 %sext_ln717_419"   --->   Operation 4571 'add' 'add_ln712_649' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4572 [1/1] (0.00ns)   --->   "%sext_ln712_200 = sext i13 %add_ln712_649"   --->   Operation 4572 'sext' 'sext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4573 [1/1] (1.53ns)   --->   "%add_ln712_650 = add i14 %sext_ln712_200, i14 %sext_ln717_349"   --->   Operation 4573 'add' 'add_ln712_650' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_652 = add i13 %sext_ln1171_252, i13 %sext_ln717_480"   --->   Operation 4574 'add' 'add_ln712_652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4575 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_653 = add i13 %add_ln712_652, i13 %sext_ln1171_244"   --->   Operation 4575 'add' 'add_ln712_653' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4576 [1/1] (1.54ns)   --->   "%add_ln712_654 = add i12 %zext_ln42_304, i12 %trunc_ln42_3"   --->   Operation 4576 'add' 'add_ln712_654' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4577 [1/1] (1.48ns)   --->   "%add_ln712_659 = add i12 %zext_ln717_49, i12 %zext_ln42_35"   --->   Operation 4577 'add' 'add_ln712_659' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4578 [1/1] (1.52ns)   --->   "%add_ln712_660 = add i15 %zext_ln42_68, i15 %zext_ln717_191"   --->   Operation 4578 'add' 'add_ln712_660' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4579 [1/1] (1.52ns)   --->   "%add_ln712_663 = add i15 %zext_ln717_218, i15 %zext_ln42_118"   --->   Operation 4579 'add' 'add_ln712_663' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4580 [1/1] (1.41ns)   --->   "%add_ln712_665 = add i11 %zext_ln717_257, i11 %zext_ln717_299"   --->   Operation 4580 'add' 'add_ln712_665' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4581 [1/1] (0.00ns)   --->   "%zext_ln712_201 = zext i11 %add_ln712_665"   --->   Operation 4581 'zext' 'zext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4582 [1/1] (1.48ns)   --->   "%add_ln712_666 = add i12 %zext_ln712_201, i12 %zext_ln717_248"   --->   Operation 4582 'add' 'add_ln712_666' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4583 [1/1] (1.41ns)   --->   "%add_ln712_669 = add i11 %zext_ln717_336, i11 %zext_ln717_357"   --->   Operation 4583 'add' 'add_ln712_669' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4584 [1/1] (0.00ns)   --->   "%zext_ln712_204 = zext i11 %add_ln712_669"   --->   Operation 4584 'zext' 'zext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4585 [1/1] (1.52ns)   --->   "%add_ln712_670 = add i15 %zext_ln712_204, i15 %zext_ln717_311"   --->   Operation 4585 'add' 'add_ln712_670' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4586 [1/1] (1.52ns)   --->   "%add_ln712_671 = add i15 %zext_ln717_405, i15 %zext_ln717_411"   --->   Operation 4586 'add' 'add_ln712_671' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4587 [1/1] (0.00ns)   --->   "%zext_ln712_206 = zext i15 %add_ln712_671"   --->   Operation 4587 'zext' 'zext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4588 [1/1] (1.53ns)   --->   "%add_ln712_672 = add i16 %zext_ln712_206, i16 %zext_ln717_378"   --->   Operation 4588 'add' 'add_ln712_672' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4589 [1/1] (0.00ns)   --->   "%zext_ln712_207 = zext i15 %add_ln712_675"   --->   Operation 4589 'zext' 'zext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i9 %add_ln712_676"   --->   Operation 4590 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_677 = add i16 %sext_ln712, i16 %zext_ln717_483"   --->   Operation 4591 'add' 'add_ln712_677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4592 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_678 = add i16 %add_ln712_677, i16 %zext_ln712_207"   --->   Operation 4592 'add' 'add_ln712_678' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4593 [1/1] (1.54ns)   --->   "%add_ln712_684 = add i13 %sext_ln1171_147, i13 %sext_ln1171_160"   --->   Operation 4593 'add' 'add_ln712_684' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_688 = add i13 %sext_ln42_114, i13 %sext_ln717_344"   --->   Operation 4594 'add' 'add_ln712_688' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln712_211 = sext i12 %add_ln712_689"   --->   Operation 4595 'sext' 'sext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4596 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_690 = add i13 %sext_ln712_211, i13 %add_ln712_688"   --->   Operation 4596 'add' 'add_ln712_690' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4597 [1/1] (1.54ns)   --->   "%add_ln712_691 = add i13 %sext_ln717_448, i13 %sext_ln717_460"   --->   Operation 4597 'add' 'add_ln712_691' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4598 [1/1] (1.52ns)   --->   "%add_ln712_692 = add i15 %zext_ln717_4, i15 %zext_ln717_12"   --->   Operation 4598 'add' 'add_ln712_692' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4599 [1/1] (1.48ns)   --->   "%add_ln712_696 = add i11 %zext_ln42_13, i11 %mult_V_207"   --->   Operation 4599 'add' 'add_ln712_696' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4600 [1/1] (1.52ns)   --->   "%add_ln712_700 = add i15 %zext_ln42_98, i15 %zext_ln717_225"   --->   Operation 4600 'add' 'add_ln712_700' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4601 [1/1] (0.00ns)   --->   "%zext_ln712_213 = zext i11 %add_ln712_703"   --->   Operation 4601 'zext' 'zext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_704 = add i15 %zext_ln42_158, i15 %zext_ln717_332"   --->   Operation 4602 'add' 'add_ln712_704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4603 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_705 = add i15 %add_ln712_704, i15 %zext_ln712_213"   --->   Operation 4603 'add' 'add_ln712_705' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_706 = add i15 %zext_ln717_368, i15 %zext_ln42_253"   --->   Operation 4604 'add' 'add_ln712_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4605 [1/1] (0.00ns)   --->   "%zext_ln712_215 = zext i12 %add_ln712_707"   --->   Operation 4605 'zext' 'zext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4606 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_708 = add i15 %zext_ln712_215, i15 %add_ln712_706"   --->   Operation 4606 'add' 'add_ln712_708' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4607 [1/1] (1.54ns)   --->   "%add_ln712_712 = add i13 %sext_ln42_15, i13 %sext_ln717_77"   --->   Operation 4607 'add' 'add_ln712_712' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4608 [1/1] (1.54ns)   --->   "%add_ln712_713 = add i13 %sext_ln42_37, i13 %sext_ln1171_119"   --->   Operation 4608 'add' 'add_ln712_713' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4609 [1/1] (1.54ns)   --->   "%add_ln712_715 = add i13 %sext_ln1171_141, i13 %sext_ln42_60"   --->   Operation 4609 'add' 'add_ln712_715' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4610 [1/1] (1.54ns)   --->   "%add_ln712_716 = add i13 %sext_ln1171_186, i13 %sext_ln42_108"   --->   Operation 4610 'add' 'add_ln712_716' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4611 [1/1] (1.36ns)   --->   "%add_ln712_720 = add i10 %sext_ln717_351, i10 %sext_ln717_358"   --->   Operation 4611 'add' 'add_ln712_720' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_721 = add i12 %sext_ln42_156, i12 %zext_ln42_304"   --->   Operation 4612 'add' 'add_ln712_721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4613 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_722 = add i12 %add_ln712_721, i12 %sext_ln717_370"   --->   Operation 4613 'add' 'add_ln712_722' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4614 [1/1] (1.54ns)   --->   "%add_ln712_724 = add i13 %sext_ln717_18, i13 %zext_ln42_307"   --->   Operation 4614 'add' 'add_ln712_724' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4615 [1/1] (1.48ns)   --->   "%add_ln712_725 = add i11 %mult_V_1360, i11 %zext_ln717_210"   --->   Operation 4615 'add' 'add_ln712_725' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4616 [1/1] (1.52ns)   --->   "%add_ln712_731 = add i15 %zext_ln717_270, i15 %zext_ln42_138"   --->   Operation 4616 'add' 'add_ln712_731' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4617 [1/1] (0.00ns)   --->   "%zext_ln712_221 = zext i12 %add_ln712_733"   --->   Operation 4617 'zext' 'zext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4618 [1/1] (0.00ns)   --->   "%zext_ln712_222 = zext i15 %add_ln712_734"   --->   Operation 4618 'zext' 'zext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_735 = add i16 %zext_ln712_222, i16 %zext_ln717_343"   --->   Operation 4619 'add' 'add_ln712_735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4620 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_736 = add i16 %add_ln712_735, i16 %zext_ln712_221"   --->   Operation 4620 'add' 'add_ln712_736' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_738 = add i15 %zext_ln717_412, i15 %zext_ln42_236"   --->   Operation 4621 'add' 'add_ln712_738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4622 [1/1] (0.00ns)   --->   "%zext_ln712_224 = zext i12 %add_ln712_740"   --->   Operation 4622 'zext' 'zext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4623 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_741 = add i15 %zext_ln712_224, i15 %add_ln712_738"   --->   Operation 4623 'add' 'add_ln712_741' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_742 = add i15 %zext_ln42_293, i15 %zext_ln717_523"   --->   Operation 4624 'add' 'add_ln712_742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4625 [1/1] (0.00ns)   --->   "%zext_ln712_227 = zext i10 %add_ln712_744"   --->   Operation 4625 'zext' 'zext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4626 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_745 = add i15 %zext_ln712_227, i15 %add_ln712_742"   --->   Operation 4626 'add' 'add_ln712_745' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4627 [1/1] (1.41ns)   --->   "%add_ln712_753 = add i11 %sext_ln1171_165, i11 %sext_ln42_84"   --->   Operation 4627 'add' 'add_ln712_753' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln712_228 = sext i11 %add_ln712_753"   --->   Operation 4628 'sext' 'sext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4629 [1/1] (1.54ns)   --->   "%add_ln712_754 = add i13 %sext_ln712_228, i13 %sext_ln717_195"   --->   Operation 4629 'add' 'add_ln712_754' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4630 [1/1] (1.54ns)   --->   "%add_ln712_755 = add i13 %sext_ln1171_196, i13 %sext_ln717_329"   --->   Operation 4630 'add' 'add_ln712_755' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4631 [1/1] (1.54ns)   --->   "%add_ln712_759 = add i13 %sext_ln717_346, i13 %sext_ln42_161"   --->   Operation 4631 'add' 'add_ln712_759' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_760 = add i12 %sext_ln717_462, i12 %sext_ln1171_253"   --->   Operation 4632 'add' 'add_ln712_760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4633 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_761 = add i12 %add_ln712_760, i12 %sext_ln1171_238"   --->   Operation 4633 'add' 'add_ln712_761' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4634 [1/1] (1.52ns)   --->   "%add_ln712_765 = add i15 %zext_ln42_10, i15 %zext_ln717_34"   --->   Operation 4634 'add' 'add_ln712_765' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4635 [1/1] (1.41ns)   --->   "%add_ln712_771 = add i11 %zext_ln717_94, i11 %zext_ln42_60"   --->   Operation 4635 'add' 'add_ln712_771' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4636 [1/1] (0.00ns)   --->   "%zext_ln712_231 = zext i11 %add_ln712_771"   --->   Operation 4636 'zext' 'zext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4637 [1/1] (1.54ns)   --->   "%add_ln712_772 = add i12 %zext_ln712_231, i12 %trunc_ln42_6"   --->   Operation 4637 'add' 'add_ln712_772' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4638 [1/1] (1.52ns)   --->   "%add_ln712_774 = add i15 %zext_ln42_90, i15 %zext_ln717_211"   --->   Operation 4638 'add' 'add_ln712_774' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4639 [1/1] (1.52ns)   --->   "%add_ln712_776 = add i15 %zext_ln717_238, i15 %zext_ln717_252"   --->   Operation 4639 'add' 'add_ln712_776' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4640 [1/1] (0.00ns)   --->   "%zext_ln712_234 = zext i15 %add_ln712_776"   --->   Operation 4640 'zext' 'zext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4641 [1/1] (1.53ns)   --->   "%add_ln712_777 = add i16 %zext_ln712_234, i16 %zext_ln717_227"   --->   Operation 4641 'add' 'add_ln712_777' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4642 [1/1] (1.52ns)   --->   "%add_ln712_780 = add i15 %zext_ln717_271, i15 %zext_ln42_137"   --->   Operation 4642 'add' 'add_ln712_780' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4643 [1/1] (1.52ns)   --->   "%add_ln712_781 = add i15 %zext_ln717_379, i15 %zext_ln717_388"   --->   Operation 4643 'add' 'add_ln712_781' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4644 [1/1] (0.00ns)   --->   "%zext_ln712_236 = zext i15 %add_ln712_781"   --->   Operation 4644 'zext' 'zext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4645 [1/1] (1.53ns)   --->   "%add_ln712_782 = add i16 %zext_ln712_236, i16 %zext_ln717_309"   --->   Operation 4645 'add' 'add_ln712_782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_785 = add i12 %add_ln712_784, i12 %zext_ln42_223"   --->   Operation 4646 'add' 'add_ln712_785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4647 [1/1] (0.00ns)   --->   "%zext_ln712_238 = zext i10 %add_ln712_787"   --->   Operation 4647 'zext' 'zext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4648 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_788 = add i12 %zext_ln712_238, i12 %add_ln712_785"   --->   Operation 4648 'add' 'add_ln712_788' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4649 [1/1] (1.48ns)   --->   "%add_ln712_802 = add i12 %sext_ln42_131, i12 %sext_ln717_357"   --->   Operation 4649 'add' 'add_ln712_802' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln712_243 = sext i12 %add_ln712_802"   --->   Operation 4650 'sext' 'sext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4651 [1/1] (1.54ns)   --->   "%add_ln712_803 = add i13 %sext_ln712_243, i13 %sext_ln1171_210"   --->   Operation 4651 'add' 'add_ln712_803' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_804 = add i13 %sext_ln717_461, i13 %sext_ln717_468"   --->   Operation 4652 'add' 'add_ln712_804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4653 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_805 = add i13 %add_ln712_804, i13 %sext_ln717_428"   --->   Operation 4653 'add' 'add_ln712_805' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4654 [1/1] (1.52ns)   --->   "%add_ln712_807 = add i15 %zext_ln717_52, i15 %zext_ln42_37"   --->   Operation 4654 'add' 'add_ln712_807' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4655 [1/1] (1.36ns)   --->   "%add_ln712_809 = add i10 %zext_ln42_49, i10 %zext_ln1171_101"   --->   Operation 4655 'add' 'add_ln712_809' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4656 [1/1] (0.00ns)   --->   "%zext_ln712_240 = zext i10 %add_ln712_809"   --->   Operation 4656 'zext' 'zext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4657 [1/1] (1.41ns)   --->   "%add_ln712_810 = add i11 %zext_ln712_240, i11 %zext_ln42_38"   --->   Operation 4657 'add' 'add_ln712_810' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4658 [1/1] (1.41ns)   --->   "%add_ln712_814 = add i11 %zext_ln717_192, i11 %zext_ln717_205"   --->   Operation 4658 'add' 'add_ln712_814' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4659 [1/1] (0.00ns)   --->   "%zext_ln712_243 = zext i11 %add_ln712_814"   --->   Operation 4659 'zext' 'zext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4660 [1/1] (1.48ns)   --->   "%add_ln712_815 = add i12 %zext_ln712_243, i12 %zext_ln717_152"   --->   Operation 4660 'add' 'add_ln712_815' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_816 = add i12 %zext_ln717_228, i12 %zext_ln717_251"   --->   Operation 4661 'add' 'add_ln712_816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4662 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_817 = add i12 %add_ln712_816, i12 %zext_ln1171_185"   --->   Operation 4662 'add' 'add_ln712_817' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4663 [1/1] (1.52ns)   --->   "%add_ln712_827 = add i15 %zext_ln717_473, i15 %zext_ln717_500"   --->   Operation 4663 'add' 'add_ln712_827' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4664 [1/1] (1.41ns)   --->   "%add_ln712_830 = add i10 %mult_V_4034, i10 192"   --->   Operation 4664 'add' 'add_ln712_830' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4665 [1/1] (0.00ns)   --->   "%zext_ln712_255 = zext i10 %add_ln712_830"   --->   Operation 4665 'zext' 'zext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4666 [1/1] (1.41ns)   --->   "%add_ln712_831 = add i11 %zext_ln712_255, i11 %zext_ln717_508"   --->   Operation 4666 'add' 'add_ln712_831' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4667 [1/1] (0.00ns)   --->   "%zext_ln712_256 = zext i11 %add_ln712_831"   --->   Operation 4667 'zext' 'zext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4668 [1/1] (1.30ns)   --->   "%add_ln712_832 = add i9 %zext_ln1171_114, i9 %zext_ln1171_327"   --->   Operation 4668 'add' 'add_ln712_832' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4669 [1/1] (0.00ns)   --->   "%zext_ln712_257 = zext i9 %add_ln712_832"   --->   Operation 4669 'zext' 'zext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4670 [1/1] (1.36ns)   --->   "%add_ln712_833 = add i10 %zext_ln712_257, i10 %zext_ln1171_63"   --->   Operation 4670 'add' 'add_ln712_833' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4671 [1/1] (0.00ns)   --->   "%zext_ln712_258 = zext i10 %add_ln712_833"   --->   Operation 4671 'zext' 'zext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4672 [1/1] (1.48ns)   --->   "%add_ln712_834 = add i12 %zext_ln712_258, i12 %zext_ln712_256"   --->   Operation 4672 'add' 'add_ln712_834' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4673 [1/1] (1.48ns)   --->   "%add_ln712_838 = add i12 %sext_ln717_67, i12 %sext_ln1171_126"   --->   Operation 4673 'add' 'add_ln712_838' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4674 [1/1] (1.54ns)   --->   "%add_ln712_839 = add i13 %sext_ln42_55, i13 %sext_ln717_236"   --->   Operation 4674 'add' 'add_ln712_839' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4675 [1/1] (1.48ns)   --->   "%add_ln712_842 = add i12 %sext_ln717_252, i12 %sext_ln1171_182"   --->   Operation 4675 'add' 'add_ln712_842' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln712_250 = sext i12 %add_ln712_842"   --->   Operation 4676 'sext' 'sext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4677 [1/1] (0.00ns)   --->   "%sext_ln712_251 = sext i12 %add_ln712_843"   --->   Operation 4677 'sext' 'sext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4678 [1/1] (1.54ns)   --->   "%add_ln712_844 = add i13 %sext_ln712_251, i13 %sext_ln42_105"   --->   Operation 4678 'add' 'add_ln712_844' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln712_252 = sext i13 %add_ln712_844"   --->   Operation 4679 'sext' 'sext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4680 [1/1] (1.53ns)   --->   "%add_ln712_845 = add i14 %sext_ln712_252, i14 %sext_ln712_250"   --->   Operation 4680 'add' 'add_ln712_845' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_848 = add i13 %sext_ln42_169, i13 %sext_ln717_429"   --->   Operation 4681 'add' 'add_ln712_848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4682 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_849 = add i13 %add_ln712_848, i13 %sext_ln42_151"   --->   Operation 4682 'add' 'add_ln712_849' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4683 [1/1] (1.48ns)   --->   "%add_ln712_851 = add i12 %sext_ln1171_246, i12 %sext_ln717_469"   --->   Operation 4683 'add' 'add_ln712_851' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4684 [1/1] (1.52ns)   --->   "%add_ln712_852 = add i16 %sext_ln717_498, i16 %zext_ln717_18"   --->   Operation 4684 'add' 'add_ln712_852' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4685 [1/1] (1.48ns)   --->   "%add_ln712_857 = add i12 %zext_ln42_2, i12 %zext_ln717_33"   --->   Operation 4685 'add' 'add_ln712_857' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4686 [1/1] (1.48ns)   --->   "%add_ln712_858 = add i12 %zext_ln717_75, i12 %zext_ln717_96"   --->   Operation 4686 'add' 'add_ln712_858' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4687 [1/1] (1.48ns)   --->   "%add_ln712_862 = add i11 %zext_ln42_104, i11 %mult_V_1604"   --->   Operation 4687 'add' 'add_ln712_862' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4688 [1/1] (0.00ns)   --->   "%zext_ln712_263 = zext i11 %add_ln712_862"   --->   Operation 4688 'zext' 'zext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4689 [1/1] (1.48ns)   --->   "%add_ln712_863 = add i12 %zext_ln712_263, i12 %zext_ln42_97"   --->   Operation 4689 'add' 'add_ln712_863' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4690 [1/1] (1.52ns)   --->   "%add_ln712_866 = add i15 %zext_ln42_119, i15 %zext_ln717_233"   --->   Operation 4690 'add' 'add_ln712_866' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4691 [1/1] (1.41ns)   --->   "%add_ln712_867 = add i11 %zext_ln717_280, i11 %zext_ln717_356"   --->   Operation 4691 'add' 'add_ln712_867' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4692 [1/1] (0.00ns)   --->   "%zext_ln712_267 = zext i11 %add_ln712_867"   --->   Operation 4692 'zext' 'zext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4693 [1/1] (1.52ns)   --->   "%add_ln712_868 = add i15 %zext_ln712_267, i15 %zext_ln717_273"   --->   Operation 4693 'add' 'add_ln712_868' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_870 = add i15 %zext_ln42_209, i15 %zext_ln717_407"   --->   Operation 4694 'add' 'add_ln712_870' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4695 [1/1] (0.00ns)   --->   "%zext_ln712_270 = zext i11 %add_ln712_872"   --->   Operation 4695 'zext' 'zext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4696 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_873 = add i15 %zext_ln712_270, i15 %add_ln712_870"   --->   Operation 4696 'add' 'add_ln712_873' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4697 [1/1] (1.41ns)   --->   "%add_ln712_877 = add i11 %sext_ln42_22, i11 %sext_ln717_80"   --->   Operation 4697 'add' 'add_ln712_877' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln712_266 = sext i10 %add_ln712_885"   --->   Operation 4698 'sext' 'sext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_886 = add i12 %sext_ln1171_194, i12 %sext_ln42_115"   --->   Operation 4699 'add' 'add_ln712_886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4700 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_887 = add i12 %add_ln712_886, i12 %sext_ln712_266"   --->   Operation 4700 'add' 'add_ln712_887' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4701 [1/1] (1.54ns)   --->   "%add_ln712_888 = add i13 %sext_ln717_322, i13 %sext_ln717_331"   --->   Operation 4701 'add' 'add_ln712_888' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_889 = add i12 %sext_ln717_427, i12 %sext_ln42_183"   --->   Operation 4702 'add' 'add_ln712_889' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4703 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_890 = add i12 %add_ln712_889, i12 %sext_ln717_401"   --->   Operation 4703 'add' 'add_ln712_890' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4704 [1/1] (1.48ns)   --->   "%add_ln712_894 = add i12 %zext_ln42_303, i12 %sext_ln717_8"   --->   Operation 4704 'add' 'add_ln712_894' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4705 [1/1] (1.41ns)   --->   "%add_ln712_895 = add i10 %zext_ln42_12, i10 %mult_V_341"   --->   Operation 4705 'add' 'add_ln712_895' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4706 [1/1] (1.52ns)   --->   "%add_ln712_897 = add i15 %zext_ln42_72, i15 %zext_ln717_164"   --->   Operation 4706 'add' 'add_ln712_897' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_898 = add i15 %zext_ln717_216, i15 %zext_ln42_116"   --->   Operation 4707 'add' 'add_ln712_898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4708 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_899 = add i15 %add_ln712_898, i15 %zext_ln42_86"   --->   Operation 4708 'add' 'add_ln712_899' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4709 [1/1] (1.52ns)   --->   "%add_ln712_902 = add i15 %zext_ln42_131, i15 %zext_ln717_259"   --->   Operation 4709 'add' 'add_ln712_902' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4710 [1/1] (1.52ns)   --->   "%add_ln712_903 = add i15 %zext_ln717_389, i15 %zext_ln717_405"   --->   Operation 4710 'add' 'add_ln712_903' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4711 [1/1] (0.00ns)   --->   "%zext_ln712_277 = zext i11 %add_ln712_905"   --->   Operation 4711 'zext' 'zext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_907 = add i15 %add_ln712_906, i15 %zext_ln42_265"   --->   Operation 4712 'add' 'add_ln712_907' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4713 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_908 = add i15 %add_ln712_907, i15 %zext_ln712_277"   --->   Operation 4713 'add' 'add_ln712_908' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4714 [1/1] (1.54ns)   --->   "%add_ln712_913 = add i13 %sext_ln1171_95, i13 %sext_ln717_59"   --->   Operation 4714 'add' 'add_ln712_913' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4715 [1/1] (0.00ns)   --->   "%sext_ln712_274 = sext i13 %add_ln712_913"   --->   Operation 4715 'sext' 'sext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4716 [1/1] (1.53ns)   --->   "%add_ln712_914 = add i14 %sext_ln712_274, i14 %sext_ln717_40"   --->   Operation 4716 'add' 'add_ln712_914' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_922 = add i13 %sext_ln42_90, i13 %sext_ln717_267"   --->   Operation 4717 'add' 'add_ln712_922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4718 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_923 = add i13 %add_ln712_922, i13 %sext_ln1171_157"   --->   Operation 4718 'add' 'add_ln712_923' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_924 = add i13 %sext_ln717_324, i13 %sext_ln717_347"   --->   Operation 4719 'add' 'add_ln712_924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4720 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_925 = add i13 %add_ln712_924, i13 %sext_ln42_104"   --->   Operation 4720 'add' 'add_ln712_925' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_927 = add i13 %sext_ln717_438, i13 %sext_ln1171_247"   --->   Operation 4721 'add' 'add_ln712_927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4722 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_928 = add i13 %add_ln712_927, i13 %sext_ln42_163"   --->   Operation 4722 'add' 'add_ln712_928' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4723 [1/1] (1.48ns)   --->   "%add_ln712_929 = add i12 %zext_ln42_26, i12 %zext_ln717_109"   --->   Operation 4723 'add' 'add_ln712_929' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4724 [1/1] (1.54ns)   --->   "%add_ln712_934 = add i12 %trunc_ln42_10, i12 %zext_ln717_156"   --->   Operation 4724 'add' 'add_ln712_934' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4725 [1/1] (0.00ns)   --->   "%zext_ln712_281 = zext i12 %add_ln712_934"   --->   Operation 4725 'zext' 'zext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4726 [1/1] (1.54ns)   --->   "%add_ln712_935 = add i13 %zext_ln712_281, i13 %zext_ln717_130"   --->   Operation 4726 'add' 'add_ln712_935' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4727 [1/1] (1.52ns)   --->   "%add_ln712_936 = add i15 %zext_ln717_213, i15 %zext_ln42_149"   --->   Operation 4727 'add' 'add_ln712_936' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4728 [1/1] (1.52ns)   --->   "%add_ln712_939 = add i15 %zext_ln717_311, i15 %zext_ln717_344"   --->   Operation 4728 'add' 'add_ln712_939' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4729 [1/1] (1.52ns)   --->   "%add_ln712_941 = add i15 %zext_ln42_208, i15 %zext_ln717_407"   --->   Operation 4729 'add' 'add_ln712_941' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4730 [1/1] (0.00ns)   --->   "%zext_ln712_285 = zext i15 %add_ln712_941"   --->   Operation 4730 'zext' 'zext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4731 [1/1] (1.53ns)   --->   "%add_ln712_942 = add i16 %zext_ln712_285, i16 %zext_ln717_369"   --->   Operation 4731 'add' 'add_ln712_942' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4732 [1/1] (0.00ns)   --->   "%zext_ln712_287 = zext i12 %add_ln712_946"   --->   Operation 4732 'zext' 'zext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_948 = add i15 %add_ln712_947, i15 %zext_ln42_245"   --->   Operation 4733 'add' 'add_ln712_948' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4734 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_949 = add i15 %add_ln712_948, i15 %zext_ln712_287"   --->   Operation 4734 'add' 'add_ln712_949' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4735 [1/1] (0.00ns)   --->   "%zext_ln712_289 = zext i9 %add_ln712_950"   --->   Operation 4735 'zext' 'zext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_951 = add i15 %zext_ln712_289, i15 %zext_ln717_510"   --->   Operation 4736 'add' 'add_ln712_951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4737 [1/1] (0.00ns)   --->   "%zext_ln712_291 = zext i10 %add_ln712_953"   --->   Operation 4737 'zext' 'zext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4738 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_954 = add i15 %zext_ln712_291, i15 %add_ln712_951"   --->   Operation 4738 'add' 'add_ln712_954' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4739 [1/1] (1.54ns)   --->   "%add_ln712_961 = add i13 %sext_ln717_205, i13 %sext_ln717_217"   --->   Operation 4739 'add' 'add_ln712_961' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_962 = add i13 %sext_ln1171_198, i13 %sext_ln717_339"   --->   Operation 4740 'add' 'add_ln712_962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4741 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_963 = add i13 %add_ln712_962, i13 %sext_ln42_95"   --->   Operation 4741 'add' 'add_ln712_963' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4742 [1/1] (1.54ns)   --->   "%add_ln712_966 = add i13 %sext_ln42_145, i13 %sext_ln1171_242"   --->   Operation 4742 'add' 'add_ln712_966' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln712_291 = sext i13 %add_ln712_966"   --->   Operation 4743 'sext' 'sext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4744 [1/1] (1.48ns)   --->   "%add_ln712_967 = add i12 %sext_ln1171_251, i12 %sext_ln42_181"   --->   Operation 4744 'add' 'add_ln712_967' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln712_292 = sext i12 %add_ln712_967"   --->   Operation 4745 'sext' 'sext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4746 [1/1] (1.53ns)   --->   "%add_ln712_968 = add i14 %sext_ln712_292, i14 %sext_ln712_291"   --->   Operation 4746 'add' 'add_ln712_968' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4747 [1/1] (1.52ns)   --->   "%add_ln712_976 = add i15 %zext_ln42_75, i15 %zext_ln717_234"   --->   Operation 4747 'add' 'add_ln712_976' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4748 [1/1] (1.48ns)   --->   "%add_ln712_979 = add i12 %zext_ln42_197, i12 %zext_ln717_380"   --->   Operation 4748 'add' 'add_ln712_979' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln712_296 = zext i12 %add_ln712_979"   --->   Operation 4749 'zext' 'zext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4750 [1/1] (1.54ns)   --->   "%add_ln712_980 = add i13 %zext_ln712_296, i13 %zext_ln42_150"   --->   Operation 4750 'add' 'add_ln712_980' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_983 = add i15 %zext_ln42_210, i15 %zext_ln717_431"   --->   Operation 4751 'add' 'add_ln712_983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln712_299 = zext i11 %add_ln712_984"   --->   Operation 4752 'zext' 'zext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4753 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_985 = add i15 %zext_ln712_299, i15 %add_ln712_983"   --->   Operation 4753 'add' 'add_ln712_985' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4754 [1/1] (1.52ns)   --->   "%add_ln712_986 = add i15 %zext_ln717_467, i15 %zext_ln42_284"   --->   Operation 4754 'add' 'add_ln712_986' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4755 [1/1] (1.36ns)   --->   "%add_ln712_987 = add i9 %zext_ln1171_161, i9 192"   --->   Operation 4755 'add' 'add_ln712_987' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4756 [1/1] (0.00ns)   --->   "%zext_ln712_302 = zext i9 %add_ln712_987"   --->   Operation 4756 'zext' 'zext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4757 [1/1] (1.52ns)   --->   "%add_ln712_988 = add i15 %zext_ln712_302, i15 %zext_ln717_509"   --->   Operation 4757 'add' 'add_ln712_988' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4758 [1/1] (1.48ns)   --->   "%add_ln712_994 = add i12 %sext_ln717_50, i12 %sext_ln42_31"   --->   Operation 4758 'add' 'add_ln712_994' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4759 [1/1] (1.48ns)   --->   "%add_ln712_997 = add i12 %sext_ln717_248, i12 %sext_ln717_261"   --->   Operation 4759 'add' 'add_ln712_997' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4760 [1/1] (0.00ns)   --->   "%sext_ln712_298 = sext i12 %add_ln712_997"   --->   Operation 4760 'sext' 'sext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4761 [1/1] (1.54ns)   --->   "%add_ln712_998 = add i13 %sext_ln712_298, i13 %sext_ln717_217"   --->   Operation 4761 'add' 'add_ln712_998' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4762 [1/1] (1.48ns)   --->   "%add_ln712_1002 = add i13 %sext_ln717_429, i13 %zext_ln1171_69"   --->   Operation 4762 'add' 'add_ln712_1002' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4763 [1/1] (1.48ns)   --->   "%add_ln712_1004 = add i11 %trunc_ln42_4, i11 %zext_ln42_60"   --->   Operation 4763 'add' 'add_ln712_1004' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4764 [1/1] (1.52ns)   --->   "%add_ln712_1005 = add i15 %zext_ln42_80, i15 %zext_ln717_193"   --->   Operation 4764 'add' 'add_ln712_1005' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4765 [1/1] (1.52ns)   --->   "%add_ln712_1011 = add i15 %zext_ln717_313, i15 %zext_ln717_337"   --->   Operation 4765 'add' 'add_ln712_1011' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4766 [1/1] (0.00ns)   --->   "%zext_ln712_308 = zext i12 %add_ln712_1013"   --->   Operation 4766 'zext' 'zext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4767 [1/1] (0.00ns)   --->   "%zext_ln712_309 = zext i11 %add_ln712_1014"   --->   Operation 4767 'zext' 'zext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1015 = add i15 %zext_ln712_309, i15 %zext_ln717_381"   --->   Operation 4768 'add' 'add_ln712_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4769 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1016 = add i15 %add_ln712_1015, i15 %zext_ln712_308"   --->   Operation 4769 'add' 'add_ln712_1016' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4770 [1/1] (0.00ns)   --->   "%zext_ln712_311 = zext i11 %add_ln712_1018"   --->   Operation 4770 'zext' 'zext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4771 [1/1] (0.00ns)   --->   "%zext_ln712_313 = zext i12 %add_ln712_1020"   --->   Operation 4771 'zext' 'zext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4772 [1/1] (1.54ns)   --->   "%add_ln712_1021 = add i13 %zext_ln712_313, i13 %zext_ln712_311"   --->   Operation 4772 'add' 'add_ln712_1021' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4773 [1/1] (1.52ns)   --->   "%add_ln712_1022 = add i15 %zext_ln42_282, i15 %zext_ln717_523"   --->   Operation 4773 'add' 'add_ln712_1022' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4774 [1/1] (1.30ns)   --->   "%add_ln712_1023 = add i9 %zext_ln1171_119, i9 %zext_ln1171_143"   --->   Operation 4774 'add' 'add_ln712_1023' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4775 [1/1] (0.00ns)   --->   "%zext_ln712_315 = zext i9 %add_ln712_1023"   --->   Operation 4775 'zext' 'zext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4776 [1/1] (1.41ns)   --->   "%add_ln712_1024 = add i10 %zext_ln712_315, i10 256"   --->   Operation 4776 'add' 'add_ln712_1024' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4777 [1/1] (1.41ns)   --->   "%add_ln712_1029 = add i11 %sext_ln717_52, i11 %sext_ln717_119"   --->   Operation 4777 'add' 'add_ln712_1029' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4778 [1/1] (1.41ns)   --->   "%add_ln712_1032 = add i11 %sext_ln717_243, i11 %sext_ln717_275"   --->   Operation 4778 'add' 'add_ln712_1032' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4779 [1/1] (1.54ns)   --->   "%add_ln712_1036 = add i13 %sext_ln42_133, i13 %sext_ln717_396"   --->   Operation 4779 'add' 'add_ln712_1036' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln712_310 = sext i13 %add_ln712_1036"   --->   Operation 4780 'sext' 'sext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4781 [1/1] (1.54ns)   --->   "%add_ln712_1037 = add i13 %sext_ln717_424, i13 %sext_ln717_450"   --->   Operation 4781 'add' 'add_ln712_1037' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln712_311 = sext i13 %add_ln712_1037"   --->   Operation 4782 'sext' 'sext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4783 [1/1] (1.53ns)   --->   "%add_ln712_1038 = add i14 %sext_ln712_311, i14 %sext_ln712_310"   --->   Operation 4783 'add' 'add_ln712_1038' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4784 [1/1] (1.52ns)   --->   "%add_ln712_1039 = add i16 %sext_ln717_491, i16 %zext_ln717_7"   --->   Operation 4784 'add' 'add_ln712_1039' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4785 [1/1] (1.52ns)   --->   "%add_ln712_1040 = add i15 %zext_ln42_5, i15 %zext_ln717_58"   --->   Operation 4785 'add' 'add_ln712_1040' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4786 [1/1] (1.48ns)   --->   "%add_ln712_1044 = add i12 %zext_ln717_110, i12 %zext_ln717_143"   --->   Operation 4786 'add' 'add_ln712_1044' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4787 [1/1] (0.00ns)   --->   "%zext_ln712_319 = zext i12 %add_ln712_1044"   --->   Operation 4787 'zext' 'zext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4788 [1/1] (1.48ns)   --->   "%add_ln712_1045 = add i12 %zext_ln42_77, i12 %zext_ln717_176"   --->   Operation 4788 'add' 'add_ln712_1045' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4789 [1/1] (0.00ns)   --->   "%zext_ln712_320 = zext i12 %add_ln712_1045"   --->   Operation 4789 'zext' 'zext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4790 [1/1] (1.54ns)   --->   "%add_ln712_1046 = add i13 %zext_ln712_320, i13 %zext_ln712_319"   --->   Operation 4790 'add' 'add_ln712_1046' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4791 [1/1] (1.52ns)   --->   "%add_ln712_1047 = add i15 %zext_ln717_206, i15 %zext_ln42_113"   --->   Operation 4791 'add' 'add_ln712_1047' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4792 [1/1] (1.48ns)   --->   "%add_ln712_1048 = add i11 %zext_ln42_117, i11 %trunc_ln42_17"   --->   Operation 4792 'add' 'add_ln712_1048' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1051 = add i15 %zext_ln717_273, i15 %zext_ln42_144"   --->   Operation 4793 'add' 'add_ln712_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln712_324 = zext i11 %add_ln712_1052"   --->   Operation 4794 'zext' 'zext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4795 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1053 = add i15 %zext_ln712_324, i15 %add_ln712_1051"   --->   Operation 4795 'add' 'add_ln712_1053' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4796 [1/1] (0.00ns)   --->   "%zext_ln712_326 = zext i15 %add_ln712_1054"   --->   Operation 4796 'zext' 'zext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4797 [1/1] (1.41ns)   --->   "%add_ln712_1055 = add i10 %zext_ln1171_347, i10 448"   --->   Operation 4797 'add' 'add_ln712_1055' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4798 [1/1] (0.00ns)   --->   "%zext_ln712_327 = zext i10 %add_ln712_1055"   --->   Operation 4798 'zext' 'zext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4799 [1/1] (1.53ns)   --->   "%add_ln712_1056 = add i16 %zext_ln712_327, i16 %zext_ln712_326"   --->   Operation 4799 'add' 'add_ln712_1056' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4800 [1/1] (1.36ns)   --->   "%add_ln712_1060 = add i10 %sext_ln1171_86, i10 %sext_ln1171_93"   --->   Operation 4800 'add' 'add_ln712_1060' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4801 [1/1] (1.48ns)   --->   "%add_ln712_1061 = add i12 %sext_ln42_14, i12 %sext_ln717_81"   --->   Operation 4801 'add' 'add_ln712_1061' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4802 [1/1] (1.48ns)   --->   "%add_ln712_1063 = add i12 %sext_ln717_86, i12 %sext_ln717_112"   --->   Operation 4802 'add' 'add_ln712_1063' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4803 [1/1] (1.48ns)   --->   "%add_ln712_1064 = add i12 %sext_ln717_173, i12 %sext_ln717_202"   --->   Operation 4803 'add' 'add_ln712_1064' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4804 [1/1] (1.48ns)   --->   "%add_ln712_1067 = add i12 %sext_ln42_91, i12 %sext_ln717_283"   --->   Operation 4804 'add' 'add_ln712_1067' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4805 [1/1] (0.00ns)   --->   "%sext_ln712_320 = sext i12 %add_ln712_1067"   --->   Operation 4805 'sext' 'sext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4806 [1/1] (1.54ns)   --->   "%add_ln712_1068 = add i13 %sext_ln42_110, i13 %sext_ln42_114"   --->   Operation 4806 'add' 'add_ln712_1068' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln712_321 = sext i13 %add_ln712_1068"   --->   Operation 4807 'sext' 'sext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4808 [1/1] (1.53ns)   --->   "%add_ln712_1069 = add i14 %sext_ln712_321, i14 %sext_ln712_320"   --->   Operation 4808 'add' 'add_ln712_1069' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4809 [1/1] (1.54ns)   --->   "%add_ln712_1070 = add i13 %sext_ln717_372, i13 %sext_ln1171_230"   --->   Operation 4809 'add' 'add_ln712_1070' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1071 = add i12 %sext_ln42_173, i12 %sext_ln42_178"   --->   Operation 4810 'add' 'add_ln712_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4811 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1072 = add i12 %add_ln712_1071, i12 %sext_ln42_168"   --->   Operation 4811 'add' 'add_ln712_1072' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4812 [1/1] (1.48ns)   --->   "%add_ln712_1076 = add i12 %zext_ln42_40, i12 %zext_ln717_111"   --->   Operation 4812 'add' 'add_ln712_1076' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4813 [1/1] (1.52ns)   --->   "%add_ln712_1079 = add i15 %zext_ln42_76, i15 %zext_ln717_194"   --->   Operation 4813 'add' 'add_ln712_1079' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4814 [1/1] (1.52ns)   --->   "%add_ln712_1080 = add i15 %zext_ln42_113, i15 %zext_ln717_271"   --->   Operation 4814 'add' 'add_ln712_1080' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4815 [1/1] (1.52ns)   --->   "%add_ln712_1083 = add i15 %zext_ln42_176, i15 %zext_ln717_345"   --->   Operation 4815 'add' 'add_ln712_1083' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4816 [1/1] (1.52ns)   --->   "%add_ln712_1084 = add i15 %zext_ln42_214, i15 %zext_ln717_485"   --->   Operation 4816 'add' 'add_ln712_1084' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1086 = add i15 %zext_ln717_491, i15 %zext_ln42_294"   --->   Operation 4817 'add' 'add_ln712_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4818 [1/1] (0.00ns)   --->   "%zext_ln712_335 = zext i11 %add_ln712_1088"   --->   Operation 4818 'zext' 'zext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4819 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1089 = add i15 %zext_ln712_335, i15 %add_ln712_1086"   --->   Operation 4819 'add' 'add_ln712_1089' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4820 [1/1] (1.54ns)   --->   "%add_ln712_1097 = add i13 %sext_ln42_70, i13 %sext_ln717_242"   --->   Operation 4820 'add' 'add_ln712_1097' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4821 [1/1] (1.53ns)   --->   "%add_ln712_1098 = add i14 %sext_ln42_106, i14 %sext_ln1171_205"   --->   Operation 4821 'add' 'add_ln712_1098' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1103 = add i14 %sext_ln42_164, i14 %sext_ln42_172"   --->   Operation 4822 'add' 'add_ln712_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4823 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1104 = add i14 %add_ln712_1103, i14 %sext_ln1171_228"   --->   Operation 4823 'add' 'add_ln712_1104' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4824 [1/1] (1.52ns)   --->   "%add_ln712_1112 = add i15 %zext_ln717_98, i15 %zext_ln42_59"   --->   Operation 4824 'add' 'add_ln712_1112' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4825 [1/1] (1.52ns)   --->   "%add_ln712_1113 = add i15 %zext_ln717_184, i15 %zext_ln717_218"   --->   Operation 4825 'add' 'add_ln712_1113' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4826 [1/1] (1.41ns)   --->   "%add_ln712_1116 = add i11 %zext_ln1171_193, i11 %zext_ln717_244"   --->   Operation 4826 'add' 'add_ln712_1116' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4827 [1/1] (1.52ns)   --->   "%add_ln712_1117 = add i15 %zext_ln717_288, i15 %zext_ln717_338"   --->   Operation 4827 'add' 'add_ln712_1117' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4828 [1/1] (1.48ns)   --->   "%add_ln712_1121 = add i12 %zext_ln717_349, i12 %zext_ln42_211"   --->   Operation 4828 'add' 'add_ln712_1121' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4829 [1/1] (0.00ns)   --->   "%zext_ln712_343 = zext i15 %add_ln712_1122"   --->   Operation 4829 'zext' 'zext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4830 [1/1] (1.53ns)   --->   "%add_ln712_1123 = add i16 %zext_ln712_343, i16 %zext_ln717_406"   --->   Operation 4830 'add' 'add_ln712_1123' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1126 = add i15 %add_ln712_1125, i15 %zext_ln42_255"   --->   Operation 4831 'add' 'add_ln712_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4832 [1/1] (0.00ns)   --->   "%zext_ln712_345 = zext i10 %add_ln712_1128"   --->   Operation 4832 'zext' 'zext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4833 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1129 = add i15 %zext_ln712_345, i15 %add_ln712_1126"   --->   Operation 4833 'add' 'add_ln712_1129' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4834 [1/1] (1.41ns)   --->   "%add_ln712_1133 = add i12 %sext_ln1171_87, i12 %zext_ln42_2"   --->   Operation 4834 'add' 'add_ln712_1133' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln712_343 = sext i12 %add_ln712_1140"   --->   Operation 4835 'sext' 'sext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1141 = add i13 %sext_ln42_140, i13 %sext_ln1171_226"   --->   Operation 4836 'add' 'add_ln712_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4837 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1142 = add i13 %add_ln712_1141, i13 %sext_ln712_343"   --->   Operation 4837 'add' 'add_ln712_1142' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4838 [1/1] (1.52ns)   --->   "%add_ln712_1144 = add i16 %sext_ln717_455, i16 %zext_ln717_63"   --->   Operation 4838 'add' 'add_ln712_1144' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4839 [1/1] (1.48ns)   --->   "%add_ln712_1152 = add i12 %zext_ln717_269, i12 %zext_ln717_295"   --->   Operation 4839 'add' 'add_ln712_1152' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1155 = add i12 %zext_ln717_346, i12 %zext_ln42_238"   --->   Operation 4840 'add' 'add_ln712_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4841 [1/1] (0.00ns)   --->   "%zext_ln712_351 = zext i11 %add_ln712_1156"   --->   Operation 4841 'zext' 'zext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4842 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1157 = add i12 %zext_ln712_351, i12 %add_ln712_1155"   --->   Operation 4842 'add' 'add_ln712_1157' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4843 [1/1] (1.36ns)   --->   "%add_ln712_1166 = add i10 %sext_ln42_61, i10 %sext_ln42_81"   --->   Operation 4843 'add' 'add_ln712_1166' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4844 [1/1] (1.41ns)   --->   "%add_ln712_1167 = add i11 %sext_ln717_243, i11 %sext_ln717_247"   --->   Operation 4844 'add' 'add_ln712_1167' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1171 = add i13 %sext_ln1171_208, i13 %sext_ln717_347"   --->   Operation 4845 'add' 'add_ln712_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln712_352 = sext i12 %add_ln712_1172"   --->   Operation 4846 'sext' 'sext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4847 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1173 = add i13 %sext_ln712_352, i13 %add_ln712_1171"   --->   Operation 4847 'add' 'add_ln712_1173' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4848 [1/1] (1.41ns)   --->   "%add_ln712_1174 = add i12 %sext_ln717_507, i12 %zext_ln42_306"   --->   Operation 4848 'add' 'add_ln712_1174' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4849 [1/1] (1.41ns)   --->   "%add_ln712_1175 = add i11 %zext_ln717_103, i11 %zext_ln42_52"   --->   Operation 4849 'add' 'add_ln712_1175' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4850 [1/1] (0.00ns)   --->   "%zext_ln712_355 = zext i11 %add_ln712_1175"   --->   Operation 4850 'zext' 'zext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4851 [1/1] (1.48ns)   --->   "%add_ln712_1176 = add i12 %zext_ln712_355, i12 %zext_ln717_86"   --->   Operation 4851 'add' 'add_ln712_1176' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4852 [1/1] (1.41ns)   --->   "%add_ln712_1181 = add i11 %zext_ln42_73, i11 %zext_ln717_167"   --->   Operation 4852 'add' 'add_ln712_1181' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4853 [1/1] (1.41ns)   --->   "%add_ln712_1183 = add i11 %zext_ln1171_141, i11 %zext_ln42_88"   --->   Operation 4853 'add' 'add_ln712_1183' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1184 = add i15 %zext_ln42_151, i15 %zext_ln717_311"   --->   Operation 4854 'add' 'add_ln712_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4855 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1185 = add i15 %add_ln712_1184, i15 %zext_ln42_134"   --->   Operation 4855 'add' 'add_ln712_1185' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4856 [1/1] (1.48ns)   --->   "%add_ln712_1191 = add i11 %mult_V_3803, i11 %zext_ln42_285"   --->   Operation 4856 'add' 'add_ln712_1191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4857 [1/1] (0.00ns)   --->   "%zext_ln712_362 = zext i11 %add_ln712_1191"   --->   Operation 4857 'zext' 'zext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4858 [1/1] (1.30ns)   --->   "%add_ln712_1192 = add i9 %zext_ln1171_327, i9 %zext_ln1171_371"   --->   Operation 4858 'add' 'add_ln712_1192' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln712_363 = zext i9 %add_ln712_1192"   --->   Operation 4859 'zext' 'zext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4860 [1/1] (1.36ns)   --->   "%add_ln712_1193 = add i10 %zext_ln712_363, i10 %zext_ln1171_246"   --->   Operation 4860 'add' 'add_ln712_1193' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4861 [1/1] (0.00ns)   --->   "%zext_ln712_364 = zext i10 %add_ln712_1193"   --->   Operation 4861 'zext' 'zext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4862 [1/1] (1.48ns)   --->   "%add_ln712_1194 = add i12 %zext_ln712_364, i12 %zext_ln712_362"   --->   Operation 4862 'add' 'add_ln712_1194' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln712_358 = sext i12 %add_ln712_1200"   --->   Operation 4863 'sext' 'sext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1201 = add i14 %sext_ln1171_221, i14 %sext_ln42_172"   --->   Operation 4864 'add' 'add_ln712_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4865 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1202 = add i14 %add_ln712_1201, i14 %sext_ln712_358"   --->   Operation 4865 'add' 'add_ln712_1202' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4866 [1/1] (1.48ns)   --->   "%add_ln712_1204 = add i12 %sext_ln717_442, i12 %sext_ln717_456"   --->   Operation 4866 'add' 'add_ln712_1204' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4867 [1/1] (1.48ns)   --->   "%add_ln712_1205 = add i12 %sext_ln717_473, i12 %sext_ln1171_254"   --->   Operation 4867 'add' 'add_ln712_1205' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4868 [1/1] (1.48ns)   --->   "%add_ln712_1207 = add i12 %sext_ln42_187, i12 %zext_ln717_9"   --->   Operation 4868 'add' 'add_ln712_1207' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4869 [1/1] (1.41ns)   --->   "%add_ln712_1208 = add i11 %zext_ln717_77, i11 %zext_ln717_97"   --->   Operation 4869 'add' 'add_ln712_1208' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4870 [1/1] (1.36ns)   --->   "%add_ln712_1215 = add i10 %zext_ln42_99, i10 %zext_ln1171_209"   --->   Operation 4870 'add' 'add_ln712_1215' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4871 [1/1] (1.41ns)   --->   "%add_ln712_1218 = add i11 %zext_ln717_257, i11 %zext_ln717_357"   --->   Operation 4871 'add' 'add_ln712_1218' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4872 [1/1] (1.52ns)   --->   "%add_ln712_1219 = add i15 %zext_ln717_388, i15 %zext_ln717_407"   --->   Operation 4872 'add' 'add_ln712_1219' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1221 = add i12 %trunc_ln42_41, i12 192"   --->   Operation 4873 'add' 'add_ln712_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4874 [1/1] (0.00ns)   --->   "%zext_ln712_376 = zext i9 %add_ln712_1222"   --->   Operation 4874 'zext' 'zext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4875 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1223 = add i12 %zext_ln712_376, i12 %add_ln712_1221"   --->   Operation 4875 'add' 'add_ln712_1223' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4876 [1/1] (1.48ns)   --->   "%add_ln712_1232 = add i12 %sext_ln717_146, i12 %sext_ln717_154"   --->   Operation 4876 'add' 'add_ln712_1232' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4877 [1/1] (1.36ns)   --->   "%add_ln712_1234 = add i10 %sext_ln717_231, i10 %sext_ln42_99"   --->   Operation 4877 'add' 'add_ln712_1234' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4878 [1/1] (0.00ns)   --->   "%sext_ln712_373 = sext i10 %add_ln712_1234"   --->   Operation 4878 'sext' 'sext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4879 [1/1] (1.48ns)   --->   "%add_ln712_1235 = add i12 %sext_ln712_373, i12 %sext_ln42_57"   --->   Operation 4879 'add' 'add_ln712_1235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4880 [1/1] (1.54ns)   --->   "%add_ln712_1238 = add i13 %sext_ln42_110, i13 %sext_ln42_121"   --->   Operation 4880 'add' 'add_ln712_1238' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4881 [1/1] (1.48ns)   --->   "%add_ln712_1240 = add i12 %sext_ln717_343, i12 %sext_ln717_352"   --->   Operation 4881 'add' 'add_ln712_1240' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4882 [1/1] (1.48ns)   --->   "%add_ln712_1243 = add i12 %sext_ln42_149, i12 %sext_ln42_160"   --->   Operation 4882 'add' 'add_ln712_1243' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln712_381 = sext i12 %add_ln712_1243"   --->   Operation 4883 'sext' 'sext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4884 [1/1] (1.54ns)   --->   "%add_ln712_1244 = add i13 %sext_ln712_381, i13 %sext_ln42_134"   --->   Operation 4884 'add' 'add_ln712_1244' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4885 [1/1] (1.53ns)   --->   "%add_ln712_1245 = add i14 %sext_ln1171_232, i14 %sext_ln42_179"   --->   Operation 4885 'add' 'add_ln712_1245' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4886 [1/1] (1.54ns)   --->   "%add_ln712_1246 = add i13 %sext_ln1171_255, i13 %sext_ln42_186"   --->   Operation 4886 'add' 'add_ln712_1246' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4887 [1/1] (1.48ns)   --->   "%add_ln712_1251 = add i11 %trunc_ln42_1, i11 %zext_ln42_13"   --->   Operation 4887 'add' 'add_ln712_1251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4888 [1/1] (0.00ns)   --->   "%zext_ln712_378 = zext i11 %add_ln712_1251"   --->   Operation 4888 'zext' 'zext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4889 [1/1] (1.48ns)   --->   "%add_ln712_1252 = add i13 %zext_ln712_378, i13 %sext_ln1171_266"   --->   Operation 4889 'add' 'add_ln712_1252' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4890 [1/1] (1.52ns)   --->   "%add_ln712_1253 = add i15 %zext_ln42_23, i15 %zext_ln717_95"   --->   Operation 4890 'add' 'add_ln712_1253' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1256 = add i15 %zext_ln717_186, i15 %zext_ln42_94"   --->   Operation 4891 'add' 'add_ln712_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4892 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1257 = add i15 %add_ln712_1256, i15 %zext_ln42_65"   --->   Operation 4892 'add' 'add_ln712_1257' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4893 [1/1] (1.52ns)   --->   "%add_ln712_1258 = add i15 %zext_ln717_206, i15 %zext_ln42_107"   --->   Operation 4893 'add' 'add_ln712_1258' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4894 [1/1] (1.52ns)   --->   "%add_ln712_1259 = add i15 %zext_ln717_213, i15 %zext_ln42_119"   --->   Operation 4894 'add' 'add_ln712_1259' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4895 [1/1] (1.52ns)   --->   "%add_ln712_1263 = add i15 %zext_ln717_254, i15 %zext_ln717_259"   --->   Operation 4895 'add' 'add_ln712_1263' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4896 [1/1] (0.00ns)   --->   "%zext_ln712_383 = zext i15 %add_ln712_1263"   --->   Operation 4896 'zext' 'zext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4897 [1/1] (1.53ns)   --->   "%add_ln712_1264 = add i16 %zext_ln712_383, i16 %zext_ln717_240"   --->   Operation 4897 'add' 'add_ln712_1264' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4898 [1/1] (0.00ns)   --->   "%zext_ln712_384 = zext i11 %add_ln712_1265"   --->   Operation 4898 'zext' 'zext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4899 [1/1] (1.52ns)   --->   "%add_ln712_1266 = add i15 %zext_ln712_384, i15 %zext_ln717_390"   --->   Operation 4899 'add' 'add_ln712_1266' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1269 = add i13 %add_ln712_1268, i13 %zext_ln1171_342"   --->   Operation 4900 'add' 'add_ln712_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4901 [1/1] (0.00ns)   --->   "%zext_ln712_388 = zext i10 %add_ln712_1272"   --->   Operation 4901 'zext' 'zext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4902 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1273 = add i13 %zext_ln712_388, i13 %add_ln712_1269"   --->   Operation 4902 'add' 'add_ln712_1273' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4903 [1/1] (1.54ns)   --->   "%add_ln712_1277 = add i13 %sext_ln717_10, i13 %sext_ln717_20"   --->   Operation 4903 'add' 'add_ln712_1277' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4904 [1/1] (1.53ns)   --->   "%add_ln712_1278 = add i14 %sext_ln1171_105, i14 %sext_ln1171_115"   --->   Operation 4904 'add' 'add_ln712_1278' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4905 [1/1] (1.48ns)   --->   "%add_ln712_1283 = add i12 %sext_ln717_191, i12 %sext_ln1171_159"   --->   Operation 4905 'add' 'add_ln712_1283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4906 [1/1] (0.00ns)   --->   "%sext_ln712_392 = sext i12 %add_ln712_1283"   --->   Operation 4906 'sext' 'sext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4907 [1/1] (1.54ns)   --->   "%add_ln712_1284 = add i13 %sext_ln712_392, i13 %sext_ln42_60"   --->   Operation 4907 'add' 'add_ln712_1284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4908 [1/1] (1.48ns)   --->   "%add_ln712_1287 = add i12 %sext_ln717_248, i12 %sext_ln1171_182"   --->   Operation 4908 'add' 'add_ln712_1287' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4909 [1/1] (1.48ns)   --->   "%add_ln712_1288 = add i12 %sext_ln1171_220, i12 %sext_ln42_143"   --->   Operation 4909 'add' 'add_ln712_1288' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1291 = add i13 %sext_ln717_419, i13 %sext_ln717_445"   --->   Operation 4910 'add' 'add_ln712_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4911 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1292 = add i13 %add_ln712_1291, i13 %sext_ln717_396"   --->   Operation 4911 'add' 'add_ln712_1292' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4912 [1/1] (1.54ns)   --->   "%add_ln712_1293 = add i13 %sext_ln717_480, i13 %sext_ln1171_267"   --->   Operation 4912 'add' 'add_ln712_1293' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4913 [1/1] (1.41ns)   --->   "%add_ln712_1299 = add i10 %trunc_ln42_8, i10 %zext_ln42_49"   --->   Operation 4913 'add' 'add_ln712_1299' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4914 [1/1] (0.00ns)   --->   "%zext_ln712_391 = zext i10 %add_ln712_1299"   --->   Operation 4914 'zext' 'zext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4915 [1/1] (1.41ns)   --->   "%add_ln712_1300 = add i11 %zext_ln712_391, i11 %zext_ln42_25"   --->   Operation 4915 'add' 'add_ln712_1300' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4916 [1/1] (1.52ns)   --->   "%add_ln712_1302 = add i15 %zext_ln717_166, i15 %zext_ln717_188"   --->   Operation 4916 'add' 'add_ln712_1302' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1304 = add i15 %zext_ln42_120, i15 %zext_ln717_242"   --->   Operation 4917 'add' 'add_ln712_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4918 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1305 = add i15 %add_ln712_1304, i15 %zext_ln42_112"   --->   Operation 4918 'add' 'add_ln712_1305' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4919 [1/1] (1.54ns)   --->   "%add_ln712_1308 = add i12 %zext_ln42_135, i12 %mult_V_2139"   --->   Operation 4919 'add' 'add_ln712_1308' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4920 [1/1] (1.52ns)   --->   "%add_ln712_1309 = add i15 %zext_ln717_333, i15 %zext_ln717_345"   --->   Operation 4920 'add' 'add_ln712_1309' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4921 [1/1] (0.00ns)   --->   "%zext_ln712_396 = zext i15 %add_ln712_1309"   --->   Operation 4921 'zext' 'zext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4922 [1/1] (1.53ns)   --->   "%add_ln712_1310 = add i16 %zext_ln712_396, i16 %zext_ln717_301"   --->   Operation 4922 'add' 'add_ln712_1310' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4923 [1/1] (0.00ns)   --->   "%zext_ln712_398 = zext i12 %add_ln712_1313"   --->   Operation 4923 'zext' 'zext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4924 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i12 %add_ln712_1315"   --->   Operation 4924 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4925 [1/1] (1.54ns)   --->   "%add_ln712_1316 = add i14 %sext_ln712_1, i14 %zext_ln712_398"   --->   Operation 4925 'add' 'add_ln712_1316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4926 [1/1] (1.54ns)   --->   "%add_ln712_1320 = add i14 %sext_ln717_21, i14 %zext_ln42_299"   --->   Operation 4926 'add' 'add_ln712_1320' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4927 [1/1] (1.54ns)   --->   "%add_ln712_1321 = add i13 %sext_ln717_53, i13 %sext_ln1171_106"   --->   Operation 4927 'add' 'add_ln712_1321' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4928 [1/1] (1.54ns)   --->   "%add_ln712_1324 = add i13 %sext_ln1171_116, i13 %sext_ln717_126"   --->   Operation 4928 'add' 'add_ln712_1324' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4929 [1/1] (1.54ns)   --->   "%add_ln712_1326 = add i13 %sext_ln1171_137, i13 %sext_ln42_90"   --->   Operation 4929 'add' 'add_ln712_1326' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1330 = add i12 %sext_ln1171_202, i12 %sext_ln42_127"   --->   Operation 4930 'add' 'add_ln712_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4931 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1331 = add i12 %add_ln712_1330, i12 %sext_ln1171_185"   --->   Operation 4931 'add' 'add_ln712_1331' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4932 [1/1] (1.41ns)   --->   "%add_ln712_1332 = add i11 %sext_ln717_368, i11 %sext_ln717_387"   --->   Operation 4932 'add' 'add_ln712_1332' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4933 [1/1] (1.53ns)   --->   "%add_ln712_1335 = add i14 %sext_ln42_167, i14 %sext_ln1171_233"   --->   Operation 4933 'add' 'add_ln712_1335' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4934 [1/1] (1.48ns)   --->   "%add_ln712_1337 = add i12 %sext_ln1171_241, i12 %sext_ln1171_261"   --->   Operation 4934 'add' 'add_ln712_1337' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln712_414 = sext i12 %add_ln712_1337"   --->   Operation 4935 'sext' 'sext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4936 [1/1] (1.54ns)   --->   "%add_ln712_1338 = add i13 %sext_ln712_414, i13 %sext_ln717_436"   --->   Operation 4936 'add' 'add_ln712_1338' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4937 [1/1] (1.48ns)   --->   "%add_ln712_1343 = add i11 %mult_V_717, i11 %zext_ln42_51"   --->   Operation 4937 'add' 'add_ln712_1343' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4938 [1/1] (0.00ns)   --->   "%zext_ln712_399 = zext i11 %add_ln712_1343"   --->   Operation 4938 'zext' 'zext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4939 [1/1] (1.48ns)   --->   "%add_ln712_1344 = add i12 %zext_ln712_399, i12 %zext_ln1171_60"   --->   Operation 4939 'add' 'add_ln712_1344' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4940 [1/1] (1.52ns)   --->   "%add_ln712_1346 = add i15 %zext_ln42_83, i15 %zext_ln717_194"   --->   Operation 4940 'add' 'add_ln712_1346' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1348 = add i15 %zext_ln717_209, i15 %zext_ln42_114"   --->   Operation 4941 'add' 'add_ln712_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4942 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1349 = add i15 %add_ln712_1348, i15 %zext_ln42_101"   --->   Operation 4942 'add' 'add_ln712_1349' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1353 = add i15 %add_ln712_1352, i15 %zext_ln42_116"   --->   Operation 4943 'add' 'add_ln712_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4944 [1/1] (0.00ns)   --->   "%zext_ln712_404 = zext i11 %add_ln712_1355"   --->   Operation 4944 'zext' 'zext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4945 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1356 = add i15 %zext_ln712_404, i15 %add_ln712_1353"   --->   Operation 4945 'add' 'add_ln712_1356' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1357 = add i15 %zext_ln42_176, i15 %zext_ln717_415"   --->   Operation 4946 'add' 'add_ln712_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4947 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1358 = add i15 %add_ln712_1357, i15 %zext_ln42_161"   --->   Operation 4947 'add' 'add_ln712_1358' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4948 [1/1] (1.36ns)   --->   "%add_ln712_1359 = add i10 %zext_ln1171_367, i10 %zext_ln42_277"   --->   Operation 4948 'add' 'add_ln712_1359' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln712_407 = zext i10 %add_ln712_1359"   --->   Operation 4949 'zext' 'zext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4950 [1/1] (1.52ns)   --->   "%add_ln712_1360 = add i15 %zext_ln712_407, i15 %zext_ln717_459"   --->   Operation 4950 'add' 'add_ln712_1360' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4951 [1/1] (1.54ns)   --->   "%add_ln712_1365 = add i13 %sext_ln717_33, i13 %sext_ln42_19"   --->   Operation 4951 'add' 'add_ln712_1365' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4952 [1/1] (1.41ns)   --->   "%add_ln712_1371 = add i11 %sext_ln42_111, i11 %sext_ln1171_219"   --->   Operation 4952 'add' 'add_ln712_1371' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4953 [1/1] (0.00ns)   --->   "%sext_ln712_422 = sext i11 %add_ln712_1371"   --->   Operation 4953 'sext' 'sext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4954 [1/1] (1.54ns)   --->   "%add_ln712_1372 = add i13 %sext_ln712_422, i13 %sext_ln717_207"   --->   Operation 4954 'add' 'add_ln712_1372' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4955 [1/1] (1.48ns)   --->   "%add_ln712_1376 = add i12 %sext_ln42_185, i12 %sext_ln1171_265"   --->   Operation 4955 'add' 'add_ln712_1376' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4956 [1/1] (1.31ns)   --->   "%add_ln712_1381 = add i8 %zext_ln717_122, i8 %zext_ln717_142"   --->   Operation 4956 'add' 'add_ln712_1381' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4957 [1/1] (0.00ns)   --->   "%zext_ln712_410 = zext i8 %add_ln712_1381"   --->   Operation 4957 'zext' 'zext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4958 [1/1] (1.36ns)   --->   "%add_ln712_1382 = add i10 %zext_ln712_410, i10 %zext_ln1171_59"   --->   Operation 4958 'add' 'add_ln712_1382' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4959 [1/1] (1.41ns)   --->   "%add_ln712_1387 = add i11 %zext_ln1171_181, i11 %zext_ln1171_193"   --->   Operation 4959 'add' 'add_ln712_1387' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4960 [1/1] (0.00ns)   --->   "%zext_ln712_413 = zext i11 %add_ln712_1387"   --->   Operation 4960 'zext' 'zext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4961 [1/1] (1.48ns)   --->   "%add_ln712_1388 = add i12 %zext_ln712_413, i12 %zext_ln717_207"   --->   Operation 4961 'add' 'add_ln712_1388' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4962 [1/1] (1.52ns)   --->   "%add_ln712_1390 = add i15 %zext_ln42_140, i15 %zext_ln717_293"   --->   Operation 4962 'add' 'add_ln712_1390' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1392 = add i12 %zext_ln717_324, i12 %zext_ln42_186"   --->   Operation 4963 'add' 'add_ln712_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4964 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1393 = add i12 %add_ln712_1392, i12 %zext_ln717_302"   --->   Operation 4964 'add' 'add_ln712_1393' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4965 [1/1] (1.52ns)   --->   "%add_ln712_1396 = add i15 %zext_ln717_431, i15 %zext_ln42_249"   --->   Operation 4965 'add' 'add_ln712_1396' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4966 [1/1] (0.00ns)   --->   "%zext_ln712_418 = zext i15 %add_ln712_1396"   --->   Operation 4966 'zext' 'zext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4967 [1/1] (1.53ns)   --->   "%add_ln712_1397 = add i16 %zext_ln712_418, i16 %zext_ln717_354"   --->   Operation 4967 'add' 'add_ln712_1397' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4968 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i15 %add_ln712_1402"   --->   Operation 4968 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4969 [1/1] (0.00ns)   --->   "%zext_ln712_421 = zext i9 %add_ln712_1403"   --->   Operation 4969 'zext' 'zext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4970 [1/1] (1.36ns)   --->   "%add_ln712_1404 = add i10 %zext_ln712_421, i10 %zext_ln1171_30"   --->   Operation 4970 'add' 'add_ln712_1404' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4971 [1/1] (0.00ns)   --->   "%zext_ln712_422 = zext i10 %add_ln712_1404"   --->   Operation 4971 'zext' 'zext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4972 [1/1] (1.53ns)   --->   "%add_ln712_1405 = add i16 %zext_ln712_422, i16 %sext_ln712_3"   --->   Operation 4972 'add' 'add_ln712_1405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4973 [1/1] (1.41ns)   --->   "%add_ln712_1411 = add i11 %sext_ln1171_151, i11 %sext_ln717_201"   --->   Operation 4973 'add' 'add_ln712_1411' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4974 [1/1] (0.00ns)   --->   "%sext_ln712_431 = sext i11 %add_ln712_1411"   --->   Operation 4974 'sext' 'sext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4975 [1/1] (1.41ns)   --->   "%add_ln712_1412 = add i11 %sext_ln1171_165, i11 %sext_ln717_275"   --->   Operation 4975 'add' 'add_ln712_1412' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4976 [1/1] (0.00ns)   --->   "%sext_ln712_432 = sext i11 %add_ln712_1412"   --->   Operation 4976 'sext' 'sext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4977 [1/1] (1.48ns)   --->   "%add_ln712_1413 = add i12 %sext_ln712_432, i12 %sext_ln712_431"   --->   Operation 4977 'add' 'add_ln712_1413' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4978 [1/1] (1.54ns)   --->   "%add_ln712_1415 = add i13 %sext_ln717_286, i13 %sext_ln42_105"   --->   Operation 4978 'add' 'add_ln712_1415' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln712_435 = sext i13 %add_ln712_1415"   --->   Operation 4979 'sext' 'sext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4980 [1/1] (1.54ns)   --->   "%add_ln712_1416 = add i13 %sext_ln42_128, i13 %sext_ln42_150"   --->   Operation 4980 'add' 'add_ln712_1416' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4981 [1/1] (0.00ns)   --->   "%sext_ln712_436 = sext i13 %add_ln712_1416"   --->   Operation 4981 'sext' 'sext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4982 [1/1] (1.53ns)   --->   "%add_ln712_1417 = add i14 %sext_ln712_436, i14 %sext_ln712_435"   --->   Operation 4982 'add' 'add_ln712_1417' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4983 [1/1] (1.48ns)   --->   "%add_ln712_1418 = add i12 %sext_ln42_162, i12 %sext_ln717_469"   --->   Operation 4983 'add' 'add_ln712_1418' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4984 [1/1] (1.52ns)   --->   "%add_ln712_1419 = add i15 %zext_ln717_19, i15 %zext_ln42_14"   --->   Operation 4984 'add' 'add_ln712_1419' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4985 [1/1] (1.48ns)   --->   "%add_ln712_1424 = add i12 %zext_ln1171_86, i12 %zext_ln717_221"   --->   Operation 4985 'add' 'add_ln712_1424' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4986 [1/1] (0.00ns)   --->   "%zext_ln712_426 = zext i12 %add_ln712_1426"   --->   Operation 4986 'zext' 'zext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1427 = add i15 %zext_ln717_390, i15 %zext_ln42_216"   --->   Operation 4987 'add' 'add_ln712_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4988 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1428 = add i15 %add_ln712_1427, i15 %zext_ln712_426"   --->   Operation 4988 'add' 'add_ln712_1428' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4989 [1/1] (1.52ns)   --->   "%add_ln712_1430 = add i15 %zext_ln717_426, i15 %zext_ln42_295"   --->   Operation 4989 'add' 'add_ln712_1430' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4990 [1/1] (1.48ns)   --->   "%add_ln712_1431 = add i11 %trunc_ln42_39, i11 128"   --->   Operation 4990 'add' 'add_ln712_1431' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4991 [1/1] (1.30ns)   --->   "%add_ln712_1433 = add i9 %zext_ln1171_73, i9 %zext_ln1171_119"   --->   Operation 4991 'add' 'add_ln712_1433' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4992 [1/1] (0.00ns)   --->   "%zext_ln712_429 = zext i9 %add_ln712_1433"   --->   Operation 4992 'zext' 'zext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4993 [1/1] (1.30ns)   --->   "%add_ln712_1434 = add i9 %zext_ln1171_131, i9 %zext_ln42_260"   --->   Operation 4993 'add' 'add_ln712_1434' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4994 [1/1] (0.00ns)   --->   "%zext_ln712_430 = zext i9 %add_ln712_1434"   --->   Operation 4994 'zext' 'zext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4995 [1/1] (1.36ns)   --->   "%add_ln712_1435 = add i10 %zext_ln712_430, i10 %zext_ln712_429"   --->   Operation 4995 'add' 'add_ln712_1435' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4996 [1/1] (1.54ns)   --->   "%add_ln712_1440 = add i13 %sext_ln42_7, i13 %sext_ln1171_95"   --->   Operation 4996 'add' 'add_ln712_1440' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4997 [1/1] (1.54ns)   --->   "%add_ln712_1442 = add i13 %sext_ln42_20, i13 %sext_ln42_41"   --->   Operation 4997 'add' 'add_ln712_1442' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4998 [1/1] (1.41ns)   --->   "%add_ln712_1443 = add i11 %sext_ln42_66, i11 %sext_ln42_73"   --->   Operation 4998 'add' 'add_ln712_1443' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4999 [1/1] (1.41ns)   --->   "%add_ln712_1448 = add i11 %sext_ln717_290, i11 %sext_ln42_166"   --->   Operation 4999 'add' 'add_ln712_1448' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln712_447 = sext i11 %add_ln712_1448"   --->   Operation 5000 'sext' 'sext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5001 [1/1] (1.48ns)   --->   "%add_ln712_1449 = add i12 %sext_ln712_447, i12 %sext_ln1171_177"   --->   Operation 5001 'add' 'add_ln712_1449' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5002 [1/1] (1.41ns)   --->   "%add_ln712_1451 = add i11 %sext_ln717_421, i11 %zext_ln1171_61"   --->   Operation 5002 'add' 'add_ln712_1451' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5003 [1/1] (1.41ns)   --->   "%add_ln712_1458 = add i11 %zext_ln717_236, i11 %zext_ln42_153"   --->   Operation 5003 'add' 'add_ln712_1458' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5004 [1/1] (0.00ns)   --->   "%zext_ln712_435 = zext i11 %add_ln712_1458"   --->   Operation 5004 'zext' 'zext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5005 [1/1] (1.48ns)   --->   "%add_ln712_1459 = add i12 %zext_ln712_435, i12 %zext_ln717_214"   --->   Operation 5005 'add' 'add_ln712_1459' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5006 [1/1] (0.00ns)   --->   "%zext_ln712_437 = zext i12 %add_ln712_1461"   --->   Operation 5006 'zext' 'zext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5007 [1/1] (0.00ns)   --->   "%zext_ln712_438 = zext i11 %add_ln712_1462"   --->   Operation 5007 'zext' 'zext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1463 = add i15 %zext_ln712_438, i15 %zext_ln717_342"   --->   Operation 5008 'add' 'add_ln712_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5009 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1464 = add i15 %add_ln712_1463, i15 %zext_ln712_437"   --->   Operation 5009 'add' 'add_ln712_1464' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln712_440 = zext i11 %add_ln712_1466"   --->   Operation 5010 'zext' 'zext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5011 [1/1] (0.00ns)   --->   "%zext_ln712_441 = zext i11 %add_ln712_1467"   --->   Operation 5011 'zext' 'zext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1468 = add i12 %zext_ln712_441, i12 %zext_ln717_472"   --->   Operation 5012 'add' 'add_ln712_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5013 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1469 = add i12 %add_ln712_1468, i12 %zext_ln712_440"   --->   Operation 5013 'add' 'add_ln712_1469' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5014 [1/1] (1.52ns)   --->   "%add_ln712_1470 = add i15 %zext_ln717_500, i15 %zext_ln42_294"   --->   Operation 5014 'add' 'add_ln712_1470' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5015 [1/1] (1.48ns)   --->   "%add_ln712_1477 = add i12 %sext_ln1171_85, i12 %sext_ln717_60"   --->   Operation 5015 'add' 'add_ln712_1477' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5016 [1/1] (1.54ns)   --->   "%add_ln712_1481 = add i13 %sext_ln1171_157, i13 %sext_ln717_255"   --->   Operation 5016 'add' 'add_ln712_1481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5017 [1/1] (1.48ns)   --->   "%add_ln712_1484 = add i12 %sext_ln717_318, i12 %sext_ln42_129"   --->   Operation 5017 'add' 'add_ln712_1484' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln712_458 = sext i12 %add_ln712_1484"   --->   Operation 5018 'sext' 'sext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5019 [1/1] (1.41ns)   --->   "%add_ln712_1485 = add i11 %sext_ln1171_225, i11 %sext_ln717_408"   --->   Operation 5019 'add' 'add_ln712_1485' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln712_459 = sext i11 %add_ln712_1485"   --->   Operation 5020 'sext' 'sext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5021 [1/1] (1.54ns)   --->   "%add_ln712_1486 = add i13 %sext_ln712_459, i13 %sext_ln712_458"   --->   Operation 5021 'add' 'add_ln712_1486' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5022 [1/1] (1.48ns)   --->   "%add_ln712_1487 = add i11 %trunc_ln42_2, i11 %zext_ln42_48"   --->   Operation 5022 'add' 'add_ln712_1487' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5023 [1/1] (1.52ns)   --->   "%add_ln712_1488 = add i15 %zext_ln717_185, i15 %zext_ln717_188"   --->   Operation 5023 'add' 'add_ln712_1488' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5024 [1/1] (0.00ns)   --->   "%zext_ln712_447 = zext i15 %add_ln712_1488"   --->   Operation 5024 'zext' 'zext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5025 [1/1] (1.53ns)   --->   "%add_ln712_1489 = add i16 %zext_ln712_447, i16 %zext_ln717_169"   --->   Operation 5025 'add' 'add_ln712_1489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1493 = add i15 %zext_ln717_242, i15 %zext_ln42_140"   --->   Operation 5026 'add' 'add_ln712_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5027 [1/1] (0.00ns)   --->   "%zext_ln712_448 = zext i12 %add_ln712_1494"   --->   Operation 5027 'zext' 'zext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5028 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1495 = add i15 %zext_ln712_448, i15 %add_ln712_1493"   --->   Operation 5028 'add' 'add_ln712_1495' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5029 [1/1] (1.48ns)   --->   "%add_ln712_1496 = add i11 %mult_V_2570, i11 %zext_ln717_383"   --->   Operation 5029 'add' 'add_ln712_1496' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5030 [1/1] (1.52ns)   --->   "%add_ln712_1497 = add i15 %zext_ln42_222, i15 %zext_ln717_439"   --->   Operation 5030 'add' 'add_ln712_1497' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5031 [1/1] (0.00ns)   --->   "%zext_ln712_452 = zext i11 %add_ln712_1501"   --->   Operation 5031 'zext' 'zext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1503 = add i15 %add_ln712_1502, i15 %zext_ln712_452"   --->   Operation 5032 'add' 'add_ln712_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5033 [1/1] (0.00ns)   --->   "%zext_ln712_456 = zext i11 %add_ln712_1507"   --->   Operation 5033 'zext' 'zext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5034 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1508 = add i15 %zext_ln712_456, i15 %add_ln712_1503"   --->   Operation 5034 'add' 'add_ln712_1508' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5035 [1/1] (1.48ns)   --->   "%add_ln712_1515 = add i12 %sext_ln1171_153, i12 %sext_ln717_189"   --->   Operation 5035 'add' 'add_ln712_1515' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5036 [1/1] (1.41ns)   --->   "%add_ln712_1516 = add i11 %sext_ln717_238, i11 %sext_ln42_96"   --->   Operation 5036 'add' 'add_ln712_1516' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i11 %add_ln712_1516"   --->   Operation 5037 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5038 [1/1] (1.48ns)   --->   "%add_ln712_1517 = add i12 %sext_ln712_466, i12 %sext_ln717_202"   --->   Operation 5038 'add' 'add_ln712_1517' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5039 [1/1] (1.48ns)   --->   "%add_ln712_1521 = add i12 %sext_ln717_311, i12 %sext_ln717_323"   --->   Operation 5039 'add' 'add_ln712_1521' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5040 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i12 %add_ln712_1521"   --->   Operation 5040 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5041 [1/1] (1.54ns)   --->   "%add_ln712_1522 = add i13 %sext_ln712_471, i13 %sext_ln1171_198"   --->   Operation 5041 'add' 'add_ln712_1522' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5042 [1/1] (1.48ns)   --->   "%add_ln712_1530 = add i11 %mult_V_713, i11 %zext_ln42_87"   --->   Operation 5042 'add' 'add_ln712_1530' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5043 [1/1] (1.52ns)   --->   "%add_ln712_1533 = add i15 %zext_ln717_325, i15 %zext_ln42_204"   --->   Operation 5043 'add' 'add_ln712_1533' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5044 [1/1] (0.00ns)   --->   "%zext_ln712_464 = zext i12 %add_ln712_1539"   --->   Operation 5044 'zext' 'zext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1540 = add i15 %zext_ln712_464, i15 %add_ln712_1537"   --->   Operation 5045 'add' 'add_ln712_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5046 [1/1] (0.00ns)   --->   "%zext_ln712_468 = zext i12 %add_ln712_1544"   --->   Operation 5046 'zext' 'zext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5047 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1545 = add i15 %zext_ln712_468, i15 %add_ln712_1540"   --->   Operation 5047 'add' 'add_ln712_1545' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5048 [1/1] (1.48ns)   --->   "%add_ln712_1550 = add i12 %sext_ln1171_121, i12 %sext_ln1171_140"   --->   Operation 5048 'add' 'add_ln712_1550' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5049 [1/1] (1.48ns)   --->   "%add_ln712_1554 = add i12 %sext_ln717_258, i12 %sext_ln1171_220"   --->   Operation 5049 'add' 'add_ln712_1554' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5050 [1/1] (0.00ns)   --->   "%sext_ln712_480 = sext i12 %add_ln712_1554"   --->   Operation 5050 'sext' 'sext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5051 [1/1] (1.41ns)   --->   "%add_ln712_1555 = add i11 %sext_ln42_146, i11 %sext_ln42_182"   --->   Operation 5051 'add' 'add_ln712_1555' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i11 %add_ln712_1555"   --->   Operation 5052 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5053 [1/1] (1.54ns)   --->   "%add_ln712_1556 = add i13 %sext_ln712_481, i13 %sext_ln712_480"   --->   Operation 5053 'add' 'add_ln712_1556' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5054 [1/1] (1.41ns)   --->   "%add_ln712_1557 = add i11 %sext_ln42_188, i11 %sext_ln1171_262"   --->   Operation 5054 'add' 'add_ln712_1557' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5055 [1/1] (1.52ns)   --->   "%add_ln712_1558 = add i15 %zext_ln717_6, i15 %zext_ln42_39"   --->   Operation 5055 'add' 'add_ln712_1558' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5056 [1/1] (1.48ns)   --->   "%add_ln712_1562 = add i11 %zext_ln42_45, i11 %trunc_ln42_4"   --->   Operation 5056 'add' 'add_ln712_1562' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5057 [1/1] (1.52ns)   --->   "%add_ln712_1565 = add i15 %zext_ln717_238, i15 %zext_ln42_142"   --->   Operation 5057 'add' 'add_ln712_1565' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5058 [1/1] (0.00ns)   --->   "%zext_ln712_473 = zext i15 %add_ln712_1565"   --->   Operation 5058 'zext' 'zext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5059 [1/1] (1.52ns)   --->   "%add_ln712_1566 = add i15 %zext_ln42_152, i15 %zext_ln717_300"   --->   Operation 5059 'add' 'add_ln712_1566' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5060 [1/1] (0.00ns)   --->   "%zext_ln712_474 = zext i15 %add_ln712_1566"   --->   Operation 5060 'zext' 'zext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5061 [1/1] (1.53ns)   --->   "%add_ln712_1567 = add i16 %zext_ln712_474, i16 %zext_ln712_473"   --->   Operation 5061 'add' 'add_ln712_1567' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1572 = add i11 %mult_V_3803, i11 %zext_ln1171_146"   --->   Operation 5062 'add' 'add_ln712_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5063 [1/1] (1.30ns)   --->   "%add_ln712_1573 = add i9 %zext_ln1171_357, i9 64"   --->   Operation 5063 'add' 'add_ln712_1573' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5064 [1/1] (0.00ns)   --->   "%zext_ln712_477 = zext i9 %add_ln712_1573"   --->   Operation 5064 'zext' 'zext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5065 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1574 = add i11 %zext_ln712_477, i11 %add_ln712_1572"   --->   Operation 5065 'add' 'add_ln712_1574' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5066 [1/1] (1.54ns)   --->   "%add_ln712_1578 = add i13 %sext_ln42_2, i13 %sext_ln42_10"   --->   Operation 5066 'add' 'add_ln712_1578' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln712_491 = sext i12 %add_ln712_1588"   --->   Operation 5067 'sext' 'sext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5068 [1/1] (1.54ns)   --->   "%add_ln712_1589 = add i13 %sext_ln712_491, i13 %sext_ln1171_201"   --->   Operation 5068 'add' 'add_ln712_1589' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5069 [1/1] (0.00ns)   --->   "%sext_ln712_492 = sext i13 %add_ln712_1589"   --->   Operation 5069 'sext' 'sext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5070 [1/1] (0.00ns)   --->   "%sext_ln712_493 = sext i12 %add_ln712_1590"   --->   Operation 5070 'sext' 'sext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5071 [1/1] (1.54ns)   --->   "%add_ln712_1591 = add i13 %sext_ln712_493, i13 %sext_ln42_158"   --->   Operation 5071 'add' 'add_ln712_1591' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5072 [1/1] (0.00ns)   --->   "%sext_ln712_494 = sext i13 %add_ln712_1591"   --->   Operation 5072 'sext' 'sext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5073 [1/1] (1.53ns)   --->   "%add_ln712_1592 = add i14 %sext_ln712_494, i14 %sext_ln712_492"   --->   Operation 5073 'add' 'add_ln712_1592' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5074 [1/1] (1.31ns)   --->   "%add_ln712_1595 = add i8 %zext_ln717_78, i8 %zext_ln717_87"   --->   Operation 5074 'add' 'add_ln712_1595' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5075 [1/1] (0.00ns)   --->   "%zext_ln712_480 = zext i8 %add_ln712_1595"   --->   Operation 5075 'zext' 'zext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5076 [1/1] (1.52ns)   --->   "%add_ln712_1596 = add i15 %zext_ln712_480, i15 %zext_ln717_25"   --->   Operation 5076 'add' 'add_ln712_1596' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5077 [1/1] (1.54ns)   --->   "%add_ln712_1600 = add i12 %zext_ln1171_102, i12 %trunc_ln42_7"   --->   Operation 5077 'add' 'add_ln712_1600' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5078 [1/1] (1.48ns)   --->   "%add_ln712_1602 = add i11 %zext_ln42_81, i11 %trunc_ln42_13"   --->   Operation 5078 'add' 'add_ln712_1602' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5079 [1/1] (0.00ns)   --->   "%zext_ln712_483 = zext i11 %add_ln712_1602"   --->   Operation 5079 'zext' 'zext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5080 [1/1] (1.48ns)   --->   "%add_ln712_1603 = add i12 %zext_ln712_483, i12 %zext_ln717_157"   --->   Operation 5080 'add' 'add_ln712_1603' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5081 [1/1] (1.52ns)   --->   "%add_ln712_1605 = add i15 %zext_ln42_126, i15 %zext_ln717_263"   --->   Operation 5081 'add' 'add_ln712_1605' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5082 [1/1] (1.52ns)   --->   "%add_ln712_1607 = add i15 %zext_ln42_174, i15 %zext_ln717_344"   --->   Operation 5082 'add' 'add_ln712_1607' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5083 [1/1] (0.00ns)   --->   "%zext_ln712_487 = zext i15 %add_ln712_1607"   --->   Operation 5083 'zext' 'zext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5084 [1/1] (1.53ns)   --->   "%add_ln712_1608 = add i16 %zext_ln712_487, i16 %zext_ln717_283"   --->   Operation 5084 'add' 'add_ln712_1608' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5085 [1/1] (1.52ns)   --->   "%add_ln712_1611 = add i15 %zext_ln42_205, i15 %zext_ln717_391"   --->   Operation 5085 'add' 'add_ln712_1611' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5086 [1/1] (0.00ns)   --->   "%zext_ln712_488 = zext i15 %add_ln712_1611"   --->   Operation 5086 'zext' 'zext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5087 [1/1] (1.53ns)   --->   "%add_ln712_1612 = add i16 %zext_ln712_488, i16 %zext_ln717_372"   --->   Operation 5087 'add' 'add_ln712_1612' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5088 [1/1] (0.00ns)   --->   "%zext_ln712_489 = zext i15 %add_ln712_1613"   --->   Operation 5088 'zext' 'zext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5089 [1/1] (1.53ns)   --->   "%add_ln712_1614 = add i16 %zext_ln712_489, i16 %zext_ln717_404"   --->   Operation 5089 'add' 'add_ln712_1614' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5090 [1/1] (0.00ns)   --->   "%zext_ln712_490 = zext i15 %add_ln712_1617"   --->   Operation 5090 'zext' 'zext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5091 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i9 %add_ln712_1618"   --->   Operation 5091 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1619 = add i16 %sext_ln712_4, i16 %zext_ln717_511"   --->   Operation 5092 'add' 'add_ln712_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5093 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1620 = add i16 %add_ln712_1619, i16 %zext_ln712_490"   --->   Operation 5093 'add' 'add_ln712_1620' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5094 [1/1] (1.30ns)   --->   "%add_ln712_1627 = add i9 %sext_ln1171_156, i9 %sext_ln42_78"   --->   Operation 5094 'add' 'add_ln712_1627' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5095 [1/1] (0.00ns)   --->   "%sext_ln712_501 = sext i9 %add_ln712_1630"   --->   Operation 5095 'sext' 'sext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1631 = add i12 %sext_ln717_459, i12 %sext_ln1171_268"   --->   Operation 5096 'add' 'add_ln712_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5097 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1632 = add i12 %add_ln712_1631, i12 %sext_ln712_501"   --->   Operation 5097 'add' 'add_ln712_1632' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5098 [1/1] (1.52ns)   --->   "%add_ln712_1633 = add i15 %zext_ln717_36, i15 %zext_ln717_46"   --->   Operation 5098 'add' 'add_ln712_1633' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5099 [1/1] (1.48ns)   --->   "%add_ln712_1634 = add i11 %zext_ln42_34, i11 %mult_V_545"   --->   Operation 5099 'add' 'add_ln712_1634' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5100 [1/1] (1.52ns)   --->   "%add_ln712_1638 = add i15 %zext_ln42_42, i15 %zext_ln717_124"   --->   Operation 5100 'add' 'add_ln712_1638' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5101 [1/1] (1.48ns)   --->   "%add_ln712_1639 = add i11 %trunc_ln42_18, i11 %zext_ln42_129"   --->   Operation 5101 'add' 'add_ln712_1639' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5102 [1/1] (0.00ns)   --->   "%zext_ln712_494 = zext i11 %add_ln712_1641"   --->   Operation 5102 'zext' 'zext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1642 = add i12 %zext_ln717_314, i12 %zext_ln717_326"   --->   Operation 5103 'add' 'add_ln712_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5104 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1643 = add i12 %add_ln712_1642, i12 %zext_ln712_494"   --->   Operation 5104 'add' 'add_ln712_1643' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5105 [1/1] (0.00ns)   --->   "%zext_ln712_497 = zext i15 %add_ln712_1645"   --->   Operation 5105 'zext' 'zext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5106 [1/1] (0.00ns)   --->   "%zext_ln712_498 = zext i15 %add_ln712_1646"   --->   Operation 5106 'zext' 'zext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5107 [1/1] (1.53ns)   --->   "%add_ln712_1647 = add i16 %zext_ln712_498, i16 %zext_ln712_497"   --->   Operation 5107 'add' 'add_ln712_1647' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1648 = add i15 %zext_ln717_513, i15 %zext_ln1171_323"   --->   Operation 5108 'add' 'add_ln712_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5109 [1/1] (0.00ns)   --->   "%zext_ln712_499 = zext i9 %add_ln712_1649"   --->   Operation 5109 'zext' 'zext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5110 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1650 = add i15 %zext_ln712_499, i15 %add_ln712_1648"   --->   Operation 5110 'add' 'add_ln712_1650' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5111 [1/1] (1.54ns)   --->   "%add_ln712_1654 = add i13 %sext_ln717_1, i13 %sext_ln42_3"   --->   Operation 5111 'add' 'add_ln712_1654' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5112 [1/1] (1.48ns)   --->   "%add_ln712_1658 = add i12 %sext_ln717_133, i12 %sext_ln42_53"   --->   Operation 5112 'add' 'add_ln712_1658' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i13 %add_ln712_1663"   --->   Operation 5113 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5114 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i13 %add_ln712_1664"   --->   Operation 5114 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1665 = add i14 %sext_ln712_511, i14 %sext_ln42_107"   --->   Operation 5115 'add' 'add_ln712_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5116 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1666 = add i14 %add_ln712_1665, i14 %sext_ln712_510"   --->   Operation 5116 'add' 'add_ln712_1666' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5117 [1/1] (1.54ns)   --->   "%add_ln712_1667 = add i13 %sext_ln1171_216, i13 %sext_ln1171_222"   --->   Operation 5117 'add' 'add_ln712_1667' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1668 = add i13 %sext_ln1171_234, i13 %sext_ln717_448"   --->   Operation 5118 'add' 'add_ln712_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5119 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1669 = add i13 %add_ln712_1668, i13 %sext_ln42_148"   --->   Operation 5119 'add' 'add_ln712_1669' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5120 [1/1] (1.41ns)   --->   "%add_ln712_1673 = add i11 %sext_ln1171_256, i11 %sext_ln717_501"   --->   Operation 5120 'add' 'add_ln712_1673' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5121 [1/1] (1.52ns)   --->   "%add_ln712_1677 = add i15 %zext_ln717_125, i15 %zext_ln42_94"   --->   Operation 5121 'add' 'add_ln712_1677' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5122 [1/1] (1.41ns)   --->   "%add_ln712_1678 = add i11 %zext_ln717_237, i11 %zext_ln717_274"   --->   Operation 5122 'add' 'add_ln712_1678' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5123 [1/1] (0.00ns)   --->   "%zext_ln712_503 = zext i11 %add_ln712_1678"   --->   Operation 5123 'zext' 'zext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5124 [1/1] (1.52ns)   --->   "%add_ln712_1679 = add i15 %zext_ln712_503, i15 %zext_ln717_211"   --->   Operation 5124 'add' 'add_ln712_1679' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5125 [1/1] (1.52ns)   --->   "%add_ln712_1682 = add i15 %zext_ln42_157, i15 %zext_ln717_407"   --->   Operation 5125 'add' 'add_ln712_1682' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5126 [1/1] (1.48ns)   --->   "%add_ln712_1683 = add i12 %zext_ln717_455, i12 %zext_ln42_254"   --->   Operation 5126 'add' 'add_ln712_1683' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5127 [1/1] (0.00ns)   --->   "%zext_ln712_506 = zext i12 %add_ln712_1683"   --->   Operation 5127 'zext' 'zext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5128 [1/1] (1.52ns)   --->   "%add_ln712_1684 = add i15 %zext_ln712_506, i15 %zext_ln717_440"   --->   Operation 5128 'add' 'add_ln712_1684' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5129 [1/1] (1.54ns)   --->   "%add_ln712_1686 = add i12 %trunc_ln42_33, i12 %zext_ln717_490"   --->   Operation 5129 'add' 'add_ln712_1686' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5130 [1/1] (0.00ns)   --->   "%zext_ln712_508 = zext i12 %add_ln712_1686"   --->   Operation 5130 'zext' 'zext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5131 [1/1] (0.00ns)   --->   "%or_ln712_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_123"   --->   Operation 5131 'bitconcatenate' 'or_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5132 [1/1] (0.00ns)   --->   "%zext_ln712_509 = zext i9 %or_ln712_1"   --->   Operation 5132 'zext' 'zext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5133 [1/1] (1.41ns)   --->   "%add_ln712_1687 = add i11 %zext_ln712_509, i11 %zext_ln1171_382"   --->   Operation 5133 'add' 'add_ln712_1687' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5134 [1/1] (0.00ns)   --->   "%zext_ln712_510 = zext i11 %add_ln712_1687"   --->   Operation 5134 'zext' 'zext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5135 [1/1] (1.54ns)   --->   "%add_ln712_1688 = add i13 %zext_ln712_510, i13 %zext_ln712_508"   --->   Operation 5135 'add' 'add_ln712_1688' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5136 [1/1] (1.54ns)   --->   "%add_ln712_1692 = add i13 %sext_ln717_5, i13 %sext_ln717_53"   --->   Operation 5136 'add' 'add_ln712_1692' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5137 [1/1] (1.54ns)   --->   "%add_ln712_1693 = add i13 %sext_ln42_26, i13 %sext_ln42_30"   --->   Operation 5137 'add' 'add_ln712_1693' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5138 [1/1] (1.54ns)   --->   "%add_ln712_1695 = add i13 %sext_ln1171_114, i13 %sext_ln1171_143"   --->   Operation 5138 'add' 'add_ln712_1695' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1696 = add i12 %sext_ln42_83, i12 %sext_ln42_89"   --->   Operation 5139 'add' 'add_ln712_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5140 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1697 = add i12 %add_ln712_1696, i12 %sext_ln717_188"   --->   Operation 5140 'add' 'add_ln712_1697' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5141 [1/1] (1.54ns)   --->   "%add_ln712_1704 = add i13 %sext_ln717_468, i13 %sext_ln717_494"   --->   Operation 5141 'add' 'add_ln712_1704' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5142 [1/1] (1.48ns)   --->   "%add_ln712_1705 = add i11 %zext_ln42_301, i11 %trunc_ln42_2"   --->   Operation 5142 'add' 'add_ln712_1705' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5143 [1/1] (1.52ns)   --->   "%add_ln712_1710 = add i15 %zext_ln717_124, i15 %zext_ln717_145"   --->   Operation 5143 'add' 'add_ln712_1710' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5144 [1/1] (1.52ns)   --->   "%add_ln712_1711 = add i15 %zext_ln42_71, i15 %zext_ln717_184"   --->   Operation 5144 'add' 'add_ln712_1711' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5145 [1/1] (1.48ns)   --->   "%add_ln712_1713 = add i11 %zext_ln42_108, i11 %trunc_ln42_15"   --->   Operation 5145 'add' 'add_ln712_1713' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5146 [1/1] (1.52ns)   --->   "%add_ln712_1714 = add i15 %zext_ln42_145, i15 %zext_ln717_333"   --->   Operation 5146 'add' 'add_ln712_1714' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5147 [1/1] (1.36ns)   --->   "%add_ln712_1718 = add i10 %zext_ln42_194, i10 %zext_ln42_199"   --->   Operation 5147 'add' 'add_ln712_1718' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5148 [1/1] (1.52ns)   --->   "%add_ln712_1719 = add i15 %zext_ln42_227, i15 %zext_ln717_439"   --->   Operation 5148 'add' 'add_ln712_1719' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5149 [1/1] (0.00ns)   --->   "%zext_ln712_518 = zext i15 %add_ln712_1719"   --->   Operation 5149 'zext' 'zext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5150 [1/1] (1.53ns)   --->   "%add_ln712_1720 = add i16 %zext_ln712_518, i16 %zext_ln717_392"   --->   Operation 5150 'add' 'add_ln712_1720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1722 = add i15 %zext_ln717_467, i15 %zext_ln42_272"   --->   Operation 5151 'add' 'add_ln712_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5152 [1/1] (0.00ns)   --->   "%zext_ln712_520 = zext i10 %add_ln712_1724"   --->   Operation 5152 'zext' 'zext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5153 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1725 = add i15 %zext_ln712_520, i15 %add_ln712_1722"   --->   Operation 5153 'add' 'add_ln712_1725' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1734 = add i13 %sext_ln42_155, i13 %zext_ln42_302"   --->   Operation 5154 'add' 'add_ln712_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5155 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1735 = add i13 %add_ln712_1734, i13 %sext_ln717_324"   --->   Operation 5155 'add' 'add_ln712_1735' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5156 [1/1] (1.52ns)   --->   "%add_ln712_1736 = add i15 %zext_ln42_47, i15 %zext_ln717_145"   --->   Operation 5156 'add' 'add_ln712_1736' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1740 = add i15 %zext_ln42_110, i15 %zext_ln717_303"   --->   Operation 5157 'add' 'add_ln712_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5158 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1741 = add i15 %add_ln712_1740, i15 %zext_ln42_102"   --->   Operation 5158 'add' 'add_ln712_1741' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5159 [1/1] (0.00ns)   --->   "%zext_ln712_524 = zext i12 %add_ln712_1742"   --->   Operation 5159 'zext' 'zext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5160 [1/1] (1.52ns)   --->   "%add_ln712_1743 = add i15 %zext_ln712_524, i15 %zext_ln717_353"   --->   Operation 5160 'add' 'add_ln712_1743' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5161 [1/1] (0.00ns)   --->   "%zext_ln712_526 = zext i11 %add_ln712_1745"   --->   Operation 5161 'zext' 'zext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1746 = add i12 %zext_ln712_526, i12 %zext_ln717_461"   --->   Operation 5162 'add' 'add_ln712_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5163 [1/1] (0.00ns)   --->   "%zext_ln712_528 = zext i10 %add_ln712_1748"   --->   Operation 5163 'zext' 'zext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5164 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1749 = add i12 %zext_ln712_528, i12 %add_ln712_1746"   --->   Operation 5164 'add' 'add_ln712_1749' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5165 [1/1] (1.41ns)   --->   "%add_ln712_1752 = add i11 %sext_ln717_11, i11 %sext_ln717_80"   --->   Operation 5165 'add' 'add_ln712_1752' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5166 [1/1] (0.00ns)   --->   "%sext_ln712_536 = sext i11 %add_ln712_1752"   --->   Operation 5166 'sext' 'sext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5167 [1/1] (1.41ns)   --->   "%add_ln712_1753 = add i11 %sext_ln717_99, i11 %sext_ln717_119"   --->   Operation 5167 'add' 'add_ln712_1753' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5168 [1/1] (0.00ns)   --->   "%sext_ln712_537 = sext i11 %add_ln712_1753"   --->   Operation 5168 'sext' 'sext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5169 [1/1] (1.48ns)   --->   "%add_ln712_1754 = add i12 %sext_ln712_537, i12 %sext_ln712_536"   --->   Operation 5169 'add' 'add_ln712_1754' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5170 [1/1] (1.54ns)   --->   "%add_ln712_1755 = add i13 %sext_ln717_144, i13 %sext_ln42_56"   --->   Operation 5170 'add' 'add_ln712_1755' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5171 [1/1] (1.54ns)   --->   "%add_ln712_1756 = add i13 %sext_ln42_59, i13 %sext_ln717_170"   --->   Operation 5171 'add' 'add_ln712_1756' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5172 [1/1] (1.30ns)   --->   "%add_ln712_1759 = add i9 %sext_ln1171_156, i9 %sext_ln717_232"   --->   Operation 5172 'add' 'add_ln712_1759' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5173 [1/1] (1.54ns)   --->   "%add_ln712_1762 = add i13 %sext_ln1171_222, i13 %sext_ln42_148"   --->   Operation 5173 'add' 'add_ln712_1762' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5174 [1/1] (1.48ns)   --->   "%add_ln712_1763 = add i13 %sext_ln1171_245, i13 %zext_ln1171_33"   --->   Operation 5174 'add' 'add_ln712_1763' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5175 [1/1] (1.52ns)   --->   "%add_ln712_1768 = add i15 %zext_ln42_17, i15 %zext_ln717_52"   --->   Operation 5175 'add' 'add_ln712_1768' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5176 [1/1] (1.52ns)   --->   "%add_ln712_1769 = add i15 %zext_ln717_88, i15 %zext_ln42_96"   --->   Operation 5176 'add' 'add_ln712_1769' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1771 = add i15 %zext_ln717_284, i15 %zext_ln42_149"   --->   Operation 5177 'add' 'add_ln712_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5178 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1772 = add i15 %add_ln712_1771, i15 %zext_ln42_136"   --->   Operation 5178 'add' 'add_ln712_1772' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5179 [1/1] (0.00ns)   --->   "%zext_ln712_533 = zext i11 %add_ln712_1775"   --->   Operation 5179 'zext' 'zext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1776 = add i15 %zext_ln717_405, i15 %zext_ln42_235"   --->   Operation 5180 'add' 'add_ln712_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5181 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1777 = add i15 %add_ln712_1776, i15 %zext_ln712_533"   --->   Operation 5181 'add' 'add_ln712_1777' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5182 [1/1] (1.52ns)   --->   "%add_ln712_1778 = add i15 %zext_ln717_459, i15 %zext_ln42_264"   --->   Operation 5182 'add' 'add_ln712_1778' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5183 [1/1] (1.54ns)   --->   "%add_ln712_1785 = add i13 %sext_ln42_2, i13 %sext_ln717_1"   --->   Operation 5183 'add' 'add_ln712_1785' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5184 [1/1] (1.54ns)   --->   "%add_ln712_1786 = add i13 %sext_ln42_11, i13 %sext_ln717_74"   --->   Operation 5184 'add' 'add_ln712_1786' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1791 = add i12 %sext_ln1171_191, i12 %sext_ln1171_212"   --->   Operation 5185 'add' 'add_ln712_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5186 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1792 = add i12 %add_ln712_1791, i12 %sext_ln717_266"   --->   Operation 5186 'add' 'add_ln712_1792' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5187 [1/1] (1.48ns)   --->   "%add_ln712_1796 = add i12 %sext_ln1171_248, i12 %sext_ln717_502"   --->   Operation 5187 'add' 'add_ln712_1796' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5188 [1/1] (0.00ns)   --->   "%sext_ln712_555 = sext i12 %add_ln712_1796"   --->   Operation 5188 'sext' 'sext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5189 [1/1] (1.54ns)   --->   "%add_ln712_1797 = add i13 %sext_ln712_555, i13 %sext_ln1171_239"   --->   Operation 5189 'add' 'add_ln712_1797' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5190 [1/1] (1.52ns)   --->   "%add_ln712_1799 = add i15 %zext_ln717_64, i15 %zext_ln717_89"   --->   Operation 5190 'add' 'add_ln712_1799' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1807 = add i15 %zext_ln42_89, i15 %zext_ln717_245"   --->   Operation 5191 'add' 'add_ln712_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5192 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1808 = add i15 %add_ln712_1807, i15 %zext_ln42_85"   --->   Operation 5192 'add' 'add_ln712_1808' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5193 [1/1] (1.41ns)   --->   "%add_ln712_1810 = add i10 %zext_ln42_143, i10 %trunc_ln42_20"   --->   Operation 5193 'add' 'add_ln712_1810' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5194 [1/1] (0.00ns)   --->   "%zext_ln712_542 = zext i10 %add_ln712_1810"   --->   Operation 5194 'zext' 'zext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5195 [1/1] (1.52ns)   --->   "%add_ln712_1811 = add i15 %zext_ln712_542, i15 %zext_ln717_285"   --->   Operation 5195 'add' 'add_ln712_1811' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1812 = add i15 %zext_ln717_325, i15 %zext_ln42_180"   --->   Operation 5196 'add' 'add_ln712_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5197 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1813 = add i15 %add_ln712_1812, i15 %zext_ln42_171"   --->   Operation 5197 'add' 'add_ln712_1813' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5198 [1/1] (1.52ns)   --->   "%add_ln712_1816 = add i15 %zext_ln717_348, i15 %zext_ln717_384"   --->   Operation 5198 'add' 'add_ln712_1816' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5199 [1/1] (0.00ns)   --->   "%zext_ln712_546 = zext i11 %add_ln712_1817"   --->   Operation 5199 'zext' 'zext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5200 [1/1] (1.48ns)   --->   "%add_ln712_1818 = add i12 %zext_ln712_546, i12 %zext_ln717_414"   --->   Operation 5200 'add' 'add_ln712_1818' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1821 = add i15 %add_ln712_1820, i15 %zext_ln42_257"   --->   Operation 5201 'add' 'add_ln712_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5202 [1/1] (0.00ns)   --->   "%zext_ln712_549 = zext i10 %add_ln712_1823"   --->   Operation 5202 'zext' 'zext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5203 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1824 = add i15 %zext_ln712_549, i15 %add_ln712_1821"   --->   Operation 5203 'add' 'add_ln712_1824' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5204 [1/1] (1.48ns)   --->   "%add_ln712_1829 = add i12 %sext_ln42_18, i12 %sext_ln717_84"   --->   Operation 5204 'add' 'add_ln712_1829' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5205 [1/1] (1.48ns)   --->   "%add_ln712_1834 = add i12 %sext_ln717_252, i12 %sext_ln717_318"   --->   Operation 5205 'add' 'add_ln712_1834' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln712_563 = sext i12 %add_ln712_1834"   --->   Operation 5206 'sext' 'sext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5207 [1/1] (1.54ns)   --->   "%add_ln712_1835 = add i13 %sext_ln712_563, i13 %sext_ln717_209"   --->   Operation 5207 'add' 'add_ln712_1835' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5208 [1/1] (1.54ns)   --->   "%add_ln712_1838 = add i13 %sext_ln1171_213, i13 %sext_ln42_135"   --->   Operation 5208 'add' 'add_ln712_1838' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1839 = add i13 %sext_ln717_441, i13 %zext_ln42_300"   --->   Operation 5209 'add' 'add_ln712_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5210 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1840 = add i13 %add_ln712_1839, i13 %sext_ln42_155"   --->   Operation 5210 'add' 'add_ln712_1840' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5211 [1/1] (1.54ns)   --->   "%add_ln712_1842 = add i12 %zext_ln717_92, i12 %trunc_ln42_9"   --->   Operation 5211 'add' 'add_ln712_1842' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5212 [1/1] (0.00ns)   --->   "%zext_ln712_551 = zext i12 %add_ln712_1842"   --->   Operation 5212 'zext' 'zext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5213 [1/1] (1.54ns)   --->   "%add_ln712_1843 = add i13 %zext_ln712_551, i13 %zext_ln42_28"   --->   Operation 5213 'add' 'add_ln712_1843' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5214 [1/1] (1.52ns)   --->   "%add_ln712_1844 = add i15 %zext_ln42_82, i15 %zext_ln717_194"   --->   Operation 5214 'add' 'add_ln712_1844' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5215 [1/1] (1.41ns)   --->   "%add_ln712_1850 = add i10 %zext_ln42_143, i10 %mult_V_2446"   --->   Operation 5215 'add' 'add_ln712_1850' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5216 [1/1] (0.00ns)   --->   "%zext_ln712_554 = zext i10 %add_ln712_1850"   --->   Operation 5216 'zext' 'zext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5217 [1/1] (1.41ns)   --->   "%add_ln712_1851 = add i11 %zext_ln712_554, i11 %zext_ln717_257"   --->   Operation 5217 'add' 'add_ln712_1851' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5218 [1/1] (1.52ns)   --->   "%add_ln712_1853 = add i15 %zext_ln717_325, i15 %zext_ln717_344"   --->   Operation 5218 'add' 'add_ln712_1853' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5219 [1/1] (1.53ns)   --->   "%add_ln712_1855 = add i16 %zext_ln712_57, i16 %zext_ln717_366"   --->   Operation 5219 'add' 'add_ln712_1855' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5220 [1/1] (1.52ns)   --->   "%add_ln712_1858 = add i15 %zext_ln717_417, i15 %zext_ln717_453"   --->   Operation 5220 'add' 'add_ln712_1858' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5221 [1/1] (1.54ns)   --->   "%add_ln712_1859 = add i12 %zext_ln717_480, i12 %trunc_ln42_36"   --->   Operation 5221 'add' 'add_ln712_1859' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5222 [1/1] (0.00ns)   --->   "%zext_ln712_559 = zext i12 %add_ln712_1859"   --->   Operation 5222 'zext' 'zext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5223 [1/1] (1.54ns)   --->   "%add_ln712_1860 = add i13 %zext_ln712_559, i13 %zext_ln42_258"   --->   Operation 5223 'add' 'add_ln712_1860' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5224 [1/1] (1.36ns)   --->   "%add_ln712_1862 = add i9 %zext_ln1171_131, i9 128"   --->   Operation 5224 'add' 'add_ln712_1862' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5225 [1/1] (0.00ns)   --->   "%zext_ln712_561 = zext i9 %add_ln712_1862"   --->   Operation 5225 'zext' 'zext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5226 [1/1] (1.41ns)   --->   "%add_ln712_1863 = add i10 %zext_ln712_561, i10 %mult_V_4034"   --->   Operation 5226 'add' 'add_ln712_1863' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5227 [1/1] (0.00ns)   --->   "%zext_ln712_562 = zext i10 %add_ln712_1863"   --->   Operation 5227 'zext' 'zext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5228 [1/1] (1.30ns)   --->   "%add_ln712_1864 = add i9 %zext_ln717_290, i9 %zext_ln42_288"   --->   Operation 5228 'add' 'add_ln712_1864' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5229 [1/1] (0.00ns)   --->   "%zext_ln712_563 = zext i9 %add_ln712_1864"   --->   Operation 5229 'zext' 'zext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5230 [1/1] (1.36ns)   --->   "%add_ln712_1865 = add i10 %zext_ln712_563, i10 %zext_ln1171_221"   --->   Operation 5230 'add' 'add_ln712_1865' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5231 [1/1] (0.00ns)   --->   "%zext_ln712_564 = zext i10 %add_ln712_1865"   --->   Operation 5231 'zext' 'zext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5232 [1/1] (1.41ns)   --->   "%add_ln712_1866 = add i11 %zext_ln712_564, i11 %zext_ln712_562"   --->   Operation 5232 'add' 'add_ln712_1866' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5233 [1/1] (1.48ns)   --->   "%add_ln712_1873 = add i12 %sext_ln1171_121, i12 %sext_ln1171_131"   --->   Operation 5233 'add' 'add_ln712_1873' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5234 [1/1] (1.48ns)   --->   "%add_ln712_1874 = add i12 %sext_ln1171_169, i12 %sext_ln717_221"   --->   Operation 5234 'add' 'add_ln712_1874' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5235 [1/1] (1.48ns)   --->   "%add_ln712_1877 = add i12 %sext_ln42_97, i12 %sext_ln42_131"   --->   Operation 5235 'add' 'add_ln712_1877' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5236 [1/1] (0.00ns)   --->   "%sext_ln712_576 = sext i12 %add_ln712_1877"   --->   Operation 5236 'sext' 'sext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5237 [1/1] (1.48ns)   --->   "%add_ln712_1878 = add i12 %sext_ln1171_227, i12 %sext_ln1171_264"   --->   Operation 5237 'add' 'add_ln712_1878' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln712_577 = sext i12 %add_ln712_1878"   --->   Operation 5238 'sext' 'sext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5239 [1/1] (1.54ns)   --->   "%add_ln712_1879 = add i13 %sext_ln712_577, i13 %sext_ln712_576"   --->   Operation 5239 'add' 'add_ln712_1879' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1881 = add i12 %zext_ln717_132, i12 %zext_ln717_152"   --->   Operation 5240 'add' 'add_ln712_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5241 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1882 = add i12 %add_ln712_1881, i12 %zext_ln42_40"   --->   Operation 5241 'add' 'add_ln712_1882' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5242 [1/1] (1.52ns)   --->   "%add_ln712_1886 = add i15 %zext_ln717_175, i15 %zext_ln717_188"   --->   Operation 5242 'add' 'add_ln712_1886' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5243 [1/1] (1.48ns)   --->   "%add_ln712_1887 = add i11 %trunc_ln42_14, i11 %zext_ln42_132"   --->   Operation 5243 'add' 'add_ln712_1887' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1890 = add i15 %zext_ln717_426, i15 %zext_ln42_243"   --->   Operation 5244 'add' 'add_ln712_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5245 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1891 = add i15 %add_ln712_1890, i15 %zext_ln42_219"   --->   Operation 5245 'add' 'add_ln712_1891' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5246 [1/1] (1.52ns)   --->   "%add_ln712_1894 = add i15 %zext_ln717_462, i15 %zext_ln42_255"   --->   Operation 5246 'add' 'add_ln712_1894' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5247 [1/1] (1.52ns)   --->   "%add_ln712_1895 = add i15 %zext_ln717_477, i15 %zext_ln717_485"   --->   Operation 5247 'add' 'add_ln712_1895' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5248 [1/1] (1.48ns)   --->   "%add_ln712_1897 = add i11 %mult_V_4009, i11 %zext_ln1171_29"   --->   Operation 5248 'add' 'add_ln712_1897' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5249 [1/1] (0.00ns)   --->   "%zext_ln712_574 = zext i11 %add_ln712_1897"   --->   Operation 5249 'zext' 'zext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5250 [1/1] (1.30ns)   --->   "%add_ln712_1898 = add i9 %zext_ln1171_295, i9 %zext_ln1171_377"   --->   Operation 5250 'add' 'add_ln712_1898' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5251 [1/1] (0.00ns)   --->   "%zext_ln712_575 = zext i9 %add_ln712_1898"   --->   Operation 5251 'zext' 'zext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5252 [1/1] (1.36ns)   --->   "%add_ln712_1899 = add i10 %zext_ln712_575, i10 %zext_ln1171_221"   --->   Operation 5252 'add' 'add_ln712_1899' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5253 [1/1] (0.00ns)   --->   "%zext_ln712_576 = zext i10 %add_ln712_1899"   --->   Operation 5253 'zext' 'zext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5254 [1/1] (1.48ns)   --->   "%add_ln712_1900 = add i12 %zext_ln712_576, i12 %zext_ln712_574"   --->   Operation 5254 'add' 'add_ln712_1900' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5255 [1/1] (1.36ns)   --->   "%add_ln712_1909 = add i10 %sext_ln1171_184, i10 %sext_ln42_122"   --->   Operation 5255 'add' 'add_ln712_1909' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5256 [1/1] (0.00ns)   --->   "%sext_ln712_583 = sext i10 %add_ln712_1909"   --->   Operation 5256 'sext' 'sext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5257 [1/1] (1.41ns)   --->   "%add_ln712_1910 = add i11 %sext_ln712_583, i11 %sext_ln42_80"   --->   Operation 5257 'add' 'add_ln712_1910' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5258 [1/1] (1.41ns)   --->   "%add_ln712_1913 = add i11 %sext_ln717_340, i11 %sext_ln1171_215"   --->   Operation 5258 'add' 'add_ln712_1913' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5259 [1/1] (1.48ns)   --->   "%add_ln712_1914 = add i12 %sext_ln1171_227, i12 %sext_ln717_394"   --->   Operation 5259 'add' 'add_ln712_1914' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5260 [1/1] (1.54ns)   --->   "%add_ln712_1917 = add i13 %sext_ln717_400, i13 %sext_ln1171_240"   --->   Operation 5260 'add' 'add_ln712_1917' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5261 [1/1] (1.48ns)   --->   "%add_ln712_1918 = add i12 %sext_ln42_187, i12 %zext_ln42_304"   --->   Operation 5261 'add' 'add_ln712_1918' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln712_591 = sext i12 %add_ln712_1918"   --->   Operation 5262 'sext' 'sext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5263 [1/1] (1.54ns)   --->   "%add_ln712_1919 = add i13 %sext_ln712_591, i13 %sext_ln1171_247"   --->   Operation 5263 'add' 'add_ln712_1919' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1928 = add i11 %zext_ln717_178, i11 %zext_ln717_192"   --->   Operation 5264 'add' 'add_ln712_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5265 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1929 = add i11 %add_ln712_1928, i11 %zext_ln42_81"   --->   Operation 5265 'add' 'add_ln712_1929' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5266 [1/1] (1.52ns)   --->   "%add_ln712_1932 = add i15 %zext_ln42_121, i15 %zext_ln717_235"   --->   Operation 5266 'add' 'add_ln712_1932' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5267 [1/1] (1.52ns)   --->   "%add_ln712_1933 = add i15 %zext_ln717_267, i15 %zext_ln717_304"   --->   Operation 5267 'add' 'add_ln712_1933' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5268 [1/1] (0.00ns)   --->   "%zext_ln712_583 = zext i15 %add_ln712_1933"   --->   Operation 5268 'zext' 'zext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5269 [1/1] (1.53ns)   --->   "%add_ln712_1934 = add i16 %zext_ln712_583, i16 %zext_ln717_253"   --->   Operation 5269 'add' 'add_ln712_1934' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5270 [1/1] (1.54ns)   --->   "%add_ln712_1936 = add i12 %trunc_ln42_23, i12 %zext_ln717_449"   --->   Operation 5270 'add' 'add_ln712_1936' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1938 = add i15 %zext_ln717_523, i15 %zext_ln1171_285"   --->   Operation 5271 'add' 'add_ln712_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 5272 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1939 = add i15 %add_ln712_1938, i15 %zext_ln42_279"   --->   Operation 5272 'add' 'add_ln712_1939' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.28>
ST_7 : Operation 5273 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i11 %mult_V_3"   --->   Operation 5273 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5274 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i11 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5274 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5275 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i13 %trunc_ln717_s"   --->   Operation 5275 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5276 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i12 %trunc_ln717_122"   --->   Operation 5276 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i12 %trunc_ln717_122"   --->   Operation 5277 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5278 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i9 %trunc_ln717_123"   --->   Operation 5278 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5279 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i11 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5279 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i12 %trunc_ln717_127"   --->   Operation 5280 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5281 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i12 %trunc_ln717_128"   --->   Operation 5281 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5282 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i7 %mult_V_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5282 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5283 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i10 %trunc_ln717_130"   --->   Operation 5283 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5284 [1/1] (0.00ns)   --->   "%sext_ln717_12 = sext i11 %trunc_ln717_132"   --->   Operation 5284 'sext' 'sext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5285 [1/1] (0.00ns)   --->   "%sext_ln717_13 = sext i11 %trunc_ln717_132"   --->   Operation 5285 'sext' 'sext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5286 [1/1] (0.00ns)   --->   "%zext_ln717_13 = zext i10 %mult_V_68"   --->   Operation 5286 'zext' 'zext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5287 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i10 %mult_V_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5287 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5288 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i7 %mult_V_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5288 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5289 [1/1] (0.00ns)   --->   "%sext_ln717_16 = sext i10 %mult_V_74"   --->   Operation 5289 'sext' 'sext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5290 [1/1] (0.00ns)   --->   "%zext_ln717_16 = zext i14 %sext_ln717_16"   --->   Operation 5290 'zext' 'zext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5291 [1/1] (0.00ns)   --->   "%sext_ln717_17 = sext i12 %mult_V_77"   --->   Operation 5291 'sext' 'sext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5292 [1/1] (0.00ns)   --->   "%zext_ln717_17 = zext i14 %sext_ln717_17"   --->   Operation 5292 'zext' 'zext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i11 %mult_V_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5293 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i9 %trunc_ln717_139"   --->   Operation 5294 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5295 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i9 %trunc_ln717_139"   --->   Operation 5295 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5296 [1/1] (0.00ns)   --->   "%sext_ln717_23 = sext i12 %trunc_ln717_144"   --->   Operation 5296 'sext' 'sext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5297 [1/1] (0.00ns)   --->   "%sext_ln717_26 = sext i10 %mult_V_131"   --->   Operation 5297 'sext' 'sext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5298 [1/1] (0.00ns)   --->   "%zext_ln717_21 = zext i14 %sext_ln717_26"   --->   Operation 5298 'zext' 'zext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5299 [1/1] (0.00ns)   --->   "%sext_ln717_27 = sext i12 %trunc_ln717_150"   --->   Operation 5299 'sext' 'sext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5300 [1/1] (0.00ns)   --->   "%sext_ln717_29 = sext i10 %trunc_ln717_151"   --->   Operation 5300 'sext' 'sext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i10 %trunc_ln717_151"   --->   Operation 5301 'sext' 'sext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5302 [1/1] (0.00ns)   --->   "%sext_ln717_31 = sext i11 %trunc_ln717_152"   --->   Operation 5302 'sext' 'sext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5303 [1/1] (0.00ns)   --->   "%zext_ln717_23 = zext i9 %mult_V_151"   --->   Operation 5303 'zext' 'zext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5304 [1/1] (0.00ns)   --->   "%sext_ln717_32 = sext i11 %mult_V_155"   --->   Operation 5304 'sext' 'sext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5305 [1/1] (0.00ns)   --->   "%zext_ln717_24 = zext i14 %sext_ln717_32"   --->   Operation 5305 'zext' 'zext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5306 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i12 %trunc_ln717_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5306 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5307 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i12 %trunc_ln717_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5307 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5308 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i11 %trunc_ln717_157"   --->   Operation 5308 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i11 %trunc_ln717_157"   --->   Operation 5309 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5310 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i12 %trunc_ln717_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5310 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5311 [1/1] (0.00ns)   --->   "%sext_ln717_35 = sext i11 %trunc_ln717_162"   --->   Operation 5311 'sext' 'sext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5312 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i10 %mult_V_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5312 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5313 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i10 %mult_V_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5313 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5314 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i12 %trunc_ln717_167"   --->   Operation 5314 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i8 %trunc_ln717_171"   --->   Operation 5315 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5316 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i12 %trunc_ln717_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5316 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5317 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i12 %trunc_ln717_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5317 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln717_37 = zext i14 %sext_ln717_41"   --->   Operation 5318 'zext' 'zext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5319 [1/1] (0.00ns)   --->   "%sext_ln717_42 = sext i11 %mult_V_228"   --->   Operation 5319 'sext' 'sext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5320 [1/1] (0.00ns)   --->   "%zext_ln717_38 = zext i14 %sext_ln717_42"   --->   Operation 5320 'zext' 'zext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5321 [1/1] (0.00ns)   --->   "%sext_ln717_43 = sext i12 %mult_V_230"   --->   Operation 5321 'sext' 'sext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5322 [1/1] (0.00ns)   --->   "%zext_ln717_39 = zext i14 %sext_ln717_43"   --->   Operation 5322 'zext' 'zext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5323 [1/1] (0.00ns)   --->   "%zext_ln717_40 = zext i14 %sext_ln717_43"   --->   Operation 5323 'zext' 'zext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln717_45 = sext i12 %trunc_ln717_179"   --->   Operation 5324 'sext' 'sext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln717_47 = sext i12 %trunc_ln717_181"   --->   Operation 5325 'sext' 'sext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5326 [1/1] (0.00ns)   --->   "%sext_ln717_48 = sext i12 %mult_V_273"   --->   Operation 5326 'sext' 'sext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5327 [1/1] (0.00ns)   --->   "%zext_ln717_50 = zext i14 %sext_ln717_48"   --->   Operation 5327 'zext' 'zext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5328 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i9 %trunc_ln717_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5328 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i9 %trunc_ln717_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5329 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i13 %trunc_ln717_185"   --->   Operation 5330 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5331 [1/1] (0.00ns)   --->   "%sext_ln717_49 = sext i11 %trunc_ln717_186"   --->   Operation 5331 'sext' 'sext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5332 [1/1] (0.00ns)   --->   "%sext_ln717_51 = sext i10 %trunc_ln717_187"   --->   Operation 5332 'sext' 'sext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5333 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i7 %mult_V_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5333 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5334 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i11 %mult_V_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5334 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5335 [1/1] (0.00ns)   --->   "%zext_ln1171_48 = zext i9 %shl_ln1171_5"   --->   Operation 5335 'zext' 'zext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i12 %trunc_ln717_190"   --->   Operation 5336 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5337 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i12 %trunc_ln717_190"   --->   Operation 5337 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5338 [1/1] (0.00ns)   --->   "%sext_ln717_54 = sext i12 %trunc_ln717_191"   --->   Operation 5338 'sext' 'sext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln717_56 = sext i10 %trunc_ln717_193"   --->   Operation 5339 'sext' 'sext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln717_58 = sext i10 %trunc_ln717_193"   --->   Operation 5340 'sext' 'sext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5341 [1/1] (0.00ns)   --->   "%sext_ln717_61 = sext i12 %trunc_ln717_195"   --->   Operation 5341 'sext' 'sext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5342 [1/1] (0.00ns)   --->   "%zext_ln717_53 = zext i14 %sext_ln717_61"   --->   Operation 5342 'zext' 'zext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5343 [1/1] (0.00ns)   --->   "%zext_ln717_54 = zext i7 %mult_V_331"   --->   Operation 5343 'zext' 'zext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5344 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i7 %mult_V_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5344 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln717_62 = sext i12 %mult_V_333"   --->   Operation 5345 'sext' 'sext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5346 [1/1] (0.00ns)   --->   "%zext_ln717_55 = zext i14 %sext_ln717_62"   --->   Operation 5346 'zext' 'zext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5347 [1/1] (0.00ns)   --->   "%sext_ln717_63 = sext i12 %mult_V_339"   --->   Operation 5347 'sext' 'sext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln717_57 = zext i14 %sext_ln717_63"   --->   Operation 5348 'zext' 'zext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5349 [1/1] (1.36ns)   --->   "%sub_ln1171_45 = sub i10 0, i10 %zext_ln1171_48"   --->   Operation 5349 'sub' 'sub_ln1171_45' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5350 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_45, i32 1, i32 9"   --->   Operation 5350 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5351 [1/1] (0.00ns)   --->   "%sext_ln717_64 = sext i9 %trunc_ln717_199"   --->   Operation 5351 'sext' 'sext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5352 [1/1] (0.00ns)   --->   "%zext_ln717_59 = zext i14 %sext_ln717_65"   --->   Operation 5352 'zext' 'zext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5353 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i13 %trunc_ln717_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5353 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5354 [1/1] (0.00ns)   --->   "%sext_ln717_66 = sext i12 %trunc_ln717_204"   --->   Operation 5354 'sext' 'sext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5355 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i12 %mult_V_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5355 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5356 [1/1] (0.00ns)   --->   "%zext_ln717_60 = zext i11 %mult_V_378"   --->   Operation 5356 'zext' 'zext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5357 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i9 %trunc_ln717_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5357 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5358 [1/1] (0.00ns)   --->   "%sext_ln717_68 = sext i12 %trunc_ln717_208"   --->   Operation 5358 'sext' 'sext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln717_69 = sext i11 %trunc_ln717_209"   --->   Operation 5359 'sext' 'sext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i11 %trunc_ln717_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5360 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5361 [1/1] (0.00ns)   --->   "%zext_ln42_29 = zext i11 %mult_V_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5361 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5362 [1/1] (0.00ns)   --->   "%sext_ln717_72 = sext i12 %mult_V_448"   --->   Operation 5362 'sext' 'sext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5363 [1/1] (0.00ns)   --->   "%zext_ln717_68 = zext i14 %sext_ln717_72"   --->   Operation 5363 'zext' 'zext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5364 [1/1] (0.00ns)   --->   "%zext_ln717_69 = zext i14 %sext_ln717_72"   --->   Operation 5364 'zext' 'zext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i13 %trunc_ln717_217"   --->   Operation 5365 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5366 [1/1] (0.00ns)   --->   "%sext_ln717_75 = sext i11 %trunc_ln717_218"   --->   Operation 5366 'sext' 'sext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5367 [1/1] (0.00ns)   --->   "%sext_ln717_76 = sext i11 %mult_V_458"   --->   Operation 5367 'sext' 'sext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5368 [1/1] (0.00ns)   --->   "%zext_ln717_74 = zext i14 %sext_ln717_76"   --->   Operation 5368 'zext' 'zext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i9 %trunc_ln717_220"   --->   Operation 5369 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5370 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i9 %trunc_ln717_220"   --->   Operation 5370 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i9 %trunc_ln717_220"   --->   Operation 5371 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5372 [1/1] (0.00ns)   --->   "%sext_ln717_79 = sext i10 %trunc_ln717_222"   --->   Operation 5372 'sext' 'sext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5373 [1/1] (0.00ns)   --->   "%zext_ln717_76 = zext i12 %mult_V_477"   --->   Operation 5373 'zext' 'zext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5374 [1/1] (0.00ns)   --->   "%zext_ln42_31 = zext i12 %mult_V_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5374 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i10 %trunc_ln717_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5375 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5376 [1/1] (0.00ns)   --->   "%zext_ln42_32 = zext i10 %mult_V_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5376 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5377 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i12 %trunc_ln717_225"   --->   Operation 5377 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5378 [1/1] (0.00ns)   --->   "%sext_ln717_82 = sext i13 %trunc_ln717_228"   --->   Operation 5378 'sext' 'sext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5379 [1/1] (0.00ns)   --->   "%zext_ln42_33 = zext i7 %mult_V_489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5379 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5380 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i12 %trunc_ln717_233"   --->   Operation 5380 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5381 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i8 %trunc_ln717_237"   --->   Operation 5381 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5382 [1/1] (0.00ns)   --->   "%zext_ln42_36 = zext i10 %mult_V_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5382 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5383 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i9 %trunc_ln717_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5383 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5384 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i11 %trunc_ln717_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5384 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5385 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i12 %trunc_ln717_241"   --->   Operation 5385 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5386 [1/1] (0.00ns)   --->   "%sext_ln717_87 = sext i13 %trunc_ln717_242"   --->   Operation 5386 'sext' 'sext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln717_88 = sext i12 %mult_V_539"   --->   Operation 5387 'sext' 'sext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5388 [1/1] (0.00ns)   --->   "%zext_ln717_84 = zext i14 %sext_ln717_88"   --->   Operation 5388 'zext' 'zext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5389 [1/1] (0.00ns)   --->   "%zext_ln717_85 = zext i12 %mult_V_541"   --->   Operation 5389 'zext' 'zext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln717_89 = sext i12 %trunc_ln717_244"   --->   Operation 5390 'sext' 'sext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5391 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i13 %trunc_ln717_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5391 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5392 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i11 %trunc_ln717_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5392 'sext' 'sext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i11 %trunc_ln717_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5393 'sext' 'sext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5394 [1/1] (0.00ns)   --->   "%zext_ln1171_84 = zext i8 %p_read_139"   --->   Operation 5394 'zext' 'zext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5395 [1/1] (1.30ns)   --->   "%sub_ln1171_76 = sub i9 0, i9 %zext_ln1171_84"   --->   Operation 5395 'sub' 'sub_ln1171_76' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5396 [1/1] (0.00ns)   --->   "%trunc_ln717_249 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_76, i32 1, i32 8"   --->   Operation 5396 'partselect' 'trunc_ln717_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln717_92 = sext i8 %trunc_ln717_249"   --->   Operation 5397 'sext' 'sext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5398 [1/1] (0.00ns)   --->   "%sext_ln717_93 = sext i8 %trunc_ln717_249"   --->   Operation 5398 'sext' 'sext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln717_94 = sext i9 %trunc_ln717_250"   --->   Operation 5399 'sext' 'sext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i12 %trunc_ln717_252"   --->   Operation 5400 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5401 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i12 %trunc_ln717_252"   --->   Operation 5401 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5402 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i10 %trunc_ln717_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5402 'sext' 'sext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5403 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i10 %trunc_ln717_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5403 'sext' 'sext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5404 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i12 %trunc_ln717_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5404 'sext' 'sext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5405 [1/1] (0.00ns)   --->   "%sext_ln717_98 = sext i11 %mult_V_690"   --->   Operation 5405 'sext' 'sext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5406 [1/1] (0.00ns)   --->   "%zext_ln717_99 = zext i14 %sext_ln717_98"   --->   Operation 5406 'zext' 'zext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5407 [1/1] (0.00ns)   --->   "%sext_ln717_100 = sext i10 %trunc_ln717_262"   --->   Operation 5407 'sext' 'sext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5408 [1/1] (0.00ns)   --->   "%zext_ln717_100 = zext i11 %mult_V_698"   --->   Operation 5408 'zext' 'zext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5409 [1/1] (0.00ns)   --->   "%sext_ln717_101 = sext i12 %mult_V_703"   --->   Operation 5409 'sext' 'sext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5410 [1/1] (0.00ns)   --->   "%zext_ln717_101 = zext i14 %sext_ln717_101"   --->   Operation 5410 'zext' 'zext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5411 [1/1] (0.00ns)   --->   "%sext_ln717_102 = sext i10 %mult_V_704"   --->   Operation 5411 'sext' 'sext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5412 [1/1] (0.00ns)   --->   "%zext_ln717_104 = zext i14 %sext_ln717_102"   --->   Operation 5412 'zext' 'zext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln717_104 = sext i12 %mult_V_710"   --->   Operation 5413 'sext' 'sext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln717_107 = zext i14 %sext_ln717_104"   --->   Operation 5414 'zext' 'zext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5415 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i11 %trunc_ln717_267"   --->   Operation 5415 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i11 %trunc_ln717_267"   --->   Operation 5416 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5417 [1/1] (0.00ns)   --->   "%sext_ln717_105 = sext i9 %trunc_ln717_268"   --->   Operation 5417 'sext' 'sext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5418 [1/1] (0.00ns)   --->   "%zext_ln42_46 = zext i9 %mult_V_714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5418 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5419 [1/1] (0.00ns)   --->   "%sext_ln717_106 = sext i11 %trunc_ln717_271"   --->   Operation 5419 'sext' 'sext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln717_107 = sext i11 %trunc_ln717_271"   --->   Operation 5420 'sext' 'sext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5421 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i12 %trunc_ln717_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5421 'sext' 'sext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5422 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i8 %trunc_ln717_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5422 'sext' 'sext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5423 [1/1] (0.00ns)   --->   "%zext_ln717_112 = zext i12 %mult_V_738"   --->   Operation 5423 'zext' 'zext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5424 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i12 %trunc_ln717_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5424 'sext' 'sext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5425 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i11 %trunc_ln717_276"   --->   Operation 5425 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5426 [1/1] (0.00ns)   --->   "%sext_ln717_110 = sext i11 %mult_V_756"   --->   Operation 5426 'sext' 'sext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5427 [1/1] (0.00ns)   --->   "%zext_ln717_113 = zext i14 %sext_ln717_110"   --->   Operation 5427 'zext' 'zext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5428 [1/1] (0.00ns)   --->   "%zext_ln717_114 = zext i14 %sext_ln717_110"   --->   Operation 5428 'zext' 'zext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5429 [1/1] (0.00ns)   --->   "%zext_ln717_115 = zext i11 %mult_V_762"   --->   Operation 5429 'zext' 'zext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5430 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i11 %trunc_ln717_280"   --->   Operation 5430 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5431 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i11 %trunc_ln717_280"   --->   Operation 5431 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5432 [1/1] (0.00ns)   --->   "%sext_ln717_113 = sext i10 %trunc_ln717_281"   --->   Operation 5432 'sext' 'sext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5433 [1/1] (0.00ns)   --->   "%sext_ln717_114 = sext i10 %trunc_ln717_281"   --->   Operation 5433 'sext' 'sext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i11 %trunc_ln717_283"   --->   Operation 5434 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5435 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i11 %trunc_ln717_283"   --->   Operation 5435 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5436 [1/1] (0.00ns)   --->   "%sext_ln717_116 = sext i11 %trunc_ln717_284"   --->   Operation 5436 'sext' 'sext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5437 [1/1] (0.00ns)   --->   "%sext_ln717_117 = sext i11 %trunc_ln717_284"   --->   Operation 5437 'sext' 'sext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5438 [1/1] (0.00ns)   --->   "%zext_ln42_50 = zext i11 %mult_V_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5438 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5439 [1/1] (0.00ns)   --->   "%sext_ln717_118 = sext i12 %trunc_ln717_285"   --->   Operation 5439 'sext' 'sext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5440 [1/1] (0.00ns)   --->   "%sext_ln717_120 = sext i10 %trunc_ln717_288"   --->   Operation 5440 'sext' 'sext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5441 [1/1] (0.00ns)   --->   "%zext_ln42_53 = zext i7 %mult_V_801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5441 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5442 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i12 %trunc_ln717_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5442 'sext' 'sext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5443 [1/1] (0.00ns)   --->   "%zext_ln717_123 = zext i11 %mult_V_810"   --->   Operation 5443 'zext' 'zext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln42_54 = zext i11 %mult_V_810" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5444 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln717_124 = sext i12 %mult_V_831"   --->   Operation 5445 'sext' 'sext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5446 [1/1] (0.00ns)   --->   "%zext_ln717_127 = zext i14 %sext_ln717_124"   --->   Operation 5446 'zext' 'zext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5447 [1/1] (0.00ns)   --->   "%zext_ln1171_104 = zext i8 %p_read_136"   --->   Operation 5447 'zext' 'zext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5448 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i12 %trunc_ln717_296"   --->   Operation 5448 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5449 [1/1] (1.30ns)   --->   "%sub_ln1171_104 = sub i9 0, i9 %zext_ln1171_104"   --->   Operation 5449 'sub' 'sub_ln1171_104' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5450 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_104, i32 1, i32 8"   --->   Operation 5450 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i8 %trunc_ln717_297"   --->   Operation 5451 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5452 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i12 %trunc_ln717_298"   --->   Operation 5452 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5453 [1/1] (0.00ns)   --->   "%sext_ln717_127 = sext i12 %trunc_ln717_299"   --->   Operation 5453 'sext' 'sext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5454 [1/1] (0.00ns)   --->   "%zext_ln42_56 = zext i11 %mult_V_855" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5454 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5455 [1/1] (0.00ns)   --->   "%sext_ln717_128 = sext i9 %trunc_ln717_300"   --->   Operation 5455 'sext' 'sext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5456 [1/1] (0.00ns)   --->   "%sext_ln717_129 = sext i9 %trunc_ln717_300"   --->   Operation 5456 'sext' 'sext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5457 [1/1] (0.00ns)   --->   "%sext_ln717_130 = sext i9 %trunc_ln717_300"   --->   Operation 5457 'sext' 'sext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5458 [1/1] (0.00ns)   --->   "%sext_ln717_131 = sext i13 %trunc_ln717_301"   --->   Operation 5458 'sext' 'sext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5459 [1/1] (0.00ns)   --->   "%sext_ln717_132 = sext i10 %mult_V_874"   --->   Operation 5459 'sext' 'sext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5460 [1/1] (0.00ns)   --->   "%zext_ln717_131 = zext i14 %sext_ln717_132"   --->   Operation 5460 'zext' 'zext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5461 [1/1] (0.00ns)   --->   "%sext_ln717_135 = sext i12 %mult_V_960"   --->   Operation 5461 'sext' 'sext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5462 [1/1] (0.00ns)   --->   "%zext_ln717_136 = zext i14 %sext_ln717_135"   --->   Operation 5462 'zext' 'zext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5463 [1/1] (0.00ns)   --->   "%zext_ln717_137 = zext i14 %sext_ln717_135"   --->   Operation 5463 'zext' 'zext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5464 [1/1] (0.00ns)   --->   "%sext_ln717_138 = sext i11 %trunc_ln717_306"   --->   Operation 5464 'sext' 'sext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5465 [1/1] (0.00ns)   --->   "%sext_ln717_139 = sext i11 %trunc_ln717_306"   --->   Operation 5465 'sext' 'sext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5466 [1/1] (0.00ns)   --->   "%sext_ln717_140 = sext i11 %mult_V_963"   --->   Operation 5466 'sext' 'sext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5467 [1/1] (0.00ns)   --->   "%zext_ln717_139 = zext i14 %sext_ln717_140"   --->   Operation 5467 'zext' 'zext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5468 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i10 %trunc_ln717_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5468 'sext' 'sext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i10 %trunc_ln717_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5469 'sext' 'sext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5470 [1/1] (0.00ns)   --->   "%zext_ln717_140 = zext i11 %mult_V_967"   --->   Operation 5470 'zext' 'zext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5471 [1/1] (0.00ns)   --->   "%zext_ln42_61 = zext i11 %mult_V_979" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5471 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5472 [1/1] (0.00ns)   --->   "%zext_ln42_62 = zext i10 %mult_V_993" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5472 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5473 [1/1] (0.00ns)   --->   "%zext_ln717_144 = zext i11 %mult_V_994"   --->   Operation 5473 'zext' 'zext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5474 [1/1] (0.00ns)   --->   "%zext_ln42_64 = zext i11 %mult_V_994" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5474 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5475 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i12 %trunc_ln717_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5475 'sext' 'sext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5476 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i12 %trunc_ln717_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5476 'sext' 'sext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i8 %trunc_ln717_315"   --->   Operation 5477 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5478 [1/1] (0.00ns)   --->   "%sext_ln717_145 = sext i10 %trunc_ln717_316"   --->   Operation 5478 'sext' 'sext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5479 [1/1] (0.00ns)   --->   "%zext_ln42_66 = zext i11 %mult_V_1025" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5479 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5480 [1/1] (0.00ns)   --->   "%zext_ln42_67 = zext i11 %mult_V_1026" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5480 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5481 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i12 %trunc_ln717_318"   --->   Operation 5481 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5482 [1/1] (0.00ns)   --->   "%zext_ln42_70 = zext i10 %mult_V_1037" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5482 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5483 [1/1] (0.00ns)   --->   "%sext_ln717_148 = sext i11 %mult_V_1040"   --->   Operation 5483 'sext' 'sext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5484 [1/1] (0.00ns)   --->   "%zext_ln717_149 = zext i14 %sext_ln717_148"   --->   Operation 5484 'zext' 'zext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5485 [1/1] (0.00ns)   --->   "%zext_ln717_151 = zext i14 %sext_ln717_149"   --->   Operation 5485 'zext' 'zext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5486 [1/1] (0.00ns)   --->   "%zext_ln717_153 = zext i9 %mult_V_1052"   --->   Operation 5486 'zext' 'zext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5487 [1/1] (0.00ns)   --->   "%zext_ln42_74 = zext i9 %mult_V_1052" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5487 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln717_150 = sext i10 %trunc_ln717_325"   --->   Operation 5488 'sext' 'sext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln717_151 = sext i10 %trunc_ln717_325"   --->   Operation 5489 'sext' 'sext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln717_152 = sext i12 %mult_V_1076"   --->   Operation 5490 'sext' 'sext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5491 [1/1] (0.00ns)   --->   "%zext_ln717_154 = zext i14 %sext_ln717_152"   --->   Operation 5491 'zext' 'zext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i11 %trunc_ln717_328"   --->   Operation 5492 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln717_155 = sext i8 %trunc_ln717_330"   --->   Operation 5493 'sext' 'sext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln717_156 = sext i8 %trunc_ln717_330"   --->   Operation 5494 'sext' 'sext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5495 [1/1] (0.00ns)   --->   "%sext_ln717_157 = sext i12 %mult_V_1093"   --->   Operation 5495 'sext' 'sext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5496 [1/1] (0.00ns)   --->   "%zext_ln717_162 = zext i14 %sext_ln717_157"   --->   Operation 5496 'zext' 'zext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i13 %trunc_ln717_335"   --->   Operation 5497 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5498 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i11 %trunc_ln717_337"   --->   Operation 5498 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5499 [1/1] (0.00ns)   --->   "%zext_ln42_79 = zext i11 %mult_V_1113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5499 'zext' 'zext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5500 [1/1] (0.00ns)   --->   "%sext_ln717_161 = sext i11 %trunc_ln717_339"   --->   Operation 5500 'sext' 'sext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5501 [1/1] (0.00ns)   --->   "%sext_ln717_163 = sext i12 %trunc_ln717_341"   --->   Operation 5501 'sext' 'sext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5502 [1/1] (0.00ns)   --->   "%zext_ln717_168 = zext i14 %sext_ln717_163"   --->   Operation 5502 'zext' 'zext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5503 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i11 %trunc_ln717_344"   --->   Operation 5503 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5504 [1/1] (0.00ns)   --->   "%sext_ln717_164 = sext i10 %trunc_ln717_346"   --->   Operation 5504 'sext' 'sext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln717_165 = sext i10 %trunc_ln717_346"   --->   Operation 5505 'sext' 'sext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5506 [1/1] (0.00ns)   --->   "%sext_ln717_166 = sext i12 %mult_V_1228"   --->   Operation 5506 'sext' 'sext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5507 [1/1] (0.00ns)   --->   "%zext_ln717_173 = zext i14 %sext_ln717_166"   --->   Operation 5507 'zext' 'zext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5508 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i12 %trunc_ln717_348"   --->   Operation 5508 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5509 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i11 %trunc_ln717_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5509 'sext' 'sext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln717_167 = sext i12 %trunc_ln717_351"   --->   Operation 5510 'sext' 'sext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5511 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i8 %trunc_ln717_352"   --->   Operation 5511 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5512 [1/1] (0.00ns)   --->   "%sext_ln717_168 = sext i12 %trunc_ln717_353"   --->   Operation 5512 'sext' 'sext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5513 [1/1] (0.00ns)   --->   "%zext_ln42_84 = zext i10 %mult_V_1283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5513 'zext' 'zext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5514 [1/1] (0.00ns)   --->   "%sext_ln717_171 = sext i12 %trunc_ln717_356"   --->   Operation 5514 'sext' 'sext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5515 [1/1] (0.00ns)   --->   "%sext_ln717_172 = sext i11 %trunc_ln717_357"   --->   Operation 5515 'sext' 'sext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5516 [1/1] (0.00ns)   --->   "%sext_ln42_63 = sext i10 %trunc_ln717_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5516 'sext' 'sext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5517 [1/1] (0.00ns)   --->   "%sext_ln42_64 = sext i10 %trunc_ln717_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5517 'sext' 'sext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5518 [1/1] (0.00ns)   --->   "%sext_ln42_65 = sext i10 %trunc_ln717_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5518 'sext' 'sext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5519 [1/1] (0.00ns)   --->   "%sext_ln42_67 = sext i11 %trunc_ln717_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5519 'sext' 'sext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5520 [1/1] (0.00ns)   --->   "%sext_ln42_69 = sext i12 %trunc_ln717_370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5520 'sext' 'sext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5521 [1/1] (0.00ns)   --->   "%zext_ln717_189 = zext i14 %sext_ln717_180"   --->   Operation 5521 'zext' 'zext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln42_71 = sext i12 %trunc_ln717_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5522 'sext' 'sext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5523 [1/1] (0.00ns)   --->   "%sext_ln42_72 = sext i12 %trunc_ln717_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5523 'sext' 'sext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5524 [1/1] (0.00ns)   --->   "%sext_ln717_182 = sext i11 %trunc_ln717_378"   --->   Operation 5524 'sext' 'sext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5525 [1/1] (0.00ns)   --->   "%zext_ln42_91 = zext i10 %mult_V_1362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5525 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5526 [1/1] (0.00ns)   --->   "%zext_ln42_92 = zext i10 %mult_V_1371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5526 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5527 [1/1] (0.00ns)   --->   "%zext_ln42_93 = zext i10 %mult_V_1371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5527 'zext' 'zext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5528 [1/1] (0.00ns)   --->   "%sext_ln717_186 = sext i12 %trunc_ln717_384"   --->   Operation 5528 'sext' 'sext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln717_187 = sext i11 %trunc_ln717_385"   --->   Operation 5529 'sext' 'sext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5530 [1/1] (0.00ns)   --->   "%zext_ln717_195 = zext i14 %sext_ln717_187"   --->   Operation 5530 'zext' 'zext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5531 [1/1] (0.00ns)   --->   "%sext_ln717_190 = sext i11 %mult_V_1414"   --->   Operation 5531 'sext' 'sext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5532 [1/1] (0.00ns)   --->   "%zext_ln717_201 = zext i14 %sext_ln717_190"   --->   Operation 5532 'zext' 'zext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln717_194 = sext i12 %mult_V_1421"   --->   Operation 5533 'sext' 'sext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5534 [1/1] (0.00ns)   --->   "%zext_ln717_204 = zext i14 %sext_ln717_194"   --->   Operation 5534 'zext' 'zext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5535 [1/1] (0.00ns)   --->   "%zext_ln42_100 = zext i9 %mult_V_1422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5535 'zext' 'zext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i12 %trunc_ln717_392"   --->   Operation 5536 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln42_74 = sext i11 %trunc_ln717_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5537 'sext' 'sext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5538 [1/1] (0.00ns)   --->   "%sext_ln42_75 = sext i12 %trunc_ln717_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5538 'sext' 'sext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i10 %trunc_ln717_397"   --->   Operation 5539 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5540 [1/1] (0.00ns)   --->   "%sext_ln42_76 = sext i12 %trunc_ln717_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5540 'sext' 'sext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln717_198 = sext i12 %trunc_ln717_401"   --->   Operation 5541 'sext' 'sext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln717_200 = sext i12 %trunc_ln717_405"   --->   Operation 5542 'sext' 'sext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5543 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i12 %trunc_ln717_407"   --->   Operation 5543 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5544 [1/1] (0.00ns)   --->   "%sext_ln717_203 = sext i10 %trunc_ln717_408"   --->   Operation 5544 'sext' 'sext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5545 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i12 %trunc_ln717_410"   --->   Operation 5545 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5546 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i11 %trunc_ln717_411"   --->   Operation 5546 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5547 [1/1] (0.00ns)   --->   "%zext_ln42_106 = zext i11 %mult_V_1502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5547 'zext' 'zext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5548 [1/1] (0.00ns)   --->   "%sext_ln717_206 = sext i8 %trunc_ln717_413"   --->   Operation 5548 'sext' 'sext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5549 [1/1] (0.00ns)   --->   "%sext_ln717_208 = sext i10 %mult_V_1514"   --->   Operation 5549 'sext' 'sext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5550 [1/1] (0.00ns)   --->   "%zext_ln717_212 = zext i14 %sext_ln717_208"   --->   Operation 5550 'zext' 'zext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i10 %trunc_ln717_417"   --->   Operation 5551 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5552 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i11 %trunc_ln717_426"   --->   Operation 5552 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5553 [1/1] (0.00ns)   --->   "%sext_ln717_219 = sext i12 %trunc_ln717_428"   --->   Operation 5553 'sext' 'sext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln717_220 = sext i11 %trunc_ln717_429"   --->   Operation 5554 'sext' 'sext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5555 [1/1] (0.00ns)   --->   "%zext_ln717_219 = zext i14 %sext_ln717_220"   --->   Operation 5555 'zext' 'zext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5556 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i11 %trunc_ln717_431"   --->   Operation 5556 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln717_223 = sext i8 %trunc_ln717_434"   --->   Operation 5557 'sext' 'sext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5558 [1/1] (0.00ns)   --->   "%sext_ln42_82 = sext i12 %trunc_ln717_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5558 'sext' 'sext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i11 %trunc_ln717_439"   --->   Operation 5559 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i12 %trunc_ln717_440"   --->   Operation 5560 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5561 [1/1] (0.00ns)   --->   "%sext_ln717_228 = sext i12 %trunc_ln717_442"   --->   Operation 5561 'sext' 'sext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln42_85 = sext i12 %trunc_ln717_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5562 'sext' 'sext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5563 [1/1] (5.28ns)   --->   "%mul_ln1171_29 = mul i13 %zext_ln1171_205, i13 8179"   --->   Operation 5563 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5564 [1/1] (0.00ns)   --->   "%trunc_ln717_452 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_29, i32 1, i32 12"   --->   Operation 5564 'partselect' 'trunc_ln717_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln717_237 = sext i10 %trunc_ln717_454"   --->   Operation 5565 'sext' 'sext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5566 [1/1] (0.00ns)   --->   "%zext_ln42_125 = zext i12 %mult_V_1866" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5566 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5567 [1/1] (0.00ns)   --->   "%sext_ln717_239 = sext i9 %trunc_ln717_455"   --->   Operation 5567 'sext' 'sext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5568 [1/1] (0.00ns)   --->   "%sext_ln42_87 = sext i12 %trunc_ln717_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5568 'sext' 'sext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln717_241 = sext i10 %mult_V_1881"   --->   Operation 5569 'sext' 'sext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5570 [1/1] (0.00ns)   --->   "%zext_ln717_239 = zext i14 %sext_ln717_241"   --->   Operation 5570 'zext' 'zext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5571 [1/1] (0.00ns)   --->   "%zext_ln42_128 = zext i7 %mult_V_1915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5571 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln717_246 = sext i12 %trunc_ln717_464"   --->   Operation 5572 'sext' 'sext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln717_250 = sext i12 %mult_V_1994"   --->   Operation 5573 'sext' 'sext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5574 [1/1] (0.00ns)   --->   "%zext_ln717_250 = zext i14 %sext_ln717_250"   --->   Operation 5574 'zext' 'zext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i11 %trunc_ln717_468"   --->   Operation 5575 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln42_92 = sext i11 %trunc_ln717_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5576 'sext' 'sext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln717_256 = sext i12 %trunc_ln717_476"   --->   Operation 5577 'sext' 'sext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5578 [1/1] (0.00ns)   --->   "%zext_ln717_255 = zext i14 %sext_ln717_256"   --->   Operation 5578 'zext' 'zext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln42_93 = sext i10 %trunc_ln717_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5579 'sext' 'sext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i12 %trunc_ln717_481"   --->   Operation 5580 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5581 [1/1] (0.00ns)   --->   "%zext_ln717_266 = zext i11 %mult_V_2058"   --->   Operation 5581 'zext' 'zext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5582 [1/1] (0.00ns)   --->   "%sext_ln717_268 = sext i12 %trunc_ln717_491"   --->   Operation 5582 'sext' 'sext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5583 [1/1] (0.00ns)   --->   "%sext_ln42_98 = sext i12 %trunc_ln717_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5583 'sext' 'sext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i11 %trunc_ln717_494"   --->   Operation 5584 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5585 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i12 %trunc_ln717_495"   --->   Operation 5585 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5586 [1/1] (0.00ns)   --->   "%sext_ln717_273 = sext i11 %trunc_ln717_499"   --->   Operation 5586 'sext' 'sext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5587 [1/1] (0.00ns)   --->   "%zext_ln42_139 = zext i10 %mult_V_2131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5587 'zext' 'zext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5588 [1/1] (0.00ns)   --->   "%sext_ln717_274 = sext i11 %mult_V_2135"   --->   Operation 5588 'sext' 'sext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5589 [1/1] (0.00ns)   --->   "%zext_ln717_282 = zext i14 %sext_ln717_274"   --->   Operation 5589 'zext' 'zext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5590 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i12 %trunc_ln717_501"   --->   Operation 5590 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln42_102 = sext i12 %trunc_ln717_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5591 'sext' 'sext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5592 [1/1] (0.00ns)   --->   "%sext_ln717_284 = sext i10 %trunc_ln717_508"   --->   Operation 5592 'sext' 'sext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln717_285 = sext i10 %trunc_ln717_508"   --->   Operation 5593 'sext' 'sext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln717_287 = sext i12 %trunc_ln717_511"   --->   Operation 5594 'sext' 'sext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5595 [1/1] (0.00ns)   --->   "%zext_ln717_292 = zext i7 %mult_V_2306"   --->   Operation 5595 'zext' 'zext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i8 %trunc_ln717_517"   --->   Operation 5596 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5597 [1/1] (0.00ns)   --->   "%sext_ln717_292 = sext i11 %trunc_ln717_519"   --->   Operation 5597 'sext' 'sext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5598 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i10 %trunc_ln717_521"   --->   Operation 5598 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5599 [1/1] (0.00ns)   --->   "%sext_ln717_295 = sext i11 %trunc_ln717_522"   --->   Operation 5599 'sext' 'sext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5600 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i10 %trunc_ln717_523"   --->   Operation 5600 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5601 [1/1] (0.00ns)   --->   "%sext_ln717_296 = sext i11 %trunc_ln717_524"   --->   Operation 5601 'sext' 'sext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5602 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i12 %trunc_ln717_529"   --->   Operation 5602 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5603 [1/1] (0.00ns)   --->   "%sext_ln717_300 = sext i9 %trunc_ln717_532"   --->   Operation 5603 'sext' 'sext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5604 [1/1] (0.00ns)   --->   "%sext_ln717_302 = sext i10 %trunc_ln717_535"   --->   Operation 5604 'sext' 'sext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i12 %trunc_ln717_538"   --->   Operation 5605 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5606 [1/1] (0.00ns)   --->   "%zext_ln717_312 = zext i7 %mult_V_2514"   --->   Operation 5606 'zext' 'zext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5607 [1/1] (0.00ns)   --->   "%sext_ln717_312 = sext i10 %mult_V_2557"   --->   Operation 5607 'sext' 'sext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5608 [1/1] (0.00ns)   --->   "%zext_ln717_315 = zext i14 %sext_ln717_312"   --->   Operation 5608 'zext' 'zext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5609 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i10 %trunc_ln717_553"   --->   Operation 5609 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln42_112 = sext i11 %trunc_ln717_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5610 'sext' 'sext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5611 [1/1] (0.00ns)   --->   "%sext_ln42_113 = sext i11 %trunc_ln717_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5611 'sext' 'sext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5612 [1/1] (0.00ns)   --->   "%zext_ln42_173 = zext i10 %mult_V_2566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5612 'zext' 'zext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5613 [1/1] (5.28ns)   --->   "%mul_ln1171_38 = mul i13 %zext_ln1171_258, i13 8181"   --->   Operation 5613 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5614 [1/1] (0.00ns)   --->   "%trunc_ln717_555 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_38, i32 1, i32 12"   --->   Operation 5614 'partselect' 'trunc_ln717_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5615 [1/1] (0.00ns)   --->   "%zext_ln42_175 = zext i11 %mult_V_2611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5615 'zext' 'zext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5616 [1/1] (0.00ns)   --->   "%sext_ln42_119 = sext i10 %trunc_ln717_570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5616 'sext' 'sext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5617 [1/1] (0.00ns)   --->   "%sext_ln42_120 = sext i12 %trunc_ln717_574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5617 'sext' 'sext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5618 [1/1] (0.00ns)   --->   "%sext_ln42_125 = sext i12 %trunc_ln717_584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5618 'sext' 'sext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5619 [1/1] (0.00ns)   --->   "%sext_ln717_333 = sext i11 %trunc_ln717_587"   --->   Operation 5619 'sext' 'sext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln42_126 = sext i13 %trunc_ln717_590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5620 'sext' 'sext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln42_130 = sext i12 %trunc_ln717_595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5621 'sext' 'sext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5622 [1/1] (5.28ns)   --->   "%mul_ln1171_39 = mul i13 %zext_ln1171_275, i13 8181"   --->   Operation 5622 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5623 [1/1] (0.00ns)   --->   "%trunc_ln717_606 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_39, i32 1, i32 12"   --->   Operation 5623 'partselect' 'trunc_ln717_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5624 [1/1] (0.00ns)   --->   "%zext_ln42_196 = zext i10 %mult_V_2949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5624 'zext' 'zext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln1171_217 = sext i12 %trunc_ln717_619"   --->   Operation 5625 'sext' 'sext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5626 [1/1] (0.00ns)   --->   "%sext_ln1171_218 = sext i11 %trunc_ln717_620"   --->   Operation 5626 'sext' 'sext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5627 [1/1] (0.00ns)   --->   "%sext_ln717_356 = sext i12 %trunc_ln717_623"   --->   Operation 5627 'sext' 'sext_ln717_356' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln717_361 = sext i10 %trunc_ln717_625"   --->   Operation 5628 'sext' 'sext_ln717_361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5629 [1/1] (5.28ns)   --->   "%mul_ln1171_41 = mul i13 %zext_ln1171_294, i13 8181"   --->   Operation 5629 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5630 [1/1] (0.00ns)   --->   "%trunc_ln717_635 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_41, i32 1, i32 12"   --->   Operation 5630 'partselect' 'trunc_ln717_635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln42_141 = sext i11 %trunc_ln717_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5631 'sext' 'sext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5632 [1/1] (5.28ns)   --->   "%mul_ln717_55 = mul i12 %zext_ln1171_293, i12 11"   --->   Operation 5632 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5633 [1/1] (0.00ns)   --->   "%mult_V_3116 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_55, i32 1, i32 11"   --->   Operation 5633 'partselect' 'mult_V_3116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5634 [1/1] (0.00ns)   --->   "%sext_ln42_144 = sext i13 %trunc_ln717_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5634 'sext' 'sext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5635 [1/1] (0.00ns)   --->   "%sext_ln1171_223 = sext i11 %trunc_ln717_651"   --->   Operation 5635 'sext' 'sext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln42_147 = sext i10 %trunc_ln717_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5636 'sext' 'sext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln717_406 = sext i11 %trunc_ln717_684"   --->   Operation 5637 'sext' 'sext_ln717_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5638 [1/1] (0.00ns)   --->   "%sext_ln717_412 = sext i8 %trunc_ln717_690"   --->   Operation 5638 'sext' 'sext_ln717_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5639 [1/1] (5.28ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_330, i13 8179"   --->   Operation 5639 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5640 [1/1] (0.00ns)   --->   "%trunc_ln717_709 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_44, i32 1, i32 12"   --->   Operation 5640 'partselect' 'trunc_ln717_709' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5641 [1/1] (5.28ns)   --->   "%mul_ln1171_45 = mul i13 %zext_ln1171_348, i13 8181"   --->   Operation 5641 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5642 [1/1] (0.00ns)   --->   "%trunc_ln717_729 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_45, i32 1, i32 12"   --->   Operation 5642 'partselect' 'trunc_ln717_729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5643 [1/1] (0.00ns)   --->   "%zext_ln717_464 = zext i7 %mult_V_3589"   --->   Operation 5643 'zext' 'zext_ln717_464' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5644 [1/1] (0.00ns)   --->   "%sext_ln42_177 = sext i13 %trunc_ln717_741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5644 'sext' 'sext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln717_453 = sext i11 %trunc_ln717_752"   --->   Operation 5645 'sext' 'sext_ln717_453' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5646 [1/1] (0.00ns)   --->   "%sext_ln717_467 = sext i11 %trunc_ln717_766"   --->   Operation 5646 'sext' 'sext_ln717_467' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln717_472 = sext i9 %trunc_ln717_773"   --->   Operation 5647 'sext' 'sext_ln717_472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5648 [1/1] (0.00ns)   --->   "%sext_ln42_184 = sext i13 %trunc_ln717_778" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5648 'sext' 'sext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln717_482 = sext i11 %trunc_ln717_781"   --->   Operation 5649 'sext' 'sext_ln717_482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5650 [1/1] (0.00ns)   --->   "%zext_ln42_287 = zext i8 %p_read_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5650 'zext' 'zext_ln42_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5651 [1/1] (0.00ns)   --->   "%sext_ln1171_257 = sext i10 %trunc_ln717_788"   --->   Operation 5651 'sext' 'sext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln717_486 = sext i11 %trunc_ln717_791"   --->   Operation 5652 'sext' 'sext_ln717_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln717_487 = sext i8 %trunc_ln717_792"   --->   Operation 5653 'sext' 'sext_ln717_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5654 [1/1] (5.28ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln42_287, i14 16365"   --->   Operation 5654 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5655 [1/1] (0.00ns)   --->   "%trunc_ln717_793 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_47, i32 1, i32 13"   --->   Operation 5655 'partselect' 'trunc_ln717_793' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5656 [1/1] (5.28ns)   --->   "%mul_ln1171_48 = mul i13 %zext_ln1171_385, i13 8181"   --->   Operation 5656 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5657 [1/1] (0.00ns)   --->   "%trunc_ln717_810 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_48, i32 1, i32 12"   --->   Operation 5657 'partselect' 'trunc_ln717_810' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5658 [1/1] (0.00ns)   --->   "%sext_ln717_508 = sext i12 %trunc_ln717_815"   --->   Operation 5658 'sext' 'sext_ln717_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln42_190 = sext i11 %trunc_ln717_817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5659 'sext' 'sext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5660 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %add_ln712"   --->   Operation 5660 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5661 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i10 %add_ln712_5"   --->   Operation 5661 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5662 [1/1] (1.41ns)   --->   "%add_ln712_6 = add i11 %sext_ln717_58, i11 %sext_ln717_206"   --->   Operation 5662 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i11 %add_ln712_6"   --->   Operation 5663 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5664 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i11 %add_ln712_7"   --->   Operation 5664 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i11 %add_ln712_7"   --->   Operation 5665 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5666 [1/1] (1.48ns)   --->   "%add_ln712_8 = add i12 %sext_ln712_8, i12 %sext_ln1171_168"   --->   Operation 5666 'add' 'add_ln712_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i12 %add_ln712_8"   --->   Operation 5667 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5668 [1/1] (1.54ns)   --->   "%add_ln712_9 = add i13 %sext_ln712_9, i13 %sext_ln712_6"   --->   Operation 5668 'add' 'add_ln712_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i11 %add_ln712_10"   --->   Operation 5669 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5670 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i15 %add_ln712_11"   --->   Operation 5670 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_12 = add i16 %zext_ln712_1, i16 %zext_ln717_69"   --->   Operation 5671 'add' 'add_ln712_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5672 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_13 = add i16 %add_ln712_12, i16 %sext_ln712_11"   --->   Operation 5672 'add' 'add_ln712_13' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5673 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i15 %add_ln712_15"   --->   Operation 5673 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5674 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i15 %add_ln712_17"   --->   Operation 5674 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_18 = add i16 %zext_ln712_3, i16 %zext_ln712_2"   --->   Operation 5675 'add' 'add_ln712_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5676 [1/1] (0.00ns)   --->   "%zext_ln712_6 = zext i15 %add_ln712_22"   --->   Operation 5676 'zext' 'zext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5677 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_23 = add i16 %zext_ln712_6, i16 %add_ln712_18"   --->   Operation 5677 'add' 'add_ln712_23' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5678 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i12 %add_ln712_25"   --->   Operation 5678 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5679 [1/1] (1.54ns)   --->   "%add_ln712_26 = add i14 %sext_ln712_12, i14 %zext_ln712"   --->   Operation 5679 'add' 'add_ln712_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5680 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i14 %add_ln712_26"   --->   Operation 5680 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5681 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i12 %add_ln712_27"   --->   Operation 5681 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5682 [1/1] (1.54ns)   --->   "%add_ln712_28 = add i13 %sext_ln712_14, i13 %sext_ln1171_127"   --->   Operation 5682 'add' 'add_ln712_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5683 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i13 %add_ln712_28"   --->   Operation 5683 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5684 [1/1] (1.52ns)   --->   "%add_ln712_29 = add i15 %sext_ln712_15, i15 %sext_ln712_13"   --->   Operation 5684 'add' 'add_ln712_29' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5685 [1/1] (1.54ns)   --->   "%add_ln712_30 = add i13 %sext_ln1171_180, i13 %sext_ln717_356"   --->   Operation 5685 'add' 'add_ln712_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i13 %add_ln712_30"   --->   Operation 5686 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5687 [1/1] (1.53ns)   --->   "%add_ln712_31 = add i14 %sext_ln712_17, i14 %sext_ln42_71"   --->   Operation 5687 'add' 'add_ln712_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_37 = add i15 %zext_ln42_16, i15 %zext_ln717_107"   --->   Operation 5688 'add' 'add_ln712_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5689 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_38 = add i15 %add_ln712_37, i15 %zext_ln42_7"   --->   Operation 5689 'add' 'add_ln712_38' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_39 = add i15 %zext_ln717_201, i15 %zext_ln42_118"   --->   Operation 5690 'add' 'add_ln712_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5691 [1/1] (0.00ns)   --->   "%zext_ln712_8 = zext i11 %add_ln712_40"   --->   Operation 5691 'zext' 'zext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5692 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_41 = add i15 %zext_ln712_8, i15 %add_ln712_39"   --->   Operation 5692 'add' 'add_ln712_41' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_44 = add i15 %add_ln712_43, i15 %zext_ln42_173"   --->   Operation 5693 'add' 'add_ln712_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5694 [1/1] (0.00ns)   --->   "%zext_ln712_11 = zext i12 %add_ln712_47"   --->   Operation 5694 'zext' 'zext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5695 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_48 = add i15 %zext_ln712_11, i15 %add_ln712_44"   --->   Operation 5695 'add' 'add_ln712_48' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5696 [1/1] (1.48ns)   --->   "%add_ln712_51 = add i12 %sext_ln717_13, i12 %sext_ln717_35"   --->   Operation 5696 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5697 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i12 %add_ln712_51"   --->   Operation 5697 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i13 %add_ln712_52"   --->   Operation 5698 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5699 [1/1] (1.53ns)   --->   "%add_ln712_53 = add i14 %sext_ln712_24, i14 %sext_ln712_23"   --->   Operation 5699 'add' 'add_ln712_53' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5700 [1/1] (1.54ns)   --->   "%add_ln712_54 = add i13 %sext_ln42_70, i13 %sext_ln1171_167"   --->   Operation 5700 'add' 'add_ln712_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i13 %add_ln712_54"   --->   Operation 5701 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5702 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i12 %add_ln712_55"   --->   Operation 5702 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5703 [1/1] (1.53ns)   --->   "%add_ln712_56 = add i14 %sext_ln712_27, i14 %sext_ln712_26"   --->   Operation 5703 'add' 'add_ln712_56' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5704 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i13 %add_ln712_60"   --->   Operation 5704 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5705 [1/1] (0.00ns)   --->   "%zext_ln712_13 = zext i15 %add_ln712_61"   --->   Operation 5705 'zext' 'zext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5706 [1/1] (0.00ns)   --->   "%zext_ln712_14 = zext i15 %add_ln712_62"   --->   Operation 5706 'zext' 'zext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_63 = add i16 %zext_ln712_14, i16 %zext_ln712_13"   --->   Operation 5707 'add' 'add_ln712_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5708 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_64 = add i16 %add_ln712_63, i16 %sext_ln712_32"   --->   Operation 5708 'add' 'add_ln712_64' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5709 [1/1] (0.00ns)   --->   "%zext_ln712_17 = zext i13 %add_ln712_68"   --->   Operation 5709 'zext' 'zext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5710 [1/1] (0.00ns)   --->   "%zext_ln712_18 = zext i10 %add_ln712_70"   --->   Operation 5710 'zext' 'zext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_71 = add i15 %zext_ln712_18, i15 %add_ln712_69"   --->   Operation 5711 'add' 'add_ln712_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5712 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_72 = add i15 %add_ln712_71, i15 %zext_ln712_17"   --->   Operation 5712 'add' 'add_ln712_72' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5713 [1/1] (0.00ns)   --->   "%zext_ln712_22 = zext i13 %add_ln712_75"   --->   Operation 5713 'zext' 'zext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5714 [1/1] (0.00ns)   --->   "%zext_ln712_24 = zext i10 %add_ln712_78"   --->   Operation 5714 'zext' 'zext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_79 = add i15 %zext_ln712_24, i15 %add_ln712_76"   --->   Operation 5715 'add' 'add_ln712_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5716 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_80 = add i15 %add_ln712_79, i15 %zext_ln712_22"   --->   Operation 5716 'add' 'add_ln712_80' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5717 [1/1] (1.54ns)   --->   "%add_ln712_83 = add i13 %sext_ln42_32, i13 %sext_ln1171_113"   --->   Operation 5717 'add' 'add_ln712_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i13 %add_ln712_83"   --->   Operation 5718 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5719 [1/1] (1.54ns)   --->   "%add_ln712_84 = add i13 %sext_ln1171_146, i13 %sext_ln717_182"   --->   Operation 5719 'add' 'add_ln712_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i13 %add_ln712_84"   --->   Operation 5720 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5721 [1/1] (1.53ns)   --->   "%add_ln712_85 = add i14 %sext_ln712_34, i14 %sext_ln712_33"   --->   Operation 5721 'add' 'add_ln712_85' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5722 [1/1] (1.54ns)   --->   "%add_ln712_86 = add i13 %sext_ln1171_162, i13 %sext_ln42_87"   --->   Operation 5722 'add' 'add_ln712_86' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5723 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i13 %add_ln712_86"   --->   Operation 5723 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i13 %add_ln712_88"   --->   Operation 5724 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5725 [1/1] (1.53ns)   --->   "%add_ln712_89 = add i14 %sext_ln712_37, i14 %sext_ln712_36"   --->   Operation 5725 'add' 'add_ln712_89' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5726 [1/1] (1.52ns)   --->   "%add_ln712_100 = add i15 %zext_ln717_17, i15 %zext_ln42_15"   --->   Operation 5726 'add' 'add_ln712_100' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5727 [1/1] (0.00ns)   --->   "%zext_ln712_26 = zext i15 %add_ln712_100"   --->   Operation 5727 'zext' 'zext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5728 [1/1] (1.52ns)   --->   "%add_ln712_101 = add i15 %zext_ln717_55, i15 %zext_ln42_47"   --->   Operation 5728 'add' 'add_ln712_101' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5729 [1/1] (0.00ns)   --->   "%zext_ln712_27 = zext i15 %add_ln712_101"   --->   Operation 5729 'zext' 'zext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5730 [1/1] (1.53ns)   --->   "%add_ln712_102 = add i16 %zext_ln712_27, i16 %zext_ln712_26"   --->   Operation 5730 'add' 'add_ln712_102' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5731 [1/1] (1.52ns)   --->   "%add_ln712_103 = add i15 %zext_ln42_50, i15 %zext_ln717_139"   --->   Operation 5731 'add' 'add_ln712_103' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_104 = add i15 %zext_ln42_86, i15 %zext_ln717_204"   --->   Operation 5732 'add' 'add_ln712_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5733 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_105 = add i15 %add_ln712_104, i15 %zext_ln42_70"   --->   Operation 5733 'add' 'add_ln712_105' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5734 [1/1] (0.00ns)   --->   "%zext_ln712_30 = zext i15 %add_ln712_108"   --->   Operation 5734 'zext' 'zext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5735 [1/1] (0.00ns)   --->   "%zext_ln712_31 = zext i12 %add_ln712_110"   --->   Operation 5735 'zext' 'zext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_111 = add i16 %zext_ln712_31, i16 %zext_ln712_30"   --->   Operation 5736 'add' 'add_ln712_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5737 [1/1] (0.00ns)   --->   "%zext_ln712_35 = zext i12 %add_ln712_115"   --->   Operation 5737 'zext' 'zext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5738 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_116 = add i16 %zext_ln712_35, i16 %add_ln712_111"   --->   Operation 5738 'add' 'add_ln712_116' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_120 = add i12 %add_ln712_119, i12 %sext_ln1171_103"   --->   Operation 5739 'add' 'add_ln712_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5740 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i10 %add_ln712_123"   --->   Operation 5740 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5741 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_124 = add i12 %sext_ln712_44, i12 %add_ln712_120"   --->   Operation 5741 'add' 'add_ln712_124' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5742 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i13 %add_ln712_132"   --->   Operation 5742 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5743 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i12 %add_ln712_133"   --->   Operation 5743 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5744 [1/1] (1.53ns)   --->   "%add_ln712_134 = add i14 %sext_ln712_47, i14 %sext_ln712_46"   --->   Operation 5744 'add' 'add_ln712_134' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5745 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i12 %add_ln712_135"   --->   Operation 5745 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_137 = add i14 %add_ln712_136, i14 %sext_ln717_156"   --->   Operation 5746 'add' 'add_ln712_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5747 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_138 = add i14 %add_ln712_137, i14 %sext_ln712_49"   --->   Operation 5747 'add' 'add_ln712_138' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5748 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i11 %add_ln712_140"   --->   Operation 5748 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_141 = add i13 %sext_ln42_120, i13 %sext_ln717_333"   --->   Operation 5749 'add' 'add_ln712_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5750 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_142 = add i13 %add_ln712_141, i13 %sext_ln712_52"   --->   Operation 5750 'add' 'add_ln712_142' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5751 [1/1] (0.00ns)   --->   "%zext_ln712_41 = zext i12 %add_ln712_144"   --->   Operation 5751 'zext' 'zext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5752 [1/1] (1.52ns)   --->   "%add_ln712_145 = add i15 %zext_ln712_41, i15 %zext_ln717_24"   --->   Operation 5752 'add' 'add_ln712_145' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_149 = add i15 %zext_ln717_84, i15 %zext_ln42_41"   --->   Operation 5753 'add' 'add_ln712_149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5754 [1/1] (0.00ns)   --->   "%zext_ln712_43 = zext i11 %add_ln712_150"   --->   Operation 5754 'zext' 'zext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5755 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_151 = add i15 %zext_ln712_43, i15 %add_ln712_149"   --->   Operation 5755 'add' 'add_ln712_151' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5756 [1/1] (1.52ns)   --->   "%add_ln712_152 = add i15 %zext_ln42_93, i15 %zext_ln717_201"   --->   Operation 5756 'add' 'add_ln712_152' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5757 [1/1] (0.00ns)   --->   "%zext_ln712_45 = zext i15 %add_ln712_152"   --->   Operation 5757 'zext' 'zext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5758 [1/1] (0.00ns)   --->   "%zext_ln712_46 = zext i15 %add_ln712_154"   --->   Operation 5758 'zext' 'zext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5759 [1/1] (1.53ns)   --->   "%add_ln712_155 = add i16 %zext_ln712_46, i16 %zext_ln712_45"   --->   Operation 5759 'add' 'add_ln712_155' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5760 [1/1] (0.00ns)   --->   "%zext_ln712_47 = zext i10 %add_ln712_157"   --->   Operation 5760 'zext' 'zext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_160 = add i15 %add_ln712_159, i15 %zext_ln712_47"   --->   Operation 5761 'add' 'add_ln712_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5762 [1/1] (0.00ns)   --->   "%zext_ln712_50 = zext i13 %add_ln712_164"   --->   Operation 5762 'zext' 'zext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5763 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_165 = add i15 %zext_ln712_50, i15 %add_ln712_160"   --->   Operation 5763 'add' 'add_ln712_165' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_168 = add i12 %sext_ln717_81, i12 %sext_ln42_64"   --->   Operation 5764 'add' 'add_ln712_168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5765 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_169 = add i12 %add_ln712_168, i12 %sext_ln1171_87"   --->   Operation 5765 'add' 'add_ln712_169' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5766 [1/1] (0.00ns)   --->   "%zext_ln712_52 = zext i10 %add_ln712_175"   --->   Operation 5766 'zext' 'zext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_176 = add i15 %zext_ln42_53, i15 %zext_ln717_166"   --->   Operation 5767 'add' 'add_ln712_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5768 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_177 = add i15 %add_ln712_176, i15 %zext_ln712_52"   --->   Operation 5768 'add' 'add_ln712_177' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5769 [1/1] (0.00ns)   --->   "%zext_ln712_56 = zext i15 %add_ln712_182"   --->   Operation 5769 'zext' 'zext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5770 [1/1] (1.53ns)   --->   "%add_ln712_184 = add i16 %zext_ln712_57, i16 %zext_ln712_56"   --->   Operation 5770 'add' 'add_ln712_184' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5771 [1/1] (0.00ns)   --->   "%zext_ln712_58 = zext i15 %add_ln712_187"   --->   Operation 5771 'zext' 'zext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5772 [1/1] (0.00ns)   --->   "%zext_ln712_60 = zext i15 %add_ln712_190"   --->   Operation 5772 'zext' 'zext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5773 [1/1] (1.53ns)   --->   "%add_ln712_191 = add i16 %zext_ln712_60, i16 %zext_ln712_58"   --->   Operation 5773 'add' 'add_ln712_191' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5774 [1/1] (1.54ns)   --->   "%add_ln712_194 = add i13 %sext_ln712_5, i13 %sext_ln42_5"   --->   Operation 5774 'add' 'add_ln712_194' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_195 = add i13 %sext_ln42_13, i13 %sext_ln717_66"   --->   Operation 5775 'add' 'add_ln712_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5776 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_196 = add i13 %add_ln712_195, i13 %sext_ln1171_94"   --->   Operation 5776 'add' 'add_ln712_196' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i12 %add_ln712_198"   --->   Operation 5777 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5778 [1/1] (0.00ns)   --->   "%sext_ln712_64 = sext i13 %add_ln712_199"   --->   Operation 5778 'sext' 'sext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_200 = add i14 %sext_ln712_64, i14 %sext_ln1171_173"   --->   Operation 5779 'add' 'add_ln712_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5780 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_201 = add i14 %add_ln712_200, i14 %sext_ln712_63"   --->   Operation 5780 'add' 'add_ln712_201' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5781 [1/1] (0.00ns)   --->   "%sext_ln712_67 = sext i12 %add_ln712_203"   --->   Operation 5781 'sext' 'sext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5782 [1/1] (0.00ns)   --->   "%sext_ln712_68 = sext i13 %add_ln712_204"   --->   Operation 5782 'sext' 'sext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_205 = add i14 %sext_ln712_68, i14 %sext_ln717_361"   --->   Operation 5783 'add' 'add_ln712_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5784 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_206 = add i14 %add_ln712_205, i14 %sext_ln712_67"   --->   Operation 5784 'add' 'add_ln712_206' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5785 [1/1] (1.52ns)   --->   "%add_ln712_209 = add i15 %zext_ln717_99, i15 %zext_ln717_113"   --->   Operation 5785 'add' 'add_ln712_209' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5786 [1/1] (0.00ns)   --->   "%zext_ln712_61 = zext i15 %add_ln712_209"   --->   Operation 5786 'zext' 'zext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5787 [1/1] (1.53ns)   --->   "%add_ln712_210 = add i16 %zext_ln712_61, i16 %zext_ln717_63"   --->   Operation 5787 'add' 'add_ln712_210' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5788 [1/1] (0.00ns)   --->   "%zext_ln712_62 = zext i10 %add_ln712_214"   --->   Operation 5788 'zext' 'zext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5789 [1/1] (0.00ns)   --->   "%zext_ln712_63 = zext i12 %add_ln712_215"   --->   Operation 5789 'zext' 'zext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_216 = add i15 %zext_ln712_63, i15 %zext_ln717_154"   --->   Operation 5790 'add' 'add_ln712_216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5791 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_217 = add i15 %add_ln712_216, i15 %zext_ln712_62"   --->   Operation 5791 'add' 'add_ln712_217' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5792 [1/1] (0.00ns)   --->   "%zext_ln712_65 = zext i15 %add_ln712_218"   --->   Operation 5792 'zext' 'zext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5793 [1/1] (0.00ns)   --->   "%zext_ln712_66 = zext i15 %add_ln712_219"   --->   Operation 5793 'zext' 'zext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_220 = add i16 %zext_ln712_66, i16 %zext_ln717_219"   --->   Operation 5794 'add' 'add_ln712_220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5795 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_221 = add i16 %add_ln712_220, i16 %zext_ln712_65"   --->   Operation 5795 'add' 'add_ln712_221' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5796 [1/1] (0.00ns)   --->   "%zext_ln712_67 = zext i15 %add_ln712_223"   --->   Operation 5796 'zext' 'zext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_226 = add i16 %add_ln712_225, i16 %zext_ln712_67"   --->   Operation 5797 'add' 'add_ln712_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5798 [1/1] (0.00ns)   --->   "%zext_ln712_72 = zext i12 %add_ln712_231"   --->   Operation 5798 'zext' 'zext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5799 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_232 = add i16 %zext_ln712_72, i16 %add_ln712_226"   --->   Operation 5799 'add' 'add_ln712_232' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln712_70 = sext i12 %add_ln712_235"   --->   Operation 5800 'sext' 'sext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5801 [1/1] (0.00ns)   --->   "%sext_ln712_71 = sext i13 %add_ln712_236"   --->   Operation 5801 'sext' 'sext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_237 = add i14 %sext_ln712_71, i14 %sext_ln1171_112"   --->   Operation 5802 'add' 'add_ln712_237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5803 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_238 = add i14 %add_ln712_237, i14 %sext_ln712_70"   --->   Operation 5803 'add' 'add_ln712_238' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5804 [1/1] (0.00ns)   --->   "%sext_ln712_73 = sext i13 %add_ln712_239"   --->   Operation 5804 'sext' 'sext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_240 = add i14 %sext_ln712_73, i14 %sext_ln717_168"   --->   Operation 5805 'add' 'add_ln712_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln712_74 = sext i12 %add_ln712_242"   --->   Operation 5806 'sext' 'sext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5807 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_243 = add i14 %sext_ln712_74, i14 %add_ln712_240"   --->   Operation 5807 'add' 'add_ln712_243' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5808 [1/1] (0.00ns)   --->   "%sext_ln712_77 = sext i13 %add_ln712_245"   --->   Operation 5808 'sext' 'sext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_246 = add i14 %sext_ln712_77, i14 %sext_ln717_253"   --->   Operation 5809 'add' 'add_ln712_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5810 [1/1] (0.00ns)   --->   "%sext_ln712_79 = sext i13 %add_ln712_248"   --->   Operation 5810 'sext' 'sext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5811 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_249 = add i14 %sext_ln712_79, i14 %add_ln712_246"   --->   Operation 5811 'add' 'add_ln712_249' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5812 [1/1] (1.52ns)   --->   "%add_ln712_257 = add i15 %zext_ln42_3, i15 %zext_ln717_38"   --->   Operation 5812 'add' 'add_ln712_257' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5813 [1/1] (0.00ns)   --->   "%zext_ln712_73 = zext i15 %add_ln712_257"   --->   Operation 5813 'zext' 'zext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5814 [1/1] (0.00ns)   --->   "%zext_ln712_74 = zext i15 %add_ln712_259"   --->   Operation 5814 'zext' 'zext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5815 [1/1] (1.53ns)   --->   "%add_ln712_260 = add i16 %zext_ln712_74, i16 %zext_ln712_73"   --->   Operation 5815 'add' 'add_ln712_260' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5816 [1/1] (0.00ns)   --->   "%zext_ln712_75 = zext i15 %add_ln712_261"   --->   Operation 5816 'zext' 'zext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_262 = add i16 %zext_ln712_75, i16 %zext_ln717_114"   --->   Operation 5817 'add' 'add_ln712_262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5818 [1/1] (0.00ns)   --->   "%zext_ln712_77 = zext i15 %add_ln712_264"   --->   Operation 5818 'zext' 'zext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5819 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_265 = add i16 %zext_ln712_77, i16 %add_ln712_262"   --->   Operation 5819 'add' 'add_ln712_265' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5820 [1/1] (0.00ns)   --->   "%zext_ln712_79 = zext i11 %add_ln712_270"   --->   Operation 5820 'zext' 'zext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_271 = add i16 %zext_ln712_79, i16 %add_ln712_268"   --->   Operation 5821 'add' 'add_ln712_271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5822 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_277 = add i16 %add_ln712_276, i16 %add_ln712_271"   --->   Operation 5822 'add' 'add_ln712_277' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5823 [1/1] (0.00ns)   --->   "%sext_ln712_82 = sext i12 %add_ln712_280"   --->   Operation 5823 'sext' 'sext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5824 [1/1] (1.41ns)   --->   "%add_ln712_281 = add i11 %sext_ln717_93, i11 %sext_ln717_145"   --->   Operation 5824 'add' 'add_ln712_281' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5825 [1/1] (0.00ns)   --->   "%sext_ln712_83 = sext i11 %add_ln712_281"   --->   Operation 5825 'sext' 'sext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5826 [1/1] (1.54ns)   --->   "%add_ln712_282 = add i13 %sext_ln712_83, i13 %sext_ln712_82"   --->   Operation 5826 'add' 'add_ln712_282' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5827 [1/1] (1.54ns)   --->   "%add_ln712_284 = add i13 %sext_ln712_7, i13 %sext_ln42_98"   --->   Operation 5827 'add' 'add_ln712_284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln712_89 = sext i14 %add_ln712_289"   --->   Operation 5828 'sext' 'sext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5829 [1/1] (0.00ns)   --->   "%sext_ln712_90 = sext i11 %add_ln712_290"   --->   Operation 5829 'sext' 'sext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_293 = add i16 %add_ln712_292, i16 %sext_ln712_90"   --->   Operation 5830 'add' 'add_ln712_293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5831 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_294 = add i16 %add_ln712_293, i16 %sext_ln712_89"   --->   Operation 5831 'add' 'add_ln712_294' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5832 [1/1] (1.52ns)   --->   "%add_ln712_296 = add i15 %zext_ln717_68, i15 %zext_ln717_80"   --->   Operation 5832 'add' 'add_ln712_296' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5833 [1/1] (0.00ns)   --->   "%zext_ln712_84 = zext i15 %add_ln712_296"   --->   Operation 5833 'zext' 'zext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5834 [1/1] (1.52ns)   --->   "%add_ln712_297 = add i15 %zext_ln717_104, i15 %zext_ln717_136"   --->   Operation 5834 'add' 'add_ln712_297' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5835 [1/1] (0.00ns)   --->   "%zext_ln712_85 = zext i15 %add_ln712_297"   --->   Operation 5835 'zext' 'zext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5836 [1/1] (1.53ns)   --->   "%add_ln712_298 = add i16 %zext_ln712_85, i16 %zext_ln712_84"   --->   Operation 5836 'add' 'add_ln712_298' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5837 [1/1] (0.00ns)   --->   "%zext_ln712_86 = zext i12 %add_ln712_299"   --->   Operation 5837 'zext' 'zext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5838 [1/1] (0.00ns)   --->   "%zext_ln712_87 = zext i15 %add_ln712_300"   --->   Operation 5838 'zext' 'zext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_301 = add i16 %zext_ln712_87, i16 %zext_ln717_189"   --->   Operation 5839 'add' 'add_ln712_301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5840 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_302 = add i16 %add_ln712_301, i16 %zext_ln712_86"   --->   Operation 5840 'add' 'add_ln712_302' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5841 [1/1] (0.00ns)   --->   "%zext_ln712_88 = zext i15 %add_ln712_304"   --->   Operation 5841 'zext' 'zext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_307 = add i16 %add_ln712_306, i16 %zext_ln712_88"   --->   Operation 5842 'add' 'add_ln712_307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5843 [1/1] (0.00ns)   --->   "%zext_ln712_92 = zext i15 %add_ln712_311"   --->   Operation 5843 'zext' 'zext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5844 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_312 = add i16 %zext_ln712_92, i16 %add_ln712_307"   --->   Operation 5844 'add' 'add_ln712_312' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5845 [1/1] (1.54ns)   --->   "%add_ln712_315 = add i14 %zext_ln712, i14 %sext_ln1171_99"   --->   Operation 5845 'add' 'add_ln712_315' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5846 [1/1] (1.54ns)   --->   "%add_ln712_318 = add i13 %sext_ln717_139, i13 %sext_ln717_198"   --->   Operation 5846 'add' 'add_ln712_318' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln712_93 = sext i13 %add_ln712_318"   --->   Operation 5847 'sext' 'sext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5848 [1/1] (0.00ns)   --->   "%sext_ln712_94 = sext i12 %add_ln712_319"   --->   Operation 5848 'sext' 'sext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5849 [1/1] (1.53ns)   --->   "%add_ln712_320 = add i14 %sext_ln712_94, i14 %sext_ln712_93"   --->   Operation 5849 'add' 'add_ln712_320' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5850 [1/1] (1.54ns)   --->   "%add_ln712_322 = add i13 %sext_ln717_246, i13 %sext_ln717_285"   --->   Operation 5850 'add' 'add_ln712_322' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5851 [1/1] (0.00ns)   --->   "%zext_ln712_93 = zext i12 %add_ln712_331"   --->   Operation 5851 'zext' 'zext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_332 = add i15 %zext_ln717_104, i15 %zext_ln42_67"   --->   Operation 5852 'add' 'add_ln712_332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5853 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_333 = add i15 %add_ln712_332, i15 %zext_ln712_93"   --->   Operation 5853 'add' 'add_ln712_333' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5854 [1/1] (0.00ns)   --->   "%zext_ln712_95 = zext i15 %add_ln712_334"   --->   Operation 5854 'zext' 'zext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5855 [1/1] (0.00ns)   --->   "%zext_ln712_96 = zext i15 %add_ln712_335"   --->   Operation 5855 'zext' 'zext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5856 [1/1] (1.53ns)   --->   "%add_ln712_336 = add i16 %zext_ln712_96, i16 %zext_ln712_95"   --->   Operation 5856 'add' 'add_ln712_336' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5857 [1/1] (0.00ns)   --->   "%zext_ln712_97 = zext i15 %add_ln712_338"   --->   Operation 5857 'zext' 'zext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5858 [1/1] (0.00ns)   --->   "%zext_ln712_98 = zext i15 %add_ln712_339"   --->   Operation 5858 'zext' 'zext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_340 = add i16 %zext_ln712_98, i16 %zext_ln712_97"   --->   Operation 5859 'add' 'add_ln712_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5860 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_345 = add i16 %add_ln712_344, i16 %add_ln712_340"   --->   Operation 5860 'add' 'add_ln712_345' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5861 [1/1] (1.54ns)   --->   "%add_ln712_348 = add i13 %sext_ln1171_108, i13 %sext_ln1171_123"   --->   Operation 5861 'add' 'add_ln712_348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5862 [1/1] (0.00ns)   --->   "%sext_ln712_104 = sext i13 %add_ln712_348"   --->   Operation 5862 'sext' 'sext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5863 [1/1] (1.53ns)   --->   "%add_ln712_349 = add i14 %sext_ln712_104, i14 %sext_ln717_54"   --->   Operation 5863 'add' 'add_ln712_349' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_350 = add i13 %sext_ln717_155, i13 %sext_ln42_72"   --->   Operation 5864 'add' 'add_ln712_350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5865 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i12 %add_ln712_351"   --->   Operation 5865 'sext' 'sext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5866 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_352 = add i13 %sext_ln712_106, i13 %add_ln712_350"   --->   Operation 5866 'add' 'add_ln712_352' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5867 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i14 %add_ln712_356"   --->   Operation 5867 'sext' 'sext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5868 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i13 %add_ln712_357"   --->   Operation 5868 'sext' 'sext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5869 [1/1] (0.00ns)   --->   "%zext_ln712_102 = zext i15 %add_ln712_358"   --->   Operation 5869 'zext' 'zext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_359 = add i16 %zext_ln712_102, i16 %sext_ln712_112"   --->   Operation 5870 'add' 'add_ln712_359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5871 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_360 = add i16 %add_ln712_359, i16 %sext_ln712_111"   --->   Operation 5871 'add' 'add_ln712_360' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5872 [1/1] (1.52ns)   --->   "%add_ln712_362 = add i15 %zext_ln717_21, i15 %zext_ln42_15"   --->   Operation 5872 'add' 'add_ln712_362' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5873 [1/1] (0.00ns)   --->   "%zext_ln712_103 = zext i15 %add_ln712_362"   --->   Operation 5873 'zext' 'zext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5874 [1/1] (1.52ns)   --->   "%add_ln712_363 = add i15 %zext_ln717_106, i15 %zext_ln717_139"   --->   Operation 5874 'add' 'add_ln712_363' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5875 [1/1] (0.00ns)   --->   "%zext_ln712_104 = zext i15 %add_ln712_363"   --->   Operation 5875 'zext' 'zext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5876 [1/1] (1.53ns)   --->   "%add_ln712_364 = add i16 %zext_ln712_104, i16 %zext_ln712_103"   --->   Operation 5876 'add' 'add_ln712_364' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5877 [1/1] (0.00ns)   --->   "%zext_ln712_105 = zext i11 %add_ln712_365"   --->   Operation 5877 'zext' 'zext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5878 [1/1] (0.00ns)   --->   "%zext_ln712_106 = zext i15 %add_ln712_366"   --->   Operation 5878 'zext' 'zext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5879 [1/1] (1.53ns)   --->   "%add_ln712_367 = add i16 %zext_ln712_106, i16 %zext_ln712_105"   --->   Operation 5879 'add' 'add_ln712_367' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5880 [1/1] (0.00ns)   --->   "%zext_ln712_107 = zext i15 %add_ln712_369"   --->   Operation 5880 'zext' 'zext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5881 [1/1] (0.00ns)   --->   "%zext_ln712_108 = zext i15 %add_ln712_370"   --->   Operation 5881 'zext' 'zext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_371 = add i16 %zext_ln712_108, i16 %zext_ln712_107"   --->   Operation 5882 'add' 'add_ln712_371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5883 [1/1] (0.00ns)   --->   "%zext_ln712_110 = zext i15 %add_ln712_374"   --->   Operation 5883 'zext' 'zext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5884 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_375 = add i16 %zext_ln712_110, i16 %add_ln712_371"   --->   Operation 5884 'add' 'add_ln712_375' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5885 [1/1] (1.48ns)   --->   "%add_ln712_379 = add i12 %sext_ln42_113, i12 %sext_ln717_412"   --->   Operation 5885 'add' 'add_ln712_379' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5886 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i12 %add_ln712_379"   --->   Operation 5886 'sext' 'sext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5887 [1/1] (1.54ns)   --->   "%add_ln712_380 = add i13 %sext_ln712_114, i13 %sext_ln1171_199"   --->   Operation 5887 'add' 'add_ln712_380' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5888 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i12 %add_ln712_382"   --->   Operation 5888 'sext' 'sext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5889 [1/1] (0.00ns)   --->   "%zext_ln712_111 = zext i15 %add_ln712_383"   --->   Operation 5889 'zext' 'zext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_384 = add i16 %zext_ln712_111, i16 %zext_ln717_13"   --->   Operation 5890 'add' 'add_ln712_384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5891 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_385 = add i16 %add_ln712_384, i16 %sext_ln712_117"   --->   Operation 5891 'add' 'add_ln712_385' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5892 [1/1] (0.00ns)   --->   "%zext_ln712_112 = zext i15 %add_ln712_387"   --->   Operation 5892 'zext' 'zext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_390 = add i16 %add_ln712_389, i16 %zext_ln712_112"   --->   Operation 5893 'add' 'add_ln712_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5894 [1/1] (0.00ns)   --->   "%zext_ln712_117 = zext i12 %add_ln712_394"   --->   Operation 5894 'zext' 'zext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5895 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_395 = add i16 %zext_ln712_117, i16 %add_ln712_390"   --->   Operation 5895 'add' 'add_ln712_395' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i13 %add_ln712_397"   --->   Operation 5896 'sext' 'sext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5897 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i13 %add_ln712_398"   --->   Operation 5897 'sext' 'sext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_399 = add i14 %sext_ln712_119, i14 %sext_ln717_45"   --->   Operation 5898 'add' 'add_ln712_399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5899 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_400 = add i14 %add_ln712_399, i14 %sext_ln712_118"   --->   Operation 5899 'add' 'add_ln712_400' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5900 [1/1] (1.41ns)   --->   "%add_ln712_401 = add i11 %sext_ln717_114, i11 %sext_ln42_48"   --->   Operation 5900 'add' 'add_ln712_401' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5901 [1/1] (0.00ns)   --->   "%sext_ln712_121 = sext i11 %add_ln712_401"   --->   Operation 5901 'sext' 'sext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5902 [1/1] (0.00ns)   --->   "%sext_ln712_122 = sext i12 %add_ln712_402"   --->   Operation 5902 'sext' 'sext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5903 [1/1] (1.54ns)   --->   "%add_ln712_403 = add i13 %sext_ln712_122, i13 %sext_ln1171_149"   --->   Operation 5903 'add' 'add_ln712_403' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5904 [1/1] (0.00ns)   --->   "%sext_ln712_123 = sext i13 %add_ln712_403"   --->   Operation 5904 'sext' 'sext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5905 [1/1] (1.53ns)   --->   "%add_ln712_404 = add i14 %sext_ln712_123, i14 %sext_ln712_121"   --->   Operation 5905 'add' 'add_ln712_404' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_406 = add i13 %sext_ln1171_178, i13 %sext_ln1171_179"   --->   Operation 5906 'add' 'add_ln712_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5907 [1/1] (0.00ns)   --->   "%sext_ln712_126 = sext i11 %add_ln712_408"   --->   Operation 5907 'sext' 'sext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5908 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_409 = add i13 %sext_ln712_126, i13 %add_ln712_406"   --->   Operation 5908 'add' 'add_ln712_409' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5909 [1/1] (0.00ns)   --->   "%sext_ln712_128 = sext i12 %add_ln712_410"   --->   Operation 5909 'sext' 'sext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5910 [1/1] (1.54ns)   --->   "%add_ln712_411 = add i13 %sext_ln712_128, i13 %sext_ln1171_223"   --->   Operation 5910 'add' 'add_ln712_411' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5911 [1/1] (0.00ns)   --->   "%sext_ln712_129 = sext i13 %add_ln712_411"   --->   Operation 5911 'sext' 'sext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5912 [1/1] (0.00ns)   --->   "%zext_ln712_118 = zext i12 %add_ln712_412"   --->   Operation 5912 'zext' 'zext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5913 [1/1] (1.54ns)   --->   "%add_ln712_413 = add i13 %zext_ln712_118, i13 %sext_ln1171_263"   --->   Operation 5913 'add' 'add_ln712_413' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5914 [1/1] (0.00ns)   --->   "%sext_ln712_130 = sext i13 %add_ln712_413"   --->   Operation 5914 'sext' 'sext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5915 [1/1] (1.53ns)   --->   "%add_ln712_414 = add i14 %sext_ln712_130, i14 %sext_ln712_129"   --->   Operation 5915 'add' 'add_ln712_414' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5916 [1/1] (0.00ns)   --->   "%zext_ln712_119 = zext i12 %add_ln712_417"   --->   Operation 5916 'zext' 'zext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5917 [1/1] (0.00ns)   --->   "%zext_ln712_120 = zext i11 %add_ln712_418"   --->   Operation 5917 'zext' 'zext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_419 = add i15 %zext_ln712_120, i15 %zext_ln717_162"   --->   Operation 5918 'add' 'add_ln712_419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5919 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_420 = add i15 %add_ln712_419, i15 %zext_ln712_119"   --->   Operation 5919 'add' 'add_ln712_420' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5920 [1/1] (0.00ns)   --->   "%zext_ln712_123 = zext i11 %add_ln712_422"   --->   Operation 5920 'zext' 'zext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_424 = add i15 %add_ln712_423, i15 %zext_ln42_196"   --->   Operation 5921 'add' 'add_ln712_424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5922 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_425 = add i15 %add_ln712_424, i15 %zext_ln712_123"   --->   Operation 5922 'add' 'add_ln712_425' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5923 [1/1] (0.00ns)   --->   "%zext_ln712_126 = zext i12 %add_ln712_429"   --->   Operation 5923 'zext' 'zext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_430 = add i15 %zext_ln712_126, i15 %add_ln712_427"   --->   Operation 5924 'add' 'add_ln712_430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5925 [1/1] (0.00ns)   --->   "%zext_ln712_129 = zext i12 %add_ln712_435"   --->   Operation 5925 'zext' 'zext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5926 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_436 = add i15 %zext_ln712_129, i15 %add_ln712_430"   --->   Operation 5926 'add' 'add_ln712_436' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5927 [1/1] (0.00ns)   --->   "%sext_ln712_133 = sext i13 %add_ln712_439"   --->   Operation 5927 'sext' 'sext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5928 [1/1] (1.53ns)   --->   "%add_ln712_440 = add i14 %sext_ln712_133, i14 %sext_ln717_2"   --->   Operation 5928 'add' 'add_ln712_440' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5929 [1/1] (0.00ns)   --->   "%sext_ln712_134 = sext i14 %add_ln712_440"   --->   Operation 5929 'sext' 'sext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5930 [1/1] (0.00ns)   --->   "%sext_ln712_135 = sext i13 %add_ln712_441"   --->   Operation 5930 'sext' 'sext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5931 [1/1] (1.53ns)   --->   "%add_ln712_442 = add i14 %sext_ln712_135, i14 %sext_ln1171_118"   --->   Operation 5931 'add' 'add_ln712_442' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5932 [1/1] (0.00ns)   --->   "%sext_ln712_136 = sext i14 %add_ln712_442"   --->   Operation 5932 'sext' 'sext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5933 [1/1] (1.52ns)   --->   "%add_ln712_443 = add i15 %sext_ln712_136, i15 %sext_ln712_134"   --->   Operation 5933 'add' 'add_ln712_443' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln712_138 = sext i13 %add_ln712_444"   --->   Operation 5934 'sext' 'sext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_445 = add i14 %sext_ln712_138, i14 %sext_ln717_171"   --->   Operation 5935 'add' 'add_ln712_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5936 [1/1] (0.00ns)   --->   "%sext_ln712_140 = sext i12 %add_ln712_447"   --->   Operation 5936 'sext' 'sext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5937 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_448 = add i14 %sext_ln712_140, i14 %add_ln712_445"   --->   Operation 5937 'add' 'add_ln712_448' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5938 [1/1] (0.00ns)   --->   "%sext_ln712_143 = sext i12 %add_ln712_451"   --->   Operation 5938 'sext' 'sext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5939 [1/1] (0.00ns)   --->   "%sext_ln712_145 = sext i13 %add_ln712_453"   --->   Operation 5939 'sext' 'sext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5940 [1/1] (1.53ns)   --->   "%add_ln712_454 = add i14 %sext_ln712_145, i14 %sext_ln712_143"   --->   Operation 5940 'add' 'add_ln712_454' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5941 [1/1] (0.00ns)   --->   "%sext_ln712_146 = sext i14 %add_ln712_454"   --->   Operation 5941 'sext' 'sext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5942 [1/1] (0.00ns)   --->   "%sext_ln712_148 = sext i13 %add_ln712_456"   --->   Operation 5942 'sext' 'sext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5943 [1/1] (0.00ns)   --->   "%sext_ln712_149 = sext i13 %add_ln712_458"   --->   Operation 5943 'sext' 'sext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5944 [1/1] (1.53ns)   --->   "%add_ln712_459 = add i14 %sext_ln712_149, i14 %sext_ln712_148"   --->   Operation 5944 'add' 'add_ln712_459' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5945 [1/1] (0.00ns)   --->   "%sext_ln712_150 = sext i14 %add_ln712_459"   --->   Operation 5945 'sext' 'sext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5946 [1/1] (1.52ns)   --->   "%add_ln712_460 = add i15 %sext_ln712_150, i15 %sext_ln712_146"   --->   Operation 5946 'add' 'add_ln712_460' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_463 = add i16 %add_ln712_462, i16 %sext_ln717_486"   --->   Operation 5947 'add' 'add_ln712_463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5948 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_466 = add i16 %add_ln712_465, i16 %add_ln712_463"   --->   Operation 5948 'add' 'add_ln712_466' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5949 [1/1] (0.00ns)   --->   "%zext_ln712_132 = zext i15 %add_ln712_467"   --->   Operation 5949 'zext' 'zext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_468 = add i16 %zext_ln712_132, i16 %zext_ln717_53"   --->   Operation 5950 'add' 'add_ln712_468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5951 [1/1] (0.00ns)   --->   "%zext_ln712_134 = zext i15 %add_ln712_470"   --->   Operation 5951 'zext' 'zext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5952 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_471 = add i16 %zext_ln712_134, i16 %add_ln712_468"   --->   Operation 5952 'add' 'add_ln712_471' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5953 [1/1] (0.00ns)   --->   "%zext_ln712_138 = zext i13 %add_ln712_477"   --->   Operation 5953 'zext' 'zext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5954 [1/1] (0.00ns)   --->   "%zext_ln712_139 = zext i15 %add_ln712_479"   --->   Operation 5954 'zext' 'zext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_483 = add i16 %add_ln712_482, i16 %zext_ln712_139"   --->   Operation 5955 'add' 'add_ln712_483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5956 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_484 = add i16 %add_ln712_483, i16 %zext_ln712_138"   --->   Operation 5956 'add' 'add_ln712_484' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_487 = add i14 %sext_ln1171_100, i14 %sext_ln1171_110"   --->   Operation 5957 'add' 'add_ln712_487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5958 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_488 = add i14 %add_ln712_487, i14 %sext_ln717_27"   --->   Operation 5958 'add' 'add_ln712_488' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_489 = add i13 %sext_ln717_105, i13 %sext_ln1171_135"   --->   Operation 5959 'add' 'add_ln712_489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5960 [1/1] (0.00ns)   --->   "%sext_ln712_153 = sext i11 %add_ln712_490"   --->   Operation 5960 'sext' 'sext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5961 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_491 = add i13 %sext_ln712_153, i13 %add_ln712_489"   --->   Operation 5961 'add' 'add_ln712_491' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5962 [1/1] (0.00ns)   --->   "%sext_ln712_157 = sext i14 %add_ln712_495"   --->   Operation 5962 'sext' 'sext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5963 [1/1] (0.00ns)   --->   "%zext_ln712_144 = zext i12 %add_ln712_498"   --->   Operation 5963 'zext' 'zext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5964 [1/1] (1.52ns)   --->   "%add_ln712_499 = add i15 %zext_ln712_144, i15 %sext_ln712_157"   --->   Operation 5964 'add' 'add_ln712_499' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5965 [1/1] (0.00ns)   --->   "%zext_ln712_148 = zext i15 %add_ln712_506"   --->   Operation 5965 'zext' 'zext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_507 = add i16 %zext_ln712_148, i16 %add_ln712_503"   --->   Operation 5966 'add' 'add_ln712_507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5967 [1/1] (0.00ns)   --->   "%zext_ln712_153 = zext i15 %add_ln712_513"   --->   Operation 5967 'zext' 'zext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5968 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_514 = add i16 %zext_ln712_153, i16 %add_ln712_507"   --->   Operation 5968 'add' 'add_ln712_514' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5969 [1/1] (1.48ns)   --->   "%add_ln712_516 = add i12 %sext_ln717_75, i12 %sext_ln717_86"   --->   Operation 5969 'add' 'add_ln712_516' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5970 [1/1] (0.00ns)   --->   "%sext_ln712_159 = sext i12 %add_ln712_516"   --->   Operation 5970 'sext' 'sext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5971 [1/1] (0.00ns)   --->   "%sext_ln712_160 = sext i13 %add_ln712_517"   --->   Operation 5971 'sext' 'sext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5972 [1/1] (1.53ns)   --->   "%add_ln712_518 = add i14 %sext_ln712_160, i14 %sext_ln712_159"   --->   Operation 5972 'add' 'add_ln712_518' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5973 [1/1] (1.41ns)   --->   "%add_ln712_519 = add i11 %sext_ln717_165, i11 %sext_ln717_237"   --->   Operation 5973 'add' 'add_ln712_519' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln712_166 = sext i11 %add_ln712_524"   --->   Operation 5974 'sext' 'sext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5975 [1/1] (0.00ns)   --->   "%sext_ln712_167 = sext i12 %add_ln712_525"   --->   Operation 5975 'sext' 'sext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5976 [1/1] (1.54ns)   --->   "%add_ln712_526 = add i13 %sext_ln712_167, i13 %sext_ln712_166"   --->   Operation 5976 'add' 'add_ln712_526' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5977 [1/1] (1.53ns)   --->   "%add_ln712_527 = add i14 %sext_ln42_177, i14 %sext_ln42_184"   --->   Operation 5977 'add' 'add_ln712_527' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5978 [1/1] (0.00ns)   --->   "%zext_ln712_154 = zext i15 %add_ln712_528"   --->   Operation 5978 'zext' 'zext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5979 [1/1] (1.53ns)   --->   "%add_ln712_529 = add i16 %zext_ln712_154, i16 %sext_ln717_487"   --->   Operation 5979 'add' 'add_ln712_529' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5980 [1/1] (0.00ns)   --->   "%zext_ln712_155 = zext i12 %add_ln712_533"   --->   Operation 5980 'zext' 'zext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_534 = add i15 %zext_ln717_141, i15 %zext_ln42_84"   --->   Operation 5981 'add' 'add_ln712_534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5982 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_535 = add i15 %add_ln712_534, i15 %zext_ln712_155"   --->   Operation 5982 'add' 'add_ln712_535' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5983 [1/1] (0.00ns)   --->   "%zext_ln712_157 = zext i15 %add_ln712_536"   --->   Operation 5983 'zext' 'zext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5984 [1/1] (0.00ns)   --->   "%zext_ln712_158 = zext i15 %add_ln712_538"   --->   Operation 5984 'zext' 'zext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5985 [1/1] (1.53ns)   --->   "%add_ln712_539 = add i16 %zext_ln712_158, i16 %zext_ln712_157"   --->   Operation 5985 'add' 'add_ln712_539' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5986 [1/1] (0.00ns)   --->   "%zext_ln712_159 = zext i15 %add_ln712_541"   --->   Operation 5986 'zext' 'zext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5987 [1/1] (0.00ns)   --->   "%zext_ln712_160 = zext i12 %add_ln712_543"   --->   Operation 5987 'zext' 'zext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_544 = add i16 %zext_ln712_160, i16 %zext_ln712_159"   --->   Operation 5988 'add' 'add_ln712_544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5989 [1/1] (0.00ns)   --->   "%zext_ln712_164 = zext i11 %add_ln712_548"   --->   Operation 5989 'zext' 'zext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5990 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_549 = add i16 %zext_ln712_164, i16 %add_ln712_544"   --->   Operation 5990 'add' 'add_ln712_549' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_552 = add i13 %sext_ln1171_98, i13 %sext_ln1171_125"   --->   Operation 5991 'add' 'add_ln712_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5992 [1/1] (0.00ns)   --->   "%sext_ln712_170 = sext i11 %add_ln712_553"   --->   Operation 5992 'sext' 'sext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5993 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_554 = add i13 %sext_ln712_170, i13 %add_ln712_552"   --->   Operation 5993 'add' 'add_ln712_554' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5994 [1/1] (0.00ns)   --->   "%sext_ln712_172 = sext i12 %add_ln712_555"   --->   Operation 5994 'sext' 'sext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5995 [1/1] (0.00ns)   --->   "%sext_ln712_173 = sext i13 %add_ln712_556"   --->   Operation 5995 'sext' 'sext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_557 = add i14 %sext_ln712_173, i14 %sext_ln717_200"   --->   Operation 5996 'add' 'add_ln712_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5997 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_558 = add i14 %add_ln712_557, i14 %sext_ln712_172"   --->   Operation 5997 'add' 'add_ln712_558' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5998 [1/1] (1.52ns)   --->   "%add_ln712_561 = add i15 %zext_ln717_16, i15 %zext_ln42_15"   --->   Operation 5998 'add' 'add_ln712_561' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_563 = add i15 %zext_ln717_74, i15 %zext_ln42_36"   --->   Operation 5999 'add' 'add_ln712_563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6000 [1/1] (0.00ns)   --->   "%zext_ln712_167 = zext i11 %add_ln712_565"   --->   Operation 6000 'zext' 'zext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6001 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_566 = add i15 %zext_ln712_167, i15 %add_ln712_563"   --->   Operation 6001 'add' 'add_ln712_566' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6002 [1/1] (0.00ns)   --->   "%zext_ln712_169 = zext i15 %add_ln712_569"   --->   Operation 6002 'zext' 'zext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6003 [1/1] (1.52ns)   --->   "%add_ln712_570 = add i15 %zext_ln42_125, i15 %zext_ln717_250"   --->   Operation 6003 'add' 'add_ln712_570' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6004 [1/1] (0.00ns)   --->   "%zext_ln712_170 = zext i15 %add_ln712_570"   --->   Operation 6004 'zext' 'zext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6005 [1/1] (1.53ns)   --->   "%add_ln712_571 = add i16 %zext_ln712_170, i16 %zext_ln712_169"   --->   Operation 6005 'add' 'add_ln712_571' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6006 [1/1] (1.54ns)   --->   "%add_ln712_587 = add i13 %sext_ln1171_92, i13 %sext_ln717_239"   --->   Operation 6006 'add' 'add_ln712_587' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6007 [1/1] (0.00ns)   --->   "%sext_ln712_181 = sext i13 %add_ln712_592"   --->   Operation 6007 'sext' 'sext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6008 [1/1] (0.00ns)   --->   "%zext_ln712_181 = zext i15 %add_ln712_593"   --->   Operation 6008 'zext' 'zext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_594 = add i16 %zext_ln712_181, i16 %zext_ln717_54"   --->   Operation 6009 'add' 'add_ln712_594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6010 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_595 = add i16 %add_ln712_594, i16 %sext_ln712_181"   --->   Operation 6010 'add' 'add_ln712_595' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6011 [1/1] (0.00ns)   --->   "%zext_ln712_182 = zext i15 %add_ln712_597"   --->   Operation 6011 'zext' 'zext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6012 [1/1] (0.00ns)   --->   "%zext_ln712_184 = zext i15 %add_ln712_599"   --->   Operation 6012 'zext' 'zext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_600 = add i16 %zext_ln712_184, i16 %zext_ln712_182"   --->   Operation 6013 'add' 'add_ln712_600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6014 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_606 = add i16 %add_ln712_605, i16 %add_ln712_600"   --->   Operation 6014 'add' 'add_ln712_606' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6015 [1/1] (0.00ns)   --->   "%sext_ln712_182 = sext i10 %add_ln712_608"   --->   Operation 6015 'sext' 'sext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6016 [1/1] (1.48ns)   --->   "%add_ln712_609 = add i12 %sext_ln712_182, i12 %sext_ln717_117"   --->   Operation 6016 'add' 'add_ln712_609' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6017 [1/1] (0.00ns)   --->   "%sext_ln712_183 = sext i12 %add_ln712_609"   --->   Operation 6017 'sext' 'sext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln712_186 = sext i13 %add_ln712_612"   --->   Operation 6018 'sext' 'sext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6019 [1/1] (1.53ns)   --->   "%add_ln712_613 = add i14 %sext_ln712_186, i14 %sext_ln712_183"   --->   Operation 6019 'add' 'add_ln712_613' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6020 [1/1] (0.00ns)   --->   "%sext_ln712_190 = sext i14 %add_ln712_616"   --->   Operation 6020 'sext' 'sext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6021 [1/1] (0.00ns)   --->   "%sext_ln712_191 = sext i13 %add_ln712_617"   --->   Operation 6021 'sext' 'sext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6022 [1/1] (0.00ns)   --->   "%zext_ln712_188 = zext i15 %add_ln712_618"   --->   Operation 6022 'zext' 'zext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_619 = add i16 %zext_ln712_188, i16 %sext_ln712_191"   --->   Operation 6023 'add' 'add_ln712_619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6024 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_620 = add i16 %add_ln712_619, i16 %sext_ln712_190"   --->   Operation 6024 'add' 'add_ln712_620' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6025 [1/1] (0.00ns)   --->   "%zext_ln712_189 = zext i11 %add_ln712_622"   --->   Operation 6025 'zext' 'zext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6026 [1/1] (1.52ns)   --->   "%add_ln712_623 = add i15 %zext_ln712_189, i15 %zext_ln717_173"   --->   Operation 6026 'add' 'add_ln712_623' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6027 [1/1] (0.00ns)   --->   "%zext_ln712_193 = zext i12 %add_ln712_628"   --->   Operation 6027 'zext' 'zext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6028 [1/1] (0.00ns)   --->   "%zext_ln712_194 = zext i11 %add_ln712_629"   --->   Operation 6028 'zext' 'zext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_630 = add i13 %zext_ln712_194, i13 %zext_ln712_193"   --->   Operation 6029 'add' 'add_ln712_630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6030 [1/1] (0.00ns)   --->   "%zext_ln712_196 = zext i12 %add_ln712_633"   --->   Operation 6030 'zext' 'zext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6031 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_634 = add i13 %zext_ln712_196, i13 %add_ln712_630"   --->   Operation 6031 'add' 'add_ln712_634' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6032 [1/1] (0.00ns)   --->   "%sext_ln712_192 = sext i13 %add_ln712_637"   --->   Operation 6032 'sext' 'sext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6033 [1/1] (0.00ns)   --->   "%sext_ln712_193 = sext i13 %add_ln712_638"   --->   Operation 6033 'sext' 'sext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_639 = add i14 %sext_ln712_193, i14 %sext_ln1171_102"   --->   Operation 6034 'add' 'add_ln712_639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6035 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_640 = add i14 %add_ln712_639, i14 %sext_ln712_192"   --->   Operation 6035 'add' 'add_ln712_640' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_641 = add i14 %sext_ln1171_128, i14 %sext_ln1171_139"   --->   Operation 6036 'add' 'add_ln712_641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6037 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_642 = add i14 %add_ln712_641, i14 %sext_ln717_118"   --->   Operation 6037 'add' 'add_ln712_642' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_643 = add i13 %sext_ln717_203, i13 %sext_ln42_85"   --->   Operation 6038 'add' 'add_ln712_643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6039 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_644 = add i13 %add_ln712_643, i13 %sext_ln717_164"   --->   Operation 6039 'add' 'add_ln712_644' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6040 [1/1] (0.00ns)   --->   "%sext_ln712_198 = sext i13 %add_ln712_647"   --->   Operation 6040 'sext' 'sext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6041 [1/1] (1.53ns)   --->   "%add_ln712_648 = add i14 %sext_ln712_198, i14 %sext_ln717_284"   --->   Operation 6041 'add' 'add_ln712_648' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6042 [1/1] (0.00ns)   --->   "%sext_ln712_199 = sext i14 %add_ln712_648"   --->   Operation 6042 'sext' 'sext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6043 [1/1] (0.00ns)   --->   "%sext_ln712_201 = sext i14 %add_ln712_650"   --->   Operation 6043 'sext' 'sext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6044 [1/1] (1.52ns)   --->   "%add_ln712_651 = add i15 %sext_ln712_201, i15 %sext_ln712_199"   --->   Operation 6044 'add' 'add_ln712_651' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6045 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i13 %add_ln712_653"   --->   Operation 6045 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6046 [1/1] (0.00ns)   --->   "%zext_ln712_198 = zext i12 %add_ln712_654"   --->   Operation 6046 'zext' 'zext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_655 = add i14 %zext_ln712_198, i14 %sext_ln1171_257"   --->   Operation 6047 'add' 'add_ln712_655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6048 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_656 = add i14 %add_ln712_655, i14 %sext_ln712_203"   --->   Operation 6048 'add' 'add_ln712_656' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6049 [1/1] (0.00ns)   --->   "%zext_ln712_199 = zext i12 %add_ln712_659"   --->   Operation 6049 'zext' 'zext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6050 [1/1] (0.00ns)   --->   "%zext_ln712_200 = zext i15 %add_ln712_660"   --->   Operation 6050 'zext' 'zext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_661 = add i16 %zext_ln712_200, i16 %zext_ln717_137"   --->   Operation 6051 'add' 'add_ln712_661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6052 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_662 = add i16 %add_ln712_661, i16 %zext_ln712_199"   --->   Operation 6052 'add' 'add_ln712_662' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_664 = add i15 %add_ln712_663, i15 %zext_ln42_100"   --->   Operation 6053 'add' 'add_ln712_664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6054 [1/1] (0.00ns)   --->   "%zext_ln712_202 = zext i12 %add_ln712_666"   --->   Operation 6054 'zext' 'zext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6055 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_667 = add i15 %zext_ln712_202, i15 %add_ln712_664"   --->   Operation 6055 'add' 'add_ln712_667' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6056 [1/1] (0.00ns)   --->   "%zext_ln712_205 = zext i15 %add_ln712_670"   --->   Operation 6056 'zext' 'zext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_673 = add i16 %add_ln712_672, i16 %zext_ln712_205"   --->   Operation 6057 'add' 'add_ln712_673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6058 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_679 = add i16 %add_ln712_678, i16 %add_ln712_673"   --->   Operation 6058 'add' 'add_ln712_679' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6059 [1/1] (1.48ns)   --->   "%add_ln712_682 = add i12 %sext_ln42_33, i12 %sext_ln1171_129"   --->   Operation 6059 'add' 'add_ln712_682' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6060 [1/1] (0.00ns)   --->   "%sext_ln712_205 = sext i12 %add_ln712_682"   --->   Operation 6060 'sext' 'sext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6061 [1/1] (1.54ns)   --->   "%add_ln712_683 = add i13 %sext_ln712_205, i13 %sext_ln717_47"   --->   Operation 6061 'add' 'add_ln712_683' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6062 [1/1] (0.00ns)   --->   "%sext_ln712_207 = sext i13 %add_ln712_684"   --->   Operation 6062 'sext' 'sext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6063 [1/1] (1.54ns)   --->   "%add_ln712_685 = add i13 %sext_ln1171_179, i13 %sext_ln1171_199"   --->   Operation 6063 'add' 'add_ln712_685' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6064 [1/1] (0.00ns)   --->   "%sext_ln712_208 = sext i13 %add_ln712_685"   --->   Operation 6064 'sext' 'sext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6065 [1/1] (1.53ns)   --->   "%add_ln712_686 = add i14 %sext_ln712_208, i14 %sext_ln712_207"   --->   Operation 6065 'add' 'add_ln712_686' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6066 [1/1] (0.00ns)   --->   "%sext_ln712_212 = sext i13 %add_ln712_690"   --->   Operation 6066 'sext' 'sext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6067 [1/1] (0.00ns)   --->   "%sext_ln712_213 = sext i13 %add_ln712_691"   --->   Operation 6067 'sext' 'sext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6068 [1/1] (0.00ns)   --->   "%zext_ln712_208 = zext i15 %add_ln712_692"   --->   Operation 6068 'zext' 'zext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_693 = add i16 %zext_ln712_208, i16 %sext_ln712_213"   --->   Operation 6069 'add' 'add_ln712_693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6070 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_694 = add i16 %add_ln712_693, i16 %sext_ln712_212"   --->   Operation 6070 'add' 'add_ln712_694' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6071 [1/1] (0.00ns)   --->   "%zext_ln712_209 = zext i11 %add_ln712_696"   --->   Operation 6071 'zext' 'zext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_697 = add i15 %zext_ln717_55, i15 %zext_ln42_46"   --->   Operation 6072 'add' 'add_ln712_697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6073 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_698 = add i15 %add_ln712_697, i15 %zext_ln712_209"   --->   Operation 6073 'add' 'add_ln712_698' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6074 [1/1] (1.52ns)   --->   "%add_ln712_699 = add i15 %zext_ln42_50, i15 %zext_ln717_183"   --->   Operation 6074 'add' 'add_ln712_699' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6075 [1/1] (0.00ns)   --->   "%zext_ln712_211 = zext i15 %add_ln712_699"   --->   Operation 6075 'zext' 'zext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6076 [1/1] (0.00ns)   --->   "%zext_ln712_212 = zext i15 %add_ln712_700"   --->   Operation 6076 'zext' 'zext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6077 [1/1] (1.53ns)   --->   "%add_ln712_701 = add i16 %zext_ln712_212, i16 %zext_ln712_211"   --->   Operation 6077 'add' 'add_ln712_701' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6078 [1/1] (0.00ns)   --->   "%zext_ln712_214 = zext i15 %add_ln712_705"   --->   Operation 6078 'zext' 'zext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6079 [1/1] (0.00ns)   --->   "%zext_ln712_216 = zext i15 %add_ln712_708"   --->   Operation 6079 'zext' 'zext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6080 [1/1] (1.53ns)   --->   "%add_ln712_709 = add i16 %zext_ln712_216, i16 %zext_ln712_214"   --->   Operation 6080 'add' 'add_ln712_709' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln712_214 = sext i13 %add_ln712_712"   --->   Operation 6081 'sext' 'sext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6082 [1/1] (0.00ns)   --->   "%sext_ln712_215 = sext i13 %add_ln712_713"   --->   Operation 6082 'sext' 'sext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6083 [1/1] (1.53ns)   --->   "%add_ln712_714 = add i14 %sext_ln712_215, i14 %sext_ln712_214"   --->   Operation 6083 'add' 'add_ln712_714' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6084 [1/1] (0.00ns)   --->   "%sext_ln712_217 = sext i13 %add_ln712_715"   --->   Operation 6084 'sext' 'sext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln712_218 = sext i13 %add_ln712_716"   --->   Operation 6085 'sext' 'sext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_717 = add i14 %sext_ln712_218, i14 %sext_ln1171_154"   --->   Operation 6086 'add' 'add_ln712_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6087 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_718 = add i14 %add_ln712_717, i14 %sext_ln712_217"   --->   Operation 6087 'add' 'add_ln712_718' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6088 [1/1] (0.00ns)   --->   "%sext_ln712_221 = sext i10 %add_ln712_720"   --->   Operation 6088 'sext' 'sext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6089 [1/1] (0.00ns)   --->   "%sext_ln712_222 = sext i12 %add_ln712_722"   --->   Operation 6089 'sext' 'sext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6090 [1/1] (1.54ns)   --->   "%add_ln712_723 = add i13 %sext_ln712_222, i13 %sext_ln712_221"   --->   Operation 6090 'add' 'add_ln712_723' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6091 [1/1] (0.00ns)   --->   "%zext_ln712_217 = zext i11 %add_ln712_725"   --->   Operation 6091 'zext' 'zext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6092 [1/1] (1.52ns)   --->   "%add_ln712_726 = add i15 %zext_ln712_217, i15 %zext_ln717_149"   --->   Operation 6092 'add' 'add_ln712_726' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6093 [1/1] (1.52ns)   --->   "%add_ln712_730 = add i15 %zext_ln717_216, i15 %zext_ln42_126"   --->   Operation 6093 'add' 'add_ln712_730' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6094 [1/1] (0.00ns)   --->   "%zext_ln712_219 = zext i15 %add_ln712_730"   --->   Operation 6094 'zext' 'zext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6095 [1/1] (0.00ns)   --->   "%zext_ln712_220 = zext i15 %add_ln712_731"   --->   Operation 6095 'zext' 'zext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6096 [1/1] (1.53ns)   --->   "%add_ln712_732 = add i16 %zext_ln712_220, i16 %zext_ln712_219"   --->   Operation 6096 'add' 'add_ln712_732' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6097 [1/1] (0.00ns)   --->   "%zext_ln712_225 = zext i15 %add_ln712_741"   --->   Operation 6097 'zext' 'zext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6098 [1/1] (0.00ns)   --->   "%zext_ln712_228 = zext i15 %add_ln712_745"   --->   Operation 6098 'zext' 'zext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6099 [1/1] (1.53ns)   --->   "%add_ln712_746 = add i16 %zext_ln712_228, i16 %zext_ln712_225"   --->   Operation 6099 'add' 'add_ln712_746' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6100 [1/1] (1.54ns)   --->   "%add_ln712_749 = add i13 %sext_ln717_68, i13 %sext_ln717_107"   --->   Operation 6100 'add' 'add_ln712_749' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_750 = add i13 %sext_ln1171_130, i13 %sext_ln42_58"   --->   Operation 6101 'add' 'add_ln712_750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6102 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_751 = add i13 %add_ln712_750, i13 %sext_ln717_113"   --->   Operation 6102 'add' 'add_ln712_751' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6103 [1/1] (0.00ns)   --->   "%sext_ln712_229 = sext i13 %add_ln712_754"   --->   Operation 6103 'sext' 'sext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6104 [1/1] (0.00ns)   --->   "%sext_ln712_230 = sext i13 %add_ln712_755"   --->   Operation 6104 'sext' 'sext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_756 = add i14 %sext_ln712_230, i14 %sext_ln717_287"   --->   Operation 6105 'add' 'add_ln712_756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6106 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_757 = add i14 %add_ln712_756, i14 %sext_ln712_229"   --->   Operation 6106 'add' 'add_ln712_757' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6107 [1/1] (0.00ns)   --->   "%sext_ln712_233 = sext i13 %add_ln712_759"   --->   Operation 6107 'sext' 'sext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6108 [1/1] (0.00ns)   --->   "%sext_ln712_234 = sext i12 %add_ln712_761"   --->   Operation 6108 'sext' 'sext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6109 [1/1] (1.53ns)   --->   "%add_ln712_762 = add i14 %sext_ln712_234, i14 %sext_ln712_233"   --->   Operation 6109 'add' 'add_ln712_762' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6110 [1/1] (0.00ns)   --->   "%zext_ln712_229 = zext i15 %add_ln712_765"   --->   Operation 6110 'zext' 'zext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6111 [1/1] (1.53ns)   --->   "%add_ln712_766 = add i16 %zext_ln712_229, i16 %sext_ln717_4"   --->   Operation 6111 'add' 'add_ln712_766' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6112 [1/1] (1.52ns)   --->   "%add_ln712_770 = add i15 %zext_ln717_50, i15 %zext_ln717_55"   --->   Operation 6112 'add' 'add_ln712_770' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6113 [1/1] (0.00ns)   --->   "%zext_ln712_230 = zext i15 %add_ln712_770"   --->   Operation 6113 'zext' 'zext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6114 [1/1] (0.00ns)   --->   "%zext_ln712_232 = zext i12 %add_ln712_772"   --->   Operation 6114 'zext' 'zext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6115 [1/1] (1.53ns)   --->   "%add_ln712_773 = add i16 %zext_ln712_232, i16 %zext_ln712_230"   --->   Operation 6115 'add' 'add_ln712_773' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6116 [1/1] (0.00ns)   --->   "%zext_ln712_233 = zext i15 %add_ln712_774"   --->   Operation 6116 'zext' 'zext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_775 = add i16 %zext_ln712_233, i16 %zext_ln717_151"   --->   Operation 6117 'add' 'add_ln712_775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6118 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_778 = add i16 %add_ln712_777, i16 %add_ln712_775"   --->   Operation 6118 'add' 'add_ln712_778' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6119 [1/1] (0.00ns)   --->   "%zext_ln712_235 = zext i15 %add_ln712_780"   --->   Operation 6119 'zext' 'zext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_783 = add i16 %add_ln712_782, i16 %zext_ln712_235"   --->   Operation 6120 'add' 'add_ln712_783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6121 [1/1] (0.00ns)   --->   "%zext_ln712_239 = zext i12 %add_ln712_788"   --->   Operation 6121 'zext' 'zext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6122 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_789 = add i16 %zext_ln712_239, i16 %add_ln712_783"   --->   Operation 6122 'add' 'add_ln712_789' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6123 [1/1] (1.41ns)   --->   "%add_ln712_792 = add i11 %sext_ln717_6, i11 %sext_ln717_30"   --->   Operation 6123 'add' 'add_ln712_792' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_793 = add i12 %sext_ln42_23, i12 %sext_ln1171_142"   --->   Operation 6124 'add' 'add_ln712_793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6125 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_794 = add i12 %add_ln712_793, i12 %sext_ln42_12"   --->   Operation 6125 'add' 'add_ln712_794' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_796 = add i13 %sext_ln1171_163, i13 %sext_ln717_273"   --->   Operation 6126 'add' 'add_ln712_796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6127 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_797 = add i13 %add_ln712_796, i13 %sext_ln717_172"   --->   Operation 6127 'add' 'add_ln712_797' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_798 = add i13 %sext_ln1171_197, i13 %sext_ln42_119"   --->   Operation 6128 'add' 'add_ln712_798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6129 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_799 = add i13 %add_ln712_798, i13 %sext_ln1171_188"   --->   Operation 6129 'add' 'add_ln712_799' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6130 [1/1] (0.00ns)   --->   "%sext_ln712_244 = sext i13 %add_ln712_803"   --->   Operation 6130 'sext' 'sext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6131 [1/1] (0.00ns)   --->   "%sext_ln712_245 = sext i13 %add_ln712_805"   --->   Operation 6131 'sext' 'sext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6132 [1/1] (1.53ns)   --->   "%add_ln712_806 = add i14 %sext_ln712_245, i14 %sext_ln712_244"   --->   Operation 6132 'add' 'add_ln712_806' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_808 = add i15 %add_ln712_807, i15 %zext_ln42_9"   --->   Operation 6133 'add' 'add_ln712_808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6134 [1/1] (0.00ns)   --->   "%zext_ln712_241 = zext i11 %add_ln712_810"   --->   Operation 6134 'zext' 'zext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6135 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_811 = add i15 %zext_ln712_241, i15 %add_ln712_808"   --->   Operation 6135 'add' 'add_ln712_811' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6136 [1/1] (0.00ns)   --->   "%zext_ln712_244 = zext i12 %add_ln712_815"   --->   Operation 6136 'zext' 'zext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6137 [1/1] (0.00ns)   --->   "%zext_ln712_245 = zext i12 %add_ln712_817"   --->   Operation 6137 'zext' 'zext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6138 [1/1] (1.54ns)   --->   "%add_ln712_818 = add i13 %zext_ln712_245, i13 %zext_ln712_244"   --->   Operation 6138 'add' 'add_ln712_818' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6139 [1/1] (0.00ns)   --->   "%zext_ln712_246 = zext i13 %add_ln712_818"   --->   Operation 6139 'zext' 'zext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6140 [1/1] (0.00ns)   --->   "%zext_ln712_250 = zext i13 %add_ln712_823"   --->   Operation 6140 'zext' 'zext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6141 [1/1] (1.53ns)   --->   "%add_ln712_824 = add i14 %zext_ln712_250, i14 %zext_ln712_246"   --->   Operation 6141 'add' 'add_ln712_824' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6142 [1/1] (0.00ns)   --->   "%zext_ln712_253 = zext i12 %add_ln712_826"   --->   Operation 6142 'zext' 'zext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6143 [1/1] (0.00ns)   --->   "%zext_ln712_254 = zext i15 %add_ln712_827"   --->   Operation 6143 'zext' 'zext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_828 = add i16 %zext_ln712_254, i16 %zext_ln717_464"   --->   Operation 6144 'add' 'add_ln712_828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6145 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_829 = add i16 %add_ln712_828, i16 %zext_ln712_253"   --->   Operation 6145 'add' 'add_ln712_829' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6146 [1/1] (0.00ns)   --->   "%sext_ln712_247 = sext i12 %add_ln712_838"   --->   Operation 6146 'sext' 'sext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6147 [1/1] (0.00ns)   --->   "%sext_ln712_248 = sext i13 %add_ln712_839"   --->   Operation 6147 'sext' 'sext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_840 = add i14 %sext_ln712_248, i14 %sext_ln717_127"   --->   Operation 6148 'add' 'add_ln712_840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6149 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_841 = add i14 %add_ln712_840, i14 %sext_ln712_247"   --->   Operation 6149 'add' 'add_ln712_841' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6150 [1/1] (1.54ns)   --->   "%add_ln712_847 = add i13 %sext_ln42_125, i13 %sext_ln1171_218"   --->   Operation 6150 'add' 'add_ln712_847' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6151 [1/1] (0.00ns)   --->   "%sext_ln712_255 = sext i13 %add_ln712_847"   --->   Operation 6151 'sext' 'sext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6152 [1/1] (0.00ns)   --->   "%sext_ln712_256 = sext i13 %add_ln712_849"   --->   Operation 6152 'sext' 'sext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6153 [1/1] (1.53ns)   --->   "%add_ln712_850 = add i14 %sext_ln712_256, i14 %sext_ln712_255"   --->   Operation 6153 'add' 'add_ln712_850' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6154 [1/1] (1.54ns)   --->   "%add_ln712_853 = add i16 %add_ln712_852, i16 %sext_ln717_482"   --->   Operation 6154 'add' 'add_ln712_853' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6155 [1/1] (0.00ns)   --->   "%zext_ln712_260 = zext i12 %add_ln712_857"   --->   Operation 6155 'zext' 'zext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6156 [1/1] (0.00ns)   --->   "%zext_ln712_261 = zext i12 %add_ln712_858"   --->   Operation 6156 'zext' 'zext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_859 = add i15 %zext_ln712_261, i15 %zext_ln717_57"   --->   Operation 6157 'add' 'add_ln712_859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6158 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_860 = add i15 %add_ln712_859, i15 %zext_ln712_260"   --->   Operation 6158 'add' 'add_ln712_860' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_861 = add i15 %zext_ln42_61, i15 %zext_ln717_149"   --->   Operation 6159 'add' 'add_ln712_861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6160 [1/1] (0.00ns)   --->   "%zext_ln712_264 = zext i12 %add_ln712_863"   --->   Operation 6160 'zext' 'zext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6161 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_864 = add i15 %zext_ln712_264, i15 %add_ln712_861"   --->   Operation 6161 'add' 'add_ln712_864' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6162 [1/1] (0.00ns)   --->   "%zext_ln712_266 = zext i15 %add_ln712_866"   --->   Operation 6162 'zext' 'zext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6163 [1/1] (0.00ns)   --->   "%zext_ln712_268 = zext i15 %add_ln712_868"   --->   Operation 6163 'zext' 'zext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_869 = add i16 %zext_ln712_268, i16 %zext_ln712_266"   --->   Operation 6164 'add' 'add_ln712_869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6165 [1/1] (0.00ns)   --->   "%zext_ln712_271 = zext i15 %add_ln712_873"   --->   Operation 6165 'zext' 'zext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6166 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_874 = add i16 %zext_ln712_271, i16 %add_ln712_869"   --->   Operation 6166 'add' 'add_ln712_874' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6167 [1/1] (0.00ns)   --->   "%sext_ln712_259 = sext i11 %add_ln712_877"   --->   Operation 6167 'sext' 'sext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6168 [1/1] (1.48ns)   --->   "%add_ln712_878 = add i12 %sext_ln717_86, i12 %sext_ln42_39"   --->   Operation 6168 'add' 'add_ln712_878' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6169 [1/1] (0.00ns)   --->   "%sext_ln712_260 = sext i12 %add_ln712_878"   --->   Operation 6169 'sext' 'sext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6170 [1/1] (1.54ns)   --->   "%add_ln712_879 = add i13 %sext_ln712_260, i13 %sext_ln712_259"   --->   Operation 6170 'add' 'add_ln712_879' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6171 [1/1] (1.54ns)   --->   "%add_ln712_880 = add i13 %sext_ln42_43, i13 %sext_ln717_116"   --->   Operation 6171 'add' 'add_ln712_880' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_881 = add i13 %sext_ln1171_149, i13 %sext_ln1171_164"   --->   Operation 6172 'add' 'add_ln712_881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6173 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_882 = add i13 %add_ln712_881, i13 %sext_ln717_139"   --->   Operation 6173 'add' 'add_ln712_882' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6174 [1/1] (0.00ns)   --->   "%sext_ln712_267 = sext i12 %add_ln712_887"   --->   Operation 6174 'sext' 'sext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6175 [1/1] (0.00ns)   --->   "%sext_ln712_268 = sext i13 %add_ln712_888"   --->   Operation 6175 'sext' 'sext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6176 [1/1] (0.00ns)   --->   "%sext_ln712_269 = sext i12 %add_ln712_890"   --->   Operation 6176 'sext' 'sext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_891 = add i14 %sext_ln712_269, i14 %sext_ln712_268"   --->   Operation 6177 'add' 'add_ln712_891' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6178 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_892 = add i14 %add_ln712_891, i14 %sext_ln712_267"   --->   Operation 6178 'add' 'add_ln712_892' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln712_271 = sext i12 %add_ln712_894"   --->   Operation 6179 'sext' 'sext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6180 [1/1] (0.00ns)   --->   "%zext_ln712_272 = zext i10 %add_ln712_895"   --->   Operation 6180 'zext' 'zext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6181 [1/1] (1.54ns)   --->   "%add_ln712_896 = add i13 %zext_ln712_272, i13 %sext_ln712_271"   --->   Operation 6181 'add' 'add_ln712_896' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6182 [1/1] (0.00ns)   --->   "%zext_ln712_273 = zext i15 %add_ln712_897"   --->   Operation 6182 'zext' 'zext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6183 [1/1] (0.00ns)   --->   "%zext_ln712_274 = zext i15 %add_ln712_899"   --->   Operation 6183 'zext' 'zext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6184 [1/1] (1.53ns)   --->   "%add_ln712_900 = add i16 %zext_ln712_274, i16 %zext_ln712_273"   --->   Operation 6184 'add' 'add_ln712_900' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6185 [1/1] (0.00ns)   --->   "%zext_ln712_275 = zext i15 %add_ln712_902"   --->   Operation 6185 'zext' 'zext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6186 [1/1] (0.00ns)   --->   "%zext_ln712_276 = zext i15 %add_ln712_903"   --->   Operation 6186 'zext' 'zext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_904 = add i16 %zext_ln712_276, i16 %zext_ln712_275"   --->   Operation 6187 'add' 'add_ln712_904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6188 [1/1] (0.00ns)   --->   "%zext_ln712_278 = zext i15 %add_ln712_908"   --->   Operation 6188 'zext' 'zext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6189 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_909 = add i16 %zext_ln712_278, i16 %add_ln712_904"   --->   Operation 6189 'add' 'add_ln712_909' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6190 [1/1] (1.48ns)   --->   "%add_ln712_912 = add i12 %sext_ln717_13, i12 %sext_ln717_31"   --->   Operation 6190 'add' 'add_ln712_912' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_916 = add i13 %sext_ln1171_111, i13 %sext_ln42_38"   --->   Operation 6191 'add' 'add_ln712_916' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6192 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_917 = add i13 %add_ln712_916, i13 %sext_ln1171_101"   --->   Operation 6192 'add' 'add_ln712_917' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_918 = add i12 %sext_ln42_62, i12 %sext_ln42_74"   --->   Operation 6193 'add' 'add_ln712_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6194 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_919 = add i12 %add_ln712_918, i12 %sext_ln717_112"   --->   Operation 6194 'add' 'add_ln712_919' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6195 [1/1] (0.00ns)   --->   "%sext_ln712_280 = sext i13 %add_ln712_923"   --->   Operation 6195 'sext' 'sext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6196 [1/1] (0.00ns)   --->   "%sext_ln712_281 = sext i13 %add_ln712_925"   --->   Operation 6196 'sext' 'sext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6197 [1/1] (1.53ns)   --->   "%add_ln712_926 = add i14 %sext_ln712_281, i14 %sext_ln712_280"   --->   Operation 6197 'add' 'add_ln712_926' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6198 [1/1] (0.00ns)   --->   "%zext_ln712_279 = zext i12 %add_ln712_929"   --->   Operation 6198 'zext' 'zext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6199 [1/1] (1.54ns)   --->   "%add_ln712_930 = add i13 %zext_ln712_279, i13 %zext_ln42_4"   --->   Operation 6199 'add' 'add_ln712_930' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6200 [1/1] (0.00ns)   --->   "%zext_ln712_282 = zext i13 %add_ln712_935"   --->   Operation 6200 'zext' 'zext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_937 = add i15 %add_ln712_936, i15 %zext_ln42_91"   --->   Operation 6201 'add' 'add_ln712_937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6202 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_938 = add i15 %add_ln712_937, i15 %zext_ln712_282"   --->   Operation 6202 'add' 'add_ln712_938' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6203 [1/1] (0.00ns)   --->   "%zext_ln712_284 = zext i15 %add_ln712_939"   --->   Operation 6203 'zext' 'zext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_940 = add i16 %zext_ln712_284, i16 %zext_ln717_292"   --->   Operation 6204 'add' 'add_ln712_940' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6205 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_943 = add i16 %add_ln712_942, i16 %add_ln712_940"   --->   Operation 6205 'add' 'add_ln712_943' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6206 [1/1] (0.00ns)   --->   "%zext_ln712_288 = zext i15 %add_ln712_949"   --->   Operation 6206 'zext' 'zext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6207 [1/1] (0.00ns)   --->   "%zext_ln712_292 = zext i15 %add_ln712_954"   --->   Operation 6207 'zext' 'zext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6208 [1/1] (1.53ns)   --->   "%add_ln712_955 = add i16 %zext_ln712_292, i16 %zext_ln712_288"   --->   Operation 6208 'add' 'add_ln712_955' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6209 [1/1] (1.53ns)   --->   "%add_ln712_958 = add i14 %sext_ln1171_84, i14 %sext_ln1171_96"   --->   Operation 6209 'add' 'add_ln712_958' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6210 [1/1] (1.53ns)   --->   "%add_ln712_959 = add i14 %sext_ln717_64, i14 %sext_ln717_87"   --->   Operation 6210 'add' 'add_ln712_959' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6211 [1/1] (0.00ns)   --->   "%sext_ln712_287 = sext i13 %add_ln712_961"   --->   Operation 6211 'sext' 'sext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6212 [1/1] (0.00ns)   --->   "%sext_ln712_288 = sext i13 %add_ln712_963"   --->   Operation 6212 'sext' 'sext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6213 [1/1] (1.53ns)   --->   "%add_ln712_964 = add i14 %sext_ln712_288, i14 %sext_ln712_287"   --->   Operation 6213 'add' 'add_ln712_964' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6214 [1/1] (1.48ns)   --->   "%add_ln712_969 = add i13 %sext_ln1171_263, i13 %zext_ln42_4"   --->   Operation 6214 'add' 'add_ln712_969' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6215 [1/1] (1.52ns)   --->   "%add_ln712_970 = add i15 %zext_ln717_95, i15 %zext_ln717_104"   --->   Operation 6215 'add' 'add_ln712_970' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6216 [1/1] (0.00ns)   --->   "%zext_ln712_293 = zext i15 %add_ln712_970"   --->   Operation 6216 'zext' 'zext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6217 [1/1] (1.53ns)   --->   "%add_ln712_971 = add i16 %zext_ln712_293, i16 %zext_ln717_23"   --->   Operation 6217 'add' 'add_ln712_971' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6218 [1/1] (1.52ns)   --->   "%add_ln712_975 = add i15 %zext_ln42_56, i15 %zext_ln717_141"   --->   Operation 6218 'add' 'add_ln712_975' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6219 [1/1] (0.00ns)   --->   "%zext_ln712_294 = zext i15 %add_ln712_975"   --->   Operation 6219 'zext' 'zext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6220 [1/1] (0.00ns)   --->   "%zext_ln712_295 = zext i15 %add_ln712_976"   --->   Operation 6220 'zext' 'zext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6221 [1/1] (1.53ns)   --->   "%add_ln712_977 = add i16 %zext_ln712_295, i16 %zext_ln712_294"   --->   Operation 6221 'add' 'add_ln712_977' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_978 = add i15 %zext_ln42_126, i15 %zext_ln717_282"   --->   Operation 6222 'add' 'add_ln712_978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6223 [1/1] (0.00ns)   --->   "%zext_ln712_297 = zext i13 %add_ln712_980"   --->   Operation 6223 'zext' 'zext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6224 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_981 = add i15 %zext_ln712_297, i15 %add_ln712_978"   --->   Operation 6224 'add' 'add_ln712_981' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6225 [1/1] (0.00ns)   --->   "%zext_ln712_300 = zext i15 %add_ln712_985"   --->   Operation 6225 'zext' 'zext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6226 [1/1] (0.00ns)   --->   "%zext_ln712_301 = zext i15 %add_ln712_986"   --->   Operation 6226 'zext' 'zext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6227 [1/1] (0.00ns)   --->   "%zext_ln712_303 = zext i15 %add_ln712_988"   --->   Operation 6227 'zext' 'zext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_989 = add i16 %zext_ln712_303, i16 %zext_ln712_301"   --->   Operation 6228 'add' 'add_ln712_989' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6229 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_990 = add i16 %add_ln712_989, i16 %zext_ln712_300"   --->   Operation 6229 'add' 'add_ln712_990' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_993 = add i13 %sext_ln717_24, i13 %sext_ln1171_92"   --->   Operation 6230 'add' 'add_ln712_993' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6231 [1/1] (0.00ns)   --->   "%sext_ln712_295 = sext i12 %add_ln712_994"   --->   Operation 6231 'sext' 'sext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6232 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_995 = add i13 %sext_ln712_295, i13 %add_ln712_993"   --->   Operation 6232 'add' 'add_ln712_995' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6233 [1/1] (1.48ns)   --->   "%add_ln712_996 = add i12 %sext_ln42_44, i12 %sext_ln1171_124"   --->   Operation 6233 'add' 'add_ln712_996' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6234 [1/1] (0.00ns)   --->   "%sext_ln712_297 = sext i12 %add_ln712_996"   --->   Operation 6234 'sext' 'sext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln712_299 = sext i13 %add_ln712_998"   --->   Operation 6235 'sext' 'sext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6236 [1/1] (1.53ns)   --->   "%add_ln712_999 = add i14 %sext_ln712_299, i14 %sext_ln712_297"   --->   Operation 6236 'add' 'add_ln712_999' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6237 [1/1] (1.54ns)   --->   "%add_ln712_1001 = add i13 %sext_ln1171_181, i13 %sext_ln717_300"   --->   Operation 6237 'add' 'add_ln712_1001' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6238 [1/1] (0.00ns)   --->   "%sext_ln712_302 = sext i13 %add_ln712_1001"   --->   Operation 6238 'sext' 'sext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6239 [1/1] (0.00ns)   --->   "%sext_ln712_303 = sext i13 %add_ln712_1002"   --->   Operation 6239 'sext' 'sext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6240 [1/1] (1.53ns)   --->   "%add_ln712_1003 = add i14 %sext_ln712_303, i14 %sext_ln712_302"   --->   Operation 6240 'add' 'add_ln712_1003' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6241 [1/1] (0.00ns)   --->   "%zext_ln712_304 = zext i11 %add_ln712_1004"   --->   Operation 6241 'zext' 'zext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1006 = add i15 %add_ln712_1005, i15 %zext_ln42_79"   --->   Operation 6242 'add' 'add_ln712_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6243 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1007 = add i15 %add_ln712_1006, i15 %zext_ln712_304"   --->   Operation 6243 'add' 'add_ln712_1007' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6244 [1/1] (1.52ns)   --->   "%add_ln712_1010 = add i15 %zext_ln42_100, i15 %zext_ln717_239"   --->   Operation 6244 'add' 'add_ln712_1010' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6245 [1/1] (0.00ns)   --->   "%zext_ln712_306 = zext i15 %add_ln712_1010"   --->   Operation 6245 'zext' 'zext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6246 [1/1] (0.00ns)   --->   "%zext_ln712_307 = zext i15 %add_ln712_1011"   --->   Operation 6246 'zext' 'zext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6247 [1/1] (1.53ns)   --->   "%add_ln712_1012 = add i16 %zext_ln712_307, i16 %zext_ln712_306"   --->   Operation 6247 'add' 'add_ln712_1012' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6248 [1/1] (0.00ns)   --->   "%zext_ln712_314 = zext i13 %add_ln712_1021"   --->   Operation 6248 'zext' 'zext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6249 [1/1] (0.00ns)   --->   "%zext_ln712_316 = zext i10 %add_ln712_1024"   --->   Operation 6249 'zext' 'zext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1025 = add i15 %zext_ln712_316, i15 %add_ln712_1022"   --->   Operation 6250 'add' 'add_ln712_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6251 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1026 = add i15 %add_ln712_1025, i15 %zext_ln712_314"   --->   Operation 6251 'add' 'add_ln712_1026' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6252 [1/1] (0.00ns)   --->   "%sext_ln712_305 = sext i11 %add_ln712_1029"   --->   Operation 6252 'sext' 'sext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1030 = add i12 %sext_ln717_130, i12 %sext_ln42_57"   --->   Operation 6253 'add' 'add_ln712_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6254 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1031 = add i12 %add_ln712_1030, i12 %sext_ln712_305"   --->   Operation 6254 'add' 'add_ln712_1031' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6255 [1/1] (0.00ns)   --->   "%sext_ln712_307 = sext i11 %add_ln712_1032"   --->   Operation 6255 'sext' 'sext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1033 = add i13 %sext_ln1171_199, i13 %sext_ln1171_203"   --->   Operation 6256 'add' 'add_ln712_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6257 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1034 = add i13 %add_ln712_1033, i13 %sext_ln712_307"   --->   Operation 6257 'add' 'add_ln712_1034' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6258 [1/1] (0.00ns)   --->   "%sext_ln712_312 = sext i14 %add_ln712_1038"   --->   Operation 6258 'sext' 'sext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6259 [1/1] (0.00ns)   --->   "%zext_ln712_318 = zext i15 %add_ln712_1040"   --->   Operation 6259 'zext' 'zext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1041 = add i16 %zext_ln712_318, i16 %add_ln712_1039"   --->   Operation 6260 'add' 'add_ln712_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6261 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1042 = add i16 %add_ln712_1041, i16 %sext_ln712_312"   --->   Operation 6261 'add' 'add_ln712_1042' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6262 [1/1] (0.00ns)   --->   "%zext_ln712_321 = zext i13 %add_ln712_1046"   --->   Operation 6262 'zext' 'zext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6263 [1/1] (0.00ns)   --->   "%zext_ln712_322 = zext i11 %add_ln712_1048"   --->   Operation 6263 'zext' 'zext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1049 = add i15 %zext_ln712_322, i15 %add_ln712_1047"   --->   Operation 6264 'add' 'add_ln712_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6265 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1050 = add i15 %add_ln712_1049, i15 %zext_ln712_321"   --->   Operation 6265 'add' 'add_ln712_1050' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6266 [1/1] (0.00ns)   --->   "%sext_ln712_313 = sext i10 %add_ln712_1060"   --->   Operation 6266 'sext' 'sext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6267 [1/1] (0.00ns)   --->   "%sext_ln712_314 = sext i12 %add_ln712_1061"   --->   Operation 6267 'sext' 'sext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6268 [1/1] (1.54ns)   --->   "%add_ln712_1062 = add i13 %sext_ln712_314, i13 %sext_ln712_313"   --->   Operation 6268 'add' 'add_ln712_1062' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln712_315 = sext i13 %add_ln712_1062"   --->   Operation 6269 'sext' 'sext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6270 [1/1] (0.00ns)   --->   "%sext_ln712_316 = sext i12 %add_ln712_1063"   --->   Operation 6270 'sext' 'sext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6271 [1/1] (0.00ns)   --->   "%sext_ln712_317 = sext i12 %add_ln712_1064"   --->   Operation 6271 'sext' 'sext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6272 [1/1] (1.54ns)   --->   "%add_ln712_1065 = add i13 %sext_ln712_317, i13 %sext_ln712_316"   --->   Operation 6272 'add' 'add_ln712_1065' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6273 [1/1] (0.00ns)   --->   "%sext_ln712_318 = sext i13 %add_ln712_1065"   --->   Operation 6273 'sext' 'sext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6274 [1/1] (1.53ns)   --->   "%add_ln712_1066 = add i14 %sext_ln712_318, i14 %sext_ln712_315"   --->   Operation 6274 'add' 'add_ln712_1066' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6275 [1/1] (0.00ns)   --->   "%sext_ln712_323 = sext i13 %add_ln712_1070"   --->   Operation 6275 'sext' 'sext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6276 [1/1] (0.00ns)   --->   "%sext_ln712_324 = sext i12 %add_ln712_1072"   --->   Operation 6276 'sext' 'sext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6277 [1/1] (1.53ns)   --->   "%add_ln712_1073 = add i14 %sext_ln712_324, i14 %sext_ln712_323"   --->   Operation 6277 'add' 'add_ln712_1073' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6278 [1/1] (0.00ns)   --->   "%zext_ln712_328 = zext i12 %add_ln712_1076"   --->   Operation 6278 'zext' 'zext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1077 = add i15 %zext_ln717_139, i15 %zext_ln42_74"   --->   Operation 6279 'add' 'add_ln712_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6280 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1078 = add i15 %add_ln712_1077, i15 %zext_ln712_328"   --->   Operation 6280 'add' 'add_ln712_1078' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6281 [1/1] (0.00ns)   --->   "%zext_ln712_332 = zext i15 %add_ln712_1083"   --->   Operation 6281 'zext' 'zext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6282 [1/1] (0.00ns)   --->   "%zext_ln712_333 = zext i15 %add_ln712_1084"   --->   Operation 6282 'zext' 'zext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1085 = add i16 %zext_ln712_333, i16 %zext_ln712_332"   --->   Operation 6283 'add' 'add_ln712_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6284 [1/1] (0.00ns)   --->   "%zext_ln712_336 = zext i15 %add_ln712_1089"   --->   Operation 6284 'zext' 'zext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6285 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1090 = add i16 %zext_ln712_336, i16 %add_ln712_1085"   --->   Operation 6285 'add' 'add_ln712_1090' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6286 [1/1] (1.54ns)   --->   "%add_ln712_1093 = add i13 %sext_ln1171_80, i13 %sext_ln717_69"   --->   Operation 6286 'add' 'add_ln712_1093' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6287 [1/1] (1.48ns)   --->   "%add_ln712_1094 = add i12 %sext_ln717_117, i12 %sext_ln717_161"   --->   Operation 6287 'add' 'add_ln712_1094' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6288 [1/1] (0.00ns)   --->   "%sext_ln712_328 = sext i12 %add_ln712_1094"   --->   Operation 6288 'sext' 'sext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6289 [1/1] (1.54ns)   --->   "%add_ln712_1095 = add i13 %sext_ln712_328, i13 %sext_ln1171_117"   --->   Operation 6289 'add' 'add_ln712_1095' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6290 [1/1] (0.00ns)   --->   "%sext_ln712_331 = sext i13 %add_ln712_1097"   --->   Operation 6290 'sext' 'sext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1099 = add i14 %add_ln712_1098, i14 %sext_ln717_292"   --->   Operation 6291 'add' 'add_ln712_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6292 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1100 = add i14 %add_ln712_1099, i14 %sext_ln712_331"   --->   Operation 6292 'add' 'add_ln712_1100' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6293 [1/1] (0.00ns)   --->   "%sext_ln712_334 = sext i12 %add_ln712_1102"   --->   Operation 6293 'sext' 'sext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln712_335 = sext i14 %add_ln712_1104"   --->   Operation 6294 'sext' 'sext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6295 [1/1] (1.52ns)   --->   "%add_ln712_1105 = add i15 %sext_ln712_335, i15 %sext_ln712_334"   --->   Operation 6295 'add' 'add_ln712_1105' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6296 [1/1] (1.52ns)   --->   "%add_ln712_1106 = add i16 %sext_ln717_467, i16 %zext_ln717_15"   --->   Operation 6296 'add' 'add_ln712_1106' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1107 = add i13 %zext_ln717_76, i13 %zext_ln717_85"   --->   Operation 6297 'add' 'add_ln712_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6298 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1108 = add i13 %add_ln712_1107, i13 %zext_ln42_19"   --->   Operation 6298 'add' 'add_ln712_1108' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6299 [1/1] (0.00ns)   --->   "%zext_ln712_338 = zext i15 %add_ln712_1112"   --->   Operation 6299 'zext' 'zext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6300 [1/1] (0.00ns)   --->   "%zext_ln712_339 = zext i15 %add_ln712_1113"   --->   Operation 6300 'zext' 'zext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1114 = add i16 %zext_ln712_339, i16 %zext_ln717_153"   --->   Operation 6301 'add' 'add_ln712_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6302 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1115 = add i16 %add_ln712_1114, i16 %zext_ln712_338"   --->   Operation 6302 'add' 'add_ln712_1115' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6303 [1/1] (0.00ns)   --->   "%zext_ln712_340 = zext i11 %add_ln712_1116"   --->   Operation 6303 'zext' 'zext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6304 [1/1] (0.00ns)   --->   "%zext_ln712_341 = zext i15 %add_ln712_1117"   --->   Operation 6304 'zext' 'zext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1118 = add i16 %zext_ln712_341, i16 %zext_ln717_266"   --->   Operation 6305 'add' 'add_ln712_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6306 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1119 = add i16 %add_ln712_1118, i16 %zext_ln712_340"   --->   Operation 6306 'add' 'add_ln712_1119' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6307 [1/1] (0.00ns)   --->   "%zext_ln712_342 = zext i12 %add_ln712_1121"   --->   Operation 6307 'zext' 'zext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1124 = add i16 %add_ln712_1123, i16 %zext_ln712_342"   --->   Operation 6308 'add' 'add_ln712_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6309 [1/1] (0.00ns)   --->   "%zext_ln712_346 = zext i15 %add_ln712_1129"   --->   Operation 6309 'zext' 'zext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6310 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1130 = add i16 %zext_ln712_346, i16 %add_ln712_1124"   --->   Operation 6310 'add' 'add_ln712_1130' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6311 [1/1] (0.00ns)   --->   "%sext_ln712_337 = sext i12 %add_ln712_1133"   --->   Operation 6311 'sext' 'sext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1134 = add i13 %sext_ln1171_98, i13 %sext_ln42_28"   --->   Operation 6312 'add' 'add_ln712_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6313 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1135 = add i13 %add_ln712_1134, i13 %sext_ln712_337"   --->   Operation 6313 'add' 'add_ln712_1135' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6314 [1/1] (1.48ns)   --->   "%add_ln712_1136 = add i12 %sext_ln717_106, i12 %sext_ln717_120"   --->   Operation 6314 'add' 'add_ln712_1136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6315 [1/1] (0.00ns)   --->   "%sext_ln712_339 = sext i12 %add_ln712_1136"   --->   Operation 6315 'sext' 'sext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6316 [1/1] (1.48ns)   --->   "%add_ln712_1137 = add i12 %sext_ln1171_129, i12 %sext_ln42_92"   --->   Operation 6316 'add' 'add_ln712_1137' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6317 [1/1] (0.00ns)   --->   "%sext_ln712_340 = sext i12 %add_ln712_1137"   --->   Operation 6317 'sext' 'sext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6318 [1/1] (1.54ns)   --->   "%add_ln712_1138 = add i13 %sext_ln712_340, i13 %sext_ln712_339"   --->   Operation 6318 'add' 'add_ln712_1138' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6319 [1/1] (0.00ns)   --->   "%sext_ln712_344 = sext i13 %add_ln712_1142"   --->   Operation 6319 'sext' 'sext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6320 [1/1] (0.00ns)   --->   "%sext_ln712_345 = sext i13 %add_ln712_1143"   --->   Operation 6320 'sext' 'sext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1145 = add i16 %add_ln712_1144, i16 %sext_ln712_345"   --->   Operation 6321 'add' 'add_ln712_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6322 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1146 = add i16 %add_ln712_1145, i16 %sext_ln712_344"   --->   Operation 6322 'add' 'add_ln712_1146' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6323 [1/1] (1.52ns)   --->   "%add_ln712_1148 = add i15 %zext_ln717_80, i15 %zext_ln42_68"   --->   Operation 6323 'add' 'add_ln712_1148' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6324 [1/1] (0.00ns)   --->   "%zext_ln712_347 = zext i15 %add_ln712_1148"   --->   Operation 6324 'zext' 'zext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6325 [1/1] (1.52ns)   --->   "%add_ln712_1149 = add i15 %zext_ln717_166, i15 %zext_ln42_84"   --->   Operation 6325 'add' 'add_ln712_1149' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6326 [1/1] (0.00ns)   --->   "%zext_ln712_348 = zext i15 %add_ln712_1149"   --->   Operation 6326 'zext' 'zext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6327 [1/1] (1.53ns)   --->   "%add_ln712_1150 = add i16 %zext_ln712_348, i16 %zext_ln712_347"   --->   Operation 6327 'add' 'add_ln712_1150' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1151 = add i15 %zext_ln717_193, i15 %zext_ln42_106"   --->   Operation 6328 'add' 'add_ln712_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6329 [1/1] (0.00ns)   --->   "%zext_ln712_349 = zext i12 %add_ln712_1152"   --->   Operation 6329 'zext' 'zext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6330 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1153 = add i15 %zext_ln712_349, i15 %add_ln712_1151"   --->   Operation 6330 'add' 'add_ln712_1153' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6331 [1/1] (0.00ns)   --->   "%zext_ln712_352 = zext i12 %add_ln712_1157"   --->   Operation 6331 'zext' 'zext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6332 [1/1] (0.00ns)   --->   "%zext_ln712_353 = zext i9 %add_ln712_1158"   --->   Operation 6332 'zext' 'zext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1159 = add i15 %zext_ln712_353, i15 %add_ln712_906"   --->   Operation 6333 'add' 'add_ln712_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6334 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1160 = add i15 %add_ln712_1159, i15 %zext_ln712_352"   --->   Operation 6334 'add' 'add_ln712_1160' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6335 [1/1] (1.54ns)   --->   "%add_ln712_1163 = add i13 %sext_ln42_5, i13 %sext_ln1171_78"   --->   Operation 6335 'add' 'add_ln712_1163' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6336 [1/1] (1.53ns)   --->   "%add_ln712_1164 = add i14 %sext_ln42_9, i14 %sext_ln42_17"   --->   Operation 6336 'add' 'add_ln712_1164' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6337 [1/1] (0.00ns)   --->   "%sext_ln712_348 = sext i10 %add_ln712_1166"   --->   Operation 6337 'sext' 'sext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6338 [1/1] (0.00ns)   --->   "%sext_ln712_349 = sext i11 %add_ln712_1167"   --->   Operation 6338 'sext' 'sext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1168 = add i13 %sext_ln712_349, i13 %sext_ln42_82"   --->   Operation 6339 'add' 'add_ln712_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6340 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1169 = add i13 %add_ln712_1168, i13 %sext_ln712_348"   --->   Operation 6340 'add' 'add_ln712_1169' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6341 [1/1] (0.00ns)   --->   "%sext_ln712_353 = sext i13 %add_ln712_1173"   --->   Operation 6341 'sext' 'sext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6342 [1/1] (0.00ns)   --->   "%sext_ln712_354 = sext i12 %add_ln712_1174"   --->   Operation 6342 'sext' 'sext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6343 [1/1] (0.00ns)   --->   "%zext_ln712_356 = zext i12 %add_ln712_1176"   --->   Operation 6343 'zext' 'zext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6344 [1/1] (1.54ns)   --->   "%add_ln712_1177 = add i14 %zext_ln712_356, i14 %sext_ln712_354"   --->   Operation 6344 'add' 'add_ln712_1177' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln712_355 = sext i14 %add_ln712_1177"   --->   Operation 6345 'sext' 'sext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6346 [1/1] (1.52ns)   --->   "%add_ln712_1178 = add i15 %sext_ln712_355, i15 %sext_ln712_353"   --->   Operation 6346 'add' 'add_ln712_1178' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1180 = add i12 %trunc_ln42_5, i12 %zext_ln42_62"   --->   Operation 6347 'add' 'add_ln712_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6348 [1/1] (0.00ns)   --->   "%zext_ln712_357 = zext i11 %add_ln712_1181"   --->   Operation 6348 'zext' 'zext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6349 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1182 = add i12 %zext_ln712_357, i12 %add_ln712_1180"   --->   Operation 6349 'add' 'add_ln712_1182' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6350 [1/1] (0.00ns)   --->   "%zext_ln712_361 = zext i12 %add_ln712_1189"   --->   Operation 6350 'zext' 'zext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1190 = add i15 %zext_ln712_361, i15 %add_ln712_1188"   --->   Operation 6351 'add' 'add_ln712_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6352 [1/1] (0.00ns)   --->   "%zext_ln712_365 = zext i12 %add_ln712_1194"   --->   Operation 6352 'zext' 'zext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6353 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1195 = add i15 %zext_ln712_365, i15 %add_ln712_1190"   --->   Operation 6353 'add' 'add_ln712_1195' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1198 = add i13 %sext_ln42_102, i13 %sext_ln1171_192"   --->   Operation 6354 'add' 'add_ln712_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6355 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1199 = add i13 %add_ln712_1198, i13 %sext_ln1171_123"   --->   Operation 6355 'add' 'add_ln712_1199' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6356 [1/1] (0.00ns)   --->   "%sext_ln712_360 = sext i12 %add_ln712_1204"   --->   Operation 6356 'sext' 'sext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6357 [1/1] (0.00ns)   --->   "%sext_ln712_361 = sext i12 %add_ln712_1205"   --->   Operation 6357 'sext' 'sext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6358 [1/1] (1.54ns)   --->   "%add_ln712_1206 = add i13 %sext_ln712_361, i13 %sext_ln712_360"   --->   Operation 6358 'add' 'add_ln712_1206' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6359 [1/1] (0.00ns)   --->   "%sext_ln712_362 = sext i13 %add_ln712_1206"   --->   Operation 6359 'sext' 'sext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6360 [1/1] (0.00ns)   --->   "%sext_ln712_363 = sext i12 %add_ln712_1207"   --->   Operation 6360 'sext' 'sext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6361 [1/1] (0.00ns)   --->   "%zext_ln712_367 = zext i11 %add_ln712_1208"   --->   Operation 6361 'zext' 'zext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6362 [1/1] (1.54ns)   --->   "%add_ln712_1209 = add i13 %zext_ln712_367, i13 %sext_ln712_363"   --->   Operation 6362 'add' 'add_ln712_1209' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6363 [1/1] (0.00ns)   --->   "%sext_ln712_364 = sext i13 %add_ln712_1209"   --->   Operation 6363 'sext' 'sext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6364 [1/1] (1.53ns)   --->   "%add_ln712_1210 = add i14 %sext_ln712_364, i14 %sext_ln712_362"   --->   Operation 6364 'add' 'add_ln712_1210' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6365 [1/1] (1.48ns)   --->   "%add_ln712_1212 = add i12 %zext_ln717_144, i12 %zext_ln42_77"   --->   Operation 6365 'add' 'add_ln712_1212' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6366 [1/1] (0.00ns)   --->   "%zext_ln712_368 = zext i12 %add_ln712_1212"   --->   Operation 6366 'zext' 'zext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6367 [1/1] (1.54ns)   --->   "%add_ln712_1213 = add i13 %zext_ln712_368, i13 %zext_ln717_112"   --->   Operation 6367 'add' 'add_ln712_1213' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6368 [1/1] (1.54ns)   --->   "%add_ln712_1214 = add i12 %trunc_ln42_12, i12 %zext_ln42_92"   --->   Operation 6368 'add' 'add_ln712_1214' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6369 [1/1] (0.00ns)   --->   "%zext_ln712_370 = zext i12 %add_ln712_1214"   --->   Operation 6369 'zext' 'zext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6370 [1/1] (0.00ns)   --->   "%zext_ln712_371 = zext i10 %add_ln712_1215"   --->   Operation 6370 'zext' 'zext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6371 [1/1] (1.54ns)   --->   "%add_ln712_1216 = add i13 %zext_ln712_371, i13 %zext_ln712_370"   --->   Operation 6371 'add' 'add_ln712_1216' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6372 [1/1] (0.00ns)   --->   "%zext_ln712_374 = zext i11 %add_ln712_1218"   --->   Operation 6372 'zext' 'zext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6373 [1/1] (0.00ns)   --->   "%zext_ln712_375 = zext i15 %add_ln712_1219"   --->   Operation 6373 'zext' 'zext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1220 = add i16 %zext_ln712_375, i16 %zext_ln712_374"   --->   Operation 6374 'add' 'add_ln712_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6375 [1/1] (0.00ns)   --->   "%zext_ln712_377 = zext i12 %add_ln712_1223"   --->   Operation 6375 'zext' 'zext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6376 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1224 = add i16 %zext_ln712_377, i16 %add_ln712_1220"   --->   Operation 6376 'add' 'add_ln712_1224' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6377 [1/1] (1.54ns)   --->   "%add_ln712_1227 = add i13 %sext_ln42_25, i13 %sext_ln1171_104"   --->   Operation 6377 'add' 'add_ln712_1227' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6378 [1/1] (0.00ns)   --->   "%sext_ln712_367 = sext i13 %add_ln712_1227"   --->   Operation 6378 'sext' 'sext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6379 [1/1] (1.53ns)   --->   "%add_ln712_1228 = add i14 %sext_ln712_367, i14 %sext_ln1171_81"   --->   Operation 6379 'add' 'add_ln712_1228' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6380 [1/1] (1.54ns)   --->   "%add_ln712_1229 = add i13 %sext_ln1171_117, i13 %sext_ln42_46"   --->   Operation 6380 'add' 'add_ln712_1229' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6381 [1/1] (0.00ns)   --->   "%sext_ln712_369 = sext i13 %add_ln712_1229"   --->   Operation 6381 'sext' 'sext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6382 [1/1] (1.53ns)   --->   "%add_ln712_1230 = add i14 %sext_ln712_369, i14 %sext_ln717_89"   --->   Operation 6382 'add' 'add_ln712_1230' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6383 [1/1] (0.00ns)   --->   "%sext_ln712_372 = sext i12 %add_ln712_1232"   --->   Operation 6383 'sext' 'sext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1233 = add i14 %sext_ln712_372, i14 %sext_ln717_131"   --->   Operation 6384 'add' 'add_ln712_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6385 [1/1] (0.00ns)   --->   "%sext_ln712_374 = sext i12 %add_ln712_1235"   --->   Operation 6385 'sext' 'sext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6386 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1236 = add i14 %sext_ln712_374, i14 %add_ln712_1233"   --->   Operation 6386 'add' 'add_ln712_1236' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6387 [1/1] (0.00ns)   --->   "%sext_ln712_376 = sext i13 %add_ln712_1238"   --->   Operation 6387 'sext' 'sext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6388 [1/1] (1.53ns)   --->   "%add_ln712_1239 = add i14 %sext_ln712_376, i14 %sext_ln717_302"   --->   Operation 6388 'add' 'add_ln712_1239' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6389 [1/1] (0.00ns)   --->   "%sext_ln712_377 = sext i14 %add_ln712_1239"   --->   Operation 6389 'sext' 'sext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6390 [1/1] (0.00ns)   --->   "%sext_ln712_378 = sext i12 %add_ln712_1240"   --->   Operation 6390 'sext' 'sext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6391 [1/1] (1.53ns)   --->   "%add_ln712_1241 = add i14 %sext_ln712_378, i14 %sext_ln42_126"   --->   Operation 6391 'add' 'add_ln712_1241' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6392 [1/1] (0.00ns)   --->   "%sext_ln712_379 = sext i14 %add_ln712_1241"   --->   Operation 6392 'sext' 'sext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6393 [1/1] (1.52ns)   --->   "%add_ln712_1242 = add i15 %sext_ln712_379, i15 %sext_ln712_377"   --->   Operation 6393 'add' 'add_ln712_1242' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6394 [1/1] (0.00ns)   --->   "%sext_ln712_382 = sext i13 %add_ln712_1244"   --->   Operation 6394 'sext' 'sext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln712_383 = sext i14 %add_ln712_1245"   --->   Operation 6395 'sext' 'sext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6396 [1/1] (0.00ns)   --->   "%sext_ln712_384 = sext i13 %add_ln712_1246"   --->   Operation 6396 'sext' 'sext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1247 = add i15 %sext_ln712_384, i15 %sext_ln712_383"   --->   Operation 6397 'add' 'add_ln712_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6398 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1248 = add i15 %add_ln712_1247, i15 %sext_ln712_382"   --->   Operation 6398 'add' 'add_ln712_1248' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6399 [1/1] (0.00ns)   --->   "%sext_ln712_386 = sext i13 %add_ln712_1252"   --->   Operation 6399 'sext' 'sext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6400 [1/1] (0.00ns)   --->   "%zext_ln712_379 = zext i15 %add_ln712_1253"   --->   Operation 6400 'zext' 'zext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1254 = add i16 %zext_ln712_379, i16 %zext_ln717_37"   --->   Operation 6401 'add' 'add_ln712_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6402 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1255 = add i16 %add_ln712_1254, i16 %sext_ln712_386"   --->   Operation 6402 'add' 'add_ln712_1255' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6403 [1/1] (0.00ns)   --->   "%zext_ln712_380 = zext i15 %add_ln712_1257"   --->   Operation 6403 'zext' 'zext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6404 [1/1] (0.00ns)   --->   "%zext_ln712_381 = zext i15 %add_ln712_1258"   --->   Operation 6404 'zext' 'zext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6405 [1/1] (0.00ns)   --->   "%zext_ln712_382 = zext i15 %add_ln712_1259"   --->   Operation 6405 'zext' 'zext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1260 = add i16 %zext_ln712_382, i16 %zext_ln712_381"   --->   Operation 6406 'add' 'add_ln712_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6407 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1261 = add i16 %add_ln712_1260, i16 %zext_ln712_380"   --->   Operation 6407 'add' 'add_ln712_1261' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6408 [1/1] (0.00ns)   --->   "%zext_ln712_385 = zext i15 %add_ln712_1266"   --->   Operation 6408 'zext' 'zext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1267 = add i16 %zext_ln712_385, i16 %add_ln712_1264"   --->   Operation 6409 'add' 'add_ln712_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6410 [1/1] (0.00ns)   --->   "%zext_ln712_389 = zext i13 %add_ln712_1273"   --->   Operation 6410 'zext' 'zext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6411 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1274 = add i16 %zext_ln712_389, i16 %add_ln712_1267"   --->   Operation 6411 'add' 'add_ln712_1274' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6412 [1/1] (0.00ns)   --->   "%sext_ln712_387 = sext i13 %add_ln712_1277"   --->   Operation 6412 'sext' 'sext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6413 [1/1] (0.00ns)   --->   "%sext_ln712_388 = sext i14 %add_ln712_1278"   --->   Operation 6413 'sext' 'sext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1279 = add i15 %sext_ln712_388, i15 %sext_ln1171_89"   --->   Operation 6414 'add' 'add_ln712_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6415 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1280 = add i15 %add_ln712_1279, i15 %sext_ln712_387"   --->   Operation 6415 'add' 'add_ln712_1280' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6416 [1/1] (1.41ns)   --->   "%add_ln712_1281 = add i11 %sext_ln717_129, i11 %sext_ln717_145"   --->   Operation 6416 'add' 'add_ln712_1281' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6417 [1/1] (0.00ns)   --->   "%sext_ln712_390 = sext i11 %add_ln712_1281"   --->   Operation 6417 'sext' 'sext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6418 [1/1] (1.48ns)   --->   "%add_ln712_1282 = add i12 %sext_ln712_390, i12 %sext_ln1171_122"   --->   Operation 6418 'add' 'add_ln712_1282' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6419 [1/1] (0.00ns)   --->   "%sext_ln712_395 = sext i12 %add_ln712_1287"   --->   Operation 6419 'sext' 'sext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6420 [1/1] (0.00ns)   --->   "%sext_ln712_396 = sext i12 %add_ln712_1288"   --->   Operation 6420 'sext' 'sext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1289 = add i13 %sext_ln712_396, i13 %sext_ln42_112"   --->   Operation 6421 'add' 'add_ln712_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6422 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1290 = add i13 %add_ln712_1289, i13 %sext_ln712_395"   --->   Operation 6422 'add' 'add_ln712_1290' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6423 [1/1] (0.00ns)   --->   "%sext_ln712_398 = sext i13 %add_ln712_1292"   --->   Operation 6423 'sext' 'sext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6424 [1/1] (0.00ns)   --->   "%sext_ln712_399 = sext i13 %add_ln712_1293"   --->   Operation 6424 'sext' 'sext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1294 = add i14 %sext_ln712_399, i14 %sext_ln717_472"   --->   Operation 6425 'add' 'add_ln712_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6426 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1295 = add i14 %add_ln712_1294, i14 %sext_ln712_398"   --->   Operation 6426 'add' 'add_ln712_1295' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6427 [1/1] (1.52ns)   --->   "%add_ln712_1298 = add i15 %zext_ln717_38, i15 %zext_ln717_57"   --->   Operation 6427 'add' 'add_ln712_1298' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6428 [1/1] (0.00ns)   --->   "%zext_ln712_390 = zext i15 %add_ln712_1298"   --->   Operation 6428 'zext' 'zext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6429 [1/1] (0.00ns)   --->   "%zext_ln712_392 = zext i11 %add_ln712_1300"   --->   Operation 6429 'zext' 'zext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6430 [1/1] (1.53ns)   --->   "%add_ln712_1301 = add i16 %zext_ln712_392, i16 %zext_ln712_390"   --->   Operation 6430 'add' 'add_ln712_1301' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6431 [1/1] (0.00ns)   --->   "%zext_ln712_393 = zext i15 %add_ln712_1302"   --->   Operation 6431 'zext' 'zext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1303 = add i16 %zext_ln712_393, i16 %zext_ln717_140"   --->   Operation 6432 'add' 'add_ln712_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6433 [1/1] (0.00ns)   --->   "%zext_ln712_394 = zext i15 %add_ln712_1305"   --->   Operation 6433 'zext' 'zext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6434 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1306 = add i16 %zext_ln712_394, i16 %add_ln712_1303"   --->   Operation 6434 'add' 'add_ln712_1306' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6435 [1/1] (0.00ns)   --->   "%zext_ln712_395 = zext i12 %add_ln712_1308"   --->   Operation 6435 'zext' 'zext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1311 = add i16 %add_ln712_1310, i16 %zext_ln712_395"   --->   Operation 6436 'add' 'add_ln712_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6437 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i14 %add_ln712_1316"   --->   Operation 6437 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6438 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1317 = add i16 %sext_ln712_2, i16 %add_ln712_1311"   --->   Operation 6438 'add' 'add_ln712_1317' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6439 [1/1] (0.00ns)   --->   "%sext_ln712_402 = sext i14 %add_ln712_1320"   --->   Operation 6439 'sext' 'sext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6440 [1/1] (0.00ns)   --->   "%sext_ln712_403 = sext i13 %add_ln712_1321"   --->   Operation 6440 'sext' 'sext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6441 [1/1] (1.53ns)   --->   "%add_ln712_1322 = add i14 %sext_ln712_403, i14 %sext_ln42_4"   --->   Operation 6441 'add' 'add_ln712_1322' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln712_404 = sext i14 %add_ln712_1322"   --->   Operation 6442 'sext' 'sext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6443 [1/1] (1.52ns)   --->   "%add_ln712_1323 = add i15 %sext_ln712_404, i15 %sext_ln712_402"   --->   Operation 6443 'add' 'add_ln712_1323' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6444 [1/1] (0.00ns)   --->   "%sext_ln712_406 = sext i13 %add_ln712_1324"   --->   Operation 6444 'sext' 'sext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6445 [1/1] (1.53ns)   --->   "%add_ln712_1325 = add i14 %sext_ln712_406, i14 %sext_ln42_34"   --->   Operation 6445 'add' 'add_ln712_1325' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6446 [1/1] (0.00ns)   --->   "%sext_ln712_407 = sext i14 %add_ln712_1325"   --->   Operation 6446 'sext' 'sext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6447 [1/1] (0.00ns)   --->   "%sext_ln712_408 = sext i13 %add_ln712_1326"   --->   Operation 6447 'sext' 'sext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6448 [1/1] (1.53ns)   --->   "%add_ln712_1327 = add i14 %sext_ln712_408, i14 %sext_ln42_50"   --->   Operation 6448 'add' 'add_ln712_1327' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6449 [1/1] (0.00ns)   --->   "%sext_ln712_409 = sext i14 %add_ln712_1327"   --->   Operation 6449 'sext' 'sext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6450 [1/1] (1.52ns)   --->   "%add_ln712_1328 = add i15 %sext_ln712_409, i15 %sext_ln712_407"   --->   Operation 6450 'add' 'add_ln712_1328' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6451 [1/1] (0.00ns)   --->   "%sext_ln712_411 = sext i12 %add_ln712_1331"   --->   Operation 6451 'sext' 'sext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln712_412 = sext i11 %add_ln712_1332"   --->   Operation 6452 'sext' 'sext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1333 = add i13 %sext_ln712_412, i13 %sext_ln42_133"   --->   Operation 6453 'add' 'add_ln712_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6454 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1334 = add i13 %add_ln712_1333, i13 %sext_ln712_411"   --->   Operation 6454 'add' 'add_ln712_1334' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1336 = add i14 %add_ln712_1335, i14 %sext_ln717_406"   --->   Operation 6455 'add' 'add_ln712_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6456 [1/1] (0.00ns)   --->   "%sext_ln712_415 = sext i13 %add_ln712_1338"   --->   Operation 6456 'sext' 'sext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6457 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1339 = add i14 %sext_ln712_415, i14 %add_ln712_1336"   --->   Operation 6457 'add' 'add_ln712_1339' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1342 = add i16 %sext_ln717_508, i16 %zext_ln717_40"   --->   Operation 6458 'add' 'add_ln712_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6459 [1/1] (0.00ns)   --->   "%zext_ln712_400 = zext i12 %add_ln712_1344"   --->   Operation 6459 'zext' 'zext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6460 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1345 = add i16 %zext_ln712_400, i16 %add_ln712_1342"   --->   Operation 6460 'add' 'add_ln712_1345' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6461 [1/1] (0.00ns)   --->   "%zext_ln712_401 = zext i15 %add_ln712_1346"   --->   Operation 6461 'zext' 'zext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1347 = add i16 %zext_ln712_401, i16 %zext_ln717_168"   --->   Operation 6462 'add' 'add_ln712_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6463 [1/1] (0.00ns)   --->   "%zext_ln712_402 = zext i15 %add_ln712_1349"   --->   Operation 6463 'zext' 'zext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6464 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1350 = add i16 %zext_ln712_402, i16 %add_ln712_1347"   --->   Operation 6464 'add' 'add_ln712_1350' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6465 [1/1] (0.00ns)   --->   "%zext_ln712_405 = zext i15 %add_ln712_1356"   --->   Operation 6465 'zext' 'zext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6466 [1/1] (0.00ns)   --->   "%zext_ln712_406 = zext i15 %add_ln712_1358"   --->   Operation 6466 'zext' 'zext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6467 [1/1] (0.00ns)   --->   "%zext_ln712_408 = zext i15 %add_ln712_1360"   --->   Operation 6467 'zext' 'zext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1361 = add i16 %zext_ln712_408, i16 %zext_ln712_406"   --->   Operation 6468 'add' 'add_ln712_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6469 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1362 = add i16 %add_ln712_1361, i16 %zext_ln712_405"   --->   Operation 6469 'add' 'add_ln712_1362' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6470 [1/1] (1.54ns)   --->   "%add_ln712_1366 = add i13 %sext_ln42_40, i13 %sext_ln717_128"   --->   Operation 6470 'add' 'add_ln712_1366' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6471 [1/1] (0.00ns)   --->   "%sext_ln712_419 = sext i13 %add_ln712_1366"   --->   Operation 6471 'sext' 'sext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6472 [1/1] (1.53ns)   --->   "%add_ln712_1367 = add i14 %sext_ln712_419, i14 %sext_ln717_82"   --->   Operation 6472 'add' 'add_ln712_1367' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6473 [1/1] (1.54ns)   --->   "%add_ln712_1369 = add i13 %sext_ln717_167, i13 %sext_ln42_63"   --->   Operation 6473 'add' 'add_ln712_1369' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1379 = add i12 %zext_ln42_6, i12 %zext_ln717_49"   --->   Operation 6474 'add' 'add_ln712_1379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6475 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1380 = add i12 %add_ln712_1379, i12 %zext_ln717_2"   --->   Operation 6475 'add' 'add_ln712_1380' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1386 = add i15 %zext_ln717_165, i15 %zext_ln42_93"   --->   Operation 6476 'add' 'add_ln712_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6477 [1/1] (0.00ns)   --->   "%zext_ln712_414 = zext i12 %add_ln712_1388"   --->   Operation 6477 'zext' 'zext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6478 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1389 = add i15 %zext_ln712_414, i15 %add_ln712_1386"   --->   Operation 6478 'add' 'add_ln712_1389' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1391 = add i15 %add_ln712_1390, i15 %zext_ln42_126"   --->   Operation 6479 'add' 'add_ln712_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6480 [1/1] (0.00ns)   --->   "%zext_ln712_416 = zext i12 %add_ln712_1393"   --->   Operation 6480 'zext' 'zext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6481 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1394 = add i15 %zext_ln712_416, i15 %add_ln712_1391"   --->   Operation 6481 'add' 'add_ln712_1394' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6482 [1/1] (0.00ns)   --->   "%zext_ln712_420 = zext i15 %add_ln712_1399"   --->   Operation 6482 'zext' 'zext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1400 = add i16 %zext_ln712_420, i16 %add_ln712_1397"   --->   Operation 6483 'add' 'add_ln712_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6484 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1406 = add i16 %add_ln712_1405, i16 %add_ln712_1400"   --->   Operation 6484 'add' 'add_ln712_1406' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6485 [1/1] (1.54ns)   --->   "%add_ln712_1409 = add i13 %sext_ln1171_117, i13 %sext_ln42_51"   --->   Operation 6485 'add' 'add_ln712_1409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6486 [1/1] (0.00ns)   --->   "%sext_ln712_437 = sext i14 %add_ln712_1417"   --->   Operation 6486 'sext' 'sext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6487 [1/1] (0.00ns)   --->   "%sext_ln712_438 = sext i12 %add_ln712_1418"   --->   Operation 6487 'sext' 'sext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6488 [1/1] (0.00ns)   --->   "%zext_ln712_423 = zext i15 %add_ln712_1419"   --->   Operation 6488 'zext' 'zext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1420 = add i16 %zext_ln712_423, i16 %sext_ln712_438"   --->   Operation 6489 'add' 'add_ln712_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6490 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1421 = add i16 %add_ln712_1420, i16 %sext_ln712_437"   --->   Operation 6490 'add' 'add_ln712_1421' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1423 = add i15 %zext_ln717_57, i15 %zext_ln42_33"   --->   Operation 6491 'add' 'add_ln712_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6492 [1/1] (0.00ns)   --->   "%zext_ln712_424 = zext i12 %add_ln712_1424"   --->   Operation 6492 'zext' 'zext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6493 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1425 = add i15 %zext_ln712_424, i15 %add_ln712_1423"   --->   Operation 6493 'add' 'add_ln712_1425' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6494 [1/1] (0.00ns)   --->   "%zext_ln712_428 = zext i11 %add_ln712_1431"   --->   Operation 6494 'zext' 'zext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1432 = add i15 %zext_ln712_428, i15 %add_ln712_1430"   --->   Operation 6495 'add' 'add_ln712_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6496 [1/1] (0.00ns)   --->   "%zext_ln712_431 = zext i10 %add_ln712_1435"   --->   Operation 6496 'zext' 'zext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6497 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1436 = add i15 %zext_ln712_431, i15 %add_ln712_1432"   --->   Operation 6497 'add' 'add_ln712_1436' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6498 [1/1] (1.54ns)   --->   "%add_ln712_1439 = add i13 %sext_ln712_5, i13 %sext_ln717_23"   --->   Operation 6498 'add' 'add_ln712_1439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6499 [1/1] (0.00ns)   --->   "%sext_ln712_439 = sext i13 %add_ln712_1439"   --->   Operation 6499 'sext' 'sext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6500 [1/1] (0.00ns)   --->   "%sext_ln712_440 = sext i13 %add_ln712_1440"   --->   Operation 6500 'sext' 'sext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6501 [1/1] (1.53ns)   --->   "%add_ln712_1441 = add i14 %sext_ln712_440, i14 %sext_ln712_439"   --->   Operation 6501 'add' 'add_ln712_1441' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6502 [1/1] (0.00ns)   --->   "%sext_ln712_442 = sext i13 %add_ln712_1442"   --->   Operation 6502 'sext' 'sext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6503 [1/1] (0.00ns)   --->   "%sext_ln712_443 = sext i11 %add_ln712_1443"   --->   Operation 6503 'sext' 'sext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6504 [1/1] (1.54ns)   --->   "%add_ln712_1444 = add i13 %sext_ln712_443, i13 %sext_ln42_45"   --->   Operation 6504 'add' 'add_ln712_1444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6505 [1/1] (0.00ns)   --->   "%sext_ln712_444 = sext i13 %add_ln712_1444"   --->   Operation 6505 'sext' 'sext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6506 [1/1] (1.53ns)   --->   "%add_ln712_1445 = add i14 %sext_ln712_444, i14 %sext_ln712_442"   --->   Operation 6506 'add' 'add_ln712_1445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1447 = add i13 %sext_ln42_75, i13 %sext_ln717_223"   --->   Operation 6507 'add' 'add_ln712_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6508 [1/1] (0.00ns)   --->   "%sext_ln712_448 = sext i12 %add_ln712_1449"   --->   Operation 6508 'sext' 'sext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6509 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1450 = add i13 %sext_ln712_448, i13 %add_ln712_1447"   --->   Operation 6509 'add' 'add_ln712_1450' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1452 = add i15 %zext_ln717_131, i15 %zext_ln42_66"   --->   Operation 6510 'add' 'add_ln712_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6511 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1453 = add i15 %add_ln712_1452, i15 %zext_ln42_54"   --->   Operation 6511 'add' 'add_ln712_1453' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6512 [1/1] (1.52ns)   --->   "%add_ln712_1457 = add i15 %zext_ln717_162, i15 %zext_ln717_212"   --->   Operation 6512 'add' 'add_ln712_1457' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6513 [1/1] (0.00ns)   --->   "%zext_ln712_434 = zext i15 %add_ln712_1457"   --->   Operation 6513 'zext' 'zext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6514 [1/1] (0.00ns)   --->   "%zext_ln712_436 = zext i12 %add_ln712_1459"   --->   Operation 6514 'zext' 'zext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6515 [1/1] (1.53ns)   --->   "%add_ln712_1460 = add i16 %zext_ln712_436, i16 %zext_ln712_434"   --->   Operation 6515 'add' 'add_ln712_1460' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6516 [1/1] (0.00ns)   --->   "%zext_ln712_442 = zext i12 %add_ln712_1469"   --->   Operation 6516 'zext' 'zext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6517 [1/1] (0.00ns)   --->   "%zext_ln712_444 = zext i12 %add_ln712_1472"   --->   Operation 6517 'zext' 'zext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1473 = add i15 %zext_ln712_444, i15 %add_ln712_1470"   --->   Operation 6518 'add' 'add_ln712_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6519 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1474 = add i15 %add_ln712_1473, i15 %zext_ln712_442"   --->   Operation 6519 'add' 'add_ln712_1474' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6520 [1/1] (0.00ns)   --->   "%sext_ln712_451 = sext i12 %add_ln712_1477"   --->   Operation 6520 'sext' 'sext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6521 [1/1] (1.48ns)   --->   "%add_ln712_1478 = add i12 %sext_ln42_29, i12 %sext_ln42_36"   --->   Operation 6521 'add' 'add_ln712_1478' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6522 [1/1] (0.00ns)   --->   "%sext_ln712_452 = sext i12 %add_ln712_1478"   --->   Operation 6522 'sext' 'sext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6523 [1/1] (1.54ns)   --->   "%add_ln712_1479 = add i13 %sext_ln712_452, i13 %sext_ln712_451"   --->   Operation 6523 'add' 'add_ln712_1479' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6524 [1/1] (1.54ns)   --->   "%add_ln712_1480 = add i13 %sext_ln1171_114, i13 %sext_ln1171_123"   --->   Operation 6524 'add' 'add_ln712_1480' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6525 [1/1] (0.00ns)   --->   "%sext_ln712_454 = sext i13 %add_ln712_1480"   --->   Operation 6525 'sext' 'sext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6526 [1/1] (0.00ns)   --->   "%sext_ln712_455 = sext i13 %add_ln712_1481"   --->   Operation 6526 'sext' 'sext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6527 [1/1] (1.53ns)   --->   "%add_ln712_1482 = add i14 %sext_ln712_455, i14 %sext_ln712_454"   --->   Operation 6527 'add' 'add_ln712_1482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6528 [1/1] (0.00ns)   --->   "%sext_ln712_460 = sext i13 %add_ln712_1486"   --->   Operation 6528 'sext' 'sext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6529 [1/1] (0.00ns)   --->   "%zext_ln712_446 = zext i11 %add_ln712_1487"   --->   Operation 6529 'zext' 'zext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1490 = add i16 %add_ln712_1489, i16 %zext_ln712_446"   --->   Operation 6530 'add' 'add_ln712_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6531 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1491 = add i16 %add_ln712_1490, i16 %sext_ln712_460"   --->   Operation 6531 'add' 'add_ln712_1491' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6532 [1/1] (1.48ns)   --->   "%add_ln712_1511 = add i12 %sext_ln1171_88, i12 %sext_ln717_51"   --->   Operation 6532 'add' 'add_ln712_1511' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6533 [1/1] (1.41ns)   --->   "%add_ln712_1512 = add i11 %sext_ln42_48, i11 %sext_ln717_145"   --->   Operation 6533 'add' 'add_ln712_1512' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6534 [1/1] (0.00ns)   --->   "%sext_ln712_462 = sext i11 %add_ln712_1512"   --->   Operation 6534 'sext' 'sext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6535 [1/1] (1.48ns)   --->   "%add_ln712_1513 = add i12 %sext_ln712_462, i12 %sext_ln717_92"   --->   Operation 6535 'add' 'add_ln712_1513' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6536 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i12 %add_ln712_1515"   --->   Operation 6536 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6537 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i12 %add_ln712_1517"   --->   Operation 6537 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6538 [1/1] (1.54ns)   --->   "%add_ln712_1518 = add i13 %sext_ln712_467, i13 %sext_ln712_465"   --->   Operation 6538 'add' 'add_ln712_1518' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6539 [1/1] (1.54ns)   --->   "%add_ln712_1520 = add i13 %sext_ln1171_181, i13 %sext_ln1171_190"   --->   Operation 6539 'add' 'add_ln712_1520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6540 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i13 %add_ln712_1520"   --->   Operation 6540 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6541 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i13 %add_ln712_1522"   --->   Operation 6541 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6542 [1/1] (1.53ns)   --->   "%add_ln712_1523 = add i14 %sext_ln712_472, i14 %sext_ln712_470"   --->   Operation 6542 'add' 'add_ln712_1523' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6543 [1/1] (1.54ns)   --->   "%add_ln712_1525 = add i16 %add_ln712_852, i16 %sext_ln717_453"   --->   Operation 6543 'add' 'add_ln712_1525' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6544 [1/1] (1.52ns)   --->   "%add_ln712_1529 = add i15 %zext_ln717_55, i15 %zext_ln42_31"   --->   Operation 6544 'add' 'add_ln712_1529' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6545 [1/1] (0.00ns)   --->   "%zext_ln712_458 = zext i15 %add_ln712_1529"   --->   Operation 6545 'zext' 'zext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6546 [1/1] (0.00ns)   --->   "%zext_ln712_459 = zext i11 %add_ln712_1530"   --->   Operation 6546 'zext' 'zext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6547 [1/1] (1.52ns)   --->   "%add_ln712_1531 = add i15 %zext_ln712_459, i15 %zext_ln717_80"   --->   Operation 6547 'add' 'add_ln712_1531' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6548 [1/1] (0.00ns)   --->   "%zext_ln712_460 = zext i15 %add_ln712_1531"   --->   Operation 6548 'zext' 'zext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6549 [1/1] (1.53ns)   --->   "%add_ln712_1532 = add i16 %zext_ln712_460, i16 %zext_ln712_458"   --->   Operation 6549 'add' 'add_ln712_1532' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6550 [1/1] (0.00ns)   --->   "%zext_ln712_461 = zext i15 %add_ln712_663"   --->   Operation 6550 'zext' 'zext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6551 [1/1] (0.00ns)   --->   "%zext_ln712_462 = zext i15 %add_ln712_1533"   --->   Operation 6551 'zext' 'zext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1534 = add i16 %zext_ln712_462, i16 %zext_ln717_255"   --->   Operation 6552 'add' 'add_ln712_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6553 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1535 = add i16 %add_ln712_1534, i16 %zext_ln712_461"   --->   Operation 6553 'add' 'add_ln712_1535' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1548 = add i13 %sext_ln717_66, i13 %sext_ln42_35"   --->   Operation 6554 'add' 'add_ln712_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6555 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1549 = add i13 %add_ln712_1548, i13 %sext_ln717_49"   --->   Operation 6555 'add' 'add_ln712_1549' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6556 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i12 %add_ln712_1550"   --->   Operation 6556 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6557 [1/1] (1.54ns)   --->   "%add_ln712_1551 = add i13 %sext_ln717_186, i13 %sext_ln1171_172"   --->   Operation 6557 'add' 'add_ln712_1551' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6558 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i13 %add_ln712_1551"   --->   Operation 6558 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6559 [1/1] (1.53ns)   --->   "%add_ln712_1552 = add i14 %sext_ln712_477, i14 %sext_ln712_476"   --->   Operation 6559 'add' 'add_ln712_1552' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6560 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i13 %add_ln712_1556"   --->   Operation 6560 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6561 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i11 %add_ln712_1557"   --->   Operation 6561 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6562 [1/1] (0.00ns)   --->   "%zext_ln712_470 = zext i15 %add_ln712_1558"   --->   Operation 6562 'zext' 'zext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1559 = add i16 %zext_ln712_470, i16 %sext_ln712_483"   --->   Operation 6563 'add' 'add_ln712_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6564 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1560 = add i16 %add_ln712_1559, i16 %sext_ln712_482"   --->   Operation 6564 'add' 'add_ln712_1560' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6565 [1/1] (0.00ns)   --->   "%zext_ln712_471 = zext i11 %add_ln712_1562"   --->   Operation 6565 'zext' 'zext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1563 = add i15 %zext_ln42_61, i15 %zext_ln717_201"   --->   Operation 6566 'add' 'add_ln712_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6567 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1564 = add i15 %add_ln712_1563, i15 %zext_ln712_471"   --->   Operation 6567 'add' 'add_ln712_1564' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6568 [1/1] (0.00ns)   --->   "%zext_ln712_475 = zext i12 %add_ln712_1569"   --->   Operation 6568 'zext' 'zext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6569 [1/1] (0.00ns)   --->   "%zext_ln712_476 = zext i11 %add_ln712_1570"   --->   Operation 6569 'zext' 'zext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1571 = add i13 %zext_ln712_476, i13 %zext_ln712_475"   --->   Operation 6570 'add' 'add_ln712_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6571 [1/1] (0.00ns)   --->   "%zext_ln712_478 = zext i11 %add_ln712_1574"   --->   Operation 6571 'zext' 'zext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6572 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1575 = add i13 %zext_ln712_478, i13 %add_ln712_1571"   --->   Operation 6572 'add' 'add_ln712_1575' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1579 = add i12 %sext_ln717_138, i12 %sext_ln717_151"   --->   Operation 6573 'add' 'add_ln712_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6574 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1580 = add i12 %add_ln712_1579, i12 %sext_ln717_56"   --->   Operation 6574 'add' 'add_ln712_1580' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1582 = add i13 %sext_ln717_219, i13 %sext_ln1171_170"   --->   Operation 6575 'add' 'add_ln712_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6576 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1583 = add i13 %add_ln712_1582, i13 %sext_ln1171_155"   --->   Operation 6576 'add' 'add_ln712_1583' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1584 = add i13 %sext_ln717_285, i13 %sext_ln1171_197"   --->   Operation 6577 'add' 'add_ln712_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6578 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1585 = add i13 %add_ln712_1584, i13 %sext_ln42_93"   --->   Operation 6578 'add' 'add_ln712_1585' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6579 [1/1] (0.00ns)   --->   "%zext_ln712_482 = zext i12 %add_ln712_1600"   --->   Operation 6579 'zext' 'zext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1601 = add i15 %zext_ln712_482, i15 %zext_ln717_99"   --->   Operation 6580 'add' 'add_ln712_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6581 [1/1] (0.00ns)   --->   "%zext_ln712_484 = zext i12 %add_ln712_1603"   --->   Operation 6581 'zext' 'zext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6582 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1604 = add i15 %zext_ln712_484, i15 %add_ln712_1601"   --->   Operation 6582 'add' 'add_ln712_1604' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6583 [1/1] (0.00ns)   --->   "%zext_ln712_486 = zext i15 %add_ln712_1605"   --->   Operation 6583 'zext' 'zext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1606 = add i16 %zext_ln712_486, i16 %zext_ln717_195"   --->   Operation 6584 'add' 'add_ln712_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6585 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1609 = add i16 %add_ln712_1608, i16 %add_ln712_1606"   --->   Operation 6585 'add' 'add_ln712_1609' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1615 = add i16 %add_ln712_1614, i16 %add_ln712_1612"   --->   Operation 6586 'add' 'add_ln712_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6587 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1621 = add i16 %add_ln712_1620, i16 %add_ln712_1615"   --->   Operation 6587 'add' 'add_ln712_1621' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1624 = add i12 %sext_ln1171_83, i12 %sext_ln717_109"   --->   Operation 6588 'add' 'add_ln712_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6589 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1625 = add i12 %add_ln712_1624, i12 %sext_ln1171_82"   --->   Operation 6589 'add' 'add_ln712_1625' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1626 = add i12 %sext_ln42_47, i12 %sext_ln42_67"   --->   Operation 6590 'add' 'add_ln712_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6591 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i9 %add_ln712_1627"   --->   Operation 6591 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6592 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1628 = add i12 %sext_ln712_498, i12 %add_ln712_1626"   --->   Operation 6592 'add' 'add_ln712_1628' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6593 [1/1] (0.00ns)   --->   "%sext_ln712_502 = sext i12 %add_ln712_1632"   --->   Operation 6593 'sext' 'sext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6594 [1/1] (0.00ns)   --->   "%zext_ln712_491 = zext i15 %add_ln712_1633"   --->   Operation 6594 'zext' 'zext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6595 [1/1] (0.00ns)   --->   "%zext_ln712_492 = zext i11 %add_ln712_1634"   --->   Operation 6595 'zext' 'zext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1635 = add i16 %zext_ln712_492, i16 %zext_ln712_491"   --->   Operation 6596 'add' 'add_ln712_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6597 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1636 = add i16 %add_ln712_1635, i16 %sext_ln712_502"   --->   Operation 6597 'add' 'add_ln712_1636' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6598 [1/1] (0.00ns)   --->   "%zext_ln712_493 = zext i11 %add_ln712_1639"   --->   Operation 6598 'zext' 'zext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1640 = add i15 %zext_ln712_493, i15 %add_ln712_1638"   --->   Operation 6599 'add' 'add_ln712_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6600 [1/1] (0.00ns)   --->   "%zext_ln712_495 = zext i12 %add_ln712_1643"   --->   Operation 6600 'zext' 'zext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6601 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1644 = add i15 %zext_ln712_495, i15 %add_ln712_1640"   --->   Operation 6601 'add' 'add_ln712_1644' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1655 = add i12 %sext_ln717_81, i12 %sext_ln717_100"   --->   Operation 6602 'add' 'add_ln712_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6603 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1656 = add i12 %add_ln712_1655, i12 %sext_ln717_29"   --->   Operation 6603 'add' 'add_ln712_1656' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1659 = add i13 %sext_ln42_63, i13 %sext_ln42_76"   --->   Operation 6604 'add' 'add_ln712_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6605 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1660 = add i13 %add_ln712_1659, i13 %sext_ln1171_148"   --->   Operation 6605 'add' 'add_ln712_1660' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6606 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i14 %add_ln712_1666"   --->   Operation 6606 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6607 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i13 %add_ln712_1667"   --->   Operation 6607 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6608 [1/1] (0.00ns)   --->   "%sext_ln712_514 = sext i13 %add_ln712_1669"   --->   Operation 6608 'sext' 'sext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6609 [1/1] (1.53ns)   --->   "%add_ln712_1670 = add i14 %sext_ln712_514, i14 %sext_ln712_513"   --->   Operation 6609 'add' 'add_ln712_1670' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6610 [1/1] (0.00ns)   --->   "%sext_ln712_515 = sext i14 %add_ln712_1670"   --->   Operation 6610 'sext' 'sext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6611 [1/1] (1.52ns)   --->   "%add_ln712_1671 = add i15 %sext_ln712_515, i15 %sext_ln712_512"   --->   Operation 6611 'add' 'add_ln712_1671' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1674 = add i15 %zext_ln42_24, i15 %zext_ln717_113"   --->   Operation 6612 'add' 'add_ln712_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6613 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1675 = add i15 %add_ln712_1674, i15 %zext_ln42_15"   --->   Operation 6613 'add' 'add_ln712_1675' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6614 [1/1] (0.00ns)   --->   "%zext_ln712_502 = zext i15 %add_ln712_1677"   --->   Operation 6614 'zext' 'zext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6615 [1/1] (0.00ns)   --->   "%zext_ln712_504 = zext i15 %add_ln712_1679"   --->   Operation 6615 'zext' 'zext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6616 [1/1] (1.53ns)   --->   "%add_ln712_1680 = add i16 %zext_ln712_504, i16 %zext_ln712_502"   --->   Operation 6616 'add' 'add_ln712_1680' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6617 [1/1] (0.00ns)   --->   "%zext_ln712_505 = zext i15 %add_ln712_1682"   --->   Operation 6617 'zext' 'zext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6618 [1/1] (0.00ns)   --->   "%zext_ln712_507 = zext i15 %add_ln712_1684"   --->   Operation 6618 'zext' 'zext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1685 = add i16 %zext_ln712_507, i16 %zext_ln712_505"   --->   Operation 6619 'add' 'add_ln712_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6620 [1/1] (0.00ns)   --->   "%zext_ln712_511 = zext i13 %add_ln712_1688"   --->   Operation 6620 'zext' 'zext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6621 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1689 = add i16 %zext_ln712_511, i16 %add_ln712_1685"   --->   Operation 6621 'add' 'add_ln712_1689' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6622 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i13 %add_ln712_1692"   --->   Operation 6622 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6623 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i13 %add_ln712_1693"   --->   Operation 6623 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6624 [1/1] (1.53ns)   --->   "%add_ln712_1694 = add i14 %sext_ln712_519, i14 %sext_ln712_518"   --->   Operation 6624 'add' 'add_ln712_1694' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6625 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_1694"   --->   Operation 6625 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6626 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i13 %add_ln712_1695"   --->   Operation 6626 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6627 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i12 %add_ln712_1697"   --->   Operation 6627 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6628 [1/1] (1.53ns)   --->   "%add_ln712_1698 = add i14 %sext_ln712_522, i14 %sext_ln712_521"   --->   Operation 6628 'add' 'add_ln712_1698' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6629 [1/1] (0.00ns)   --->   "%sext_ln712_523 = sext i14 %add_ln712_1698"   --->   Operation 6629 'sext' 'sext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6630 [1/1] (1.52ns)   --->   "%add_ln712_1699 = add i15 %sext_ln712_523, i15 %sext_ln712_520"   --->   Operation 6630 'add' 'add_ln712_1699' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6631 [1/1] (1.48ns)   --->   "%add_ln712_1700 = add i12 %sext_ln1171_177, i12 %sext_ln717_295"   --->   Operation 6631 'add' 'add_ln712_1700' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1701 = add i13 %sext_ln42_130, i13 %sext_ln1171_223"   --->   Operation 6632 'add' 'add_ln712_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6633 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1702 = add i13 %add_ln712_1701, i13 %sext_ln717_296"   --->   Operation 6633 'add' 'add_ln712_1702' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6634 [1/1] (0.00ns)   --->   "%sext_ln712_528 = sext i13 %add_ln712_1704"   --->   Operation 6634 'sext' 'sext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6635 [1/1] (0.00ns)   --->   "%zext_ln712_512 = zext i11 %add_ln712_1705"   --->   Operation 6635 'zext' 'zext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6636 [1/1] (1.48ns)   --->   "%add_ln712_1706 = add i13 %zext_ln712_512, i13 %sext_ln42_190"   --->   Operation 6636 'add' 'add_ln712_1706' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6637 [1/1] (0.00ns)   --->   "%sext_ln712_529 = sext i13 %add_ln712_1706"   --->   Operation 6637 'sext' 'sext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6638 [1/1] (1.53ns)   --->   "%add_ln712_1707 = add i14 %sext_ln712_529, i14 %sext_ln712_528"   --->   Operation 6638 'add' 'add_ln712_1707' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6639 [1/1] (0.00ns)   --->   "%zext_ln712_513 = zext i15 %add_ln712_1710"   --->   Operation 6639 'zext' 'zext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6640 [1/1] (0.00ns)   --->   "%zext_ln712_514 = zext i15 %add_ln712_1711"   --->   Operation 6640 'zext' 'zext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6641 [1/1] (1.53ns)   --->   "%add_ln712_1712 = add i16 %zext_ln712_514, i16 %zext_ln712_513"   --->   Operation 6641 'add' 'add_ln712_1712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6642 [1/1] (0.00ns)   --->   "%zext_ln712_515 = zext i11 %add_ln712_1713"   --->   Operation 6642 'zext' 'zext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1715 = add i15 %add_ln712_1714, i15 %zext_ln42_139"   --->   Operation 6643 'add' 'add_ln712_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6644 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1716 = add i15 %add_ln712_1715, i15 %zext_ln712_515"   --->   Operation 6644 'add' 'add_ln712_1716' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6645 [1/1] (0.00ns)   --->   "%zext_ln712_517 = zext i10 %add_ln712_1718"   --->   Operation 6645 'zext' 'zext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1721 = add i16 %add_ln712_1720, i16 %zext_ln712_517"   --->   Operation 6646 'add' 'add_ln712_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6647 [1/1] (0.00ns)   --->   "%zext_ln712_521 = zext i15 %add_ln712_1725"   --->   Operation 6647 'zext' 'zext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6648 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1726 = add i16 %zext_ln712_521, i16 %add_ln712_1721"   --->   Operation 6648 'add' 'add_ln712_1726' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1729 = add i12 %sext_ln42_36, i12 %sext_ln717_94"   --->   Operation 6649 'add' 'add_ln712_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6650 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1730 = add i12 %add_ln712_1729, i12 %sext_ln717_79"   --->   Operation 6650 'add' 'add_ln712_1730' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1731 = add i13 %sext_ln42_65, i13 %sext_ln717_268"   --->   Operation 6651 'add' 'add_ln712_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6652 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1732 = add i13 %add_ln712_1731, i13 %sext_ln717_155"   --->   Operation 6652 'add' 'add_ln712_1732' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6653 [1/1] (0.00ns)   --->   "%sext_ln712_535 = sext i13 %add_ln712_1735"   --->   Operation 6653 'sext' 'sext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6654 [1/1] (0.00ns)   --->   "%zext_ln712_522 = zext i15 %add_ln712_1736"   --->   Operation 6654 'zext' 'zext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1737 = add i16 %zext_ln712_522, i16 %zext_ln717_59"   --->   Operation 6655 'add' 'add_ln712_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6656 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1738 = add i16 %add_ln712_1737, i16 %sext_ln712_535"   --->   Operation 6656 'add' 'add_ln712_1738' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6657 [1/1] (0.00ns)   --->   "%zext_ln712_523 = zext i15 %add_ln712_1741"   --->   Operation 6657 'zext' 'zext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6658 [1/1] (0.00ns)   --->   "%zext_ln712_525 = zext i15 %add_ln712_1743"   --->   Operation 6658 'zext' 'zext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1744 = add i16 %zext_ln712_525, i16 %zext_ln712_523"   --->   Operation 6659 'add' 'add_ln712_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6660 [1/1] (0.00ns)   --->   "%zext_ln712_529 = zext i12 %add_ln712_1749"   --->   Operation 6660 'zext' 'zext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6661 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1750 = add i16 %zext_ln712_529, i16 %add_ln712_1744"   --->   Operation 6661 'add' 'add_ln712_1750' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6662 [1/1] (0.00ns)   --->   "%sext_ln712_538 = sext i12 %add_ln712_1754"   --->   Operation 6662 'sext' 'sext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6663 [1/1] (0.00ns)   --->   "%sext_ln712_539 = sext i13 %add_ln712_1755"   --->   Operation 6663 'sext' 'sext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6664 [1/1] (0.00ns)   --->   "%sext_ln712_540 = sext i13 %add_ln712_1756"   --->   Operation 6664 'sext' 'sext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1757 = add i14 %sext_ln712_540, i14 %sext_ln712_539"   --->   Operation 6665 'add' 'add_ln712_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6666 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1758 = add i14 %add_ln712_1757, i14 %sext_ln712_538"   --->   Operation 6666 'add' 'add_ln712_1758' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6667 [1/1] (0.00ns)   --->   "%sext_ln712_542 = sext i9 %add_ln712_1759"   --->   Operation 6667 'sext' 'sext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1760 = add i13 %sext_ln1171_203, i13 %sext_ln1171_217"   --->   Operation 6668 'add' 'add_ln712_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6669 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1761 = add i13 %add_ln712_1760, i13 %sext_ln712_542"   --->   Operation 6669 'add' 'add_ln712_1761' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6670 [1/1] (0.00ns)   --->   "%sext_ln712_544 = sext i13 %add_ln712_1762"   --->   Operation 6670 'sext' 'sext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6671 [1/1] (0.00ns)   --->   "%sext_ln712_545 = sext i13 %add_ln712_1763"   --->   Operation 6671 'sext' 'sext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1764 = add i14 %sext_ln712_545, i14 %sext_ln1171_232"   --->   Operation 6672 'add' 'add_ln712_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6673 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1765 = add i14 %add_ln712_1764, i14 %sext_ln712_544"   --->   Operation 6673 'add' 'add_ln712_1765' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6674 [1/1] (0.00ns)   --->   "%zext_ln712_530 = zext i15 %add_ln712_1768"   --->   Operation 6674 'zext' 'zext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6675 [1/1] (0.00ns)   --->   "%zext_ln712_531 = zext i15 %add_ln712_1769"   --->   Operation 6675 'zext' 'zext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6676 [1/1] (1.53ns)   --->   "%add_ln712_1770 = add i16 %zext_ln712_531, i16 %zext_ln712_530"   --->   Operation 6676 'add' 'add_ln712_1770' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6677 [1/1] (0.00ns)   --->   "%zext_ln712_532 = zext i15 %add_ln712_1772"   --->   Operation 6677 'zext' 'zext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6678 [1/1] (1.53ns)   --->   "%add_ln712_1773 = add i16 %zext_ln712_532, i16 %zext_ln712_145"   --->   Operation 6678 'add' 'add_ln712_1773' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6679 [1/1] (0.00ns)   --->   "%zext_ln712_534 = zext i15 %add_ln712_1777"   --->   Operation 6679 'zext' 'zext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6680 [1/1] (0.00ns)   --->   "%zext_ln712_535 = zext i15 %add_ln712_1778"   --->   Operation 6680 'zext' 'zext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6681 [1/1] (0.00ns)   --->   "%zext_ln712_537 = zext i15 %add_ln712_1780"   --->   Operation 6681 'zext' 'zext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1781 = add i16 %zext_ln712_537, i16 %zext_ln712_535"   --->   Operation 6682 'add' 'add_ln712_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6683 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1782 = add i16 %add_ln712_1781, i16 %zext_ln712_534"   --->   Operation 6683 'add' 'add_ln712_1782' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6684 [1/1] (0.00ns)   --->   "%sext_ln712_548 = sext i13 %add_ln712_1785"   --->   Operation 6684 'sext' 'sext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6685 [1/1] (0.00ns)   --->   "%sext_ln712_549 = sext i13 %add_ln712_1786"   --->   Operation 6685 'sext' 'sext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1787 = add i14 %sext_ln712_549, i14 %sext_ln717_27"   --->   Operation 6686 'add' 'add_ln712_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6687 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1788 = add i14 %add_ln712_1787, i14 %sext_ln712_548"   --->   Operation 6687 'add' 'add_ln712_1788' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1789 = add i13 %sext_ln1171_167, i13 %sext_ln717_228"   --->   Operation 6688 'add' 'add_ln712_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6689 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1790 = add i13 %add_ln712_1789, i13 %sext_ln717_150"   --->   Operation 6689 'add' 'add_ln712_1790' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1795 = add i14 %sext_ln42_144, i14 %sext_ln42_147"   --->   Operation 6690 'add' 'add_ln712_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6691 [1/1] (0.00ns)   --->   "%sext_ln712_556 = sext i13 %add_ln712_1797"   --->   Operation 6691 'sext' 'sext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6692 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1798 = add i14 %sext_ln712_556, i14 %add_ln712_1795"   --->   Operation 6692 'add' 'add_ln712_1798' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6693 [1/1] (0.00ns)   --->   "%zext_ln712_538 = zext i15 %add_ln712_1799"   --->   Operation 6693 'zext' 'zext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6694 [1/1] (1.53ns)   --->   "%add_ln712_1800 = add i16 %zext_ln712_538, i16 %zext_ln717_60"   --->   Operation 6694 'add' 'add_ln712_1800' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1801 = add i12 %zext_ln717_115, i12 %zext_ln717_123"   --->   Operation 6695 'add' 'add_ln712_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6696 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1802 = add i12 %add_ln712_1801, i12 %zext_ln717_100"   --->   Operation 6696 'add' 'add_ln712_1802' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6697 [1/1] (1.52ns)   --->   "%add_ln712_1806 = add i15 %zext_ln42_64, i15 %zext_ln717_165"   --->   Operation 6697 'add' 'add_ln712_1806' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6698 [1/1] (0.00ns)   --->   "%zext_ln712_540 = zext i15 %add_ln712_1806"   --->   Operation 6698 'zext' 'zext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6699 [1/1] (0.00ns)   --->   "%zext_ln712_541 = zext i15 %add_ln712_1808"   --->   Operation 6699 'zext' 'zext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6700 [1/1] (1.53ns)   --->   "%add_ln712_1809 = add i16 %zext_ln712_541, i16 %zext_ln712_540"   --->   Operation 6700 'add' 'add_ln712_1809' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6701 [1/1] (0.00ns)   --->   "%zext_ln712_543 = zext i15 %add_ln712_1811"   --->   Operation 6701 'zext' 'zext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6702 [1/1] (0.00ns)   --->   "%zext_ln712_544 = zext i15 %add_ln712_1813"   --->   Operation 6702 'zext' 'zext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6703 [1/1] (1.53ns)   --->   "%add_ln712_1814 = add i16 %zext_ln712_544, i16 %zext_ln712_543"   --->   Operation 6703 'add' 'add_ln712_1814' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6704 [1/1] (0.00ns)   --->   "%zext_ln712_545 = zext i15 %add_ln712_1816"   --->   Operation 6704 'zext' 'zext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6705 [1/1] (0.00ns)   --->   "%zext_ln712_547 = zext i12 %add_ln712_1818"   --->   Operation 6705 'zext' 'zext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1819 = add i16 %zext_ln712_547, i16 %zext_ln712_545"   --->   Operation 6706 'add' 'add_ln712_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6707 [1/1] (0.00ns)   --->   "%zext_ln712_550 = zext i15 %add_ln712_1824"   --->   Operation 6707 'zext' 'zext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6708 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1825 = add i16 %zext_ln712_550, i16 %add_ln712_1819"   --->   Operation 6708 'add' 'add_ln712_1825' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6709 [1/1] (1.54ns)   --->   "%add_ln712_1828 = add i13 %sext_ln717_12, i13 %sext_ln42_6"   --->   Operation 6709 'add' 'add_ln712_1828' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6710 [1/1] (0.00ns)   --->   "%sext_ln712_558 = sext i13 %add_ln712_1828"   --->   Operation 6710 'sext' 'sext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6711 [1/1] (0.00ns)   --->   "%sext_ln712_559 = sext i12 %add_ln712_1829"   --->   Operation 6711 'sext' 'sext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6712 [1/1] (1.54ns)   --->   "%add_ln712_1830 = add i13 %sext_ln712_559, i13 %sext_ln42_8"   --->   Operation 6712 'add' 'add_ln712_1830' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6713 [1/1] (0.00ns)   --->   "%sext_ln712_560 = sext i13 %add_ln712_1830"   --->   Operation 6713 'sext' 'sext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6714 [1/1] (1.53ns)   --->   "%add_ln712_1831 = add i14 %sext_ln712_560, i14 %sext_ln712_558"   --->   Operation 6714 'add' 'add_ln712_1831' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1832 = add i13 %sext_ln1171_134, i13 %sext_ln42_69"   --->   Operation 6715 'add' 'add_ln712_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6716 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1833 = add i13 %add_ln712_1832, i13 %sext_ln717_113"   --->   Operation 6716 'add' 'add_ln712_1833' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6717 [1/1] (0.00ns)   --->   "%sext_ln712_567 = sext i13 %add_ln712_1838"   --->   Operation 6717 'sext' 'sext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6718 [1/1] (0.00ns)   --->   "%sext_ln712_568 = sext i13 %add_ln712_1840"   --->   Operation 6718 'sext' 'sext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6719 [1/1] (1.53ns)   --->   "%add_ln712_1841 = add i14 %sext_ln712_568, i14 %sext_ln712_567"   --->   Operation 6719 'add' 'add_ln712_1841' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6720 [1/1] (0.00ns)   --->   "%zext_ln712_552 = zext i13 %add_ln712_1843"   --->   Operation 6720 'zext' 'zext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1845 = add i15 %add_ln712_1844, i15 %zext_ln42_70"   --->   Operation 6721 'add' 'add_ln712_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6722 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1846 = add i15 %add_ln712_1845, i15 %zext_ln712_552"   --->   Operation 6722 'add' 'add_ln712_1846' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1849 = add i15 %zext_ln717_212, i15 %zext_ln42_128"   --->   Operation 6723 'add' 'add_ln712_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6724 [1/1] (0.00ns)   --->   "%zext_ln712_555 = zext i11 %add_ln712_1851"   --->   Operation 6724 'zext' 'zext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6725 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1852 = add i15 %zext_ln712_555, i15 %add_ln712_1849"   --->   Operation 6725 'add' 'add_ln712_1852' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6726 [1/1] (0.00ns)   --->   "%zext_ln712_557 = zext i15 %add_ln712_1853"   --->   Operation 6726 'zext' 'zext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1854 = add i16 %zext_ln712_557, i16 %zext_ln717_312"   --->   Operation 6727 'add' 'add_ln712_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6728 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1856 = add i16 %add_ln712_1855, i16 %add_ln712_1854"   --->   Operation 6728 'add' 'add_ln712_1856' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6729 [1/1] (0.00ns)   --->   "%zext_ln712_558 = zext i15 %add_ln712_1858"   --->   Operation 6729 'zext' 'zext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6730 [1/1] (0.00ns)   --->   "%zext_ln712_560 = zext i13 %add_ln712_1860"   --->   Operation 6730 'zext' 'zext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1861 = add i16 %zext_ln712_560, i16 %zext_ln712_558"   --->   Operation 6731 'add' 'add_ln712_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6732 [1/1] (0.00ns)   --->   "%zext_ln712_565 = zext i11 %add_ln712_1866"   --->   Operation 6732 'zext' 'zext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6733 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1867 = add i16 %zext_ln712_565, i16 %add_ln712_1861"   --->   Operation 6733 'add' 'add_ln712_1867' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6734 [1/1] (1.48ns)   --->   "%add_ln712_1870 = add i12 %sext_ln717_29, i12 %sext_ln717_13"   --->   Operation 6734 'add' 'add_ln712_1870' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6735 [1/1] (1.54ns)   --->   "%add_ln712_1871 = add i13 %sext_ln717_66, i13 %sext_ln717_107"   --->   Operation 6735 'add' 'add_ln712_1871' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6736 [1/1] (0.00ns)   --->   "%sext_ln712_572 = sext i12 %add_ln712_1873"   --->   Operation 6736 'sext' 'sext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6737 [1/1] (0.00ns)   --->   "%sext_ln712_573 = sext i12 %add_ln712_1874"   --->   Operation 6737 'sext' 'sext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6738 [1/1] (1.54ns)   --->   "%add_ln712_1875 = add i13 %sext_ln712_573, i13 %sext_ln712_572"   --->   Operation 6738 'add' 'add_ln712_1875' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1880 = add i15 %zext_ln42_32, i15 %zext_ln717_84"   --->   Operation 6739 'add' 'add_ln712_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6740 [1/1] (0.00ns)   --->   "%zext_ln712_566 = zext i12 %add_ln712_1882"   --->   Operation 6740 'zext' 'zext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6741 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1883 = add i15 %zext_ln712_566, i15 %add_ln712_1880"   --->   Operation 6741 'add' 'add_ln712_1883' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6742 [1/1] (0.00ns)   --->   "%zext_ln712_568 = zext i15 %add_ln712_1886"   --->   Operation 6742 'zext' 'zext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6743 [1/1] (0.00ns)   --->   "%zext_ln712_569 = zext i11 %add_ln712_1887"   --->   Operation 6743 'zext' 'zext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6744 [1/1] (1.53ns)   --->   "%add_ln712_1888 = add i16 %zext_ln712_569, i16 %zext_ln712_568"   --->   Operation 6744 'add' 'add_ln712_1888' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6745 [1/1] (1.52ns)   --->   "%add_ln712_1889 = add i15 %zext_ln717_315, i15 %zext_ln42_175"   --->   Operation 6745 'add' 'add_ln712_1889' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6746 [1/1] (0.00ns)   --->   "%zext_ln712_570 = zext i15 %add_ln712_1889"   --->   Operation 6746 'zext' 'zext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6747 [1/1] (0.00ns)   --->   "%zext_ln712_571 = zext i15 %add_ln712_1891"   --->   Operation 6747 'zext' 'zext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6748 [1/1] (1.53ns)   --->   "%add_ln712_1892 = add i16 %zext_ln712_571, i16 %zext_ln712_570"   --->   Operation 6748 'add' 'add_ln712_1892' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6749 [1/1] (0.00ns)   --->   "%zext_ln712_572 = zext i15 %add_ln712_1894"   --->   Operation 6749 'zext' 'zext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6750 [1/1] (0.00ns)   --->   "%zext_ln712_573 = zext i15 %add_ln712_1895"   --->   Operation 6750 'zext' 'zext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1896 = add i16 %zext_ln712_573, i16 %zext_ln712_572"   --->   Operation 6751 'add' 'add_ln712_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6752 [1/1] (0.00ns)   --->   "%zext_ln712_577 = zext i12 %add_ln712_1900"   --->   Operation 6752 'zext' 'zext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6753 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1901 = add i16 %zext_ln712_577, i16 %add_ln712_1896"   --->   Operation 6753 'add' 'add_ln712_1901' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6754 [1/1] (1.48ns)   --->   "%add_ln712_1904 = add i13 %sext_ln717_12, i13 %zext_ln42_1"   --->   Operation 6754 'add' 'add_ln712_1904' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6755 [1/1] (1.54ns)   --->   "%add_ln712_1905 = add i13 %sext_ln1171_111, i13 %sext_ln42_45"   --->   Operation 6755 'add' 'add_ln712_1905' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6756 [1/1] (1.48ns)   --->   "%add_ln712_1908 = add i12 %sext_ln1171_138, i12 %sext_ln1171_144"   --->   Operation 6756 'add' 'add_ln712_1908' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6757 [1/1] (0.00ns)   --->   "%sext_ln712_582 = sext i12 %add_ln712_1908"   --->   Operation 6757 'sext' 'sext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6758 [1/1] (0.00ns)   --->   "%sext_ln712_584 = sext i11 %add_ln712_1910"   --->   Operation 6758 'sext' 'sext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6759 [1/1] (1.54ns)   --->   "%add_ln712_1911 = add i13 %sext_ln712_584, i13 %sext_ln712_582"   --->   Operation 6759 'add' 'add_ln712_1911' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6760 [1/1] (0.00ns)   --->   "%sext_ln712_587 = sext i11 %add_ln712_1913"   --->   Operation 6760 'sext' 'sext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6761 [1/1] (0.00ns)   --->   "%sext_ln712_588 = sext i12 %add_ln712_1914"   --->   Operation 6761 'sext' 'sext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1915 = add i13 %sext_ln712_588, i13 %sext_ln42_141"   --->   Operation 6762 'add' 'add_ln712_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6763 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1916 = add i13 %add_ln712_1915, i13 %sext_ln712_587"   --->   Operation 6763 'add' 'add_ln712_1916' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6764 [1/1] (0.00ns)   --->   "%sext_ln712_590 = sext i13 %add_ln712_1917"   --->   Operation 6764 'sext' 'sext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6765 [1/1] (0.00ns)   --->   "%sext_ln712_592 = sext i13 %add_ln712_1919"   --->   Operation 6765 'sext' 'sext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6766 [1/1] (1.53ns)   --->   "%add_ln712_1920 = add i14 %sext_ln712_592, i14 %sext_ln712_590"   --->   Operation 6766 'add' 'add_ln712_1920' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6767 [1/1] (1.52ns)   --->   "%add_ln712_1923 = add i15 %zext_ln717_39, i15 %zext_ln42_18"   --->   Operation 6767 'add' 'add_ln712_1923' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1924 = add i15 %zext_ln42_29, i15 %zext_ln717_101"   --->   Operation 6768 'add' 'add_ln712_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6769 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1925 = add i15 %add_ln712_1924, i15 %zext_ln42_22"   --->   Operation 6769 'add' 'add_ln712_1925' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1927 = add i15 %zext_ln717_127, i15 %zext_ln42_63"   --->   Operation 6770 'add' 'add_ln712_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6771 [1/1] (0.00ns)   --->   "%zext_ln712_580 = zext i11 %add_ln712_1929"   --->   Operation 6771 'zext' 'zext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6772 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1930 = add i15 %zext_ln712_580, i15 %add_ln712_1927"   --->   Operation 6772 'add' 'add_ln712_1930' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6773 [1/1] (0.00ns)   --->   "%zext_ln712_584 = zext i12 %add_ln712_1936"   --->   Operation 6773 'zext' 'zext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6774 [1/1] (1.52ns)   --->   "%add_ln712_1937 = add i15 %zext_ln712_584, i15 %zext_ln717_315"   --->   Operation 6774 'add' 'add_ln712_1937' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6775 [1/1] (0.00ns)   --->   "%zext_ln712_585 = zext i15 %add_ln712_1937"   --->   Operation 6775 'zext' 'zext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6776 [1/1] (0.00ns)   --->   "%zext_ln712_586 = zext i15 %add_ln712_1939"   --->   Operation 6776 'zext' 'zext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6777 [1/1] (1.53ns)   --->   "%add_ln712_1940 = add i16 %zext_ln712_586, i16 %zext_ln712_585"   --->   Operation 6777 'add' 'add_ln712_1940' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.18>
ST_8 : Operation 6778 [1/1] (0.00ns)   --->   "%zext_ln717_5 = zext i14 %sext_ln717_3"   --->   Operation 6778 'zext' 'zext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6779 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i10 %trunc_ln717_163"   --->   Operation 6779 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6780 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i10 %trunc_ln717_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6780 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6781 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i12 %trunc_ln717_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6781 'sext' 'sext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6782 [1/1] (0.00ns)   --->   "%sext_ln717_235 = sext i12 %trunc_ln717_452"   --->   Operation 6782 'sext' 'sext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6783 [1/1] (0.00ns)   --->   "%sext_ln717_249 = sext i9 %trunc_ln717_465"   --->   Operation 6783 'sext' 'sext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6784 [1/1] (0.00ns)   --->   "%sext_ln42_100 = sext i9 %trunc_ln717_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6784 'sext' 'sext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6785 [1/1] (0.00ns)   --->   "%sext_ln717_280 = sext i10 %trunc_ln717_507"   --->   Operation 6785 'sext' 'sext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6786 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i11 %trunc_ln717_509"   --->   Operation 6786 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6787 [1/1] (0.00ns)   --->   "%sext_ln717_314 = sext i12 %trunc_ln717_555"   --->   Operation 6787 'sext' 'sext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6788 [1/1] (0.00ns)   --->   "%sext_ln1171_211 = sext i12 %trunc_ln717_606"   --->   Operation 6788 'sext' 'sext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6789 [1/1] (0.00ns)   --->   "%sext_ln717_367 = sext i12 %trunc_ln717_635"   --->   Operation 6789 'sext' 'sext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6790 [1/1] (0.00ns)   --->   "%sext_ln42_139 = sext i12 %trunc_ln717_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6790 'sext' 'sext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6791 [1/1] (0.00ns)   --->   "%zext_ln42_212 = zext i11 %mult_V_3116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6791 'zext' 'zext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6792 [1/1] (0.00ns)   --->   "%sext_ln42_170 = sext i12 %trunc_ln717_709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6792 'sext' 'sext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6793 [1/1] (0.00ns)   --->   "%sext_ln42_175 = sext i12 %trunc_ln717_725" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6793 'sext' 'sext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6794 [1/1] (0.00ns)   --->   "%sext_ln717_435 = sext i12 %trunc_ln717_729"   --->   Operation 6794 'sext' 'sext_ln717_435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6795 [1/1] (0.00ns)   --->   "%sext_ln717_479 = sext i12 %trunc_ln717_779"   --->   Operation 6795 'sext' 'sext_ln717_479' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6796 [1/1] (0.00ns)   --->   "%sext_ln717_488 = sext i13 %trunc_ln717_793"   --->   Operation 6796 'sext' 'sext_ln717_488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6797 [1/1] (0.00ns)   --->   "%sext_ln717_504 = sext i12 %trunc_ln717_810"   --->   Operation 6797 'sext' 'sext_ln717_504' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6798 [1/1] (0.00ns)   --->   "%sext_ln42_189 = sext i12 %trunc_ln717_810" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6798 'sext' 'sext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6799 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i13 %add_ln712_9"   --->   Operation 6799 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_14 = add i16 %add_ln712_13, i16 %sext_ln712_10"   --->   Operation 6800 'add' 'add_ln712_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6801 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_24 = add i16 %add_ln712_23, i16 %add_ln712_14"   --->   Operation 6801 'add' 'add_ln712_24' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6802 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i14 %add_ln712_31"   --->   Operation 6802 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6803 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i14 %add_ln712_34"   --->   Operation 6803 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6804 [1/1] (1.52ns)   --->   "%add_ln712_35 = add i15 %sext_ln712_21, i15 %sext_ln712_18"   --->   Operation 6804 'add' 'add_ln712_35' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6805 [1/1] (0.00ns)   --->   "%zext_ln712_7 = zext i15 %add_ln712_38"   --->   Operation 6805 'zext' 'zext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6806 [1/1] (0.00ns)   --->   "%zext_ln712_9 = zext i15 %add_ln712_41"   --->   Operation 6806 'zext' 'zext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_42 = add i16 %zext_ln712_9, i16 %zext_ln712_7"   --->   Operation 6807 'add' 'add_ln712_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6808 [1/1] (0.00ns)   --->   "%zext_ln712_12 = zext i15 %add_ln712_48"   --->   Operation 6808 'zext' 'zext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6809 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_49 = add i16 %zext_ln712_12, i16 %add_ln712_42"   --->   Operation 6809 'add' 'add_ln712_49' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6810 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i14 %add_ln712_53"   --->   Operation 6810 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6811 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i14 %add_ln712_56"   --->   Operation 6811 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6812 [1/1] (1.52ns)   --->   "%add_ln712_57 = add i15 %sext_ln712_28, i15 %sext_ln712_25"   --->   Operation 6812 'add' 'add_ln712_57' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6813 [1/1] (0.00ns)   --->   "%zext_ln712_19 = zext i15 %add_ln712_72"   --->   Operation 6813 'zext' 'zext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6814 [1/1] (0.00ns)   --->   "%zext_ln712_25 = zext i15 %add_ln712_80"   --->   Operation 6814 'zext' 'zext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6815 [1/1] (1.53ns)   --->   "%add_ln712_81 = add i16 %zext_ln712_25, i16 %zext_ln712_19"   --->   Operation 6815 'add' 'add_ln712_81' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6816 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i14 %add_ln712_85"   --->   Operation 6816 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6817 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i14 %add_ln712_89"   --->   Operation 6817 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6818 [1/1] (1.52ns)   --->   "%add_ln712_90 = add i15 %sext_ln712_38, i15 %sext_ln712_35"   --->   Operation 6818 'add' 'add_ln712_90' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_95 = add i16 %sext_ln717_488, i16 %zext_ln717_5"   --->   Operation 6819 'add' 'add_ln712_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6820 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_96 = add i16 %add_ln712_95, i16 %sext_ln717_467"   --->   Operation 6820 'add' 'add_ln712_96' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6821 [1/1] (0.00ns)   --->   "%zext_ln712_28 = zext i15 %add_ln712_103"   --->   Operation 6821 'zext' 'zext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6822 [1/1] (0.00ns)   --->   "%zext_ln712_29 = zext i15 %add_ln712_105"   --->   Operation 6822 'zext' 'zext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6823 [1/1] (1.53ns)   --->   "%add_ln712_106 = add i16 %zext_ln712_29, i16 %zext_ln712_28"   --->   Operation 6823 'add' 'add_ln712_106' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6824 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i12 %add_ln712_124"   --->   Operation 6824 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6825 [1/1] (0.00ns)   --->   "%zext_ln712_40 = zext i10 %add_ln712_129"   --->   Operation 6825 'zext' 'zext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_130 = add i16 %zext_ln712_40, i16 %add_ln712_126"   --->   Operation 6826 'add' 'add_ln712_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6827 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_131 = add i16 %add_ln712_130, i16 %sext_ln712_45"   --->   Operation 6827 'add' 'add_ln712_131' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6828 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i14 %add_ln712_134"   --->   Operation 6828 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6829 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i14 %add_ln712_138"   --->   Operation 6829 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6830 [1/1] (1.52ns)   --->   "%add_ln712_139 = add i15 %sext_ln712_50, i15 %sext_ln712_48"   --->   Operation 6830 'add' 'add_ln712_139' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6831 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i13 %add_ln712_142"   --->   Operation 6831 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6832 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i10 %add_ln712_143"   --->   Operation 6832 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6833 [1/1] (0.00ns)   --->   "%zext_ln712_42 = zext i15 %add_ln712_145"   --->   Operation 6833 'zext' 'zext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_146 = add i16 %zext_ln712_42, i16 %sext_ln712_54"   --->   Operation 6834 'add' 'add_ln712_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6835 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_147 = add i16 %add_ln712_146, i16 %sext_ln712_53"   --->   Operation 6835 'add' 'add_ln712_147' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6836 [1/1] (0.00ns)   --->   "%zext_ln712_44 = zext i15 %add_ln712_151"   --->   Operation 6836 'zext' 'zext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_156 = add i16 %add_ln712_155, i16 %zext_ln712_44"   --->   Operation 6837 'add' 'add_ln712_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6838 [1/1] (0.00ns)   --->   "%zext_ln712_51 = zext i15 %add_ln712_165"   --->   Operation 6838 'zext' 'zext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6839 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_166 = add i16 %zext_ln712_51, i16 %add_ln712_156"   --->   Operation 6839 'add' 'add_ln712_166' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6840 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i12 %add_ln712_169"   --->   Operation 6840 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6841 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i12 %add_ln712_171"   --->   Operation 6841 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6842 [1/1] (1.54ns)   --->   "%add_ln712_172 = add i13 %sext_ln712_56, i13 %sext_ln712_55"   --->   Operation 6842 'add' 'add_ln712_172' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6843 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i10 %add_ln712_174"   --->   Operation 6843 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6844 [1/1] (0.00ns)   --->   "%zext_ln712_53 = zext i15 %add_ln712_177"   --->   Operation 6844 'zext' 'zext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6845 [1/1] (1.53ns)   --->   "%add_ln712_178 = add i16 %zext_ln712_53, i16 %sext_ln712_59"   --->   Operation 6845 'add' 'add_ln712_178' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6846 [1/1] (0.00ns)   --->   "%zext_ln712_55 = zext i12 %add_ln712_181"   --->   Operation 6846 'zext' 'zext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_185 = add i16 %add_ln712_184, i16 %zext_ln712_55"   --->   Operation 6847 'add' 'add_ln712_185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6848 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_192 = add i16 %add_ln712_191, i16 %add_ln712_185"   --->   Operation 6848 'add' 'add_ln712_192' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6849 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i13 %add_ln712_194"   --->   Operation 6849 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6850 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i13 %add_ln712_196"   --->   Operation 6850 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6851 [1/1] (1.53ns)   --->   "%add_ln712_197 = add i14 %sext_ln712_61, i14 %sext_ln712_60"   --->   Operation 6851 'add' 'add_ln712_197' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6852 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i14 %add_ln712_197"   --->   Operation 6852 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6853 [1/1] (0.00ns)   --->   "%sext_ln712_65 = sext i14 %add_ln712_201"   --->   Operation 6853 'sext' 'sext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6854 [1/1] (1.52ns)   --->   "%add_ln712_202 = add i15 %sext_ln712_65, i15 %sext_ln712_62"   --->   Operation 6854 'add' 'add_ln712_202' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6855 [1/1] (0.00ns)   --->   "%sext_ln712_69 = sext i14 %add_ln712_206"   --->   Operation 6855 'sext' 'sext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_211 = add i16 %add_ln712_210, i16 %add_ln712_208"   --->   Operation 6856 'add' 'add_ln712_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6857 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_212 = add i16 %add_ln712_211, i16 %sext_ln712_69"   --->   Operation 6857 'add' 'add_ln712_212' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6858 [1/1] (0.00ns)   --->   "%zext_ln712_64 = zext i15 %add_ln712_217"   --->   Operation 6858 'zext' 'zext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_222 = add i16 %add_ln712_221, i16 %zext_ln712_64"   --->   Operation 6859 'add' 'add_ln712_222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6860 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_233 = add i16 %add_ln712_232, i16 %add_ln712_222"   --->   Operation 6860 'add' 'add_ln712_233' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6861 [1/1] (0.00ns)   --->   "%sext_ln712_72 = sext i14 %add_ln712_238"   --->   Operation 6861 'sext' 'sext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6862 [1/1] (0.00ns)   --->   "%sext_ln712_75 = sext i14 %add_ln712_243"   --->   Operation 6862 'sext' 'sext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6863 [1/1] (1.52ns)   --->   "%add_ln712_244 = add i15 %sext_ln712_75, i15 %sext_ln712_72"   --->   Operation 6863 'add' 'add_ln712_244' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6864 [1/1] (0.00ns)   --->   "%sext_ln712_80 = sext i14 %add_ln712_249"   --->   Operation 6864 'sext' 'sext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6865 [1/1] (0.00ns)   --->   "%sext_ln712_81 = sext i13 %add_ln712_251"   --->   Operation 6865 'sext' 'sext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_254 = add i16 %add_ln712_253, i16 %sext_ln712_81"   --->   Operation 6866 'add' 'add_ln712_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6867 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_255 = add i16 %add_ln712_254, i16 %sext_ln712_80"   --->   Operation 6867 'add' 'add_ln712_255' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_266 = add i16 %add_ln712_265, i16 %add_ln712_260"   --->   Operation 6868 'add' 'add_ln712_266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6869 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_278 = add i16 %add_ln712_277, i16 %add_ln712_266"   --->   Operation 6869 'add' 'add_ln712_278' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6870 [1/1] (0.00ns)   --->   "%sext_ln712_84 = sext i13 %add_ln712_282"   --->   Operation 6870 'sext' 'sext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6871 [1/1] (0.00ns)   --->   "%sext_ln712_85 = sext i12 %add_ln712_283"   --->   Operation 6871 'sext' 'sext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln712_86 = sext i13 %add_ln712_284"   --->   Operation 6872 'sext' 'sext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_285 = add i14 %sext_ln712_86, i14 %sext_ln712_85"   --->   Operation 6873 'add' 'add_ln712_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6874 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_286 = add i14 %add_ln712_285, i14 %sext_ln712_84"   --->   Operation 6874 'add' 'add_ln712_286' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_303 = add i16 %add_ln712_302, i16 %add_ln712_298"   --->   Operation 6875 'add' 'add_ln712_303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6876 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_313 = add i16 %add_ln712_312, i16 %add_ln712_303"   --->   Operation 6876 'add' 'add_ln712_313' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6877 [1/1] (0.00ns)   --->   "%sext_ln712_91 = sext i14 %add_ln712_315"   --->   Operation 6877 'sext' 'sext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6878 [1/1] (0.00ns)   --->   "%sext_ln712_92 = sext i13 %add_ln712_316"   --->   Operation 6878 'sext' 'sext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_317 = add i15 %sext_ln712_92, i15 %sext_ln712_91"   --->   Operation 6879 'add' 'add_ln712_317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6880 [1/1] (0.00ns)   --->   "%sext_ln712_95 = sext i14 %add_ln712_320"   --->   Operation 6880 'sext' 'sext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6881 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_321 = add i15 %sext_ln712_95, i15 %add_ln712_317"   --->   Operation 6881 'add' 'add_ln712_321' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6882 [1/1] (0.00ns)   --->   "%sext_ln712_97 = sext i13 %add_ln712_322"   --->   Operation 6882 'sext' 'sext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6883 [1/1] (1.54ns)   --->   "%add_ln712_323 = add i13 %sext_ln1171_218, i13 %sext_ln717_367"   --->   Operation 6883 'add' 'add_ln712_323' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6884 [1/1] (0.00ns)   --->   "%sext_ln712_98 = sext i13 %add_ln712_323"   --->   Operation 6884 'sext' 'sext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6885 [1/1] (1.53ns)   --->   "%add_ln712_324 = add i14 %sext_ln712_98, i14 %sext_ln712_97"   --->   Operation 6885 'add' 'add_ln712_324' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6886 [1/1] (0.00ns)   --->   "%sext_ln712_100 = sext i13 %add_ln712_325"   --->   Operation 6886 'sext' 'sext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6887 [1/1] (0.00ns)   --->   "%sext_ln712_101 = sext i13 %add_ln712_326"   --->   Operation 6887 'sext' 'sext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_327 = add i14 %sext_ln712_101, i14 %sext_ln717_435"   --->   Operation 6888 'add' 'add_ln712_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6889 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_328 = add i14 %add_ln712_327, i14 %sext_ln712_100"   --->   Operation 6889 'add' 'add_ln712_328' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6890 [1/1] (0.00ns)   --->   "%zext_ln712_94 = zext i15 %add_ln712_333"   --->   Operation 6890 'zext' 'zext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_337 = add i16 %add_ln712_336, i16 %zext_ln712_94"   --->   Operation 6891 'add' 'add_ln712_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6892 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_346 = add i16 %add_ln712_345, i16 %add_ln712_337"   --->   Operation 6892 'add' 'add_ln712_346' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6893 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i14 %add_ln712_349"   --->   Operation 6893 'sext' 'sext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6894 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i13 %add_ln712_352"   --->   Operation 6894 'sext' 'sext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6895 [1/1] (1.52ns)   --->   "%add_ln712_353 = add i15 %sext_ln712_107, i15 %sext_ln712_105"   --->   Operation 6895 'add' 'add_ln712_353' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_368 = add i16 %add_ln712_367, i16 %add_ln712_364"   --->   Operation 6896 'add' 'add_ln712_368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6897 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_376 = add i16 %add_ln712_375, i16 %add_ln712_368"   --->   Operation 6897 'add' 'add_ln712_376' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6898 [1/1] (1.54ns)   --->   "%add_ln712_378 = add i13 %sext_ln1171_91, i13 %sext_ln717_235"   --->   Operation 6898 'add' 'add_ln712_378' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6899 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i13 %add_ln712_378"   --->   Operation 6899 'sext' 'sext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6900 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i13 %add_ln712_380"   --->   Operation 6900 'sext' 'sext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6901 [1/1] (1.53ns)   --->   "%add_ln712_381 = add i14 %sext_ln712_115, i14 %sext_ln712_113"   --->   Operation 6901 'add' 'add_ln712_381' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6902 [1/1] (0.00ns)   --->   "%sext_ln712_120 = sext i14 %add_ln712_400"   --->   Operation 6902 'sext' 'sext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6903 [1/1] (0.00ns)   --->   "%sext_ln712_124 = sext i14 %add_ln712_404"   --->   Operation 6903 'sext' 'sext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6904 [1/1] (1.52ns)   --->   "%add_ln712_405 = add i15 %sext_ln712_124, i15 %sext_ln712_120"   --->   Operation 6904 'add' 'add_ln712_405' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6905 [1/1] (0.00ns)   --->   "%sext_ln712_127 = sext i13 %add_ln712_409"   --->   Operation 6905 'sext' 'sext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6906 [1/1] (0.00ns)   --->   "%sext_ln712_131 = sext i14 %add_ln712_414"   --->   Operation 6906 'sext' 'sext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6907 [1/1] (1.52ns)   --->   "%add_ln712_415 = add i15 %sext_ln712_131, i15 %sext_ln712_127"   --->   Operation 6907 'add' 'add_ln712_415' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6908 [1/1] (0.00ns)   --->   "%zext_ln712_121 = zext i15 %add_ln712_420"   --->   Operation 6908 'zext' 'zext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6909 [1/1] (0.00ns)   --->   "%zext_ln712_124 = zext i15 %add_ln712_425"   --->   Operation 6909 'zext' 'zext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_426 = add i16 %zext_ln712_124, i16 %zext_ln712_121"   --->   Operation 6910 'add' 'add_ln712_426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6911 [1/1] (0.00ns)   --->   "%zext_ln712_130 = zext i15 %add_ln712_436"   --->   Operation 6911 'zext' 'zext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6912 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_437 = add i16 %zext_ln712_130, i16 %add_ln712_426"   --->   Operation 6912 'add' 'add_ln712_437' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6913 [1/1] (0.00ns)   --->   "%sext_ln712_137 = sext i15 %add_ln712_443"   --->   Operation 6913 'sext' 'sext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6914 [1/1] (0.00ns)   --->   "%sext_ln712_141 = sext i14 %add_ln712_448"   --->   Operation 6914 'sext' 'sext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6915 [1/1] (1.53ns)   --->   "%add_ln712_449 = add i16 %sext_ln712_141, i16 %sext_ln712_137"   --->   Operation 6915 'add' 'add_ln712_449' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_472 = add i16 %add_ln712_471, i16 %add_ln712_466"   --->   Operation 6916 'add' 'add_ln712_472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6917 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_485 = add i16 %add_ln712_484, i16 %add_ln712_472"   --->   Operation 6917 'add' 'add_ln712_485' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6918 [1/1] (0.00ns)   --->   "%sext_ln712_152 = sext i14 %add_ln712_488"   --->   Operation 6918 'sext' 'sext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6919 [1/1] (0.00ns)   --->   "%sext_ln712_154 = sext i13 %add_ln712_491"   --->   Operation 6919 'sext' 'sext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6920 [1/1] (1.52ns)   --->   "%add_ln712_492 = add i15 %sext_ln712_154, i15 %sext_ln712_152"   --->   Operation 6920 'add' 'add_ln712_492' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_520 = add i13 %sext_ln1171_183, i13 %sext_ln717_314"   --->   Operation 6921 'add' 'add_ln712_520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6922 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_521 = add i13 %add_ln712_520, i13 %sext_ln717_249"   --->   Operation 6922 'add' 'add_ln712_521' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6923 [1/1] (0.00ns)   --->   "%sext_ln712_168 = sext i13 %add_ln712_526"   --->   Operation 6923 'sext' 'sext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6924 [1/1] (0.00ns)   --->   "%sext_ln712_169 = sext i14 %add_ln712_527"   --->   Operation 6924 'sext' 'sext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_530 = add i16 %add_ln712_529, i16 %sext_ln712_169"   --->   Operation 6925 'add' 'add_ln712_530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6926 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_531 = add i16 %add_ln712_530, i16 %sext_ln712_168"   --->   Operation 6926 'add' 'add_ln712_531' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6927 [1/1] (0.00ns)   --->   "%zext_ln712_156 = zext i15 %add_ln712_535"   --->   Operation 6927 'zext' 'zext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_540 = add i16 %add_ln712_539, i16 %zext_ln712_156"   --->   Operation 6928 'add' 'add_ln712_540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6929 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_550 = add i16 %add_ln712_549, i16 %add_ln712_540"   --->   Operation 6929 'add' 'add_ln712_550' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6930 [1/1] (0.00ns)   --->   "%sext_ln712_171 = sext i13 %add_ln712_554"   --->   Operation 6930 'sext' 'sext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6931 [1/1] (0.00ns)   --->   "%sext_ln712_174 = sext i14 %add_ln712_558"   --->   Operation 6931 'sext' 'sext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6932 [1/1] (1.52ns)   --->   "%add_ln712_559 = add i15 %sext_ln712_174, i15 %sext_ln712_171"   --->   Operation 6932 'add' 'add_ln712_559' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6933 [1/1] (0.00ns)   --->   "%sext_ln712_176 = sext i12 %add_ln712_560"   --->   Operation 6933 'sext' 'sext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6934 [1/1] (0.00ns)   --->   "%zext_ln712_165 = zext i15 %add_ln712_561"   --->   Operation 6934 'zext' 'zext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_562 = add i16 %zext_ln712_165, i16 %sext_ln712_176"   --->   Operation 6935 'add' 'add_ln712_562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6936 [1/1] (0.00ns)   --->   "%zext_ln712_168 = zext i15 %add_ln712_566"   --->   Operation 6936 'zext' 'zext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6937 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_567 = add i16 %zext_ln712_168, i16 %add_ln712_562"   --->   Operation 6937 'add' 'add_ln712_567' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6938 [1/1] (0.00ns)   --->   "%zext_ln712_174 = zext i13 %add_ln712_575"   --->   Operation 6938 'zext' 'zext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_576 = add i16 %zext_ln712_174, i16 %add_ln712_571"   --->   Operation 6939 'add' 'add_ln712_576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6940 [1/1] (0.00ns)   --->   "%zext_ln712_180 = zext i13 %add_ln712_584"   --->   Operation 6940 'zext' 'zext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6941 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_585 = add i16 %zext_ln712_180, i16 %add_ln712_576"   --->   Operation 6941 'add' 'add_ln712_585' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_588 = add i13 %sext_ln717_280, i13 %sext_ln717_314"   --->   Operation 6942 'add' 'add_ln712_588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6943 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_589 = add i13 %add_ln712_588, i13 %sext_ln42_100"   --->   Operation 6943 'add' 'add_ln712_589' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6944 [1/1] (0.00ns)   --->   "%zext_ln712_190 = zext i15 %add_ln712_623"   --->   Operation 6944 'zext' 'zext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6945 [1/1] (0.00ns)   --->   "%zext_ln712_192 = zext i15 %add_ln712_626"   --->   Operation 6945 'zext' 'zext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_627 = add i16 %zext_ln712_192, i16 %zext_ln712_190"   --->   Operation 6946 'add' 'add_ln712_627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6947 [1/1] (0.00ns)   --->   "%zext_ln712_197 = zext i13 %add_ln712_634"   --->   Operation 6947 'zext' 'zext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6948 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_635 = add i16 %zext_ln712_197, i16 %add_ln712_627"   --->   Operation 6948 'add' 'add_ln712_635' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6949 [1/1] (0.00ns)   --->   "%sext_ln712_194 = sext i14 %add_ln712_640"   --->   Operation 6949 'sext' 'sext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6950 [1/1] (0.00ns)   --->   "%sext_ln712_195 = sext i14 %add_ln712_642"   --->   Operation 6950 'sext' 'sext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6951 [1/1] (0.00ns)   --->   "%sext_ln712_196 = sext i13 %add_ln712_644"   --->   Operation 6951 'sext' 'sext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6952 [1/1] (1.52ns)   --->   "%add_ln712_645 = add i15 %sext_ln712_196, i15 %sext_ln712_195"   --->   Operation 6952 'add' 'add_ln712_645' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6953 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i15 %add_ln712_645"   --->   Operation 6953 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6954 [1/1] (1.53ns)   --->   "%add_ln712_646 = add i16 %sext_ln712_197, i16 %sext_ln712_194"   --->   Operation 6954 'add' 'add_ln712_646' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6955 [1/1] (0.00ns)   --->   "%sext_ln712_202 = sext i15 %add_ln712_651"   --->   Operation 6955 'sext' 'sext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6956 [1/1] (0.00ns)   --->   "%sext_ln712_204 = sext i14 %add_ln712_656"   --->   Operation 6956 'sext' 'sext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6957 [1/1] (1.53ns)   --->   "%add_ln712_657 = add i16 %sext_ln712_204, i16 %sext_ln712_202"   --->   Operation 6957 'add' 'add_ln712_657' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6958 [1/1] (0.00ns)   --->   "%zext_ln712_203 = zext i15 %add_ln712_667"   --->   Operation 6958 'zext' 'zext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_668 = add i16 %zext_ln712_203, i16 %add_ln712_662"   --->   Operation 6959 'add' 'add_ln712_668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6960 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_680 = add i16 %add_ln712_679, i16 %add_ln712_668"   --->   Operation 6960 'add' 'add_ln712_680' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6961 [1/1] (0.00ns)   --->   "%sext_ln712_206 = sext i13 %add_ln712_683"   --->   Operation 6961 'sext' 'sext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6962 [1/1] (0.00ns)   --->   "%sext_ln712_209 = sext i14 %add_ln712_686"   --->   Operation 6962 'sext' 'sext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6963 [1/1] (1.52ns)   --->   "%add_ln712_687 = add i15 %sext_ln712_209, i15 %sext_ln712_206"   --->   Operation 6963 'add' 'add_ln712_687' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6964 [1/1] (0.00ns)   --->   "%zext_ln712_210 = zext i15 %add_ln712_698"   --->   Operation 6964 'zext' 'zext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_702 = add i16 %add_ln712_701, i16 %zext_ln712_210"   --->   Operation 6965 'add' 'add_ln712_702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6966 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_710 = add i16 %add_ln712_709, i16 %add_ln712_702"   --->   Operation 6966 'add' 'add_ln712_710' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6967 [1/1] (0.00ns)   --->   "%sext_ln712_216 = sext i14 %add_ln712_714"   --->   Operation 6967 'sext' 'sext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6968 [1/1] (0.00ns)   --->   "%sext_ln712_219 = sext i14 %add_ln712_718"   --->   Operation 6968 'sext' 'sext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6969 [1/1] (1.52ns)   --->   "%add_ln712_719 = add i15 %sext_ln712_219, i15 %sext_ln712_216"   --->   Operation 6969 'add' 'add_ln712_719' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6970 [1/1] (0.00ns)   --->   "%sext_ln712_223 = sext i13 %add_ln712_723"   --->   Operation 6970 'sext' 'sext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6971 [1/1] (0.00ns)   --->   "%sext_ln712_224 = sext i13 %add_ln712_724"   --->   Operation 6971 'sext' 'sext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6972 [1/1] (0.00ns)   --->   "%zext_ln712_218 = zext i15 %add_ln712_726"   --->   Operation 6972 'zext' 'zext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_727 = add i16 %zext_ln712_218, i16 %sext_ln712_224"   --->   Operation 6973 'add' 'add_ln712_727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6974 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_728 = add i16 %add_ln712_727, i16 %sext_ln712_223"   --->   Operation 6974 'add' 'add_ln712_728' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_737 = add i16 %add_ln712_736, i16 %add_ln712_732"   --->   Operation 6975 'add' 'add_ln712_737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6976 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_747 = add i16 %add_ln712_746, i16 %add_ln712_737"   --->   Operation 6976 'add' 'add_ln712_747' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6977 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i13 %add_ln712_749"   --->   Operation 6977 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6978 [1/1] (0.00ns)   --->   "%sext_ln712_226 = sext i13 %add_ln712_751"   --->   Operation 6978 'sext' 'sext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6979 [1/1] (1.53ns)   --->   "%add_ln712_752 = add i14 %sext_ln712_226, i14 %sext_ln712_225"   --->   Operation 6979 'add' 'add_ln712_752' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6980 [1/1] (0.00ns)   --->   "%sext_ln712_227 = sext i14 %add_ln712_752"   --->   Operation 6980 'sext' 'sext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6981 [1/1] (0.00ns)   --->   "%sext_ln712_231 = sext i14 %add_ln712_757"   --->   Operation 6981 'sext' 'sext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6982 [1/1] (1.52ns)   --->   "%add_ln712_758 = add i15 %sext_ln712_231, i15 %sext_ln712_227"   --->   Operation 6982 'add' 'add_ln712_758' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_763 = add i16 %sext_ln717_504, i16 %zext_ln717_15"   --->   Operation 6983 'add' 'add_ln712_763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6984 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_764 = add i16 %add_ln712_763, i16 %sext_ln717_479"   --->   Operation 6984 'add' 'add_ln712_764' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_779 = add i16 %add_ln712_778, i16 %add_ln712_773"   --->   Operation 6985 'add' 'add_ln712_779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6986 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_790 = add i16 %add_ln712_789, i16 %add_ln712_779"   --->   Operation 6986 'add' 'add_ln712_790' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 6987 [1/1] (0.00ns)   --->   "%sext_ln712_236 = sext i11 %add_ln712_792"   --->   Operation 6987 'sext' 'sext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6988 [1/1] (0.00ns)   --->   "%sext_ln712_237 = sext i12 %add_ln712_794"   --->   Operation 6988 'sext' 'sext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6989 [1/1] (1.54ns)   --->   "%add_ln712_795 = add i13 %sext_ln712_237, i13 %sext_ln712_236"   --->   Operation 6989 'add' 'add_ln712_795' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6990 [1/1] (0.00ns)   --->   "%sext_ln712_238 = sext i13 %add_ln712_795"   --->   Operation 6990 'sext' 'sext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6991 [1/1] (0.00ns)   --->   "%sext_ln712_239 = sext i13 %add_ln712_797"   --->   Operation 6991 'sext' 'sext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6992 [1/1] (0.00ns)   --->   "%sext_ln712_240 = sext i13 %add_ln712_799"   --->   Operation 6992 'sext' 'sext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6993 [1/1] (1.53ns)   --->   "%add_ln712_800 = add i14 %sext_ln712_240, i14 %sext_ln712_239"   --->   Operation 6993 'add' 'add_ln712_800' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6994 [1/1] (0.00ns)   --->   "%sext_ln712_241 = sext i14 %add_ln712_800"   --->   Operation 6994 'sext' 'sext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6995 [1/1] (1.52ns)   --->   "%add_ln712_801 = add i15 %sext_ln712_241, i15 %sext_ln712_238"   --->   Operation 6995 'add' 'add_ln712_801' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6996 [1/1] (0.00ns)   --->   "%sext_ln712_246 = sext i14 %add_ln712_806"   --->   Operation 6996 'sext' 'sext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6997 [1/1] (0.00ns)   --->   "%zext_ln712_242 = zext i15 %add_ln712_811"   --->   Operation 6997 'zext' 'zext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 6998 [1/1] (1.53ns)   --->   "%add_ln712_812 = add i16 %zext_ln712_242, i16 %sext_ln712_246"   --->   Operation 6998 'add' 'add_ln712_812' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 6999 [1/1] (0.00ns)   --->   "%zext_ln712_251 = zext i14 %add_ln712_824"   --->   Operation 6999 'zext' 'zext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7000 [1/1] (0.00ns)   --->   "%zext_ln712_259 = zext i12 %add_ln712_834"   --->   Operation 7000 'zext' 'zext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_835 = add i16 %zext_ln712_259, i16 %add_ln712_829"   --->   Operation 7001 'add' 'add_ln712_835' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7002 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_836 = add i16 %add_ln712_835, i16 %zext_ln712_251"   --->   Operation 7002 'add' 'add_ln712_836' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7003 [1/1] (0.00ns)   --->   "%sext_ln712_249 = sext i14 %add_ln712_841"   --->   Operation 7003 'sext' 'sext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7004 [1/1] (0.00ns)   --->   "%sext_ln712_253 = sext i14 %add_ln712_845"   --->   Operation 7004 'sext' 'sext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7005 [1/1] (1.52ns)   --->   "%add_ln712_846 = add i15 %sext_ln712_253, i15 %sext_ln712_249"   --->   Operation 7005 'add' 'add_ln712_846' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7006 [1/1] (0.00ns)   --->   "%sext_ln712_257 = sext i14 %add_ln712_850"   --->   Operation 7006 'sext' 'sext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7007 [1/1] (0.00ns)   --->   "%sext_ln712_258 = sext i12 %add_ln712_851"   --->   Operation 7007 'sext' 'sext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_854 = add i16 %add_ln712_853, i16 %sext_ln712_258"   --->   Operation 7008 'add' 'add_ln712_854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7009 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_855 = add i16 %add_ln712_854, i16 %sext_ln712_257"   --->   Operation 7009 'add' 'add_ln712_855' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7010 [1/1] (0.00ns)   --->   "%zext_ln712_262 = zext i15 %add_ln712_860"   --->   Operation 7010 'zext' 'zext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7011 [1/1] (0.00ns)   --->   "%zext_ln712_265 = zext i15 %add_ln712_864"   --->   Operation 7011 'zext' 'zext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_865 = add i16 %zext_ln712_265, i16 %zext_ln712_262"   --->   Operation 7012 'add' 'add_ln712_865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7013 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_875 = add i16 %add_ln712_874, i16 %add_ln712_865"   --->   Operation 7013 'add' 'add_ln712_875' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7014 [1/1] (0.00ns)   --->   "%sext_ln712_261 = sext i13 %add_ln712_879"   --->   Operation 7014 'sext' 'sext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7015 [1/1] (0.00ns)   --->   "%sext_ln712_262 = sext i13 %add_ln712_880"   --->   Operation 7015 'sext' 'sext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7016 [1/1] (0.00ns)   --->   "%sext_ln712_263 = sext i13 %add_ln712_882"   --->   Operation 7016 'sext' 'sext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7017 [1/1] (1.53ns)   --->   "%add_ln712_883 = add i14 %sext_ln712_263, i14 %sext_ln712_262"   --->   Operation 7017 'add' 'add_ln712_883' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7018 [1/1] (0.00ns)   --->   "%sext_ln712_264 = sext i14 %add_ln712_883"   --->   Operation 7018 'sext' 'sext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7019 [1/1] (1.52ns)   --->   "%add_ln712_884 = add i15 %sext_ln712_264, i15 %sext_ln712_261"   --->   Operation 7019 'add' 'add_ln712_884' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7020 [1/1] (0.00ns)   --->   "%sext_ln712_272 = sext i13 %add_ln712_896"   --->   Operation 7020 'sext' 'sext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_901 = add i16 %add_ln712_900, i16 %sext_ln712_272"   --->   Operation 7021 'add' 'add_ln712_901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7022 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_910 = add i16 %add_ln712_909, i16 %add_ln712_901"   --->   Operation 7022 'add' 'add_ln712_910' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7023 [1/1] (0.00ns)   --->   "%sext_ln712_276 = sext i13 %add_ln712_917"   --->   Operation 7023 'sext' 'sext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7024 [1/1] (0.00ns)   --->   "%sext_ln712_277 = sext i12 %add_ln712_919"   --->   Operation 7024 'sext' 'sext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7025 [1/1] (1.53ns)   --->   "%add_ln712_920 = add i14 %sext_ln712_277, i14 %sext_ln712_276"   --->   Operation 7025 'add' 'add_ln712_920' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7026 [1/1] (0.00ns)   --->   "%sext_ln712_282 = sext i14 %add_ln712_926"   --->   Operation 7026 'sext' 'sext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7027 [1/1] (0.00ns)   --->   "%sext_ln712_283 = sext i13 %add_ln712_928"   --->   Operation 7027 'sext' 'sext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7028 [1/1] (0.00ns)   --->   "%zext_ln712_280 = zext i13 %add_ln712_930"   --->   Operation 7028 'zext' 'zext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_931 = add i15 %zext_ln712_280, i15 %sext_ln712_283"   --->   Operation 7029 'add' 'add_ln712_931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7030 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_932 = add i15 %add_ln712_931, i15 %sext_ln712_282"   --->   Operation 7030 'add' 'add_ln712_932' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7031 [1/1] (0.00ns)   --->   "%zext_ln712_283 = zext i15 %add_ln712_938"   --->   Operation 7031 'zext' 'zext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_944 = add i16 %add_ln712_943, i16 %zext_ln712_283"   --->   Operation 7032 'add' 'add_ln712_944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7033 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_956 = add i16 %add_ln712_955, i16 %add_ln712_944"   --->   Operation 7033 'add' 'add_ln712_956' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7034 [1/1] (0.00ns)   --->   "%sext_ln712_285 = sext i14 %add_ln712_958"   --->   Operation 7034 'sext' 'sext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7035 [1/1] (0.00ns)   --->   "%sext_ln712_286 = sext i14 %add_ln712_959"   --->   Operation 7035 'sext' 'sext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_960 = add i15 %sext_ln712_286, i15 %sext_ln712_285"   --->   Operation 7036 'add' 'add_ln712_960' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7037 [1/1] (0.00ns)   --->   "%sext_ln712_289 = sext i14 %add_ln712_964"   --->   Operation 7037 'sext' 'sext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7038 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_965 = add i15 %sext_ln712_289, i15 %add_ln712_960"   --->   Operation 7038 'add' 'add_ln712_965' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7039 [1/1] (0.00ns)   --->   "%sext_ln712_293 = sext i14 %add_ln712_968"   --->   Operation 7039 'sext' 'sext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7040 [1/1] (0.00ns)   --->   "%sext_ln712_294 = sext i13 %add_ln712_969"   --->   Operation 7040 'sext' 'sext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_972 = add i16 %add_ln712_971, i16 %sext_ln712_294"   --->   Operation 7041 'add' 'add_ln712_972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7042 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_973 = add i16 %add_ln712_972, i16 %sext_ln712_293"   --->   Operation 7042 'add' 'add_ln712_973' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7043 [1/1] (0.00ns)   --->   "%zext_ln712_298 = zext i15 %add_ln712_981"   --->   Operation 7043 'zext' 'zext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_982 = add i16 %zext_ln712_298, i16 %add_ln712_977"   --->   Operation 7044 'add' 'add_ln712_982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7045 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_991 = add i16 %add_ln712_990, i16 %add_ln712_982"   --->   Operation 7045 'add' 'add_ln712_991' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7046 [1/1] (0.00ns)   --->   "%sext_ln712_296 = sext i13 %add_ln712_995"   --->   Operation 7046 'sext' 'sext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7047 [1/1] (0.00ns)   --->   "%sext_ln712_300 = sext i14 %add_ln712_999"   --->   Operation 7047 'sext' 'sext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7048 [1/1] (1.52ns)   --->   "%add_ln712_1000 = add i15 %sext_ln712_300, i15 %sext_ln712_296"   --->   Operation 7048 'add' 'add_ln712_1000' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7049 [1/1] (0.00ns)   --->   "%sext_ln712_304 = sext i14 %add_ln712_1003"   --->   Operation 7049 'sext' 'sext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7050 [1/1] (0.00ns)   --->   "%zext_ln712_305 = zext i15 %add_ln712_1007"   --->   Operation 7050 'zext' 'zext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7051 [1/1] (1.53ns)   --->   "%add_ln712_1008 = add i16 %zext_ln712_305, i16 %sext_ln712_304"   --->   Operation 7051 'add' 'add_ln712_1008' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7052 [1/1] (0.00ns)   --->   "%zext_ln712_310 = zext i15 %add_ln712_1016"   --->   Operation 7052 'zext' 'zext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1017 = add i16 %zext_ln712_310, i16 %add_ln712_1012"   --->   Operation 7053 'add' 'add_ln712_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7054 [1/1] (0.00ns)   --->   "%zext_ln712_317 = zext i15 %add_ln712_1026"   --->   Operation 7054 'zext' 'zext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7055 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1027 = add i16 %zext_ln712_317, i16 %add_ln712_1017"   --->   Operation 7055 'add' 'add_ln712_1027' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7056 [1/1] (0.00ns)   --->   "%sext_ln712_306 = sext i12 %add_ln712_1031"   --->   Operation 7056 'sext' 'sext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7057 [1/1] (0.00ns)   --->   "%sext_ln712_308 = sext i13 %add_ln712_1034"   --->   Operation 7057 'sext' 'sext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7058 [1/1] (1.53ns)   --->   "%add_ln712_1035 = add i14 %sext_ln712_308, i14 %sext_ln712_306"   --->   Operation 7058 'add' 'add_ln712_1035' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7059 [1/1] (0.00ns)   --->   "%zext_ln712_323 = zext i15 %add_ln712_1050"   --->   Operation 7059 'zext' 'zext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7060 [1/1] (0.00ns)   --->   "%zext_ln712_325 = zext i15 %add_ln712_1053"   --->   Operation 7060 'zext' 'zext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1057 = add i16 %add_ln712_1056, i16 %zext_ln712_325"   --->   Operation 7061 'add' 'add_ln712_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7062 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1058 = add i16 %add_ln712_1057, i16 %zext_ln712_323"   --->   Operation 7062 'add' 'add_ln712_1058' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7063 [1/1] (0.00ns)   --->   "%sext_ln712_319 = sext i14 %add_ln712_1066"   --->   Operation 7063 'sext' 'sext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7064 [1/1] (0.00ns)   --->   "%sext_ln712_322 = sext i14 %add_ln712_1069"   --->   Operation 7064 'sext' 'sext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7065 [1/1] (0.00ns)   --->   "%sext_ln712_325 = sext i14 %add_ln712_1073"   --->   Operation 7065 'sext' 'sext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1074 = add i15 %sext_ln712_325, i15 %sext_ln712_322"   --->   Operation 7066 'add' 'add_ln712_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7067 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1075 = add i15 %add_ln712_1074, i15 %sext_ln712_319"   --->   Operation 7067 'add' 'add_ln712_1075' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7068 [1/1] (0.00ns)   --->   "%zext_ln712_329 = zext i15 %add_ln712_1078"   --->   Operation 7068 'zext' 'zext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7069 [1/1] (0.00ns)   --->   "%zext_ln712_330 = zext i15 %add_ln712_1079"   --->   Operation 7069 'zext' 'zext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7070 [1/1] (0.00ns)   --->   "%zext_ln712_331 = zext i15 %add_ln712_1080"   --->   Operation 7070 'zext' 'zext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1081 = add i16 %zext_ln712_331, i16 %zext_ln712_330"   --->   Operation 7071 'add' 'add_ln712_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7072 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1082 = add i16 %add_ln712_1081, i16 %zext_ln712_329"   --->   Operation 7072 'add' 'add_ln712_1082' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7073 [1/1] (0.00ns)   --->   "%sext_ln712_327 = sext i13 %add_ln712_1093"   --->   Operation 7073 'sext' 'sext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7074 [1/1] (0.00ns)   --->   "%sext_ln712_329 = sext i13 %add_ln712_1095"   --->   Operation 7074 'sext' 'sext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7075 [1/1] (1.53ns)   --->   "%add_ln712_1096 = add i14 %sext_ln712_329, i14 %sext_ln712_327"   --->   Operation 7075 'add' 'add_ln712_1096' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7076 [1/1] (0.00ns)   --->   "%sext_ln712_330 = sext i14 %add_ln712_1096"   --->   Operation 7076 'sext' 'sext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7077 [1/1] (0.00ns)   --->   "%sext_ln712_332 = sext i14 %add_ln712_1100"   --->   Operation 7077 'sext' 'sext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7078 [1/1] (1.52ns)   --->   "%add_ln712_1101 = add i15 %sext_ln712_332, i15 %sext_ln712_330"   --->   Operation 7078 'add' 'add_ln712_1101' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7079 [1/1] (0.00ns)   --->   "%sext_ln712_336 = sext i15 %add_ln712_1105"   --->   Operation 7079 'sext' 'sext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7080 [1/1] (0.00ns)   --->   "%zext_ln712_337 = zext i13 %add_ln712_1108"   --->   Operation 7080 'zext' 'zext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1109 = add i16 %zext_ln712_337, i16 %add_ln712_1106"   --->   Operation 7081 'add' 'add_ln712_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7082 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1110 = add i16 %add_ln712_1109, i16 %sext_ln712_336"   --->   Operation 7082 'add' 'add_ln712_1110' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1120 = add i16 %add_ln712_1119, i16 %add_ln712_1115"   --->   Operation 7083 'add' 'add_ln712_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7084 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1131 = add i16 %add_ln712_1130, i16 %add_ln712_1120"   --->   Operation 7084 'add' 'add_ln712_1131' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7085 [1/1] (0.00ns)   --->   "%sext_ln712_338 = sext i13 %add_ln712_1135"   --->   Operation 7085 'sext' 'sext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7086 [1/1] (0.00ns)   --->   "%sext_ln712_341 = sext i13 %add_ln712_1138"   --->   Operation 7086 'sext' 'sext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7087 [1/1] (1.53ns)   --->   "%add_ln712_1139 = add i14 %sext_ln712_341, i14 %sext_ln712_338"   --->   Operation 7087 'add' 'add_ln712_1139' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7088 [1/1] (0.00ns)   --->   "%zext_ln712_350 = zext i15 %add_ln712_1153"   --->   Operation 7088 'zext' 'zext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1154 = add i16 %zext_ln712_350, i16 %add_ln712_1150"   --->   Operation 7089 'add' 'add_ln712_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7090 [1/1] (0.00ns)   --->   "%zext_ln712_354 = zext i15 %add_ln712_1160"   --->   Operation 7090 'zext' 'zext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7091 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1161 = add i16 %zext_ln712_354, i16 %add_ln712_1154"   --->   Operation 7091 'add' 'add_ln712_1161' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7092 [1/1] (0.00ns)   --->   "%sext_ln712_346 = sext i13 %add_ln712_1163"   --->   Operation 7092 'sext' 'sext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7093 [1/1] (0.00ns)   --->   "%sext_ln712_347 = sext i14 %add_ln712_1164"   --->   Operation 7093 'sext' 'sext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1165 = add i15 %sext_ln712_347, i15 %sext_ln712_346"   --->   Operation 7094 'add' 'add_ln712_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7095 [1/1] (0.00ns)   --->   "%sext_ln712_350 = sext i13 %add_ln712_1169"   --->   Operation 7095 'sext' 'sext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7096 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1170 = add i15 %sext_ln712_350, i15 %add_ln712_1165"   --->   Operation 7096 'add' 'add_ln712_1170' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7097 [1/1] (0.00ns)   --->   "%zext_ln712_358 = zext i12 %add_ln712_1182"   --->   Operation 7097 'zext' 'zext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7098 [1/1] (0.00ns)   --->   "%zext_ln712_359 = zext i11 %add_ln712_1183"   --->   Operation 7098 'zext' 'zext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1186 = add i15 %add_ln712_1185, i15 %zext_ln712_359"   --->   Operation 7099 'add' 'add_ln712_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7100 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1187 = add i15 %add_ln712_1186, i15 %zext_ln712_358"   --->   Operation 7100 'add' 'add_ln712_1187' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7101 [1/1] (0.00ns)   --->   "%sext_ln712_357 = sext i13 %add_ln712_1199"   --->   Operation 7101 'sext' 'sext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7102 [1/1] (0.00ns)   --->   "%sext_ln712_359 = sext i14 %add_ln712_1202"   --->   Operation 7102 'sext' 'sext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1203 = add i15 %sext_ln712_359, i15 %sext_ln712_357"   --->   Operation 7103 'add' 'add_ln712_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7104 [1/1] (0.00ns)   --->   "%sext_ln712_365 = sext i14 %add_ln712_1210"   --->   Operation 7104 'sext' 'sext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7105 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1211 = add i15 %sext_ln712_365, i15 %add_ln712_1203"   --->   Operation 7105 'add' 'add_ln712_1211' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7106 [1/1] (0.00ns)   --->   "%zext_ln712_369 = zext i13 %add_ln712_1213"   --->   Operation 7106 'zext' 'zext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7107 [1/1] (0.00ns)   --->   "%zext_ln712_372 = zext i13 %add_ln712_1216"   --->   Operation 7107 'zext' 'zext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7108 [1/1] (1.53ns)   --->   "%add_ln712_1217 = add i14 %zext_ln712_372, i14 %zext_ln712_369"   --->   Operation 7108 'add' 'add_ln712_1217' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7109 [1/1] (0.00ns)   --->   "%sext_ln712_368 = sext i14 %add_ln712_1228"   --->   Operation 7109 'sext' 'sext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7110 [1/1] (0.00ns)   --->   "%sext_ln712_370 = sext i14 %add_ln712_1230"   --->   Operation 7110 'sext' 'sext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7111 [1/1] (1.52ns)   --->   "%add_ln712_1231 = add i15 %sext_ln712_370, i15 %sext_ln712_368"   --->   Operation 7111 'add' 'add_ln712_1231' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7112 [1/1] (0.00ns)   --->   "%sext_ln712_371 = sext i15 %add_ln712_1231"   --->   Operation 7112 'sext' 'sext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7113 [1/1] (0.00ns)   --->   "%sext_ln712_375 = sext i14 %add_ln712_1236"   --->   Operation 7113 'sext' 'sext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7114 [1/1] (1.53ns)   --->   "%add_ln712_1237 = add i16 %sext_ln712_375, i16 %sext_ln712_371"   --->   Operation 7114 'add' 'add_ln712_1237' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7115 [1/1] (0.00ns)   --->   "%sext_ln712_380 = sext i15 %add_ln712_1242"   --->   Operation 7115 'sext' 'sext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7116 [1/1] (0.00ns)   --->   "%sext_ln712_385 = sext i15 %add_ln712_1248"   --->   Operation 7116 'sext' 'sext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7117 [1/1] (1.53ns)   --->   "%add_ln712_1249 = add i16 %sext_ln712_385, i16 %sext_ln712_380"   --->   Operation 7117 'add' 'add_ln712_1249' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1262 = add i16 %add_ln712_1261, i16 %add_ln712_1255"   --->   Operation 7118 'add' 'add_ln712_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7119 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1275 = add i16 %add_ln712_1274, i16 %add_ln712_1262"   --->   Operation 7119 'add' 'add_ln712_1275' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7120 [1/1] (0.00ns)   --->   "%sext_ln712_389 = sext i15 %add_ln712_1280"   --->   Operation 7120 'sext' 'sext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7121 [1/1] (0.00ns)   --->   "%sext_ln712_391 = sext i12 %add_ln712_1282"   --->   Operation 7121 'sext' 'sext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7122 [1/1] (0.00ns)   --->   "%sext_ln712_393 = sext i13 %add_ln712_1284"   --->   Operation 7122 'sext' 'sext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7123 [1/1] (1.53ns)   --->   "%add_ln712_1285 = add i14 %sext_ln712_393, i14 %sext_ln712_391"   --->   Operation 7123 'add' 'add_ln712_1285' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7124 [1/1] (0.00ns)   --->   "%sext_ln712_394 = sext i14 %add_ln712_1285"   --->   Operation 7124 'sext' 'sext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7125 [1/1] (1.53ns)   --->   "%add_ln712_1286 = add i16 %sext_ln712_394, i16 %sext_ln712_389"   --->   Operation 7125 'add' 'add_ln712_1286' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7126 [1/1] (0.00ns)   --->   "%sext_ln712_397 = sext i13 %add_ln712_1290"   --->   Operation 7126 'sext' 'sext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7127 [1/1] (0.00ns)   --->   "%sext_ln712_400 = sext i14 %add_ln712_1295"   --->   Operation 7127 'sext' 'sext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7128 [1/1] (1.52ns)   --->   "%add_ln712_1296 = add i15 %sext_ln712_400, i15 %sext_ln712_397"   --->   Operation 7128 'add' 'add_ln712_1296' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1307 = add i16 %add_ln712_1306, i16 %add_ln712_1301"   --->   Operation 7129 'add' 'add_ln712_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7130 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1318 = add i16 %add_ln712_1317, i16 %add_ln712_1307"   --->   Operation 7130 'add' 'add_ln712_1318' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7131 [1/1] (0.00ns)   --->   "%sext_ln712_405 = sext i15 %add_ln712_1323"   --->   Operation 7131 'sext' 'sext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7132 [1/1] (0.00ns)   --->   "%sext_ln712_410 = sext i15 %add_ln712_1328"   --->   Operation 7132 'sext' 'sext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7133 [1/1] (1.53ns)   --->   "%add_ln712_1329 = add i16 %sext_ln712_410, i16 %sext_ln712_405"   --->   Operation 7133 'add' 'add_ln712_1329' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7134 [1/1] (0.00ns)   --->   "%sext_ln712_413 = sext i13 %add_ln712_1334"   --->   Operation 7134 'sext' 'sext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7135 [1/1] (0.00ns)   --->   "%sext_ln712_416 = sext i14 %add_ln712_1339"   --->   Operation 7135 'sext' 'sext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7136 [1/1] (1.52ns)   --->   "%add_ln712_1340 = add i15 %sext_ln712_416, i15 %sext_ln712_413"   --->   Operation 7136 'add' 'add_ln712_1340' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1351 = add i16 %add_ln712_1350, i16 %add_ln712_1345"   --->   Operation 7137 'add' 'add_ln712_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7138 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1363 = add i16 %add_ln712_1362, i16 %add_ln712_1351"   --->   Operation 7138 'add' 'add_ln712_1363' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7139 [1/1] (0.00ns)   --->   "%sext_ln712_421 = sext i13 %add_ln712_1369"   --->   Operation 7139 'sext' 'sext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1370 = add i14 %sext_ln712_421, i14 %sext_ln42_52"   --->   Operation 7140 'add' 'add_ln712_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7141 [1/1] (0.00ns)   --->   "%sext_ln712_423 = sext i13 %add_ln712_1372"   --->   Operation 7141 'sext' 'sext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7142 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1373 = add i14 %sext_ln712_423, i14 %add_ln712_1370"   --->   Operation 7142 'add' 'add_ln712_1373' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7143 [1/1] (1.53ns)   --->   "%add_ln712_1375 = add i14 %sext_ln712_100, i14 %sext_ln42_139"   --->   Operation 7143 'add' 'add_ln712_1375' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7144 [1/1] (0.00ns)   --->   "%sext_ln712_427 = sext i12 %add_ln712_1376"   --->   Operation 7144 'sext' 'sext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7145 [1/1] (1.54ns)   --->   "%add_ln712_1377 = add i13 %sext_ln712_427, i13 %sext_ln42_170"   --->   Operation 7145 'add' 'add_ln712_1377' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7146 [1/1] (0.00ns)   --->   "%zext_ln712_409 = zext i12 %add_ln712_1380"   --->   Operation 7146 'zext' 'zext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7147 [1/1] (0.00ns)   --->   "%zext_ln712_411 = zext i10 %add_ln712_1382"   --->   Operation 7147 'zext' 'zext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7148 [1/1] (1.54ns)   --->   "%add_ln712_1383 = add i13 %zext_ln712_411, i13 %zext_ln712_409"   --->   Operation 7148 'add' 'add_ln712_1383' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7149 [1/1] (0.00ns)   --->   "%zext_ln712_415 = zext i15 %add_ln712_1389"   --->   Operation 7149 'zext' 'zext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7150 [1/1] (0.00ns)   --->   "%zext_ln712_417 = zext i15 %add_ln712_1394"   --->   Operation 7150 'zext' 'zext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1395 = add i16 %zext_ln712_417, i16 %zext_ln712_415"   --->   Operation 7151 'add' 'add_ln712_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7152 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1407 = add i16 %add_ln712_1406, i16 %add_ln712_1395"   --->   Operation 7152 'add' 'add_ln712_1407' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7153 [1/1] (0.00ns)   --->   "%sext_ln712_430 = sext i13 %add_ln712_1409"   --->   Operation 7153 'sext' 'sext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1410 = add i14 %sext_ln712_430, i14 %sext_ln712_327"   --->   Operation 7154 'add' 'add_ln712_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7155 [1/1] (0.00ns)   --->   "%sext_ln712_433 = sext i12 %add_ln712_1413"   --->   Operation 7155 'sext' 'sext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7156 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1414 = add i14 %sext_ln712_433, i14 %add_ln712_1410"   --->   Operation 7156 'add' 'add_ln712_1414' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7157 [1/1] (0.00ns)   --->   "%zext_ln712_425 = zext i15 %add_ln712_1425"   --->   Operation 7157 'zext' 'zext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7158 [1/1] (0.00ns)   --->   "%zext_ln712_427 = zext i15 %add_ln712_1428"   --->   Operation 7158 'zext' 'zext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1429 = add i16 %zext_ln712_427, i16 %zext_ln712_425"   --->   Operation 7159 'add' 'add_ln712_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7160 [1/1] (0.00ns)   --->   "%zext_ln712_432 = zext i15 %add_ln712_1436"   --->   Operation 7160 'zext' 'zext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7161 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1437 = add i16 %zext_ln712_432, i16 %add_ln712_1429"   --->   Operation 7161 'add' 'add_ln712_1437' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7162 [1/1] (0.00ns)   --->   "%sext_ln712_441 = sext i14 %add_ln712_1441"   --->   Operation 7162 'sext' 'sext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7163 [1/1] (0.00ns)   --->   "%sext_ln712_445 = sext i14 %add_ln712_1445"   --->   Operation 7163 'sext' 'sext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7164 [1/1] (1.52ns)   --->   "%add_ln712_1446 = add i15 %sext_ln712_445, i15 %sext_ln712_441"   --->   Operation 7164 'add' 'add_ln712_1446' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7165 [1/1] (0.00ns)   --->   "%sext_ln712_449 = sext i13 %add_ln712_1450"   --->   Operation 7165 'sext' 'sext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7166 [1/1] (0.00ns)   --->   "%sext_ln712_450 = sext i11 %add_ln712_1451"   --->   Operation 7166 'sext' 'sext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7167 [1/1] (0.00ns)   --->   "%zext_ln712_433 = zext i15 %add_ln712_1453"   --->   Operation 7167 'zext' 'zext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1454 = add i16 %zext_ln712_433, i16 %sext_ln712_450"   --->   Operation 7168 'add' 'add_ln712_1454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7169 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1455 = add i16 %add_ln712_1454, i16 %sext_ln712_449"   --->   Operation 7169 'add' 'add_ln712_1455' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7170 [1/1] (0.00ns)   --->   "%zext_ln712_439 = zext i15 %add_ln712_1464"   --->   Operation 7170 'zext' 'zext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1465 = add i16 %zext_ln712_439, i16 %add_ln712_1460"   --->   Operation 7171 'add' 'add_ln712_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7172 [1/1] (0.00ns)   --->   "%zext_ln712_445 = zext i15 %add_ln712_1474"   --->   Operation 7172 'zext' 'zext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7173 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1475 = add i16 %zext_ln712_445, i16 %add_ln712_1465"   --->   Operation 7173 'add' 'add_ln712_1475' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7174 [1/1] (0.00ns)   --->   "%sext_ln712_453 = sext i13 %add_ln712_1479"   --->   Operation 7174 'sext' 'sext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7175 [1/1] (0.00ns)   --->   "%sext_ln712_456 = sext i14 %add_ln712_1482"   --->   Operation 7175 'sext' 'sext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7176 [1/1] (1.52ns)   --->   "%add_ln712_1483 = add i15 %sext_ln712_456, i15 %sext_ln712_453"   --->   Operation 7176 'add' 'add_ln712_1483' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7177 [1/1] (0.00ns)   --->   "%zext_ln712_450 = zext i11 %add_ln712_1496"   --->   Operation 7177 'zext' 'zext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1498 = add i15 %add_ln712_1497, i15 %zext_ln42_212"   --->   Operation 7178 'add' 'add_ln712_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7179 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1499 = add i15 %add_ln712_1498, i15 %zext_ln712_450"   --->   Operation 7179 'add' 'add_ln712_1499' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7180 [1/1] (0.00ns)   --->   "%sext_ln712_461 = sext i12 %add_ln712_1511"   --->   Operation 7180 'sext' 'sext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7181 [1/1] (0.00ns)   --->   "%sext_ln712_463 = sext i12 %add_ln712_1513"   --->   Operation 7181 'sext' 'sext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7182 [1/1] (1.54ns)   --->   "%add_ln712_1514 = add i13 %sext_ln712_463, i13 %sext_ln712_461"   --->   Operation 7182 'add' 'add_ln712_1514' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7183 [1/1] (0.00ns)   --->   "%sext_ln712_464 = sext i13 %add_ln712_1514"   --->   Operation 7183 'sext' 'sext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7184 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i13 %add_ln712_1518"   --->   Operation 7184 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7185 [1/1] (1.53ns)   --->   "%add_ln712_1519 = add i14 %sext_ln712_468, i14 %sext_ln712_464"   --->   Operation 7185 'add' 'add_ln712_1519' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7186 [1/1] (1.54ns)   --->   "%add_ln712_1524 = add i13 %sext_ln1171_211, i13 %sext_ln42_175"   --->   Operation 7186 'add' 'add_ln712_1524' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1536 = add i16 %add_ln712_1535, i16 %add_ln712_1532"   --->   Operation 7187 'add' 'add_ln712_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7188 [1/1] (0.00ns)   --->   "%zext_ln712_469 = zext i15 %add_ln712_1545"   --->   Operation 7188 'zext' 'zext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7189 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1546 = add i16 %zext_ln712_469, i16 %add_ln712_1536"   --->   Operation 7189 'add' 'add_ln712_1546' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7190 [1/1] (0.00ns)   --->   "%sext_ln712_475 = sext i13 %add_ln712_1549"   --->   Operation 7190 'sext' 'sext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7191 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1552"   --->   Operation 7191 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7192 [1/1] (1.52ns)   --->   "%add_ln712_1553 = add i15 %sext_ln712_478, i15 %sext_ln712_475"   --->   Operation 7192 'add' 'add_ln712_1553' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7193 [1/1] (0.00ns)   --->   "%zext_ln712_472 = zext i15 %add_ln712_1564"   --->   Operation 7193 'zext' 'zext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1568 = add i16 %add_ln712_1567, i16 %zext_ln712_472"   --->   Operation 7194 'add' 'add_ln712_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7195 [1/1] (0.00ns)   --->   "%zext_ln712_479 = zext i13 %add_ln712_1575"   --->   Operation 7195 'zext' 'zext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7196 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1576 = add i16 %zext_ln712_479, i16 %add_ln712_1568"   --->   Operation 7196 'add' 'add_ln712_1576' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7197 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i13 %add_ln712_1578"   --->   Operation 7197 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7198 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i12 %add_ln712_1580"   --->   Operation 7198 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7199 [1/1] (1.53ns)   --->   "%add_ln712_1581 = add i14 %sext_ln712_485, i14 %sext_ln712_484"   --->   Operation 7199 'add' 'add_ln712_1581' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7200 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i14 %add_ln712_1581"   --->   Operation 7200 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7201 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i13 %add_ln712_1583"   --->   Operation 7201 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7202 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i13 %add_ln712_1585"   --->   Operation 7202 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7203 [1/1] (1.53ns)   --->   "%add_ln712_1586 = add i14 %sext_ln712_488, i14 %sext_ln712_487"   --->   Operation 7203 'add' 'add_ln712_1586' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7204 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i14 %add_ln712_1586"   --->   Operation 7204 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7205 [1/1] (1.52ns)   --->   "%add_ln712_1587 = add i15 %sext_ln712_489, i15 %sext_ln712_486"   --->   Operation 7205 'add' 'add_ln712_1587' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1593 = add i13 %sext_ln42_189, i13 %zext_ln1171_8"   --->   Operation 7206 'add' 'add_ln712_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7207 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1594 = add i13 %add_ln712_1593, i13 %sext_ln717_457"   --->   Operation 7207 'add' 'add_ln712_1594' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7208 [1/1] (0.00ns)   --->   "%zext_ln712_485 = zext i15 %add_ln712_1604"   --->   Operation 7208 'zext' 'zext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1610 = add i16 %add_ln712_1609, i16 %zext_ln712_485"   --->   Operation 7209 'add' 'add_ln712_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7210 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1622 = add i16 %add_ln712_1621, i16 %add_ln712_1610"   --->   Operation 7210 'add' 'add_ln712_1622' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7211 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i12 %add_ln712_1625"   --->   Operation 7211 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7212 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i12 %add_ln712_1628"   --->   Operation 7212 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7213 [1/1] (1.54ns)   --->   "%add_ln712_1629 = add i13 %sext_ln712_499, i13 %sext_ln712_497"   --->   Operation 7213 'add' 'add_ln712_1629' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7214 [1/1] (0.00ns)   --->   "%zext_ln712_496 = zext i15 %add_ln712_1644"   --->   Operation 7214 'zext' 'zext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7215 [1/1] (0.00ns)   --->   "%zext_ln712_500 = zext i15 %add_ln712_1650"   --->   Operation 7215 'zext' 'zext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1651 = add i16 %zext_ln712_500, i16 %add_ln712_1647"   --->   Operation 7216 'add' 'add_ln712_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7217 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1652 = add i16 %add_ln712_1651, i16 %zext_ln712_496"   --->   Operation 7217 'add' 'add_ln712_1652' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7218 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i13 %add_ln712_1654"   --->   Operation 7218 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7219 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i12 %add_ln712_1656"   --->   Operation 7219 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7220 [1/1] (1.53ns)   --->   "%add_ln712_1657 = add i14 %sext_ln712_504, i14 %sext_ln712_503"   --->   Operation 7220 'add' 'add_ln712_1657' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7221 [1/1] (0.00ns)   --->   "%sext_ln712_505 = sext i14 %add_ln712_1657"   --->   Operation 7221 'sext' 'sext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7222 [1/1] (0.00ns)   --->   "%sext_ln712_506 = sext i12 %add_ln712_1658"   --->   Operation 7222 'sext' 'sext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7223 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i13 %add_ln712_1660"   --->   Operation 7223 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7224 [1/1] (1.53ns)   --->   "%add_ln712_1661 = add i14 %sext_ln712_507, i14 %sext_ln712_506"   --->   Operation 7224 'add' 'add_ln712_1661' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7225 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i14 %add_ln712_1661"   --->   Operation 7225 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7226 [1/1] (1.52ns)   --->   "%add_ln712_1662 = add i15 %sext_ln712_508, i15 %sext_ln712_505"   --->   Operation 7226 'add' 'add_ln712_1662' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7227 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i11 %add_ln712_1673"   --->   Operation 7227 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7228 [1/1] (0.00ns)   --->   "%zext_ln712_501 = zext i15 %add_ln712_1675"   --->   Operation 7228 'zext' 'zext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7229 [1/1] (1.53ns)   --->   "%add_ln712_1676 = add i16 %zext_ln712_501, i16 %sext_ln712_517"   --->   Operation 7229 'add' 'add_ln712_1676' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7230 [1/1] (0.00ns)   --->   "%sext_ln712_525 = sext i12 %add_ln712_1700"   --->   Operation 7230 'sext' 'sext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7231 [1/1] (0.00ns)   --->   "%sext_ln712_526 = sext i13 %add_ln712_1702"   --->   Operation 7231 'sext' 'sext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7232 [1/1] (1.53ns)   --->   "%add_ln712_1703 = add i14 %sext_ln712_526, i14 %sext_ln712_525"   --->   Operation 7232 'add' 'add_ln712_1703' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7233 [1/1] (0.00ns)   --->   "%sext_ln712_527 = sext i14 %add_ln712_1703"   --->   Operation 7233 'sext' 'sext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7234 [1/1] (0.00ns)   --->   "%sext_ln712_530 = sext i14 %add_ln712_1707"   --->   Operation 7234 'sext' 'sext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7235 [1/1] (1.52ns)   --->   "%add_ln712_1708 = add i15 %sext_ln712_530, i15 %sext_ln712_527"   --->   Operation 7235 'add' 'add_ln712_1708' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7236 [1/1] (0.00ns)   --->   "%zext_ln712_516 = zext i15 %add_ln712_1716"   --->   Operation 7236 'zext' 'zext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1717 = add i16 %zext_ln712_516, i16 %add_ln712_1712"   --->   Operation 7237 'add' 'add_ln712_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7238 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1727 = add i16 %add_ln712_1726, i16 %add_ln712_1717"   --->   Operation 7238 'add' 'add_ln712_1727' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7239 [1/1] (0.00ns)   --->   "%sext_ln712_532 = sext i12 %add_ln712_1730"   --->   Operation 7239 'sext' 'sext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7240 [1/1] (0.00ns)   --->   "%sext_ln712_533 = sext i13 %add_ln712_1732"   --->   Operation 7240 'sext' 'sext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7241 [1/1] (1.53ns)   --->   "%add_ln712_1733 = add i14 %sext_ln712_533, i14 %sext_ln712_532"   --->   Operation 7241 'add' 'add_ln712_1733' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7242 [1/1] (0.00ns)   --->   "%sext_ln712_543 = sext i13 %add_ln712_1761"   --->   Operation 7242 'sext' 'sext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7243 [1/1] (0.00ns)   --->   "%sext_ln712_546 = sext i14 %add_ln712_1765"   --->   Operation 7243 'sext' 'sext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7244 [1/1] (1.52ns)   --->   "%add_ln712_1766 = add i15 %sext_ln712_546, i15 %sext_ln712_543"   --->   Operation 7244 'add' 'add_ln712_1766' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1774 = add i16 %add_ln712_1773, i16 %add_ln712_1770"   --->   Operation 7245 'add' 'add_ln712_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7246 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1783 = add i16 %add_ln712_1782, i16 %add_ln712_1774"   --->   Operation 7246 'add' 'add_ln712_1783' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7247 [1/1] (0.00ns)   --->   "%sext_ln712_550 = sext i14 %add_ln712_1788"   --->   Operation 7247 'sext' 'sext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7248 [1/1] (0.00ns)   --->   "%sext_ln712_551 = sext i13 %add_ln712_1790"   --->   Operation 7248 'sext' 'sext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7249 [1/1] (0.00ns)   --->   "%sext_ln712_552 = sext i12 %add_ln712_1792"   --->   Operation 7249 'sext' 'sext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7250 [1/1] (1.53ns)   --->   "%add_ln712_1793 = add i14 %sext_ln712_552, i14 %sext_ln712_551"   --->   Operation 7250 'add' 'add_ln712_1793' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7251 [1/1] (0.00ns)   --->   "%sext_ln712_553 = sext i14 %add_ln712_1793"   --->   Operation 7251 'sext' 'sext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7252 [1/1] (1.52ns)   --->   "%add_ln712_1794 = add i15 %sext_ln712_553, i15 %sext_ln712_550"   --->   Operation 7252 'add' 'add_ln712_1794' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7253 [1/1] (0.00ns)   --->   "%sext_ln712_557 = sext i14 %add_ln712_1798"   --->   Operation 7253 'sext' 'sext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7254 [1/1] (0.00ns)   --->   "%zext_ln712_539 = zext i12 %add_ln712_1802"   --->   Operation 7254 'zext' 'zext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1803 = add i16 %zext_ln712_539, i16 %add_ln712_1800"   --->   Operation 7255 'add' 'add_ln712_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7256 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1804 = add i16 %add_ln712_1803, i16 %sext_ln712_557"   --->   Operation 7256 'add' 'add_ln712_1804' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1815 = add i16 %add_ln712_1814, i16 %add_ln712_1809"   --->   Operation 7257 'add' 'add_ln712_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7258 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1826 = add i16 %add_ln712_1825, i16 %add_ln712_1815"   --->   Operation 7258 'add' 'add_ln712_1826' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7259 [1/1] (0.00ns)   --->   "%sext_ln712_561 = sext i14 %add_ln712_1831"   --->   Operation 7259 'sext' 'sext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7260 [1/1] (0.00ns)   --->   "%sext_ln712_562 = sext i13 %add_ln712_1833"   --->   Operation 7260 'sext' 'sext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7261 [1/1] (0.00ns)   --->   "%sext_ln712_564 = sext i13 %add_ln712_1835"   --->   Operation 7261 'sext' 'sext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7262 [1/1] (1.53ns)   --->   "%add_ln712_1836 = add i14 %sext_ln712_564, i14 %sext_ln712_562"   --->   Operation 7262 'add' 'add_ln712_1836' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7263 [1/1] (0.00ns)   --->   "%sext_ln712_565 = sext i14 %add_ln712_1836"   --->   Operation 7263 'sext' 'sext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7264 [1/1] (1.52ns)   --->   "%add_ln712_1837 = add i15 %sext_ln712_565, i15 %sext_ln712_561"   --->   Operation 7264 'add' 'add_ln712_1837' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7265 [1/1] (0.00ns)   --->   "%sext_ln712_569 = sext i14 %add_ln712_1841"   --->   Operation 7265 'sext' 'sext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7266 [1/1] (0.00ns)   --->   "%zext_ln712_553 = zext i15 %add_ln712_1846"   --->   Operation 7266 'zext' 'zext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7267 [1/1] (1.53ns)   --->   "%add_ln712_1847 = add i16 %zext_ln712_553, i16 %sext_ln712_569"   --->   Operation 7267 'add' 'add_ln712_1847' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7268 [1/1] (0.00ns)   --->   "%zext_ln712_556 = zext i15 %add_ln712_1852"   --->   Operation 7268 'zext' 'zext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1857 = add i16 %add_ln712_1856, i16 %zext_ln712_556"   --->   Operation 7269 'add' 'add_ln712_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7270 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1868 = add i16 %add_ln712_1867, i16 %add_ln712_1857"   --->   Operation 7270 'add' 'add_ln712_1868' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7271 [1/1] (0.00ns)   --->   "%sext_ln712_570 = sext i12 %add_ln712_1870"   --->   Operation 7271 'sext' 'sext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7272 [1/1] (0.00ns)   --->   "%sext_ln712_571 = sext i13 %add_ln712_1871"   --->   Operation 7272 'sext' 'sext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1872 = add i14 %sext_ln712_571, i14 %sext_ln712_570"   --->   Operation 7273 'add' 'add_ln712_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7274 [1/1] (0.00ns)   --->   "%sext_ln712_574 = sext i13 %add_ln712_1875"   --->   Operation 7274 'sext' 'sext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7275 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1876 = add i14 %sext_ln712_574, i14 %add_ln712_1872"   --->   Operation 7275 'add' 'add_ln712_1876' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7276 [1/1] (0.00ns)   --->   "%sext_ln712_578 = sext i13 %add_ln712_1879"   --->   Operation 7276 'sext' 'sext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7277 [1/1] (0.00ns)   --->   "%zext_ln712_567 = zext i15 %add_ln712_1883"   --->   Operation 7277 'zext' 'zext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7278 [1/1] (1.53ns)   --->   "%add_ln712_1884 = add i16 %zext_ln712_567, i16 %sext_ln712_578"   --->   Operation 7278 'add' 'add_ln712_1884' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1893 = add i16 %add_ln712_1892, i16 %add_ln712_1888"   --->   Operation 7279 'add' 'add_ln712_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7280 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1902 = add i16 %add_ln712_1901, i16 %add_ln712_1893"   --->   Operation 7280 'add' 'add_ln712_1902' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7281 [1/1] (0.00ns)   --->   "%sext_ln712_579 = sext i13 %add_ln712_1904"   --->   Operation 7281 'sext' 'sext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7282 [1/1] (0.00ns)   --->   "%sext_ln712_580 = sext i13 %add_ln712_1905"   --->   Operation 7282 'sext' 'sext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1906 = add i14 %sext_ln712_580, i14 %sext_ln42_27"   --->   Operation 7283 'add' 'add_ln712_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7284 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1907 = add i14 %add_ln712_1906, i14 %sext_ln712_579"   --->   Operation 7284 'add' 'add_ln712_1907' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7285 [1/1] (0.00ns)   --->   "%sext_ln712_589 = sext i13 %add_ln712_1916"   --->   Operation 7285 'sext' 'sext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7286 [1/1] (0.00ns)   --->   "%sext_ln712_593 = sext i14 %add_ln712_1920"   --->   Operation 7286 'sext' 'sext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7287 [1/1] (1.52ns)   --->   "%add_ln712_1921 = add i15 %sext_ln712_593, i15 %sext_ln712_589"   --->   Operation 7287 'add' 'add_ln712_1921' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7288 [1/1] (0.00ns)   --->   "%zext_ln712_578 = zext i15 %add_ln712_1923"   --->   Operation 7288 'zext' 'zext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7289 [1/1] (0.00ns)   --->   "%zext_ln712_579 = zext i15 %add_ln712_1925"   --->   Operation 7289 'zext' 'zext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7290 [1/1] (1.53ns)   --->   "%add_ln712_1926 = add i16 %zext_ln712_579, i16 %zext_ln712_578"   --->   Operation 7290 'add' 'add_ln712_1926' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7291 [1/1] (0.00ns)   --->   "%zext_ln712_582 = zext i15 %add_ln712_1932"   --->   Operation 7291 'zext' 'zext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1935 = add i16 %add_ln712_1934, i16 %zext_ln712_582"   --->   Operation 7292 'add' 'add_ln712_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7293 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1941 = add i16 %add_ln712_1940, i16 %add_ln712_1935"   --->   Operation 7293 'add' 'add_ln712_1941' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.18>
ST_9 : Operation 7294 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i15 %add_ln712_29"   --->   Operation 7294 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7295 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i15 %add_ln712_35"   --->   Operation 7295 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_36 = add i16 %sext_ln712_22, i16 %sext_ln712_16"   --->   Operation 7296 'add' 'add_ln712_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7297 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_50 = add i16 %add_ln712_49, i16 %add_ln712_36"   --->   Operation 7297 'add' 'add_ln712_50' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7298 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i15 %add_ln712_57"   --->   Operation 7298 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_65 = add i16 %add_ln712_64, i16 %sext_ln712_29"   --->   Operation 7299 'add' 'add_ln712_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7300 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_82 = add i16 %add_ln712_81, i16 %add_ln712_65"   --->   Operation 7300 'add' 'add_ln712_82' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7301 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i13 %add_ln712_93"   --->   Operation 7301 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7302 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i14 %add_ln712_94"   --->   Operation 7302 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_97 = add i16 %add_ln712_96, i16 %sext_ln712_42"   --->   Operation 7303 'add' 'add_ln712_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7304 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_98 = add i16 %add_ln712_97, i16 %sext_ln712_41"   --->   Operation 7304 'add' 'add_ln712_98' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_107 = add i16 %add_ln712_106, i16 %add_ln712_102"   --->   Operation 7305 'add' 'add_ln712_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7306 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_117 = add i16 %add_ln712_116, i16 %add_ln712_107"   --->   Operation 7306 'add' 'add_ln712_117' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7307 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i15 %add_ln712_139"   --->   Operation 7307 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_148 = add i16 %add_ln712_147, i16 %sext_ln712_51"   --->   Operation 7308 'add' 'add_ln712_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7309 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_167 = add i16 %add_ln712_166, i16 %add_ln712_148"   --->   Operation 7309 'add' 'add_ln712_167' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7310 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i13 %add_ln712_172"   --->   Operation 7310 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_179 = add i16 %add_ln712_178, i16 %sext_ln712_57"   --->   Operation 7311 'add' 'add_ln712_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7312 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_193 = add i16 %add_ln712_192, i16 %add_ln712_179"   --->   Operation 7312 'add' 'add_ln712_193' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7313 [1/1] (0.00ns)   --->   "%sext_ln712_66 = sext i15 %add_ln712_202"   --->   Operation 7313 'sext' 'sext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_213 = add i16 %add_ln712_212, i16 %sext_ln712_66"   --->   Operation 7314 'add' 'add_ln712_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7315 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_234 = add i16 %add_ln712_233, i16 %add_ln712_213"   --->   Operation 7315 'add' 'add_ln712_234' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7316 [1/1] (0.00ns)   --->   "%sext_ln712_76 = sext i15 %add_ln712_244"   --->   Operation 7316 'sext' 'sext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_256 = add i16 %add_ln712_255, i16 %sext_ln712_76"   --->   Operation 7317 'add' 'add_ln712_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7318 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_279 = add i16 %add_ln712_278, i16 %add_ln712_256"   --->   Operation 7318 'add' 'add_ln712_279' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7319 [1/1] (0.00ns)   --->   "%sext_ln712_87 = sext i14 %add_ln712_286"   --->   Operation 7319 'sext' 'sext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_295 = add i16 %add_ln712_294, i16 %sext_ln712_87"   --->   Operation 7320 'add' 'add_ln712_295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7321 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_314 = add i16 %add_ln712_313, i16 %add_ln712_295"   --->   Operation 7321 'add' 'add_ln712_314' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7322 [1/1] (0.00ns)   --->   "%sext_ln712_99 = sext i14 %add_ln712_324"   --->   Operation 7322 'sext' 'sext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7323 [1/1] (0.00ns)   --->   "%sext_ln712_102 = sext i14 %add_ln712_328"   --->   Operation 7323 'sext' 'sext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7324 [1/1] (1.52ns)   --->   "%add_ln712_329 = add i15 %sext_ln712_102, i15 %sext_ln712_99"   --->   Operation 7324 'add' 'add_ln712_329' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7325 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i15 %add_ln712_353"   --->   Operation 7325 'sext' 'sext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_361 = add i16 %add_ln712_360, i16 %sext_ln712_108"   --->   Operation 7326 'add' 'add_ln712_361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7327 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_377 = add i16 %add_ln712_376, i16 %add_ln712_361"   --->   Operation 7327 'add' 'add_ln712_377' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7328 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i14 %add_ln712_381"   --->   Operation 7328 'sext' 'sext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_386 = add i16 %add_ln712_385, i16 %sext_ln712_116"   --->   Operation 7329 'add' 'add_ln712_386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7330 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_396 = add i16 %add_ln712_395, i16 %add_ln712_386"   --->   Operation 7330 'add' 'add_ln712_396' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7331 [1/1] (0.00ns)   --->   "%sext_ln712_125 = sext i15 %add_ln712_405"   --->   Operation 7331 'sext' 'sext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7332 [1/1] (0.00ns)   --->   "%sext_ln712_132 = sext i15 %add_ln712_415"   --->   Operation 7332 'sext' 'sext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_416 = add i16 %sext_ln712_132, i16 %sext_ln712_125"   --->   Operation 7333 'add' 'add_ln712_416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7334 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_438 = add i16 %add_ln712_437, i16 %add_ln712_416"   --->   Operation 7334 'add' 'add_ln712_438' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7335 [1/1] (0.00ns)   --->   "%sext_ln712_151 = sext i15 %add_ln712_460"   --->   Operation 7335 'sext' 'sext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_461 = add i16 %sext_ln712_151, i16 %add_ln712_449"   --->   Operation 7336 'add' 'add_ln712_461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7337 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_486 = add i16 %add_ln712_485, i16 %add_ln712_461"   --->   Operation 7337 'add' 'add_ln712_486' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7338 [1/1] (0.00ns)   --->   "%sext_ln712_155 = sext i15 %add_ln712_492"   --->   Operation 7338 'sext' 'sext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7339 [1/1] (0.00ns)   --->   "%sext_ln712_158 = sext i15 %add_ln712_499"   --->   Operation 7339 'sext' 'sext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_500 = add i16 %sext_ln712_158, i16 %sext_ln712_155"   --->   Operation 7340 'add' 'add_ln712_500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7341 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_515 = add i16 %add_ln712_514, i16 %add_ln712_500"   --->   Operation 7341 'add' 'add_ln712_515' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7342 [1/1] (0.00ns)   --->   "%sext_ln712_161 = sext i14 %add_ln712_518"   --->   Operation 7342 'sext' 'sext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7343 [1/1] (0.00ns)   --->   "%sext_ln712_162 = sext i11 %add_ln712_519"   --->   Operation 7343 'sext' 'sext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7344 [1/1] (0.00ns)   --->   "%sext_ln712_163 = sext i13 %add_ln712_521"   --->   Operation 7344 'sext' 'sext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7345 [1/1] (1.53ns)   --->   "%add_ln712_522 = add i14 %sext_ln712_163, i14 %sext_ln712_162"   --->   Operation 7345 'add' 'add_ln712_522' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7346 [1/1] (0.00ns)   --->   "%sext_ln712_164 = sext i14 %add_ln712_522"   --->   Operation 7346 'sext' 'sext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7347 [1/1] (1.52ns)   --->   "%add_ln712_523 = add i15 %sext_ln712_164, i15 %sext_ln712_161"   --->   Operation 7347 'add' 'add_ln712_523' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7348 [1/1] (0.00ns)   --->   "%sext_ln712_175 = sext i15 %add_ln712_559"   --->   Operation 7348 'sext' 'sext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_568 = add i16 %add_ln712_567, i16 %sext_ln712_175"   --->   Operation 7349 'add' 'add_ln712_568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7350 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_586 = add i16 %add_ln712_585, i16 %add_ln712_568"   --->   Operation 7350 'add' 'add_ln712_586' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7351 [1/1] (0.00ns)   --->   "%sext_ln712_177 = sext i13 %add_ln712_587"   --->   Operation 7351 'sext' 'sext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7352 [1/1] (0.00ns)   --->   "%sext_ln712_178 = sext i13 %add_ln712_589"   --->   Operation 7352 'sext' 'sext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7353 [1/1] (1.53ns)   --->   "%add_ln712_590 = add i14 %sext_ln712_178, i14 %sext_ln712_177"   --->   Operation 7353 'add' 'add_ln712_590' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7354 [1/1] (0.00ns)   --->   "%sext_ln712_187 = sext i14 %add_ln712_613"   --->   Operation 7354 'sext' 'sext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_621 = add i16 %add_ln712_620, i16 %sext_ln712_187"   --->   Operation 7355 'add' 'add_ln712_621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7356 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_636 = add i16 %add_ln712_635, i16 %add_ln712_621"   --->   Operation 7356 'add' 'add_ln712_636' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_658 = add i16 %add_ln712_657, i16 %add_ln712_646"   --->   Operation 7357 'add' 'add_ln712_658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7358 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_681 = add i16 %add_ln712_680, i16 %add_ln712_658"   --->   Operation 7358 'add' 'add_ln712_681' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7359 [1/1] (0.00ns)   --->   "%sext_ln712_210 = sext i15 %add_ln712_687"   --->   Operation 7359 'sext' 'sext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_695 = add i16 %add_ln712_694, i16 %sext_ln712_210"   --->   Operation 7360 'add' 'add_ln712_695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7361 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_711 = add i16 %add_ln712_710, i16 %add_ln712_695"   --->   Operation 7361 'add' 'add_ln712_711' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7362 [1/1] (0.00ns)   --->   "%sext_ln712_220 = sext i15 %add_ln712_719"   --->   Operation 7362 'sext' 'sext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_729 = add i16 %add_ln712_728, i16 %sext_ln712_220"   --->   Operation 7363 'add' 'add_ln712_729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7364 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_748 = add i16 %add_ln712_747, i16 %add_ln712_729"   --->   Operation 7364 'add' 'add_ln712_748' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7365 [1/1] (0.00ns)   --->   "%sext_ln712_235 = sext i14 %add_ln712_762"   --->   Operation 7365 'sext' 'sext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_767 = add i16 %add_ln712_766, i16 %add_ln712_764"   --->   Operation 7366 'add' 'add_ln712_767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7367 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_768 = add i16 %add_ln712_767, i16 %sext_ln712_235"   --->   Operation 7367 'add' 'add_ln712_768' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7368 [1/1] (0.00ns)   --->   "%sext_ln712_242 = sext i15 %add_ln712_801"   --->   Operation 7368 'sext' 'sext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_813 = add i16 %add_ln712_812, i16 %sext_ln712_242"   --->   Operation 7369 'add' 'add_ln712_813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7370 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_837 = add i16 %add_ln712_836, i16 %add_ln712_813"   --->   Operation 7370 'add' 'add_ln712_837' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7371 [1/1] (0.00ns)   --->   "%sext_ln712_254 = sext i15 %add_ln712_846"   --->   Operation 7371 'sext' 'sext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_856 = add i16 %add_ln712_855, i16 %sext_ln712_254"   --->   Operation 7372 'add' 'add_ln712_856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7373 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_876 = add i16 %add_ln712_875, i16 %add_ln712_856"   --->   Operation 7373 'add' 'add_ln712_876' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7374 [1/1] (0.00ns)   --->   "%sext_ln712_265 = sext i15 %add_ln712_884"   --->   Operation 7374 'sext' 'sext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7375 [1/1] (0.00ns)   --->   "%sext_ln712_270 = sext i14 %add_ln712_892"   --->   Operation 7375 'sext' 'sext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_893 = add i16 %sext_ln712_270, i16 %sext_ln712_265"   --->   Operation 7376 'add' 'add_ln712_893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7377 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_911 = add i16 %add_ln712_910, i16 %add_ln712_893"   --->   Operation 7377 'add' 'add_ln712_911' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7378 [1/1] (0.00ns)   --->   "%sext_ln712_273 = sext i12 %add_ln712_912"   --->   Operation 7378 'sext' 'sext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7379 [1/1] (0.00ns)   --->   "%sext_ln712_275 = sext i14 %add_ln712_914"   --->   Operation 7379 'sext' 'sext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_915 = add i15 %sext_ln712_275, i15 %sext_ln712_273"   --->   Operation 7380 'add' 'add_ln712_915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7381 [1/1] (0.00ns)   --->   "%sext_ln712_278 = sext i14 %add_ln712_920"   --->   Operation 7381 'sext' 'sext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7382 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_921 = add i15 %sext_ln712_278, i15 %add_ln712_915"   --->   Operation 7382 'add' 'add_ln712_921' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7383 [1/1] (0.00ns)   --->   "%sext_ln712_290 = sext i15 %add_ln712_965"   --->   Operation 7383 'sext' 'sext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_974 = add i16 %add_ln712_973, i16 %sext_ln712_290"   --->   Operation 7384 'add' 'add_ln712_974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7385 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_992 = add i16 %add_ln712_991, i16 %add_ln712_974"   --->   Operation 7385 'add' 'add_ln712_992' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7386 [1/1] (0.00ns)   --->   "%sext_ln712_301 = sext i15 %add_ln712_1000"   --->   Operation 7386 'sext' 'sext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1009 = add i16 %add_ln712_1008, i16 %sext_ln712_301"   --->   Operation 7387 'add' 'add_ln712_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7388 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1028 = add i16 %add_ln712_1027, i16 %add_ln712_1009"   --->   Operation 7388 'add' 'add_ln712_1028' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7389 [1/1] (0.00ns)   --->   "%sext_ln712_309 = sext i14 %add_ln712_1035"   --->   Operation 7389 'sext' 'sext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1043 = add i16 %add_ln712_1042, i16 %sext_ln712_309"   --->   Operation 7390 'add' 'add_ln712_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7391 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1059 = add i16 %add_ln712_1058, i16 %add_ln712_1043"   --->   Operation 7391 'add' 'add_ln712_1059' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7392 [1/1] (0.00ns)   --->   "%sext_ln712_326 = sext i15 %add_ln712_1075"   --->   Operation 7392 'sext' 'sext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1091 = add i16 %add_ln712_1090, i16 %add_ln712_1082"   --->   Operation 7393 'add' 'add_ln712_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7394 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1092 = add i16 %add_ln712_1091, i16 %sext_ln712_326"   --->   Operation 7394 'add' 'add_ln712_1092' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7395 [1/1] (0.00ns)   --->   "%sext_ln712_333 = sext i15 %add_ln712_1101"   --->   Operation 7395 'sext' 'sext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1111 = add i16 %add_ln712_1110, i16 %sext_ln712_333"   --->   Operation 7396 'add' 'add_ln712_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7397 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1132 = add i16 %add_ln712_1131, i16 %add_ln712_1111"   --->   Operation 7397 'add' 'add_ln712_1132' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7398 [1/1] (0.00ns)   --->   "%sext_ln712_342 = sext i14 %add_ln712_1139"   --->   Operation 7398 'sext' 'sext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1147 = add i16 %add_ln712_1146, i16 %sext_ln712_342"   --->   Operation 7399 'add' 'add_ln712_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7400 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1162 = add i16 %add_ln712_1161, i16 %add_ln712_1147"   --->   Operation 7400 'add' 'add_ln712_1162' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7401 [1/1] (0.00ns)   --->   "%zext_ln712_360 = zext i15 %add_ln712_1187"   --->   Operation 7401 'zext' 'zext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7402 [1/1] (0.00ns)   --->   "%zext_ln712_366 = zext i15 %add_ln712_1195"   --->   Operation 7402 'zext' 'zext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7403 [1/1] (1.53ns)   --->   "%add_ln712_1196 = add i16 %zext_ln712_366, i16 %zext_ln712_360"   --->   Operation 7403 'add' 'add_ln712_1196' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7404 [1/1] (0.00ns)   --->   "%sext_ln712_366 = sext i15 %add_ln712_1211"   --->   Operation 7404 'sext' 'sext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7405 [1/1] (0.00ns)   --->   "%zext_ln712_373 = zext i14 %add_ln712_1217"   --->   Operation 7405 'zext' 'zext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1225 = add i16 %add_ln712_1224, i16 %zext_ln712_373"   --->   Operation 7406 'add' 'add_ln712_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7407 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1226 = add i16 %add_ln712_1225, i16 %sext_ln712_366"   --->   Operation 7407 'add' 'add_ln712_1226' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1250 = add i16 %add_ln712_1249, i16 %add_ln712_1237"   --->   Operation 7408 'add' 'add_ln712_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7409 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1276 = add i16 %add_ln712_1275, i16 %add_ln712_1250"   --->   Operation 7409 'add' 'add_ln712_1276' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7410 [1/1] (0.00ns)   --->   "%sext_ln712_401 = sext i15 %add_ln712_1296"   --->   Operation 7410 'sext' 'sext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1297 = add i16 %sext_ln712_401, i16 %add_ln712_1286"   --->   Operation 7411 'add' 'add_ln712_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7412 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1319 = add i16 %add_ln712_1318, i16 %add_ln712_1297"   --->   Operation 7412 'add' 'add_ln712_1319' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7413 [1/1] (0.00ns)   --->   "%sext_ln712_417 = sext i15 %add_ln712_1340"   --->   Operation 7413 'sext' 'sext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1341 = add i16 %sext_ln712_417, i16 %add_ln712_1329"   --->   Operation 7414 'add' 'add_ln712_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7415 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1364 = add i16 %add_ln712_1363, i16 %add_ln712_1341"   --->   Operation 7415 'add' 'add_ln712_1364' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7416 [1/1] (0.00ns)   --->   "%sext_ln712_418 = sext i13 %add_ln712_1365"   --->   Operation 7416 'sext' 'sext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7417 [1/1] (0.00ns)   --->   "%sext_ln712_420 = sext i14 %add_ln712_1367"   --->   Operation 7417 'sext' 'sext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1368 = add i15 %sext_ln712_420, i15 %sext_ln712_418"   --->   Operation 7418 'add' 'add_ln712_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7419 [1/1] (0.00ns)   --->   "%sext_ln712_424 = sext i14 %add_ln712_1373"   --->   Operation 7419 'sext' 'sext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7420 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1374 = add i15 %sext_ln712_424, i15 %add_ln712_1368"   --->   Operation 7420 'add' 'add_ln712_1374' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7421 [1/1] (0.00ns)   --->   "%sext_ln712_426 = sext i14 %add_ln712_1375"   --->   Operation 7421 'sext' 'sext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7422 [1/1] (0.00ns)   --->   "%sext_ln712_428 = sext i13 %add_ln712_1377"   --->   Operation 7422 'sext' 'sext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1378 = add i15 %sext_ln712_428, i15 %sext_ln712_426"   --->   Operation 7423 'add' 'add_ln712_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7424 [1/1] (0.00ns)   --->   "%zext_ln712_412 = zext i13 %add_ln712_1383"   --->   Operation 7424 'zext' 'zext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7425 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1384 = add i15 %zext_ln712_412, i15 %add_ln712_1378"   --->   Operation 7425 'add' 'add_ln712_1384' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7426 [1/1] (0.00ns)   --->   "%sext_ln712_434 = sext i14 %add_ln712_1414"   --->   Operation 7426 'sext' 'sext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1422 = add i16 %add_ln712_1421, i16 %sext_ln712_434"   --->   Operation 7427 'add' 'add_ln712_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7428 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1438 = add i16 %add_ln712_1437, i16 %add_ln712_1422"   --->   Operation 7428 'add' 'add_ln712_1438' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7429 [1/1] (0.00ns)   --->   "%sext_ln712_446 = sext i15 %add_ln712_1446"   --->   Operation 7429 'sext' 'sext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1456 = add i16 %add_ln712_1455, i16 %sext_ln712_446"   --->   Operation 7430 'add' 'add_ln712_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7431 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1476 = add i16 %add_ln712_1475, i16 %add_ln712_1456"   --->   Operation 7431 'add' 'add_ln712_1476' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7432 [1/1] (0.00ns)   --->   "%zext_ln712_449 = zext i15 %add_ln712_1495"   --->   Operation 7432 'zext' 'zext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7433 [1/1] (0.00ns)   --->   "%zext_ln712_451 = zext i15 %add_ln712_1499"   --->   Operation 7433 'zext' 'zext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1500 = add i16 %zext_ln712_451, i16 %zext_ln712_449"   --->   Operation 7434 'add' 'add_ln712_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7435 [1/1] (0.00ns)   --->   "%zext_ln712_457 = zext i15 %add_ln712_1508"   --->   Operation 7435 'zext' 'zext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7436 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1509 = add i16 %zext_ln712_457, i16 %add_ln712_1500"   --->   Operation 7436 'add' 'add_ln712_1509' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7437 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i14 %add_ln712_1523"   --->   Operation 7437 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7438 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i13 %add_ln712_1524"   --->   Operation 7438 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1526 = add i16 %add_ln712_1525, i16 %sext_ln712_474"   --->   Operation 7439 'add' 'add_ln712_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7440 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1527 = add i16 %add_ln712_1526, i16 %sext_ln712_473"   --->   Operation 7440 'add' 'add_ln712_1527' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7441 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1553"   --->   Operation 7441 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1561 = add i16 %add_ln712_1560, i16 %sext_ln712_479"   --->   Operation 7442 'add' 'add_ln712_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7443 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1577 = add i16 %add_ln712_1576, i16 %add_ln712_1561"   --->   Operation 7443 'add' 'add_ln712_1577' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7444 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i14 %add_ln712_1592"   --->   Operation 7444 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7445 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i13 %add_ln712_1594"   --->   Operation 7445 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7446 [1/1] (0.00ns)   --->   "%zext_ln712_481 = zext i15 %add_ln712_1596"   --->   Operation 7446 'zext' 'zext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1597 = add i16 %zext_ln712_481, i16 %sext_ln712_496"   --->   Operation 7447 'add' 'add_ln712_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7448 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1598 = add i16 %add_ln712_1597, i16 %sext_ln712_495"   --->   Operation 7448 'add' 'add_ln712_1598' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7449 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i13 %add_ln712_1629"   --->   Operation 7449 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1637 = add i16 %add_ln712_1636, i16 %sext_ln712_500"   --->   Operation 7450 'add' 'add_ln712_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7451 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1653 = add i16 %add_ln712_1652, i16 %add_ln712_1637"   --->   Operation 7451 'add' 'add_ln712_1653' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1681 = add i16 %add_ln712_1680, i16 %add_ln712_1676"   --->   Operation 7452 'add' 'add_ln712_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7453 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1690 = add i16 %add_ln712_1689, i16 %add_ln712_1681"   --->   Operation 7453 'add' 'add_ln712_1690' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7454 [1/1] (0.00ns)   --->   "%sext_ln712_524 = sext i15 %add_ln712_1699"   --->   Operation 7454 'sext' 'sext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7455 [1/1] (0.00ns)   --->   "%sext_ln712_531 = sext i15 %add_ln712_1708"   --->   Operation 7455 'sext' 'sext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1709 = add i16 %sext_ln712_531, i16 %sext_ln712_524"   --->   Operation 7456 'add' 'add_ln712_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7457 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1728 = add i16 %add_ln712_1727, i16 %add_ln712_1709"   --->   Operation 7457 'add' 'add_ln712_1728' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7458 [1/1] (0.00ns)   --->   "%sext_ln712_534 = sext i14 %add_ln712_1733"   --->   Operation 7458 'sext' 'sext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1739 = add i16 %add_ln712_1738, i16 %sext_ln712_534"   --->   Operation 7459 'add' 'add_ln712_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7460 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1751 = add i16 %add_ln712_1750, i16 %add_ln712_1739"   --->   Operation 7460 'add' 'add_ln712_1751' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7461 [1/1] (0.00ns)   --->   "%sext_ln712_541 = sext i14 %add_ln712_1758"   --->   Operation 7461 'sext' 'sext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7462 [1/1] (0.00ns)   --->   "%sext_ln712_547 = sext i15 %add_ln712_1766"   --->   Operation 7462 'sext' 'sext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1767 = add i16 %sext_ln712_547, i16 %sext_ln712_541"   --->   Operation 7463 'add' 'add_ln712_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7464 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1784 = add i16 %add_ln712_1783, i16 %add_ln712_1767"   --->   Operation 7464 'add' 'add_ln712_1784' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7465 [1/1] (0.00ns)   --->   "%sext_ln712_554 = sext i15 %add_ln712_1794"   --->   Operation 7465 'sext' 'sext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1805 = add i16 %add_ln712_1804, i16 %sext_ln712_554"   --->   Operation 7466 'add' 'add_ln712_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7467 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1827 = add i16 %add_ln712_1826, i16 %add_ln712_1805"   --->   Operation 7467 'add' 'add_ln712_1827' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7468 [1/1] (0.00ns)   --->   "%sext_ln712_566 = sext i15 %add_ln712_1837"   --->   Operation 7468 'sext' 'sext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1848 = add i16 %add_ln712_1847, i16 %sext_ln712_566"   --->   Operation 7469 'add' 'add_ln712_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7470 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1869 = add i16 %add_ln712_1868, i16 %add_ln712_1848"   --->   Operation 7470 'add' 'add_ln712_1869' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7471 [1/1] (0.00ns)   --->   "%sext_ln712_575 = sext i14 %add_ln712_1876"   --->   Operation 7471 'sext' 'sext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1885 = add i16 %add_ln712_1884, i16 %sext_ln712_575"   --->   Operation 7472 'add' 'add_ln712_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7473 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1903 = add i16 %add_ln712_1902, i16 %add_ln712_1885"   --->   Operation 7473 'add' 'add_ln712_1903' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7474 [1/1] (0.00ns)   --->   "%sext_ln712_581 = sext i14 %add_ln712_1907"   --->   Operation 7474 'sext' 'sext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7475 [1/1] (0.00ns)   --->   "%sext_ln712_585 = sext i13 %add_ln712_1911"   --->   Operation 7475 'sext' 'sext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7476 [1/1] (1.52ns)   --->   "%add_ln712_1912 = add i15 %sext_ln712_585, i15 %sext_ln712_581"   --->   Operation 7476 'add' 'add_ln712_1912' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7477 [1/1] (0.00ns)   --->   "%zext_ln712_581 = zext i15 %add_ln712_1930"   --->   Operation 7477 'zext' 'zext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1931 = add i16 %zext_ln712_581, i16 %add_ln712_1926"   --->   Operation 7478 'add' 'add_ln712_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 7479 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1942 = add i16 %add_ln712_1941, i16 %add_ln712_1931"   --->   Operation 7479 'add' 'add_ln712_1942' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.18>
ST_10 : Operation 7480 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 7480 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7481 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 20, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 7481 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7482 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i15 %add_ln712_90"   --->   Operation 7482 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_99 = add i16 %add_ln712_98, i16 %sext_ln712_39"   --->   Operation 7483 'add' 'add_ln712_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7484 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_118 = add i16 %add_ln712_117, i16 %add_ln712_99"   --->   Operation 7484 'add' 'add_ln712_118' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7485 [1/1] (0.00ns)   --->   "%sext_ln712_96 = sext i15 %add_ln712_321"   --->   Operation 7485 'sext' 'sext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7486 [1/1] (0.00ns)   --->   "%sext_ln712_103 = sext i15 %add_ln712_329"   --->   Operation 7486 'sext' 'sext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_330 = add i16 %sext_ln712_103, i16 %sext_ln712_96"   --->   Operation 7487 'add' 'add_ln712_330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7488 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_347 = add i16 %add_ln712_346, i16 %add_ln712_330"   --->   Operation 7488 'add' 'add_ln712_347' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7489 [1/1] (0.00ns)   --->   "%sext_ln712_165 = sext i15 %add_ln712_523"   --->   Operation 7489 'sext' 'sext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_532 = add i16 %add_ln712_531, i16 %sext_ln712_165"   --->   Operation 7490 'add' 'add_ln712_532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7491 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_551 = add i16 %add_ln712_550, i16 %add_ln712_532"   --->   Operation 7491 'add' 'add_ln712_551' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7492 [1/1] (0.00ns)   --->   "%sext_ln712_179 = sext i14 %add_ln712_590"   --->   Operation 7492 'sext' 'sext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_596 = add i16 %add_ln712_595, i16 %sext_ln712_179"   --->   Operation 7493 'add' 'add_ln712_596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7494 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_607 = add i16 %add_ln712_606, i16 %add_ln712_596"   --->   Operation 7494 'add' 'add_ln712_607' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7495 [1/1] (0.00ns)   --->   "%sext_ln712_232 = sext i15 %add_ln712_758"   --->   Operation 7495 'sext' 'sext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_769 = add i16 %add_ln712_768, i16 %sext_ln712_232"   --->   Operation 7496 'add' 'add_ln712_769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7497 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_791 = add i16 %add_ln712_790, i16 %add_ln712_769"   --->   Operation 7497 'add' 'add_ln712_791' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7498 [1/1] (0.00ns)   --->   "%sext_ln712_279 = sext i15 %add_ln712_921"   --->   Operation 7498 'sext' 'sext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7499 [1/1] (0.00ns)   --->   "%sext_ln712_284 = sext i15 %add_ln712_932"   --->   Operation 7499 'sext' 'sext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_933 = add i16 %sext_ln712_284, i16 %sext_ln712_279"   --->   Operation 7500 'add' 'add_ln712_933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7501 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_957 = add i16 %add_ln712_956, i16 %add_ln712_933"   --->   Operation 7501 'add' 'add_ln712_957' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7502 [1/1] (0.00ns)   --->   "%sext_ln712_351 = sext i15 %add_ln712_1170"   --->   Operation 7502 'sext' 'sext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7503 [1/1] (0.00ns)   --->   "%sext_ln712_356 = sext i15 %add_ln712_1178"   --->   Operation 7503 'sext' 'sext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1179 = add i16 %sext_ln712_356, i16 %sext_ln712_351"   --->   Operation 7504 'add' 'add_ln712_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7505 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1197 = add i16 %add_ln712_1196, i16 %add_ln712_1179"   --->   Operation 7505 'add' 'add_ln712_1197' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7506 [1/1] (0.00ns)   --->   "%sext_ln712_425 = sext i15 %add_ln712_1374"   --->   Operation 7506 'sext' 'sext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7507 [1/1] (0.00ns)   --->   "%sext_ln712_429 = sext i15 %add_ln712_1384"   --->   Operation 7507 'sext' 'sext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1385 = add i16 %sext_ln712_429, i16 %sext_ln712_425"   --->   Operation 7508 'add' 'add_ln712_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7509 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1408 = add i16 %add_ln712_1407, i16 %add_ln712_1385"   --->   Operation 7509 'add' 'add_ln712_1408' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7510 [1/1] (0.00ns)   --->   "%sext_ln712_457 = sext i15 %add_ln712_1483"   --->   Operation 7510 'sext' 'sext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1492 = add i16 %add_ln712_1491, i16 %sext_ln712_457"   --->   Operation 7511 'add' 'add_ln712_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7512 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1510 = add i16 %add_ln712_1509, i16 %add_ln712_1492"   --->   Operation 7512 'add' 'add_ln712_1510' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7513 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i14 %add_ln712_1519"   --->   Operation 7513 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1528 = add i16 %add_ln712_1527, i16 %sext_ln712_469"   --->   Operation 7514 'add' 'add_ln712_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7515 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1547 = add i16 %add_ln712_1546, i16 %add_ln712_1528"   --->   Operation 7515 'add' 'add_ln712_1547' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7516 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i15 %add_ln712_1587"   --->   Operation 7516 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1599 = add i16 %add_ln712_1598, i16 %sext_ln712_490"   --->   Operation 7517 'add' 'add_ln712_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7518 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1623 = add i16 %add_ln712_1622, i16 %add_ln712_1599"   --->   Operation 7518 'add' 'add_ln712_1623' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7519 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i15 %add_ln712_1662"   --->   Operation 7519 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7520 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i15 %add_ln712_1671"   --->   Operation 7520 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1672 = add i16 %sext_ln712_516, i16 %sext_ln712_509"   --->   Operation 7521 'add' 'add_ln712_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7522 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1691 = add i16 %add_ln712_1690, i16 %add_ln712_1672"   --->   Operation 7522 'add' 'add_ln712_1691' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7523 [1/1] (0.00ns)   --->   "%sext_ln712_586 = sext i15 %add_ln712_1912"   --->   Operation 7523 'sext' 'sext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7524 [1/1] (0.00ns)   --->   "%sext_ln712_594 = sext i15 %add_ln712_1921"   --->   Operation 7524 'sext' 'sext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1922 = add i16 %sext_ln712_594, i16 %sext_ln712_586"   --->   Operation 7525 'add' 'add_ln712_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7526 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1943 = add i16 %add_ln712_1942, i16 %add_ln712_1922"   --->   Operation 7526 'add' 'add_ln712_1943' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 7527 [1/1] (0.00ns)   --->   "%newret = insertvalue i880 <undef>, i16 %add_ln712_314"   --->   Operation 7527 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7528 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i880 %newret, i16 %add_ln712_82"   --->   Operation 7528 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7529 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i880 %newret2, i16 %add_ln712_347"   --->   Operation 7529 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7530 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i880 %newret4, i16 %add_ln712_377"   --->   Operation 7530 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7531 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i880 %newret6, i16 %add_ln712_396"   --->   Operation 7531 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7532 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i880 %newret8, i16 %add_ln712_438"   --->   Operation 7532 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7533 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i880 %newret10, i16 %add_ln712_50"   --->   Operation 7533 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7534 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i880 %newret12, i16 %add_ln712_486"   --->   Operation 7534 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7535 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i880 %newret14, i16 %add_ln712_515"   --->   Operation 7535 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7536 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i880 %newret16, i16 %add_ln712_551"   --->   Operation 7536 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7537 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i880 %newret18, i16 %add_ln712_586"   --->   Operation 7537 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7538 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i880 %newret20, i16 %add_ln712_607"   --->   Operation 7538 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7539 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i880 %newret22, i16 %add_ln712_636"   --->   Operation 7539 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7540 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i880 %newret24, i16 %add_ln712_118"   --->   Operation 7540 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7541 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i880 %newret26, i16 %add_ln712_681"   --->   Operation 7541 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7542 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i880 %newret28, i16 %add_ln712_711"   --->   Operation 7542 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7543 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i880 %newret30, i16 %add_ln712_748"   --->   Operation 7543 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7544 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i880 %newret32, i16 %add_ln712_791"   --->   Operation 7544 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7545 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i880 %newret34, i16 %add_ln712_837"   --->   Operation 7545 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7546 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i880 %newret36, i16 %add_ln712_876"   --->   Operation 7546 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7547 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i880 %newret38, i16 %add_ln712_131"   --->   Operation 7547 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7548 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i880 %newret40, i16 %add_ln712_911"   --->   Operation 7548 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7549 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i880 %newret42, i16 %add_ln712_957"   --->   Operation 7549 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7550 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i880 %newret44, i16 %add_ln712_992"   --->   Operation 7550 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7551 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i880 %newret46, i16 %add_ln712_1028"   --->   Operation 7551 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7552 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i880 %newret48, i16 %add_ln712_1059"   --->   Operation 7552 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7553 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i880 %newret50, i16 %add_ln712_167"   --->   Operation 7553 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7554 [1/1] (0.00ns)   --->   "%newret54 = insertvalue i880 %newret52, i16 %add_ln712_1092"   --->   Operation 7554 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7555 [1/1] (0.00ns)   --->   "%newret56 = insertvalue i880 %newret54, i16 %add_ln712_1132"   --->   Operation 7555 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7556 [1/1] (0.00ns)   --->   "%newret58 = insertvalue i880 %newret56, i16 %add_ln712_1162"   --->   Operation 7556 'insertvalue' 'newret58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7557 [1/1] (0.00ns)   --->   "%newret60 = insertvalue i880 %newret58, i16 %add_ln712_24"   --->   Operation 7557 'insertvalue' 'newret60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7558 [1/1] (0.00ns)   --->   "%newret62 = insertvalue i880 %newret60, i16 %add_ln712_1197"   --->   Operation 7558 'insertvalue' 'newret62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7559 [1/1] (0.00ns)   --->   "%newret64 = insertvalue i880 %newret62, i16 %add_ln712_1226"   --->   Operation 7559 'insertvalue' 'newret64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7560 [1/1] (0.00ns)   --->   "%newret66 = insertvalue i880 %newret64, i16 %add_ln712_1276"   --->   Operation 7560 'insertvalue' 'newret66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7561 [1/1] (0.00ns)   --->   "%newret68 = insertvalue i880 %newret66, i16 %add_ln712_1319"   --->   Operation 7561 'insertvalue' 'newret68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7562 [1/1] (0.00ns)   --->   "%newret70 = insertvalue i880 %newret68, i16 %add_ln712_193"   --->   Operation 7562 'insertvalue' 'newret70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7563 [1/1] (0.00ns)   --->   "%newret72 = insertvalue i880 %newret70, i16 %add_ln712_1364"   --->   Operation 7563 'insertvalue' 'newret72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7564 [1/1] (0.00ns)   --->   "%newret74 = insertvalue i880 %newret72, i16 %add_ln712_1408"   --->   Operation 7564 'insertvalue' 'newret74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7565 [1/1] (0.00ns)   --->   "%newret76 = insertvalue i880 %newret74, i16 %add_ln712_1438"   --->   Operation 7565 'insertvalue' 'newret76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7566 [1/1] (0.00ns)   --->   "%newret78 = insertvalue i880 %newret76, i16 %add_ln712_1476"   --->   Operation 7566 'insertvalue' 'newret78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7567 [1/1] (0.00ns)   --->   "%newret80 = insertvalue i880 %newret78, i16 %add_ln712_1510"   --->   Operation 7567 'insertvalue' 'newret80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7568 [1/1] (0.00ns)   --->   "%newret81 = insertvalue i880 %newret80, i16 %add_ln712_1547"   --->   Operation 7568 'insertvalue' 'newret81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7569 [1/1] (0.00ns)   --->   "%newret82 = insertvalue i880 %newret81, i16 %add_ln712_1577"   --->   Operation 7569 'insertvalue' 'newret82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7570 [1/1] (0.00ns)   --->   "%newret83 = insertvalue i880 %newret82, i16 %add_ln712_1623"   --->   Operation 7570 'insertvalue' 'newret83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7571 [1/1] (0.00ns)   --->   "%newret84 = insertvalue i880 %newret83, i16 %add_ln712_1653"   --->   Operation 7571 'insertvalue' 'newret84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7572 [1/1] (0.00ns)   --->   "%newret85 = insertvalue i880 %newret84, i16 %add_ln712_234"   --->   Operation 7572 'insertvalue' 'newret85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7573 [1/1] (0.00ns)   --->   "%newret86 = insertvalue i880 %newret85, i16 %add_ln712_1691"   --->   Operation 7573 'insertvalue' 'newret86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7574 [1/1] (0.00ns)   --->   "%newret87 = insertvalue i880 %newret86, i16 %add_ln712_1728"   --->   Operation 7574 'insertvalue' 'newret87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7575 [1/1] (0.00ns)   --->   "%newret88 = insertvalue i880 %newret87, i16 %add_ln712_279"   --->   Operation 7575 'insertvalue' 'newret88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7576 [1/1] (0.00ns)   --->   "%newret89 = insertvalue i880 %newret88, i16 %add_ln712_1751"   --->   Operation 7576 'insertvalue' 'newret89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7577 [1/1] (0.00ns)   --->   "%newret90 = insertvalue i880 %newret89, i16 %add_ln712_1784"   --->   Operation 7577 'insertvalue' 'newret90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7578 [1/1] (0.00ns)   --->   "%newret91 = insertvalue i880 %newret90, i16 %add_ln712_1827"   --->   Operation 7578 'insertvalue' 'newret91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7579 [1/1] (0.00ns)   --->   "%newret92 = insertvalue i880 %newret91, i16 %add_ln712_1869"   --->   Operation 7579 'insertvalue' 'newret92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7580 [1/1] (0.00ns)   --->   "%newret93 = insertvalue i880 %newret92, i16 %add_ln712_1903"   --->   Operation 7580 'insertvalue' 'newret93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7581 [1/1] (0.00ns)   --->   "%newret94 = insertvalue i880 %newret93, i16 %add_ln712_1943"   --->   Operation 7581 'insertvalue' 'newret94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7582 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i880 %newret94"   --->   Operation 7582 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_148') on port 'p_read' [106]  (0 ns)
	'mul' operation ('mul_ln717') [127]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_143') on port 'p_read5' [101]  (0 ns)
	'mul' operation ('mul_ln717_7') [624]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_22') [1656]  (5.28 ns)

 <State 4>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_114') on port 'p_read34' [72]  (0 ns)
	'mul' operation ('mul_ln717_48') [2998]  (5.28 ns)

 <State 5>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [151]  (5.28 ns)

 <State 6>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_13') [1074]  (5.28 ns)

 <State 7>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_29') [2152]  (5.28 ns)

 <State 8>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_14') [4464]  (0 ns)
	'add' operation ('add_ln712_24') [4479]  (3.19 ns)

 <State 9>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_36') [4502]  (0 ns)
	'add' operation ('add_ln712_50') [4522]  (3.19 ns)

 <State 10>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_99') [4604]  (0 ns)
	'add' operation ('add_ln712_118') [4633]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
