# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.io.OpinVector Addr 25950 -1800 @N 1001 32 1.0E-9 1
hades.models.gates.InvSmall i6 10800 -150 @N 1001 5.0E-9
hades.models.rtlib.muxes.TriBuf i5 12150 8100 @N 1001 32 00000000000000000000000000011110_B 1.0E-8
hades.models.rtlib.memory.RAMoe i4 21600 1650 @N 1001 256 32 
hades.models.rtlib.io.OpinVector Addr1 8850 900 @X 1001 8 1.0E-9 0
hades.models.gates.InvSmall i3 15000 -150 @N 1001 5.0E-9
hades.models.rtlib.io.Subset i2 18750 -600 @N 1001 32 7 0 00011110_B 1.0E-8
hades.models.rtlib.io.SelectBit i1 9450 -1050 @N 1001 32 31 1.0E-8
hades.models.io.Ipin nOE 11550 4650 @N 1001 null 1
hades.models.io.Ipin nWE 11550 6000 @N 1001 null 1
hades.models.io.Ipin MDbuf 11550 8700 @N 1001 null 0
hades.models.rtlib.io.IpinVector Addr_sel 10500 -5100 @N 1001 32 00000000000000000000000100011110_B 1.0E-9 1
hades.models.rtlib.io.OpinVector Data 27000 9750 @N 1001 32 1.0E-9 1
hades.models.rtlib.memory.ROMoe ROM2 14100 1650 @N 1001 256 32 
hades.models.rtlib.io.IpinVector Data_sel 11550 7350 @N 1001 32 00000000000000000000000000011110_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 8 4 i2 Y Addr1 A i4 A ROM2 A 8 2 8850 900 13350 900 2 21600 4050 20400 4050 2 20400 4050 20400 900 2 20400 900 18750 900 2 18750 0 18750 900 2 18750 900 13350 900 2 13350 900 13350 4050 2 13350 4050 14100 4050 2 18750 900 13350 900 
hades.signals.SignalStdLogicVector n8 32 5 ROM2 D i4 DOUT i5 Y i4 DIN Data A 12 2 25200 1650 25200 1200 2 25200 1200 28200 1200 2 28200 1200 28200 7800 2 28200 7800 25200 7800 2 17700 6450 17700 9750 2 12750 9300 12750 9750 2 10350 9750 12750 9750 2 27000 9750 25200 9750 2 12750 9750 17700 9750 2 25200 9750 17700 9750 2 25200 6450 25200 7800 2 25200 9750 25200 7800 4 12750 9750 17700 9750 25200 9750 25200 7800 
hades.signals.SignalStdLogicVector n7 32 2 Data_sel Y i5 A 3 2 12750 8100 12750 7350 2 12750 7350 11700 7350 2 11700 7350 11550 7350 0 
hades.signals.SignalStdLogic1164 n6 2 MDbuf Y i5 S 1 2 12150 8700 11550 8700 0 
hades.signals.SignalStdLogic1164 n5 3 nOE Y i4 nOE ROM2 nOE 6 2 21600 5250 20400 5250 2 20400 5250 20400 6600 2 20400 6600 13200 6600 2 13200 6600 13200 4650 2 11550 4650 13200 4650 2 14100 4650 13200 4650 1 13200 4650 
hades.signals.SignalStdLogic1164 n4 2 nWE Y i4 nWE 5 2 11550 6000 13050 6000 2 13050 6000 13050 6750 2 13050 6750 20550 6750 2 20550 6750 20550 4650 2 20550 4650 21600 4650 0 
hades.signals.SignalStdLogic1164 n2 2 i1 Y i6 A 2 2 10800 450 9450 450 2 9450 450 9450 -450 0 
hades.signals.SignalStdLogic1164 n1 2 i3 Y i4 nCS 3 2 16800 450 21000 450 2 21000 450 21000 3450 2 21000 3450 21600 3450 0 
hades.signals.SignalStdLogic1164 n0 3 i6 Y i3 A ROM2 nCS 5 2 12600 450 13050 450 2 15000 450 13800 450 2 14100 3450 13800 3450 2 13800 3450 13800 450 2 13800 450 13050 450 1 13800 450 
hades.signals.SignalStdLogicVector n10 32 4 Addr_sel Y i1 A i2 A Addr A 9 2 9450 -1050 9450 -1800 2 18750 -600 18750 -1800 2 10500 -5100 11400 -5100 2 11400 -5100 11400 -1800 2 25950 -1800 18750 -1800 2 11400 -1800 12150 -1800 2 18750 -1800 12150 -1800 2 7650 -1800 9450 -1800 2 11400 -1800 9450 -1800 3 18750 -1800 11400 -1800 9450 -1800 
[end signals]
[end]
