xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 07, 2025 at 08:50:04 EST
xrun
	+xm64bit
	-sv
	-f ./../Submodule/UPDATE_I/flist.f
		./../../03_verif/Submodule/UPDATE_I/tb_Update_I.sv
		./../../01_rtl/Update_I.sv
	-top tb_Update_I
	-access +rwc
	-clean
	-log ./../Submodule/UPDATE_I/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/Submodule/UPDATE_I/tb_Update_I.sv
	module worklib.tb_Update_I:sv
		errors: 0, warnings: 0
file: ./../../01_rtl/Update_I.sv
	module worklib.Update_I:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_Update_I
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Update_I:sv <0x7b90265f>
			streams:  10, words:  2639
		worklib.tb_Update_I:sv <0x6cd8c151>
			streams:  13, words: 13418
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              16      16
		Scalar wires:           12       -
		Vectored wires:          5       -
		Always blocks:           3       3
		Initial blocks:          3       3
		Cont. assignments:       6       6
		Pseudo assignments:      8       8
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_Update_I:sv
Loading snapshot worklib.tb_Update_I:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
 time | rst_n start en | o_en o_value_i o_done
   0 |   0     0    0 |   0    0      0
20000 |   1     0    0 |   0    0      0

>>> Pulse START lần 1
40000 |   1     1    1 |   1    0      0
50000 |   1     0    1 |   1    0      0
55000 |   1     0    1 |   1    1      0
65000 |   1     0    1 |   1    2      0
75000 |   1     0    1 |   1    3      0
85000 |   1     0    1 |   1    4      0
95000 |   1     0    1 |   1    5      0
105000 |   1     0    1 |   1    6      0
115000 |   1     0    1 |   1    7      0
125000 |   1     0    1 |   1    8      0
135000 |   1     0    1 |   1    9      0
145000 |   1     0    1 |   1    10      0
155000 |   1     0    1 |   1    11      0
165000 |   1     0    1 |   1    12      0
175000 |   1     0    1 |   1    13      0
185000 |   1     0    1 |   1    14      0
195000 |   1     0    1 |   1    15      0
205000 |   1     0    1 |   1    16      0
215000 |   1     0    1 |   1    17      0
225000 |   1     0    1 |   1    18      0
235000 |   1     0    1 |   1    19      0
245000 |   1     0    1 |   1    20      0

>>> Tắt en, counter phải đứng yên
250000 |   1     0    0 |   0    20      0

>>> Bật en lại
350000 |   1     0    1 |   1    20      0
355000 |   1     0    1 |   1    21      0
365000 |   1     0    1 |   1    22      0
375000 |   1     0    1 |   1    23      0
385000 |   1     0    1 |   1    24      0
395000 |   1     0    1 |   1    25      0
405000 |   1     0    1 |   1    26      0
415000 |   1     0    1 |   1    27      0
425000 |   1     0    1 |   1    28      0
435000 |   1     0    1 |   1    29      0
445000 |   1     0    1 |   1    30      0
455000 |   1     0    1 |   1    0      1
465000 |   1     0    1 |   1    1      0
475000 |   1     0    1 |   1    2      0
485000 |   1     0    1 |   1    3      0
495000 |   1     0    1 |   1    4      0
505000 |   1     0    1 |   1    5      0
515000 |   1     0    1 |   1    6      0
525000 |   1     0    1 |   1    7      0
535000 |   1     0    1 |   1    8      0
545000 |   1     0    1 |   1    9      0

>>> Pulse START lần 2 (reset lại i về 0)
550000 |   1     1    1 |   1    9      0
555000 |   1     1    1 |   1    0      0
560000 |   1     0    1 |   1    0      0
565000 |   1     0    1 |   1    1      0
575000 |   1     0    1 |   1    2      0
585000 |   1     0    1 |   1    3      0
595000 |   1     0    1 |   1    4      0
605000 |   1     0    1 |   1    5      0
615000 |   1     0    1 |   1    6      0
625000 |   1     0    1 |   1    7      0
635000 |   1     0    1 |   1    8      0
645000 |   1     0    1 |   1    9      0
655000 |   1     0    1 |   1    10      0

>>> Kết thúc mô phỏng
Simulation complete via $finish(1) at time 660 NS + 0
../Submodule/UPDATE_I/tb_Update_I.sv:109         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 07, 2025 at 08:50:05 EST  (total: 00:00:01)
