#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55bef05af0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bef04e8c50 .scope module, "cpu_simple" "cpu_simple" 3 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55bef05d9c40_0 .net "alu_input1", 31 0, L_0x55bef06127f0;  1 drivers
v0x55bef05d9d20_0 .net "alu_input2", 31 0, L_0x55bef0613500;  1 drivers
o0x7f3be5ad3948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bef05d9de0_0 .net "clk", 0 0, o0x7f3be5ad3948;  0 drivers
v0x55bef05d9e80_0 .net "ex_alu_result", 31 0, L_0x55bef0613fe0;  1 drivers
v0x55bef05d9f70_0 .net "ex_branch_target", 31 0, L_0x55bef0614110;  1 drivers
v0x55bef05da080_0 .net "ex_neg_flag", 0 0, L_0x55bef0613be0;  1 drivers
v0x55bef05da120_0 .net "ex_wb_alu_result", 31 0, v0x55bef05c21e0_0;  1 drivers
v0x55bef05da270_0 .net "ex_wb_mem_data", 31 0, v0x55bef05c22c0_0;  1 drivers
v0x55bef05da330_0 .net "ex_wb_mem_to_reg", 0 0, v0x55bef05c23a0_0;  1 drivers
v0x55bef05da460_0 .net "ex_wb_neg_flag", 0 0, v0x55bef05c2460_0;  1 drivers
v0x55bef05da590_0 .net "ex_wb_opcode", 3 0, v0x55bef05c2520_0;  1 drivers
v0x55bef05da650_0 .net "ex_wb_rd", 5 0, v0x55bef05c2600_0;  1 drivers
v0x55bef05da710_0 .net "ex_wb_reg_write", 0 0, v0x55bef05c26e0_0;  1 drivers
v0x55bef05da7b0_0 .net "ex_wb_rt", 5 0, v0x55bef05c27a0_0;  1 drivers
v0x55bef05da870_0 .net "ex_wb_zero_flag", 0 0, v0x55bef05c2880_0;  1 drivers
v0x55bef05da9a0_0 .net "ex_write_data", 31 0, L_0x55bef0613ee0;  1 drivers
v0x55bef05daa60_0 .net "ex_zero_flag", 0 0, L_0x55bef0613ab0;  1 drivers
v0x55bef05dac10_0 .net "id_alu_op", 2 0, v0x55bef05c83f0_0;  1 drivers
v0x55bef05dacd0_0 .net "id_alu_src", 0 0, v0x55bef05c84d0_0;  1 drivers
v0x55bef05dad70_0 .net "id_branch", 0 0, v0x55bef05c85a0_0;  1 drivers
v0x55bef05dae10_0 .net "id_ex_alu_op", 2 0, v0x55bef05c5510_0;  1 drivers
v0x55bef05daed0_0 .net "id_ex_alu_src", 0 0, v0x55bef05c5600_0;  1 drivers
v0x55bef05daf70_0 .net "id_ex_branch", 0 0, v0x55bef05c56f0_0;  1 drivers
v0x55bef05db010_0 .net "id_ex_imm", 31 0, v0x55bef05c5790_0;  1 drivers
v0x55bef05db0d0_0 .net "id_ex_jump", 0 0, v0x55bef05c58a0_0;  1 drivers
v0x55bef05db170_0 .net "id_ex_mem_to_reg", 0 0, v0x55bef05c5960_0;  1 drivers
v0x55bef05db260_0 .net "id_ex_mem_write", 0 0, v0x55bef05c5a00_0;  1 drivers
v0x55bef05db300_0 .net "id_ex_opcode", 3 0, v0x55bef05c5aa0_0;  1 drivers
v0x55bef05db3c0_0 .net "id_ex_pc", 31 0, v0x55bef05c5b60_0;  1 drivers
v0x55bef05db480_0 .net "id_ex_rd", 5 0, v0x55bef05c5c70_0;  1 drivers
v0x55bef05db590_0 .net "id_ex_reg_data1", 31 0, v0x55bef05c5d30_0;  1 drivers
v0x55bef05db6a0_0 .net "id_ex_reg_data2", 31 0, v0x55bef05c5dd0_0;  1 drivers
v0x55bef05db7b0_0 .net "id_ex_reg_write", 0 0, v0x55bef05c5e70_0;  1 drivers
v0x55bef05dbab0_0 .net "id_ex_rs", 5 0, v0x55bef05c5f40_0;  1 drivers
v0x55bef05dbbc0_0 .net "id_ex_rt", 5 0, v0x55bef05c6010_0;  1 drivers
v0x55bef05dbc80_0 .net "id_imm", 31 0, v0x55bef05c8da0_0;  1 drivers
v0x55bef05dbd40_0 .net "id_jump", 0 0, v0x55bef05c86a0_0;  1 drivers
v0x55bef05dbde0_0 .net "id_mem_to_reg", 0 0, v0x55bef05c8770_0;  1 drivers
v0x55bef05dbe80_0 .net "id_mem_write", 0 0, v0x55bef05c8860_0;  1 drivers
v0x55bef05dbf20_0 .net "id_opcode", 3 0, L_0x55bef0610f00;  1 drivers
v0x55bef05dc030_0 .net "id_pc", 31 0, L_0x55bef0610d40;  1 drivers
v0x55bef05dc140_0 .net "id_rd", 5 0, L_0x55bef0610e90;  1 drivers
v0x55bef05dc250_0 .net "id_reg_data1", 31 0, L_0x55bef0611370;  1 drivers
v0x55bef05dc310_0 .net "id_reg_data2", 31 0, L_0x55bef06118f0;  1 drivers
v0x55bef05dc3d0_0 .net "id_reg_write", 0 0, v0x55bef05c89d0_0;  1 drivers
v0x55bef05dc470_0 .net "id_rs", 5 0, L_0x55bef0610db0;  1 drivers
v0x55bef05dc580_0 .net "id_rt", 5 0, L_0x55bef0610e20;  1 drivers
v0x55bef05dc690_0 .net "if_flush", 0 0, L_0x55bef0610890;  1 drivers
v0x55bef05dc780_0 .net "if_id_instr", 31 0, v0x55bef05cd3a0_0;  1 drivers
v0x55bef05dc840_0 .net "if_id_pc", 31 0, v0x55bef05cd590_0;  1 drivers
v0x55bef05dc900_0 .net "if_instr", 31 0, v0x55bef05ce3e0_0;  1 drivers
v0x55bef05dca10_0 .net "if_next_pc", 31 0, L_0x55bef06106d0;  1 drivers
v0x55bef05dcad0_0 .net "if_pc", 31 0, v0x55bef05d2760_0;  1 drivers
v0x55bef05dcb90_0 .net "mem_alu_result", 31 0, L_0x55bef06141b0;  1 drivers
v0x55bef05dcc50_0 .net "mem_mem_to_reg", 0 0, L_0x55bef0614510;  1 drivers
v0x55bef05dcd40_0 .net "mem_neg_flag", 0 0, L_0x55bef06143e0;  1 drivers
v0x55bef05dcde0_0 .net "mem_opcode", 3 0, L_0x55bef0614300;  1 drivers
v0x55bef05dced0_0 .net "mem_rd", 5 0, L_0x55bef0614220;  1 drivers
v0x55bef05dcf90_0 .net "mem_read_data", 31 0, v0x55bef05d75a0_0;  1 drivers
v0x55bef05dd050_0 .net "mem_reg_write", 0 0, L_0x55bef06144a0;  1 drivers
v0x55bef05dd0f0_0 .net "mem_rt", 5 0, L_0x55bef0614290;  1 drivers
v0x55bef05dd200_0 .net "mem_zero_flag", 0 0, L_0x55bef0614370;  1 drivers
o0x7f3be5ad3a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bef05dd2a0_0 .net "rst", 0 0, o0x7f3be5ad3a38;  0 drivers
v0x55bef05dd340_0 .net "wb_write_data", 31 0, L_0x55bef0614880;  1 drivers
v0x55bef05dd3e0_0 .net "wb_write_en", 0 0, L_0x55bef0614a40;  1 drivers
v0x55bef05dd480_0 .net "wb_write_reg", 5 0, L_0x55bef0614700;  1 drivers
L_0x55bef0610990 .part v0x55bef05cd3a0_0, 0, 4;
S_0x55bef04e8410 .scope module, "EX_STAGE" "ex_stage" 3 184, 4 24 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55bef0507790 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55bef0613ee0 .functor BUFZ 32, L_0x55bef0613500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3be57b7378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55bef05c0530_0 .net/2u *"_ivl_0", 3 0, L_0x7f3be57b7378;  1 drivers
v0x55bef05c0610_0 .net *"_ivl_2", 0 0, L_0x55bef0613d10;  1 drivers
L_0x7f3be57b73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bef05c06d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3be57b73c0;  1 drivers
v0x55bef05c07c0_0 .net *"_ivl_6", 31 0, L_0x55bef0613e40;  1 drivers
v0x55bef05c08a0_0 .net "alu_op", 2 0, v0x55bef05c5510_0;  alias, 1 drivers
v0x55bef05c09b0_0 .net "alu_operand_b", 31 0, L_0x55bef0613710;  1 drivers
v0x55bef05c0aa0_0 .net "alu_result_wire", 31 0, v0x55bef05bf860_0;  1 drivers
v0x55bef05c0b60_0 .net "alu_src", 0 0, v0x55bef05c5600_0;  alias, 1 drivers
v0x55bef05c0c30_0 .net "ex_alu_result", 31 0, L_0x55bef0613fe0;  alias, 1 drivers
v0x55bef05c0d60_0 .net "ex_branch_target", 31 0, L_0x55bef0614110;  alias, 1 drivers
v0x55bef05c0e50_0 .net "ex_write_data", 31 0, L_0x55bef0613ee0;  alias, 1 drivers
v0x55bef05c0f10_0 .net "id_ex_imm", 31 0, v0x55bef05c5790_0;  alias, 1 drivers
o0x7f3be5ad3678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bef05c0fd0_0 .net "id_ex_mem_write", 0 0, o0x7f3be5ad3678;  0 drivers
v0x55bef05c1090_0 .net "id_ex_opcode", 3 0, v0x55bef05c5aa0_0;  alias, 1 drivers
v0x55bef05c1170_0 .net "id_ex_pc", 31 0, v0x55bef05c5b60_0;  alias, 1 drivers
v0x55bef05c1230_0 .net "id_ex_reg_data1", 31 0, L_0x55bef06127f0;  alias, 1 drivers
v0x55bef05c1300_0 .net "id_ex_reg_data2", 31 0, L_0x55bef0613500;  alias, 1 drivers
v0x55bef05c13d0_0 .net "neg_flag", 0 0, L_0x55bef0613be0;  alias, 1 drivers
v0x55bef05c14a0_0 .net "zero_flag", 0 0, L_0x55bef0613ab0;  alias, 1 drivers
E_0x55bef03fbc40 .event anyedge, v0x55bef05c0220_0, v0x55bef05c0fd0_0;
L_0x55bef0613d10 .cmp/eq 4, v0x55bef05c5aa0_0, L_0x7f3be57b7378;
L_0x55bef0613e40 .arith/sum 32, v0x55bef05c5b60_0, L_0x7f3be57b73c0;
L_0x55bef0613fe0 .functor MUXZ 32, v0x55bef05bf860_0, L_0x55bef0613e40, L_0x55bef0613d10, C4<>;
S_0x55bef05954e0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55bef04e8410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f3be57b7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef0576310_0 .net/2u *"_ivl_6", 31 0, L_0x7f3be57b7330;  1 drivers
v0x55bef0546210_0 .net "a", 31 0, L_0x55bef06127f0;  alias, 1 drivers
v0x55bef0508790_0 .net "alu_control", 2 0, v0x55bef05c5510_0;  alias, 1 drivers
v0x55bef0522dc0_0 .net "b", 31 0, L_0x55bef0613710;  alias, 1 drivers
v0x55bef0526210_0 .net "cmd_add", 0 0, L_0x55bef0613840;  1 drivers
v0x55bef05a76f0_0 .net "cmd_neg", 0 0, L_0x55bef0613970;  1 drivers
v0x55bef05bf6e0_0 .net "cmd_sub", 0 0, L_0x55bef0613a10;  1 drivers
v0x55bef05bf7a0_0 .net "negative", 0 0, L_0x55bef0613be0;  alias, 1 drivers
v0x55bef05bf860_0 .var "result", 31 0;
v0x55bef05bf940_0 .net "zero", 0 0, L_0x55bef0613ab0;  alias, 1 drivers
E_0x55bef05b8390 .event anyedge, v0x55bef0508790_0, v0x55bef0546210_0, v0x55bef0522dc0_0;
L_0x55bef0613840 .part v0x55bef05c5510_0, 2, 1;
L_0x55bef0613970 .part v0x55bef05c5510_0, 1, 1;
L_0x55bef0613a10 .part v0x55bef05c5510_0, 0, 1;
L_0x55bef0613ab0 .cmp/eq 32, v0x55bef05bf860_0, L_0x7f3be57b7330;
L_0x55bef0613be0 .part v0x55bef05bf860_0, 31, 1;
S_0x55bef05bfac0 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55bef04e8410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55bef05bfc70_0 .net "in0", 31 0, L_0x55bef0613500;  alias, 1 drivers
v0x55bef05bfd50_0 .net "in1", 31 0, v0x55bef05c5790_0;  alias, 1 drivers
v0x55bef05bfe30_0 .net "out", 31 0, L_0x55bef0613710;  alias, 1 drivers
v0x55bef05bfed0_0 .net "sel", 0 0, v0x55bef05c5600_0;  alias, 1 drivers
L_0x55bef0613710 .functor MUXZ 32, L_0x55bef0613500, v0x55bef05c5790_0, v0x55bef05c5600_0, C4<>;
S_0x55bef05bfff0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55bef04e8410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55bef05c0220_0 .net "a", 31 0, v0x55bef05c5b60_0;  alias, 1 drivers
v0x55bef05c0320_0 .net "b", 31 0, v0x55bef05c5790_0;  alias, 1 drivers
v0x55bef05c03e0_0 .net "out", 31 0, L_0x55bef0614110;  alias, 1 drivers
L_0x55bef0614110 .arith/sum 32, v0x55bef05c5b60_0, v0x55bef05c5790_0;
S_0x55bef05c16b0 .scope module, "EX_WB_REG" "exwb" 3 200, 8 23 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55bef05c18d0_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05c19b0_0 .net "ex_alu_result", 31 0, L_0x55bef0613fe0;  alias, 1 drivers
v0x55bef05c1aa0_0 .net "ex_mem_data", 31 0, L_0x55bef0613ee0;  alias, 1 drivers
v0x55bef05c1ba0_0 .net "ex_mem_to_reg", 0 0, v0x55bef05c5960_0;  alias, 1 drivers
v0x55bef05c1c40_0 .net "ex_neg_flag", 0 0, L_0x55bef0613be0;  alias, 1 drivers
v0x55bef05c1d80_0 .net "ex_opcode", 3 0, v0x55bef05c5aa0_0;  alias, 1 drivers
v0x55bef05c1e20_0 .net "ex_rd", 5 0, v0x55bef05c5c70_0;  alias, 1 drivers
v0x55bef05c1ee0_0 .net "ex_reg_write", 0 0, v0x55bef05c5e70_0;  alias, 1 drivers
v0x55bef05c1fa0_0 .net "ex_rt", 5 0, v0x55bef05c6010_0;  alias, 1 drivers
v0x55bef05c2080_0 .net "ex_zero_flag", 0 0, L_0x55bef0613ab0;  alias, 1 drivers
v0x55bef05c2120_0 .net "rst", 0 0, o0x7f3be5ad3a38;  alias, 0 drivers
v0x55bef05c21e0_0 .var "wb_alu_result", 31 0;
v0x55bef05c22c0_0 .var "wb_mem_data", 31 0;
v0x55bef05c23a0_0 .var "wb_mem_to_reg", 0 0;
v0x55bef05c2460_0 .var "wb_neg_flag", 0 0;
v0x55bef05c2520_0 .var "wb_opcode", 3 0;
v0x55bef05c2600_0 .var "wb_rd", 5 0;
v0x55bef05c26e0_0 .var "wb_reg_write", 0 0;
v0x55bef05c27a0_0 .var "wb_rt", 5 0;
v0x55bef05c2880_0 .var "wb_zero_flag", 0 0;
E_0x55bef03fbac0 .event posedge, v0x55bef05c18d0_0;
S_0x55bef05c2bc0 .scope module, "FORWARD_UNIT" "forwarding" 3 168, 9 27 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55bef0611cd0 .functor AND 1, L_0x55bef0611ba0, v0x55bef05c26e0_0, C4<1>, C4<1>;
L_0x55bef0612040 .functor AND 1, L_0x55bef0611cd0, L_0x55bef0611f00, C4<1>, C4<1>;
L_0x55bef0612280 .functor AND 1, L_0x55bef0612150, L_0x55bef06144a0, C4<1>, C4<1>;
L_0x55bef0612560 .functor AND 1, L_0x55bef0612280, L_0x55bef0612420, C4<1>, C4<1>;
L_0x55bef0612aa0 .functor AND 1, L_0x55bef0612970, v0x55bef05c26e0_0, C4<1>, C4<1>;
L_0x55bef0612d90 .functor AND 1, L_0x55bef0612aa0, L_0x55bef0612ca0, C4<1>, C4<1>;
L_0x55bef0612fb0 .functor AND 1, L_0x55bef0612ea0, L_0x55bef06144a0, C4<1>, C4<1>;
L_0x55bef0612f40 .functor AND 1, L_0x55bef0612fb0, L_0x55bef0613160, C4<1>, C4<1>;
v0x55bef05c2ed0_0 .net *"_ivl_0", 0 0, L_0x55bef0611ba0;  1 drivers
v0x55bef05c2f90_0 .net *"_ivl_10", 0 0, L_0x55bef0611f00;  1 drivers
v0x55bef05c3050_0 .net *"_ivl_13", 0 0, L_0x55bef0612040;  1 drivers
v0x55bef05c30f0_0 .net *"_ivl_14", 0 0, L_0x55bef0612150;  1 drivers
v0x55bef05c31b0_0 .net *"_ivl_17", 0 0, L_0x55bef0612280;  1 drivers
v0x55bef05c32c0_0 .net *"_ivl_18", 31 0, L_0x55bef0612380;  1 drivers
L_0x7f3be57b7180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c33a0_0 .net *"_ivl_21", 25 0, L_0x7f3be57b7180;  1 drivers
L_0x7f3be57b71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c3480_0 .net/2u *"_ivl_22", 31 0, L_0x7f3be57b71c8;  1 drivers
v0x55bef05c3560_0 .net *"_ivl_24", 0 0, L_0x55bef0612420;  1 drivers
v0x55bef05c3620_0 .net *"_ivl_27", 0 0, L_0x55bef0612560;  1 drivers
v0x55bef05c36e0_0 .net *"_ivl_28", 31 0, L_0x55bef0612670;  1 drivers
v0x55bef05c37c0_0 .net *"_ivl_3", 0 0, L_0x55bef0611cd0;  1 drivers
v0x55bef05c3880_0 .net *"_ivl_32", 0 0, L_0x55bef0612970;  1 drivers
v0x55bef05c3940_0 .net *"_ivl_35", 0 0, L_0x55bef0612aa0;  1 drivers
v0x55bef05c3a00_0 .net *"_ivl_36", 31 0, L_0x55bef0612b10;  1 drivers
L_0x7f3be57b7210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c3ae0_0 .net *"_ivl_39", 25 0, L_0x7f3be57b7210;  1 drivers
v0x55bef05c3bc0_0 .net *"_ivl_4", 31 0, L_0x55bef0611dd0;  1 drivers
L_0x7f3be57b7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c3ca0_0 .net/2u *"_ivl_40", 31 0, L_0x7f3be57b7258;  1 drivers
v0x55bef05c3d80_0 .net *"_ivl_42", 0 0, L_0x55bef0612ca0;  1 drivers
v0x55bef05c3e40_0 .net *"_ivl_45", 0 0, L_0x55bef0612d90;  1 drivers
v0x55bef05c3f00_0 .net *"_ivl_46", 0 0, L_0x55bef0612ea0;  1 drivers
v0x55bef05c3fc0_0 .net *"_ivl_49", 0 0, L_0x55bef0612fb0;  1 drivers
v0x55bef05c4080_0 .net *"_ivl_50", 31 0, L_0x55bef0613070;  1 drivers
L_0x7f3be57b72a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c4160_0 .net *"_ivl_53", 25 0, L_0x7f3be57b72a0;  1 drivers
L_0x7f3be57b72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c4240_0 .net/2u *"_ivl_54", 31 0, L_0x7f3be57b72e8;  1 drivers
v0x55bef05c4320_0 .net *"_ivl_56", 0 0, L_0x55bef0613160;  1 drivers
v0x55bef05c43e0_0 .net *"_ivl_59", 0 0, L_0x55bef0612f40;  1 drivers
v0x55bef05c44a0_0 .net *"_ivl_60", 31 0, L_0x55bef0613410;  1 drivers
L_0x7f3be57b70f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c4580_0 .net *"_ivl_7", 25 0, L_0x7f3be57b70f0;  1 drivers
L_0x7f3be57b7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05c4660_0 .net/2u *"_ivl_8", 31 0, L_0x7f3be57b7138;  1 drivers
v0x55bef05c4740_0 .net "alu_input1", 31 0, L_0x55bef06127f0;  alias, 1 drivers
v0x55bef05c4800_0 .net "alu_input2", 31 0, L_0x55bef0613500;  alias, 1 drivers
v0x55bef05c4910_0 .net "ex_wb_alu_result", 31 0, v0x55bef05c21e0_0;  alias, 1 drivers
v0x55bef05c49d0_0 .net "ex_wb_rd", 5 0, v0x55bef05c2600_0;  alias, 1 drivers
v0x55bef05c4a70_0 .net "ex_wb_reg_write", 0 0, v0x55bef05c26e0_0;  alias, 1 drivers
v0x55bef05c4b10_0 .net "id_ex_reg_data1", 31 0, v0x55bef05c5d30_0;  alias, 1 drivers
v0x55bef05c4bb0_0 .net "id_ex_reg_data2", 31 0, v0x55bef05c5dd0_0;  alias, 1 drivers
v0x55bef05c4c90_0 .net "id_ex_rs", 5 0, v0x55bef05c5f40_0;  alias, 1 drivers
v0x55bef05c4d70_0 .net "id_ex_rt", 5 0, v0x55bef05c6010_0;  alias, 1 drivers
v0x55bef05c4e60_0 .net "mem_alu_result", 31 0, L_0x55bef06141b0;  alias, 1 drivers
v0x55bef05c4f20_0 .net "mem_rd", 5 0, L_0x55bef0614220;  alias, 1 drivers
v0x55bef05c5000_0 .net "mem_reg_write", 0 0, L_0x55bef06144a0;  alias, 1 drivers
L_0x55bef0611ba0 .cmp/eq 6, v0x55bef05c5f40_0, v0x55bef05c2600_0;
L_0x55bef0611dd0 .concat [ 6 26 0 0], v0x55bef05c5f40_0, L_0x7f3be57b70f0;
L_0x55bef0611f00 .cmp/ne 32, L_0x55bef0611dd0, L_0x7f3be57b7138;
L_0x55bef0612150 .cmp/eq 6, v0x55bef05c5f40_0, L_0x55bef0614220;
L_0x55bef0612380 .concat [ 6 26 0 0], v0x55bef05c5f40_0, L_0x7f3be57b7180;
L_0x55bef0612420 .cmp/ne 32, L_0x55bef0612380, L_0x7f3be57b71c8;
L_0x55bef0612670 .functor MUXZ 32, v0x55bef05c5d30_0, L_0x55bef06141b0, L_0x55bef0612560, C4<>;
L_0x55bef06127f0 .functor MUXZ 32, L_0x55bef0612670, v0x55bef05c21e0_0, L_0x55bef0612040, C4<>;
L_0x55bef0612970 .cmp/eq 6, v0x55bef05c6010_0, v0x55bef05c2600_0;
L_0x55bef0612b10 .concat [ 6 26 0 0], v0x55bef05c6010_0, L_0x7f3be57b7210;
L_0x55bef0612ca0 .cmp/ne 32, L_0x55bef0612b10, L_0x7f3be57b7258;
L_0x55bef0612ea0 .cmp/eq 6, v0x55bef05c6010_0, L_0x55bef0614220;
L_0x55bef0613070 .concat [ 6 26 0 0], v0x55bef05c6010_0, L_0x7f3be57b72a0;
L_0x55bef0613160 .cmp/ne 32, L_0x55bef0613070, L_0x7f3be57b72e8;
L_0x55bef0613410 .functor MUXZ 32, v0x55bef05c5dd0_0, L_0x55bef06141b0, L_0x55bef0612f40, C4<>;
L_0x55bef0613500 .functor MUXZ 32, L_0x55bef0613410, v0x55bef05c21e0_0, L_0x55bef0612d90, C4<>;
S_0x55bef05c5240 .scope module, "ID_EX_REG" "idex" 3 132, 10 23 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55bef05c5420_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05c5510_0 .var "ex_alu_op", 2 0;
v0x55bef05c5600_0 .var "ex_alu_src", 0 0;
v0x55bef05c56f0_0 .var "ex_branch", 0 0;
v0x55bef05c5790_0 .var "ex_imm", 31 0;
v0x55bef05c58a0_0 .var "ex_jump", 0 0;
v0x55bef05c5960_0 .var "ex_mem_to_reg", 0 0;
v0x55bef05c5a00_0 .var "ex_mem_write", 0 0;
v0x55bef05c5aa0_0 .var "ex_opcode", 3 0;
v0x55bef05c5b60_0 .var "ex_pc", 31 0;
v0x55bef05c5c70_0 .var "ex_rd", 5 0;
v0x55bef05c5d30_0 .var "ex_reg_data1", 31 0;
v0x55bef05c5dd0_0 .var "ex_reg_data2", 31 0;
v0x55bef05c5e70_0 .var "ex_reg_write", 0 0;
v0x55bef05c5f40_0 .var "ex_rs", 5 0;
v0x55bef05c6010_0 .var "ex_rt", 5 0;
v0x55bef05c6100_0 .net "id_alu_op", 2 0, v0x55bef05c83f0_0;  alias, 1 drivers
v0x55bef05c62d0_0 .net "id_alu_src", 0 0, v0x55bef05c84d0_0;  alias, 1 drivers
v0x55bef05c6390_0 .net "id_branch", 0 0, v0x55bef05c85a0_0;  alias, 1 drivers
v0x55bef05c6450_0 .net "id_imm", 31 0, v0x55bef05c8da0_0;  alias, 1 drivers
v0x55bef05c6530_0 .net "id_jump", 0 0, v0x55bef05c86a0_0;  alias, 1 drivers
v0x55bef05c65f0_0 .net "id_mem_to_reg", 0 0, v0x55bef05c8770_0;  alias, 1 drivers
v0x55bef05c66b0_0 .net "id_mem_write", 0 0, v0x55bef05c8860_0;  alias, 1 drivers
v0x55bef05c6770_0 .net "id_opcode", 3 0, L_0x55bef0610f00;  alias, 1 drivers
v0x55bef05c6850_0 .net "id_pc", 31 0, L_0x55bef0610d40;  alias, 1 drivers
v0x55bef05c6930_0 .net "id_rd", 5 0, L_0x55bef0610e90;  alias, 1 drivers
v0x55bef05c6a10_0 .net "id_reg_data1", 31 0, L_0x55bef0611370;  alias, 1 drivers
v0x55bef05c6af0_0 .net "id_reg_data2", 31 0, L_0x55bef06118f0;  alias, 1 drivers
v0x55bef05c6bd0_0 .net "id_reg_write", 0 0, v0x55bef05c89d0_0;  alias, 1 drivers
v0x55bef05c6c90_0 .net "id_rs", 5 0, L_0x55bef0610db0;  alias, 1 drivers
v0x55bef05c6d70_0 .net "id_rt", 5 0, L_0x55bef0610e20;  alias, 1 drivers
v0x55bef05c6e50_0 .net "rst", 0 0, o0x7f3be5ad3a38;  alias, 0 drivers
S_0x55bef05c73e0 .scope module, "ID_STAGE" "id_stage" 3 106, 11 23 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55bef0610d40 .functor BUFZ 32, v0x55bef05cd590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bef0610db0 .functor BUFZ 6, L_0x55bef0610b60, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef0610e20 .functor BUFZ 6, L_0x55bef0610c00, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef0610e90 .functor BUFZ 6, L_0x55bef0610ca0, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef0610f00 .functor BUFZ 4, L_0x55bef0610ac0, C4<0000>, C4<0000>, C4<0000>;
v0x55bef05cb5b0_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05cb670_0 .net "id_alu_op", 2 0, v0x55bef05c83f0_0;  alias, 1 drivers
v0x55bef05cb780_0 .net "id_alu_src", 0 0, v0x55bef05c84d0_0;  alias, 1 drivers
v0x55bef05cb870_0 .net "id_branch", 0 0, v0x55bef05c85a0_0;  alias, 1 drivers
v0x55bef05cb960_0 .net "id_imm", 31 0, v0x55bef05c8da0_0;  alias, 1 drivers
v0x55bef05cbaa0_0 .net "id_jump", 0 0, v0x55bef05c86a0_0;  alias, 1 drivers
v0x55bef05cbb90_0 .net "id_mem_to_reg", 0 0, v0x55bef05c8770_0;  alias, 1 drivers
v0x55bef05cbc80_0 .net "id_mem_write", 0 0, v0x55bef05c8860_0;  alias, 1 drivers
v0x55bef05cbd70_0 .net "id_opcode", 3 0, L_0x55bef0610f00;  alias, 1 drivers
v0x55bef05cbe30_0 .net "id_pc", 31 0, L_0x55bef0610d40;  alias, 1 drivers
v0x55bef05cbed0_0 .net "id_rd", 5 0, L_0x55bef0610e90;  alias, 1 drivers
v0x55bef05cbf70_0 .net "id_reg_data1", 31 0, L_0x55bef0611370;  alias, 1 drivers
v0x55bef05cc010_0 .net "id_reg_data2", 31 0, L_0x55bef06118f0;  alias, 1 drivers
v0x55bef05cc120_0 .net "id_reg_write", 0 0, v0x55bef05c89d0_0;  alias, 1 drivers
v0x55bef05cc210_0 .net "id_rs", 5 0, L_0x55bef0610db0;  alias, 1 drivers
v0x55bef05cc2d0_0 .net "id_rt", 5 0, L_0x55bef0610e20;  alias, 1 drivers
v0x55bef05cc370_0 .net "if_id_instr", 31 0, v0x55bef05cd3a0_0;  alias, 1 drivers
v0x55bef05cc520_0 .net "if_id_pc", 31 0, v0x55bef05cd590_0;  alias, 1 drivers
v0x55bef05cc5e0_0 .net "opcode", 3 0, L_0x55bef0610ac0;  1 drivers
v0x55bef05cc6a0_0 .net "rd", 5 0, L_0x55bef0610ca0;  1 drivers
v0x55bef05cc760_0 .net "rs", 5 0, L_0x55bef0610b60;  1 drivers
v0x55bef05cc820_0 .net "rst", 0 0, o0x7f3be5ad3a38;  alias, 0 drivers
v0x55bef05cc8c0_0 .net "rt", 5 0, L_0x55bef0610c00;  1 drivers
v0x55bef05cc960_0 .net "wb_reg_write", 0 0, L_0x55bef0614a40;  alias, 1 drivers
v0x55bef05cca00_0 .net "wb_write_data", 31 0, L_0x55bef0614880;  alias, 1 drivers
v0x55bef05ccaa0_0 .net "wb_write_reg", 5 0, L_0x55bef0614700;  alias, 1 drivers
E_0x55bef05c7830 .event anyedge, v0x55bef05c8930_0, v0x55bef05c8eb0_0, v0x55bef05cc6a0_0;
L_0x55bef0610ac0 .part v0x55bef05cd3a0_0, 0, 4;
L_0x55bef0610b60 .part v0x55bef05cd3a0_0, 10, 6;
L_0x55bef0610c00 .part v0x55bef05cd3a0_0, 4, 6;
L_0x55bef0610ca0 .part v0x55bef05cd3a0_0, 16, 6;
S_0x55bef05c78b0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55bef05c73e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55bef05c7ab0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55bef05c7af0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55bef05c7b30 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55bef05c7b70 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55bef05c7bb0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55bef05c7bf0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55bef05c7c30 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55bef05c7c70 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55bef05c7cb0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55bef05c7cf0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55bef05c7d30 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55bef05c83f0_0 .var "alu_op", 2 0;
v0x55bef05c84d0_0 .var "alu_src", 0 0;
v0x55bef05c85a0_0 .var "branch", 0 0;
v0x55bef05c86a0_0 .var "jump", 0 0;
v0x55bef05c8770_0 .var "mem_to_reg", 0 0;
v0x55bef05c8860_0 .var "mem_write", 0 0;
v0x55bef05c8930_0 .net "opcode", 3 0, L_0x55bef0610ac0;  alias, 1 drivers
v0x55bef05c89d0_0 .var "reg_write", 0 0;
E_0x55bef05c8390 .event anyedge, v0x55bef05c8930_0;
S_0x55bef05c8b30 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55bef05c73e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55bef05c8da0_0 .var "imm_out", 31 0;
v0x55bef05c8eb0_0 .net "instruction", 31 0, v0x55bef05cd3a0_0;  alias, 1 drivers
E_0x55bef05c8d20 .event anyedge, v0x55bef05c8eb0_0;
S_0x55bef05c8fd0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55bef05c73e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55bef0611130 .functor AND 1, L_0x55bef0614a40, L_0x55bef0610f70, C4<1>, C4<1>;
L_0x55bef06116b0 .functor AND 1, L_0x55bef0614a40, L_0x55bef0611580, C4<1>, C4<1>;
v0x55bef05ca6d0_1 .array/port v0x55bef05ca6d0, 1;
L_0x55bef0611ac0 .functor BUFZ 32, v0x55bef05ca6d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bef05ca6d0_2 .array/port v0x55bef05ca6d0, 2;
L_0x55bef0611b30 .functor BUFZ 32, v0x55bef05ca6d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bef05c9600_0 .net *"_ivl_0", 0 0, L_0x55bef0610f70;  1 drivers
v0x55bef05c96e0_0 .net *"_ivl_12", 0 0, L_0x55bef0611580;  1 drivers
v0x55bef05c97a0_0 .net *"_ivl_15", 0 0, L_0x55bef06116b0;  1 drivers
v0x55bef05c9870_0 .net *"_ivl_16", 31 0, L_0x55bef0611720;  1 drivers
v0x55bef05c9950_0 .net *"_ivl_18", 7 0, L_0x55bef0611800;  1 drivers
L_0x7f3be57b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bef05c9a80_0 .net *"_ivl_21", 1 0, L_0x7f3be57b70a8;  1 drivers
v0x55bef05c9b60_0 .net *"_ivl_3", 0 0, L_0x55bef0611130;  1 drivers
v0x55bef05c9c20_0 .net *"_ivl_4", 31 0, L_0x55bef0611230;  1 drivers
v0x55bef05c9d00_0 .net *"_ivl_6", 7 0, L_0x55bef06112d0;  1 drivers
L_0x7f3be57b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bef05c9de0_0 .net *"_ivl_9", 1 0, L_0x7f3be57b7060;  1 drivers
v0x55bef05c9ec0_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05c9f60_0 .net "debug_r1", 31 0, L_0x55bef0611ac0;  1 drivers
v0x55bef05ca040_0 .net "debug_r2", 31 0, L_0x55bef0611b30;  1 drivers
v0x55bef05ca120_0 .var/i "i", 31 0;
v0x55bef05ca200_0 .net "read_data1", 31 0, L_0x55bef0611370;  alias, 1 drivers
v0x55bef05ca2c0_0 .net "read_data2", 31 0, L_0x55bef06118f0;  alias, 1 drivers
v0x55bef05ca360_0 .net "read_reg1", 5 0, L_0x55bef0610b60;  alias, 1 drivers
v0x55bef05ca530_0 .net "read_reg2", 5 0, L_0x55bef0610c00;  alias, 1 drivers
v0x55bef05ca610_0 .net "reg_write_en", 0 0, L_0x55bef0614a40;  alias, 1 drivers
v0x55bef05ca6d0 .array "registers", 63 0, 31 0;
v0x55bef05cb1a0_0 .net "rst", 0 0, o0x7f3be5ad3a38;  alias, 0 drivers
v0x55bef05cb290_0 .net "write_data", 31 0, L_0x55bef0614880;  alias, 1 drivers
v0x55bef05cb370_0 .net "write_reg", 5 0, L_0x55bef0614700;  alias, 1 drivers
E_0x55bef05c91e0 .event posedge, v0x55bef05c2120_0, v0x55bef05c18d0_0;
L_0x55bef0610f70 .cmp/eq 6, L_0x55bef0614700, L_0x55bef0610b60;
L_0x55bef0611230 .array/port v0x55bef05ca6d0, L_0x55bef06112d0;
L_0x55bef06112d0 .concat [ 6 2 0 0], L_0x55bef0610b60, L_0x7f3be57b7060;
L_0x55bef0611370 .functor MUXZ 32, L_0x55bef0611230, L_0x55bef0614880, L_0x55bef0611130, C4<>;
L_0x55bef0611580 .cmp/eq 6, L_0x55bef0614700, L_0x55bef0610c00;
L_0x55bef0611720 .array/port v0x55bef05ca6d0, L_0x55bef0611800;
L_0x55bef0611800 .concat [ 6 2 0 0], L_0x55bef0610c00, L_0x7f3be57b70a8;
L_0x55bef06118f0 .functor MUXZ 32, L_0x55bef0611720, L_0x55bef0614880, L_0x55bef06116b0, C4<>;
S_0x55bef05c9220 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55bef05c8fd0;
 .timescale -9 -12;
v0x55bef05c9420_0 .var "reg_index", 5 0;
v0x55bef05c9520_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55bef05c9520_0;
    %load/vec4 v0x55bef05c9420_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55bef05ca6d0, 4, 0;
    %end;
S_0x55bef05ccdf0 .scope module, "IF_ID_REG" "ifid" 3 96, 15 23 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55bef05cd130_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05cd1f0_0 .net "flush", 0 0, L_0x55bef0610890;  alias, 1 drivers
v0x55bef05cd2b0_0 .net "instr_in", 31 0, v0x55bef05ce3e0_0;  alias, 1 drivers
v0x55bef05cd3a0_0 .var "instr_out", 31 0;
v0x55bef05cd460_0 .net "pc_in", 31 0, v0x55bef05d2760_0;  alias, 1 drivers
v0x55bef05cd590_0 .var "pc_out", 31 0;
E_0x55bef05cd0b0 .event negedge, v0x55bef05c18d0_0;
S_0x55bef05cd730 .scope module, "IF_IMEM_INST" "im_simple" 3 91, 16 7 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55bef05cd910 .param/l "MEM_SIZE" 0 16 11, +C4<00000000000000000000000100000000>;
v0x55bef05ce2d0_0 .net "address", 31 0, v0x55bef05d2760_0;  alias, 1 drivers
v0x55bef05ce3e0_0 .var "instruction", 31 0;
v0x55bef05ce4b0 .array "mem", 255 0, 31 0;
v0x55bef05ce4b0_0 .array/port v0x55bef05ce4b0, 0;
v0x55bef05ce4b0_1 .array/port v0x55bef05ce4b0, 1;
v0x55bef05ce4b0_2 .array/port v0x55bef05ce4b0, 2;
E_0x55bef05cda60/0 .event anyedge, v0x55bef05cd460_0, v0x55bef05ce4b0_0, v0x55bef05ce4b0_1, v0x55bef05ce4b0_2;
v0x55bef05ce4b0_3 .array/port v0x55bef05ce4b0, 3;
v0x55bef05ce4b0_4 .array/port v0x55bef05ce4b0, 4;
v0x55bef05ce4b0_5 .array/port v0x55bef05ce4b0, 5;
v0x55bef05ce4b0_6 .array/port v0x55bef05ce4b0, 6;
E_0x55bef05cda60/1 .event anyedge, v0x55bef05ce4b0_3, v0x55bef05ce4b0_4, v0x55bef05ce4b0_5, v0x55bef05ce4b0_6;
v0x55bef05ce4b0_7 .array/port v0x55bef05ce4b0, 7;
v0x55bef05ce4b0_8 .array/port v0x55bef05ce4b0, 8;
v0x55bef05ce4b0_9 .array/port v0x55bef05ce4b0, 9;
v0x55bef05ce4b0_10 .array/port v0x55bef05ce4b0, 10;
E_0x55bef05cda60/2 .event anyedge, v0x55bef05ce4b0_7, v0x55bef05ce4b0_8, v0x55bef05ce4b0_9, v0x55bef05ce4b0_10;
v0x55bef05ce4b0_11 .array/port v0x55bef05ce4b0, 11;
v0x55bef05ce4b0_12 .array/port v0x55bef05ce4b0, 12;
v0x55bef05ce4b0_13 .array/port v0x55bef05ce4b0, 13;
v0x55bef05ce4b0_14 .array/port v0x55bef05ce4b0, 14;
E_0x55bef05cda60/3 .event anyedge, v0x55bef05ce4b0_11, v0x55bef05ce4b0_12, v0x55bef05ce4b0_13, v0x55bef05ce4b0_14;
v0x55bef05ce4b0_15 .array/port v0x55bef05ce4b0, 15;
v0x55bef05ce4b0_16 .array/port v0x55bef05ce4b0, 16;
v0x55bef05ce4b0_17 .array/port v0x55bef05ce4b0, 17;
v0x55bef05ce4b0_18 .array/port v0x55bef05ce4b0, 18;
E_0x55bef05cda60/4 .event anyedge, v0x55bef05ce4b0_15, v0x55bef05ce4b0_16, v0x55bef05ce4b0_17, v0x55bef05ce4b0_18;
v0x55bef05ce4b0_19 .array/port v0x55bef05ce4b0, 19;
v0x55bef05ce4b0_20 .array/port v0x55bef05ce4b0, 20;
v0x55bef05ce4b0_21 .array/port v0x55bef05ce4b0, 21;
v0x55bef05ce4b0_22 .array/port v0x55bef05ce4b0, 22;
E_0x55bef05cda60/5 .event anyedge, v0x55bef05ce4b0_19, v0x55bef05ce4b0_20, v0x55bef05ce4b0_21, v0x55bef05ce4b0_22;
v0x55bef05ce4b0_23 .array/port v0x55bef05ce4b0, 23;
v0x55bef05ce4b0_24 .array/port v0x55bef05ce4b0, 24;
v0x55bef05ce4b0_25 .array/port v0x55bef05ce4b0, 25;
v0x55bef05ce4b0_26 .array/port v0x55bef05ce4b0, 26;
E_0x55bef05cda60/6 .event anyedge, v0x55bef05ce4b0_23, v0x55bef05ce4b0_24, v0x55bef05ce4b0_25, v0x55bef05ce4b0_26;
v0x55bef05ce4b0_27 .array/port v0x55bef05ce4b0, 27;
v0x55bef05ce4b0_28 .array/port v0x55bef05ce4b0, 28;
v0x55bef05ce4b0_29 .array/port v0x55bef05ce4b0, 29;
v0x55bef05ce4b0_30 .array/port v0x55bef05ce4b0, 30;
E_0x55bef05cda60/7 .event anyedge, v0x55bef05ce4b0_27, v0x55bef05ce4b0_28, v0x55bef05ce4b0_29, v0x55bef05ce4b0_30;
v0x55bef05ce4b0_31 .array/port v0x55bef05ce4b0, 31;
v0x55bef05ce4b0_32 .array/port v0x55bef05ce4b0, 32;
v0x55bef05ce4b0_33 .array/port v0x55bef05ce4b0, 33;
v0x55bef05ce4b0_34 .array/port v0x55bef05ce4b0, 34;
E_0x55bef05cda60/8 .event anyedge, v0x55bef05ce4b0_31, v0x55bef05ce4b0_32, v0x55bef05ce4b0_33, v0x55bef05ce4b0_34;
v0x55bef05ce4b0_35 .array/port v0x55bef05ce4b0, 35;
v0x55bef05ce4b0_36 .array/port v0x55bef05ce4b0, 36;
v0x55bef05ce4b0_37 .array/port v0x55bef05ce4b0, 37;
v0x55bef05ce4b0_38 .array/port v0x55bef05ce4b0, 38;
E_0x55bef05cda60/9 .event anyedge, v0x55bef05ce4b0_35, v0x55bef05ce4b0_36, v0x55bef05ce4b0_37, v0x55bef05ce4b0_38;
v0x55bef05ce4b0_39 .array/port v0x55bef05ce4b0, 39;
v0x55bef05ce4b0_40 .array/port v0x55bef05ce4b0, 40;
v0x55bef05ce4b0_41 .array/port v0x55bef05ce4b0, 41;
v0x55bef05ce4b0_42 .array/port v0x55bef05ce4b0, 42;
E_0x55bef05cda60/10 .event anyedge, v0x55bef05ce4b0_39, v0x55bef05ce4b0_40, v0x55bef05ce4b0_41, v0x55bef05ce4b0_42;
v0x55bef05ce4b0_43 .array/port v0x55bef05ce4b0, 43;
v0x55bef05ce4b0_44 .array/port v0x55bef05ce4b0, 44;
v0x55bef05ce4b0_45 .array/port v0x55bef05ce4b0, 45;
v0x55bef05ce4b0_46 .array/port v0x55bef05ce4b0, 46;
E_0x55bef05cda60/11 .event anyedge, v0x55bef05ce4b0_43, v0x55bef05ce4b0_44, v0x55bef05ce4b0_45, v0x55bef05ce4b0_46;
v0x55bef05ce4b0_47 .array/port v0x55bef05ce4b0, 47;
v0x55bef05ce4b0_48 .array/port v0x55bef05ce4b0, 48;
v0x55bef05ce4b0_49 .array/port v0x55bef05ce4b0, 49;
v0x55bef05ce4b0_50 .array/port v0x55bef05ce4b0, 50;
E_0x55bef05cda60/12 .event anyedge, v0x55bef05ce4b0_47, v0x55bef05ce4b0_48, v0x55bef05ce4b0_49, v0x55bef05ce4b0_50;
v0x55bef05ce4b0_51 .array/port v0x55bef05ce4b0, 51;
v0x55bef05ce4b0_52 .array/port v0x55bef05ce4b0, 52;
v0x55bef05ce4b0_53 .array/port v0x55bef05ce4b0, 53;
v0x55bef05ce4b0_54 .array/port v0x55bef05ce4b0, 54;
E_0x55bef05cda60/13 .event anyedge, v0x55bef05ce4b0_51, v0x55bef05ce4b0_52, v0x55bef05ce4b0_53, v0x55bef05ce4b0_54;
v0x55bef05ce4b0_55 .array/port v0x55bef05ce4b0, 55;
v0x55bef05ce4b0_56 .array/port v0x55bef05ce4b0, 56;
v0x55bef05ce4b0_57 .array/port v0x55bef05ce4b0, 57;
v0x55bef05ce4b0_58 .array/port v0x55bef05ce4b0, 58;
E_0x55bef05cda60/14 .event anyedge, v0x55bef05ce4b0_55, v0x55bef05ce4b0_56, v0x55bef05ce4b0_57, v0x55bef05ce4b0_58;
v0x55bef05ce4b0_59 .array/port v0x55bef05ce4b0, 59;
v0x55bef05ce4b0_60 .array/port v0x55bef05ce4b0, 60;
v0x55bef05ce4b0_61 .array/port v0x55bef05ce4b0, 61;
v0x55bef05ce4b0_62 .array/port v0x55bef05ce4b0, 62;
E_0x55bef05cda60/15 .event anyedge, v0x55bef05ce4b0_59, v0x55bef05ce4b0_60, v0x55bef05ce4b0_61, v0x55bef05ce4b0_62;
v0x55bef05ce4b0_63 .array/port v0x55bef05ce4b0, 63;
v0x55bef05ce4b0_64 .array/port v0x55bef05ce4b0, 64;
v0x55bef05ce4b0_65 .array/port v0x55bef05ce4b0, 65;
v0x55bef05ce4b0_66 .array/port v0x55bef05ce4b0, 66;
E_0x55bef05cda60/16 .event anyedge, v0x55bef05ce4b0_63, v0x55bef05ce4b0_64, v0x55bef05ce4b0_65, v0x55bef05ce4b0_66;
v0x55bef05ce4b0_67 .array/port v0x55bef05ce4b0, 67;
v0x55bef05ce4b0_68 .array/port v0x55bef05ce4b0, 68;
v0x55bef05ce4b0_69 .array/port v0x55bef05ce4b0, 69;
v0x55bef05ce4b0_70 .array/port v0x55bef05ce4b0, 70;
E_0x55bef05cda60/17 .event anyedge, v0x55bef05ce4b0_67, v0x55bef05ce4b0_68, v0x55bef05ce4b0_69, v0x55bef05ce4b0_70;
v0x55bef05ce4b0_71 .array/port v0x55bef05ce4b0, 71;
v0x55bef05ce4b0_72 .array/port v0x55bef05ce4b0, 72;
v0x55bef05ce4b0_73 .array/port v0x55bef05ce4b0, 73;
v0x55bef05ce4b0_74 .array/port v0x55bef05ce4b0, 74;
E_0x55bef05cda60/18 .event anyedge, v0x55bef05ce4b0_71, v0x55bef05ce4b0_72, v0x55bef05ce4b0_73, v0x55bef05ce4b0_74;
v0x55bef05ce4b0_75 .array/port v0x55bef05ce4b0, 75;
v0x55bef05ce4b0_76 .array/port v0x55bef05ce4b0, 76;
v0x55bef05ce4b0_77 .array/port v0x55bef05ce4b0, 77;
v0x55bef05ce4b0_78 .array/port v0x55bef05ce4b0, 78;
E_0x55bef05cda60/19 .event anyedge, v0x55bef05ce4b0_75, v0x55bef05ce4b0_76, v0x55bef05ce4b0_77, v0x55bef05ce4b0_78;
v0x55bef05ce4b0_79 .array/port v0x55bef05ce4b0, 79;
v0x55bef05ce4b0_80 .array/port v0x55bef05ce4b0, 80;
v0x55bef05ce4b0_81 .array/port v0x55bef05ce4b0, 81;
v0x55bef05ce4b0_82 .array/port v0x55bef05ce4b0, 82;
E_0x55bef05cda60/20 .event anyedge, v0x55bef05ce4b0_79, v0x55bef05ce4b0_80, v0x55bef05ce4b0_81, v0x55bef05ce4b0_82;
v0x55bef05ce4b0_83 .array/port v0x55bef05ce4b0, 83;
v0x55bef05ce4b0_84 .array/port v0x55bef05ce4b0, 84;
v0x55bef05ce4b0_85 .array/port v0x55bef05ce4b0, 85;
v0x55bef05ce4b0_86 .array/port v0x55bef05ce4b0, 86;
E_0x55bef05cda60/21 .event anyedge, v0x55bef05ce4b0_83, v0x55bef05ce4b0_84, v0x55bef05ce4b0_85, v0x55bef05ce4b0_86;
v0x55bef05ce4b0_87 .array/port v0x55bef05ce4b0, 87;
v0x55bef05ce4b0_88 .array/port v0x55bef05ce4b0, 88;
v0x55bef05ce4b0_89 .array/port v0x55bef05ce4b0, 89;
v0x55bef05ce4b0_90 .array/port v0x55bef05ce4b0, 90;
E_0x55bef05cda60/22 .event anyedge, v0x55bef05ce4b0_87, v0x55bef05ce4b0_88, v0x55bef05ce4b0_89, v0x55bef05ce4b0_90;
v0x55bef05ce4b0_91 .array/port v0x55bef05ce4b0, 91;
v0x55bef05ce4b0_92 .array/port v0x55bef05ce4b0, 92;
v0x55bef05ce4b0_93 .array/port v0x55bef05ce4b0, 93;
v0x55bef05ce4b0_94 .array/port v0x55bef05ce4b0, 94;
E_0x55bef05cda60/23 .event anyedge, v0x55bef05ce4b0_91, v0x55bef05ce4b0_92, v0x55bef05ce4b0_93, v0x55bef05ce4b0_94;
v0x55bef05ce4b0_95 .array/port v0x55bef05ce4b0, 95;
v0x55bef05ce4b0_96 .array/port v0x55bef05ce4b0, 96;
v0x55bef05ce4b0_97 .array/port v0x55bef05ce4b0, 97;
v0x55bef05ce4b0_98 .array/port v0x55bef05ce4b0, 98;
E_0x55bef05cda60/24 .event anyedge, v0x55bef05ce4b0_95, v0x55bef05ce4b0_96, v0x55bef05ce4b0_97, v0x55bef05ce4b0_98;
v0x55bef05ce4b0_99 .array/port v0x55bef05ce4b0, 99;
v0x55bef05ce4b0_100 .array/port v0x55bef05ce4b0, 100;
v0x55bef05ce4b0_101 .array/port v0x55bef05ce4b0, 101;
v0x55bef05ce4b0_102 .array/port v0x55bef05ce4b0, 102;
E_0x55bef05cda60/25 .event anyedge, v0x55bef05ce4b0_99, v0x55bef05ce4b0_100, v0x55bef05ce4b0_101, v0x55bef05ce4b0_102;
v0x55bef05ce4b0_103 .array/port v0x55bef05ce4b0, 103;
v0x55bef05ce4b0_104 .array/port v0x55bef05ce4b0, 104;
v0x55bef05ce4b0_105 .array/port v0x55bef05ce4b0, 105;
v0x55bef05ce4b0_106 .array/port v0x55bef05ce4b0, 106;
E_0x55bef05cda60/26 .event anyedge, v0x55bef05ce4b0_103, v0x55bef05ce4b0_104, v0x55bef05ce4b0_105, v0x55bef05ce4b0_106;
v0x55bef05ce4b0_107 .array/port v0x55bef05ce4b0, 107;
v0x55bef05ce4b0_108 .array/port v0x55bef05ce4b0, 108;
v0x55bef05ce4b0_109 .array/port v0x55bef05ce4b0, 109;
v0x55bef05ce4b0_110 .array/port v0x55bef05ce4b0, 110;
E_0x55bef05cda60/27 .event anyedge, v0x55bef05ce4b0_107, v0x55bef05ce4b0_108, v0x55bef05ce4b0_109, v0x55bef05ce4b0_110;
v0x55bef05ce4b0_111 .array/port v0x55bef05ce4b0, 111;
v0x55bef05ce4b0_112 .array/port v0x55bef05ce4b0, 112;
v0x55bef05ce4b0_113 .array/port v0x55bef05ce4b0, 113;
v0x55bef05ce4b0_114 .array/port v0x55bef05ce4b0, 114;
E_0x55bef05cda60/28 .event anyedge, v0x55bef05ce4b0_111, v0x55bef05ce4b0_112, v0x55bef05ce4b0_113, v0x55bef05ce4b0_114;
v0x55bef05ce4b0_115 .array/port v0x55bef05ce4b0, 115;
v0x55bef05ce4b0_116 .array/port v0x55bef05ce4b0, 116;
v0x55bef05ce4b0_117 .array/port v0x55bef05ce4b0, 117;
v0x55bef05ce4b0_118 .array/port v0x55bef05ce4b0, 118;
E_0x55bef05cda60/29 .event anyedge, v0x55bef05ce4b0_115, v0x55bef05ce4b0_116, v0x55bef05ce4b0_117, v0x55bef05ce4b0_118;
v0x55bef05ce4b0_119 .array/port v0x55bef05ce4b0, 119;
v0x55bef05ce4b0_120 .array/port v0x55bef05ce4b0, 120;
v0x55bef05ce4b0_121 .array/port v0x55bef05ce4b0, 121;
v0x55bef05ce4b0_122 .array/port v0x55bef05ce4b0, 122;
E_0x55bef05cda60/30 .event anyedge, v0x55bef05ce4b0_119, v0x55bef05ce4b0_120, v0x55bef05ce4b0_121, v0x55bef05ce4b0_122;
v0x55bef05ce4b0_123 .array/port v0x55bef05ce4b0, 123;
v0x55bef05ce4b0_124 .array/port v0x55bef05ce4b0, 124;
v0x55bef05ce4b0_125 .array/port v0x55bef05ce4b0, 125;
v0x55bef05ce4b0_126 .array/port v0x55bef05ce4b0, 126;
E_0x55bef05cda60/31 .event anyedge, v0x55bef05ce4b0_123, v0x55bef05ce4b0_124, v0x55bef05ce4b0_125, v0x55bef05ce4b0_126;
v0x55bef05ce4b0_127 .array/port v0x55bef05ce4b0, 127;
v0x55bef05ce4b0_128 .array/port v0x55bef05ce4b0, 128;
v0x55bef05ce4b0_129 .array/port v0x55bef05ce4b0, 129;
v0x55bef05ce4b0_130 .array/port v0x55bef05ce4b0, 130;
E_0x55bef05cda60/32 .event anyedge, v0x55bef05ce4b0_127, v0x55bef05ce4b0_128, v0x55bef05ce4b0_129, v0x55bef05ce4b0_130;
v0x55bef05ce4b0_131 .array/port v0x55bef05ce4b0, 131;
v0x55bef05ce4b0_132 .array/port v0x55bef05ce4b0, 132;
v0x55bef05ce4b0_133 .array/port v0x55bef05ce4b0, 133;
v0x55bef05ce4b0_134 .array/port v0x55bef05ce4b0, 134;
E_0x55bef05cda60/33 .event anyedge, v0x55bef05ce4b0_131, v0x55bef05ce4b0_132, v0x55bef05ce4b0_133, v0x55bef05ce4b0_134;
v0x55bef05ce4b0_135 .array/port v0x55bef05ce4b0, 135;
v0x55bef05ce4b0_136 .array/port v0x55bef05ce4b0, 136;
v0x55bef05ce4b0_137 .array/port v0x55bef05ce4b0, 137;
v0x55bef05ce4b0_138 .array/port v0x55bef05ce4b0, 138;
E_0x55bef05cda60/34 .event anyedge, v0x55bef05ce4b0_135, v0x55bef05ce4b0_136, v0x55bef05ce4b0_137, v0x55bef05ce4b0_138;
v0x55bef05ce4b0_139 .array/port v0x55bef05ce4b0, 139;
v0x55bef05ce4b0_140 .array/port v0x55bef05ce4b0, 140;
v0x55bef05ce4b0_141 .array/port v0x55bef05ce4b0, 141;
v0x55bef05ce4b0_142 .array/port v0x55bef05ce4b0, 142;
E_0x55bef05cda60/35 .event anyedge, v0x55bef05ce4b0_139, v0x55bef05ce4b0_140, v0x55bef05ce4b0_141, v0x55bef05ce4b0_142;
v0x55bef05ce4b0_143 .array/port v0x55bef05ce4b0, 143;
v0x55bef05ce4b0_144 .array/port v0x55bef05ce4b0, 144;
v0x55bef05ce4b0_145 .array/port v0x55bef05ce4b0, 145;
v0x55bef05ce4b0_146 .array/port v0x55bef05ce4b0, 146;
E_0x55bef05cda60/36 .event anyedge, v0x55bef05ce4b0_143, v0x55bef05ce4b0_144, v0x55bef05ce4b0_145, v0x55bef05ce4b0_146;
v0x55bef05ce4b0_147 .array/port v0x55bef05ce4b0, 147;
v0x55bef05ce4b0_148 .array/port v0x55bef05ce4b0, 148;
v0x55bef05ce4b0_149 .array/port v0x55bef05ce4b0, 149;
v0x55bef05ce4b0_150 .array/port v0x55bef05ce4b0, 150;
E_0x55bef05cda60/37 .event anyedge, v0x55bef05ce4b0_147, v0x55bef05ce4b0_148, v0x55bef05ce4b0_149, v0x55bef05ce4b0_150;
v0x55bef05ce4b0_151 .array/port v0x55bef05ce4b0, 151;
v0x55bef05ce4b0_152 .array/port v0x55bef05ce4b0, 152;
v0x55bef05ce4b0_153 .array/port v0x55bef05ce4b0, 153;
v0x55bef05ce4b0_154 .array/port v0x55bef05ce4b0, 154;
E_0x55bef05cda60/38 .event anyedge, v0x55bef05ce4b0_151, v0x55bef05ce4b0_152, v0x55bef05ce4b0_153, v0x55bef05ce4b0_154;
v0x55bef05ce4b0_155 .array/port v0x55bef05ce4b0, 155;
v0x55bef05ce4b0_156 .array/port v0x55bef05ce4b0, 156;
v0x55bef05ce4b0_157 .array/port v0x55bef05ce4b0, 157;
v0x55bef05ce4b0_158 .array/port v0x55bef05ce4b0, 158;
E_0x55bef05cda60/39 .event anyedge, v0x55bef05ce4b0_155, v0x55bef05ce4b0_156, v0x55bef05ce4b0_157, v0x55bef05ce4b0_158;
v0x55bef05ce4b0_159 .array/port v0x55bef05ce4b0, 159;
v0x55bef05ce4b0_160 .array/port v0x55bef05ce4b0, 160;
v0x55bef05ce4b0_161 .array/port v0x55bef05ce4b0, 161;
v0x55bef05ce4b0_162 .array/port v0x55bef05ce4b0, 162;
E_0x55bef05cda60/40 .event anyedge, v0x55bef05ce4b0_159, v0x55bef05ce4b0_160, v0x55bef05ce4b0_161, v0x55bef05ce4b0_162;
v0x55bef05ce4b0_163 .array/port v0x55bef05ce4b0, 163;
v0x55bef05ce4b0_164 .array/port v0x55bef05ce4b0, 164;
v0x55bef05ce4b0_165 .array/port v0x55bef05ce4b0, 165;
v0x55bef05ce4b0_166 .array/port v0x55bef05ce4b0, 166;
E_0x55bef05cda60/41 .event anyedge, v0x55bef05ce4b0_163, v0x55bef05ce4b0_164, v0x55bef05ce4b0_165, v0x55bef05ce4b0_166;
v0x55bef05ce4b0_167 .array/port v0x55bef05ce4b0, 167;
v0x55bef05ce4b0_168 .array/port v0x55bef05ce4b0, 168;
v0x55bef05ce4b0_169 .array/port v0x55bef05ce4b0, 169;
v0x55bef05ce4b0_170 .array/port v0x55bef05ce4b0, 170;
E_0x55bef05cda60/42 .event anyedge, v0x55bef05ce4b0_167, v0x55bef05ce4b0_168, v0x55bef05ce4b0_169, v0x55bef05ce4b0_170;
v0x55bef05ce4b0_171 .array/port v0x55bef05ce4b0, 171;
v0x55bef05ce4b0_172 .array/port v0x55bef05ce4b0, 172;
v0x55bef05ce4b0_173 .array/port v0x55bef05ce4b0, 173;
v0x55bef05ce4b0_174 .array/port v0x55bef05ce4b0, 174;
E_0x55bef05cda60/43 .event anyedge, v0x55bef05ce4b0_171, v0x55bef05ce4b0_172, v0x55bef05ce4b0_173, v0x55bef05ce4b0_174;
v0x55bef05ce4b0_175 .array/port v0x55bef05ce4b0, 175;
v0x55bef05ce4b0_176 .array/port v0x55bef05ce4b0, 176;
v0x55bef05ce4b0_177 .array/port v0x55bef05ce4b0, 177;
v0x55bef05ce4b0_178 .array/port v0x55bef05ce4b0, 178;
E_0x55bef05cda60/44 .event anyedge, v0x55bef05ce4b0_175, v0x55bef05ce4b0_176, v0x55bef05ce4b0_177, v0x55bef05ce4b0_178;
v0x55bef05ce4b0_179 .array/port v0x55bef05ce4b0, 179;
v0x55bef05ce4b0_180 .array/port v0x55bef05ce4b0, 180;
v0x55bef05ce4b0_181 .array/port v0x55bef05ce4b0, 181;
v0x55bef05ce4b0_182 .array/port v0x55bef05ce4b0, 182;
E_0x55bef05cda60/45 .event anyedge, v0x55bef05ce4b0_179, v0x55bef05ce4b0_180, v0x55bef05ce4b0_181, v0x55bef05ce4b0_182;
v0x55bef05ce4b0_183 .array/port v0x55bef05ce4b0, 183;
v0x55bef05ce4b0_184 .array/port v0x55bef05ce4b0, 184;
v0x55bef05ce4b0_185 .array/port v0x55bef05ce4b0, 185;
v0x55bef05ce4b0_186 .array/port v0x55bef05ce4b0, 186;
E_0x55bef05cda60/46 .event anyedge, v0x55bef05ce4b0_183, v0x55bef05ce4b0_184, v0x55bef05ce4b0_185, v0x55bef05ce4b0_186;
v0x55bef05ce4b0_187 .array/port v0x55bef05ce4b0, 187;
v0x55bef05ce4b0_188 .array/port v0x55bef05ce4b0, 188;
v0x55bef05ce4b0_189 .array/port v0x55bef05ce4b0, 189;
v0x55bef05ce4b0_190 .array/port v0x55bef05ce4b0, 190;
E_0x55bef05cda60/47 .event anyedge, v0x55bef05ce4b0_187, v0x55bef05ce4b0_188, v0x55bef05ce4b0_189, v0x55bef05ce4b0_190;
v0x55bef05ce4b0_191 .array/port v0x55bef05ce4b0, 191;
v0x55bef05ce4b0_192 .array/port v0x55bef05ce4b0, 192;
v0x55bef05ce4b0_193 .array/port v0x55bef05ce4b0, 193;
v0x55bef05ce4b0_194 .array/port v0x55bef05ce4b0, 194;
E_0x55bef05cda60/48 .event anyedge, v0x55bef05ce4b0_191, v0x55bef05ce4b0_192, v0x55bef05ce4b0_193, v0x55bef05ce4b0_194;
v0x55bef05ce4b0_195 .array/port v0x55bef05ce4b0, 195;
v0x55bef05ce4b0_196 .array/port v0x55bef05ce4b0, 196;
v0x55bef05ce4b0_197 .array/port v0x55bef05ce4b0, 197;
v0x55bef05ce4b0_198 .array/port v0x55bef05ce4b0, 198;
E_0x55bef05cda60/49 .event anyedge, v0x55bef05ce4b0_195, v0x55bef05ce4b0_196, v0x55bef05ce4b0_197, v0x55bef05ce4b0_198;
v0x55bef05ce4b0_199 .array/port v0x55bef05ce4b0, 199;
v0x55bef05ce4b0_200 .array/port v0x55bef05ce4b0, 200;
v0x55bef05ce4b0_201 .array/port v0x55bef05ce4b0, 201;
v0x55bef05ce4b0_202 .array/port v0x55bef05ce4b0, 202;
E_0x55bef05cda60/50 .event anyedge, v0x55bef05ce4b0_199, v0x55bef05ce4b0_200, v0x55bef05ce4b0_201, v0x55bef05ce4b0_202;
v0x55bef05ce4b0_203 .array/port v0x55bef05ce4b0, 203;
v0x55bef05ce4b0_204 .array/port v0x55bef05ce4b0, 204;
v0x55bef05ce4b0_205 .array/port v0x55bef05ce4b0, 205;
v0x55bef05ce4b0_206 .array/port v0x55bef05ce4b0, 206;
E_0x55bef05cda60/51 .event anyedge, v0x55bef05ce4b0_203, v0x55bef05ce4b0_204, v0x55bef05ce4b0_205, v0x55bef05ce4b0_206;
v0x55bef05ce4b0_207 .array/port v0x55bef05ce4b0, 207;
v0x55bef05ce4b0_208 .array/port v0x55bef05ce4b0, 208;
v0x55bef05ce4b0_209 .array/port v0x55bef05ce4b0, 209;
v0x55bef05ce4b0_210 .array/port v0x55bef05ce4b0, 210;
E_0x55bef05cda60/52 .event anyedge, v0x55bef05ce4b0_207, v0x55bef05ce4b0_208, v0x55bef05ce4b0_209, v0x55bef05ce4b0_210;
v0x55bef05ce4b0_211 .array/port v0x55bef05ce4b0, 211;
v0x55bef05ce4b0_212 .array/port v0x55bef05ce4b0, 212;
v0x55bef05ce4b0_213 .array/port v0x55bef05ce4b0, 213;
v0x55bef05ce4b0_214 .array/port v0x55bef05ce4b0, 214;
E_0x55bef05cda60/53 .event anyedge, v0x55bef05ce4b0_211, v0x55bef05ce4b0_212, v0x55bef05ce4b0_213, v0x55bef05ce4b0_214;
v0x55bef05ce4b0_215 .array/port v0x55bef05ce4b0, 215;
v0x55bef05ce4b0_216 .array/port v0x55bef05ce4b0, 216;
v0x55bef05ce4b0_217 .array/port v0x55bef05ce4b0, 217;
v0x55bef05ce4b0_218 .array/port v0x55bef05ce4b0, 218;
E_0x55bef05cda60/54 .event anyedge, v0x55bef05ce4b0_215, v0x55bef05ce4b0_216, v0x55bef05ce4b0_217, v0x55bef05ce4b0_218;
v0x55bef05ce4b0_219 .array/port v0x55bef05ce4b0, 219;
v0x55bef05ce4b0_220 .array/port v0x55bef05ce4b0, 220;
v0x55bef05ce4b0_221 .array/port v0x55bef05ce4b0, 221;
v0x55bef05ce4b0_222 .array/port v0x55bef05ce4b0, 222;
E_0x55bef05cda60/55 .event anyedge, v0x55bef05ce4b0_219, v0x55bef05ce4b0_220, v0x55bef05ce4b0_221, v0x55bef05ce4b0_222;
v0x55bef05ce4b0_223 .array/port v0x55bef05ce4b0, 223;
v0x55bef05ce4b0_224 .array/port v0x55bef05ce4b0, 224;
v0x55bef05ce4b0_225 .array/port v0x55bef05ce4b0, 225;
v0x55bef05ce4b0_226 .array/port v0x55bef05ce4b0, 226;
E_0x55bef05cda60/56 .event anyedge, v0x55bef05ce4b0_223, v0x55bef05ce4b0_224, v0x55bef05ce4b0_225, v0x55bef05ce4b0_226;
v0x55bef05ce4b0_227 .array/port v0x55bef05ce4b0, 227;
v0x55bef05ce4b0_228 .array/port v0x55bef05ce4b0, 228;
v0x55bef05ce4b0_229 .array/port v0x55bef05ce4b0, 229;
v0x55bef05ce4b0_230 .array/port v0x55bef05ce4b0, 230;
E_0x55bef05cda60/57 .event anyedge, v0x55bef05ce4b0_227, v0x55bef05ce4b0_228, v0x55bef05ce4b0_229, v0x55bef05ce4b0_230;
v0x55bef05ce4b0_231 .array/port v0x55bef05ce4b0, 231;
v0x55bef05ce4b0_232 .array/port v0x55bef05ce4b0, 232;
v0x55bef05ce4b0_233 .array/port v0x55bef05ce4b0, 233;
v0x55bef05ce4b0_234 .array/port v0x55bef05ce4b0, 234;
E_0x55bef05cda60/58 .event anyedge, v0x55bef05ce4b0_231, v0x55bef05ce4b0_232, v0x55bef05ce4b0_233, v0x55bef05ce4b0_234;
v0x55bef05ce4b0_235 .array/port v0x55bef05ce4b0, 235;
v0x55bef05ce4b0_236 .array/port v0x55bef05ce4b0, 236;
v0x55bef05ce4b0_237 .array/port v0x55bef05ce4b0, 237;
v0x55bef05ce4b0_238 .array/port v0x55bef05ce4b0, 238;
E_0x55bef05cda60/59 .event anyedge, v0x55bef05ce4b0_235, v0x55bef05ce4b0_236, v0x55bef05ce4b0_237, v0x55bef05ce4b0_238;
v0x55bef05ce4b0_239 .array/port v0x55bef05ce4b0, 239;
v0x55bef05ce4b0_240 .array/port v0x55bef05ce4b0, 240;
v0x55bef05ce4b0_241 .array/port v0x55bef05ce4b0, 241;
v0x55bef05ce4b0_242 .array/port v0x55bef05ce4b0, 242;
E_0x55bef05cda60/60 .event anyedge, v0x55bef05ce4b0_239, v0x55bef05ce4b0_240, v0x55bef05ce4b0_241, v0x55bef05ce4b0_242;
v0x55bef05ce4b0_243 .array/port v0x55bef05ce4b0, 243;
v0x55bef05ce4b0_244 .array/port v0x55bef05ce4b0, 244;
v0x55bef05ce4b0_245 .array/port v0x55bef05ce4b0, 245;
v0x55bef05ce4b0_246 .array/port v0x55bef05ce4b0, 246;
E_0x55bef05cda60/61 .event anyedge, v0x55bef05ce4b0_243, v0x55bef05ce4b0_244, v0x55bef05ce4b0_245, v0x55bef05ce4b0_246;
v0x55bef05ce4b0_247 .array/port v0x55bef05ce4b0, 247;
v0x55bef05ce4b0_248 .array/port v0x55bef05ce4b0, 248;
v0x55bef05ce4b0_249 .array/port v0x55bef05ce4b0, 249;
v0x55bef05ce4b0_250 .array/port v0x55bef05ce4b0, 250;
E_0x55bef05cda60/62 .event anyedge, v0x55bef05ce4b0_247, v0x55bef05ce4b0_248, v0x55bef05ce4b0_249, v0x55bef05ce4b0_250;
v0x55bef05ce4b0_251 .array/port v0x55bef05ce4b0, 251;
v0x55bef05ce4b0_252 .array/port v0x55bef05ce4b0, 252;
v0x55bef05ce4b0_253 .array/port v0x55bef05ce4b0, 253;
v0x55bef05ce4b0_254 .array/port v0x55bef05ce4b0, 254;
E_0x55bef05cda60/63 .event anyedge, v0x55bef05ce4b0_251, v0x55bef05ce4b0_252, v0x55bef05ce4b0_253, v0x55bef05ce4b0_254;
v0x55bef05ce4b0_255 .array/port v0x55bef05ce4b0, 255;
E_0x55bef05cda60/64 .event anyedge, v0x55bef05ce4b0_255;
E_0x55bef05cda60 .event/or E_0x55bef05cda60/0, E_0x55bef05cda60/1, E_0x55bef05cda60/2, E_0x55bef05cda60/3, E_0x55bef05cda60/4, E_0x55bef05cda60/5, E_0x55bef05cda60/6, E_0x55bef05cda60/7, E_0x55bef05cda60/8, E_0x55bef05cda60/9, E_0x55bef05cda60/10, E_0x55bef05cda60/11, E_0x55bef05cda60/12, E_0x55bef05cda60/13, E_0x55bef05cda60/14, E_0x55bef05cda60/15, E_0x55bef05cda60/16, E_0x55bef05cda60/17, E_0x55bef05cda60/18, E_0x55bef05cda60/19, E_0x55bef05cda60/20, E_0x55bef05cda60/21, E_0x55bef05cda60/22, E_0x55bef05cda60/23, E_0x55bef05cda60/24, E_0x55bef05cda60/25, E_0x55bef05cda60/26, E_0x55bef05cda60/27, E_0x55bef05cda60/28, E_0x55bef05cda60/29, E_0x55bef05cda60/30, E_0x55bef05cda60/31, E_0x55bef05cda60/32, E_0x55bef05cda60/33, E_0x55bef05cda60/34, E_0x55bef05cda60/35, E_0x55bef05cda60/36, E_0x55bef05cda60/37, E_0x55bef05cda60/38, E_0x55bef05cda60/39, E_0x55bef05cda60/40, E_0x55bef05cda60/41, E_0x55bef05cda60/42, E_0x55bef05cda60/43, E_0x55bef05cda60/44, E_0x55bef05cda60/45, E_0x55bef05cda60/46, E_0x55bef05cda60/47, E_0x55bef05cda60/48, E_0x55bef05cda60/49, E_0x55bef05cda60/50, E_0x55bef05cda60/51, E_0x55bef05cda60/52, E_0x55bef05cda60/53, E_0x55bef05cda60/54, E_0x55bef05cda60/55, E_0x55bef05cda60/56, E_0x55bef05cda60/57, E_0x55bef05cda60/58, E_0x55bef05cda60/59, E_0x55bef05cda60/60, E_0x55bef05cda60/61, E_0x55bef05cda60/62, E_0x55bef05cda60/63, E_0x55bef05cda60/64;
S_0x55bef05d0dd0 .scope module, "IF_STAGE" "if_stage" 3 74, 17 24 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55bef05460f0 .functor AND 1, v0x55bef05c56f0_0, v0x55bef05d1450_0, C4<1>, C4<1>;
L_0x55bef06105c0 .functor OR 1, v0x55bef05c58a0_0, L_0x55bef05460f0, C4<0>, C4<0>;
L_0x55bef0610890 .functor BUFZ 1, L_0x55bef06105c0, C4<0>, C4<0>, C4<0>;
v0x55bef05d29f0_0 .net *"_ivl_2", 0 0, L_0x55bef05460f0;  1 drivers
v0x55bef05d2af0_0 .net "branch", 0 0, v0x55bef05c56f0_0;  alias, 1 drivers
v0x55bef05d2bb0_0 .net "branch_taken", 0 0, v0x55bef05d1450_0;  1 drivers
v0x55bef05d2cb0_0 .net "branch_target", 31 0, L_0x55bef0614110;  alias, 1 drivers
v0x55bef05d2d50_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05d2df0_0 .net "flush", 0 0, L_0x55bef0610890;  alias, 1 drivers
v0x55bef05d2e90_0 .net "id_opcode", 3 0, L_0x55bef0610990;  1 drivers
v0x55bef05d2f60_0 .net "id_pc", 31 0, v0x55bef05cd590_0;  alias, 1 drivers
v0x55bef05d3050_0 .net "jump", 0 0, v0x55bef05c58a0_0;  alias, 1 drivers
v0x55bef05d3180_0 .net "next_pc", 31 0, L_0x55bef06106d0;  alias, 1 drivers
v0x55bef05d3220_0 .net "pc_mux_sel", 0 0, L_0x55bef06105c0;  1 drivers
v0x55bef05d32c0_0 .net "pc_out", 31 0, v0x55bef05d2760_0;  alias, 1 drivers
v0x55bef05d33f0_0 .net "pc_plus_one", 31 0, L_0x55bef0600470;  1 drivers
v0x55bef05d3490_0 .net "prev_neg_flag", 0 0, v0x55bef05c2460_0;  alias, 1 drivers
v0x55bef05d3580_0 .net "prev_zero_flag", 0 0, v0x55bef05c2880_0;  alias, 1 drivers
v0x55bef05d3670_0 .net "rst", 0 0, o0x7f3be5ad3a38;  alias, 0 drivers
S_0x55bef05d10e0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55bef05d0dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55bef05cd9b0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55bef05cd9f0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55bef05d1450_0 .var "branch_taken", 0 0;
v0x55bef05d1530_0 .net "neg_flag", 0 0, v0x55bef05c2460_0;  alias, 1 drivers
v0x55bef05d1620_0 .net "opcode", 3 0, L_0x55bef0610990;  alias, 1 drivers
v0x55bef05d16f0_0 .net "zero_flag", 0 0, v0x55bef05c2880_0;  alias, 1 drivers
E_0x55bef05d13f0 .event anyedge, v0x55bef05d1620_0, v0x55bef05c2880_0, v0x55bef05c2460_0;
S_0x55bef05d1830 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55bef05d0dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55bef05d1a80_0 .net "a", 31 0, v0x55bef05d2760_0;  alias, 1 drivers
L_0x7f3be57b7018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bef05d1bb0_0 .net "b", 31 0, L_0x7f3be57b7018;  1 drivers
v0x55bef05d1c90_0 .net "out", 31 0, L_0x55bef0600470;  alias, 1 drivers
L_0x55bef0600470 .arith/sum 32, v0x55bef05d2760_0, L_0x7f3be57b7018;
S_0x55bef05d1dd0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55bef05d0dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55bef05d1fe0_0 .net "in0", 31 0, L_0x55bef0600470;  alias, 1 drivers
v0x55bef05d20b0_0 .net "in1", 31 0, L_0x55bef0614110;  alias, 1 drivers
v0x55bef05d21a0_0 .net "out", 31 0, L_0x55bef06106d0;  alias, 1 drivers
v0x55bef05d2260_0 .net "sel", 0 0, L_0x55bef06105c0;  alias, 1 drivers
L_0x55bef06106d0 .functor MUXZ 32, L_0x55bef0600470, L_0x55bef0614110, L_0x55bef06105c0, C4<>;
S_0x55bef05d23d0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55bef05d0dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55bef05d25b0_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05d2670_0 .net "pc_in", 31 0, L_0x55bef06106d0;  alias, 1 drivers
v0x55bef05d2760_0 .var "pc_out", 31 0;
v0x55bef05d2830_0 .net "rst", 0 0, o0x7f3be5ad3a38;  alias, 0 drivers
S_0x55bef05d38c0 .scope module, "MEM_STAGE" "mem_stage" 3 224, 20 23 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55bef06141b0 .functor BUFZ 32, v0x55bef05c21e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bef0614220 .functor BUFZ 6, v0x55bef05c2600_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef0614290 .functor BUFZ 6, v0x55bef05c27a0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef0614300 .functor BUFZ 4, v0x55bef05c2520_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55bef0614370 .functor BUFZ 1, v0x55bef05c2880_0, C4<0>, C4<0>, C4<0>;
L_0x55bef06143e0 .functor BUFZ 1, v0x55bef05c2460_0, C4<0>, C4<0>, C4<0>;
L_0x55bef06144a0 .functor BUFZ 1, v0x55bef05c26e0_0, C4<0>, C4<0>, C4<0>;
L_0x55bef0614510 .functor BUFZ 1, v0x55bef05c23a0_0, C4<0>, C4<0>, C4<0>;
v0x55bef05d77d0_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05d79a0_0 .net "ex_alu_result", 31 0, v0x55bef05c21e0_0;  alias, 1 drivers
v0x55bef05d7a60_0 .net "ex_mem_to_reg", 0 0, v0x55bef05c23a0_0;  alias, 1 drivers
v0x55bef05d7b30_0 .net "ex_mem_write", 0 0, v0x55bef05c5a00_0;  alias, 1 drivers
v0x55bef05d7c20_0 .net "ex_neg_flag", 0 0, v0x55bef05c2460_0;  alias, 1 drivers
v0x55bef05d7d10_0 .net "ex_opcode", 3 0, v0x55bef05c2520_0;  alias, 1 drivers
v0x55bef05d7db0_0 .net "ex_rd", 5 0, v0x55bef05c2600_0;  alias, 1 drivers
v0x55bef05d7ea0_0 .net "ex_reg_write", 0 0, v0x55bef05c26e0_0;  alias, 1 drivers
v0x55bef05d7f90_0 .net "ex_rt", 5 0, v0x55bef05c27a0_0;  alias, 1 drivers
v0x55bef05d8030_0 .net "ex_write_data", 31 0, v0x55bef05c22c0_0;  alias, 1 drivers
v0x55bef05d80d0_0 .net "ex_zero_flag", 0 0, v0x55bef05c2880_0;  alias, 1 drivers
v0x55bef05d8170_0 .net "mem_alu_result", 31 0, L_0x55bef06141b0;  alias, 1 drivers
v0x55bef05d8230_0 .net "mem_mem_to_reg", 0 0, L_0x55bef0614510;  alias, 1 drivers
v0x55bef05d82d0_0 .net "mem_neg_flag", 0 0, L_0x55bef06143e0;  alias, 1 drivers
v0x55bef05d8390_0 .net "mem_opcode", 3 0, L_0x55bef0614300;  alias, 1 drivers
v0x55bef05d8470_0 .net "mem_rd", 5 0, L_0x55bef0614220;  alias, 1 drivers
v0x55bef05d8530_0 .net "mem_read_data", 31 0, v0x55bef05d75a0_0;  alias, 1 drivers
v0x55bef05d86e0_0 .net "mem_reg_write", 0 0, L_0x55bef06144a0;  alias, 1 drivers
v0x55bef05d87b0_0 .net "mem_rt", 5 0, L_0x55bef0614290;  alias, 1 drivers
v0x55bef05d8850_0 .net "mem_zero_flag", 0 0, L_0x55bef0614370;  alias, 1 drivers
S_0x55bef05d3d20 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55bef05d38c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55bef05d3ed0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55bef05d4950_0 .net "address", 31 0, v0x55bef05c21e0_0;  alias, 1 drivers
v0x55bef05d4a80_0 .net "clk", 0 0, o0x7f3be5ad3948;  alias, 0 drivers
v0x55bef05d4b40_0 .var/i "i", 31 0;
v0x55bef05d4be0 .array "mem", 255 0, 31 0;
v0x55bef05d74b0_0 .net "mem_write", 0 0, v0x55bef05c5a00_0;  alias, 1 drivers
v0x55bef05d75a0_0 .var "read_data", 31 0;
v0x55bef05d7660_0 .net "write_data", 31 0, v0x55bef05c22c0_0;  alias, 1 drivers
E_0x55bef05d4080 .event posedge, v0x55bef05c5a00_0, v0x55bef05c18d0_0;
v0x55bef05d4be0_0 .array/port v0x55bef05d4be0, 0;
v0x55bef05d4be0_1 .array/port v0x55bef05d4be0, 1;
v0x55bef05d4be0_2 .array/port v0x55bef05d4be0, 2;
E_0x55bef05d4100/0 .event anyedge, v0x55bef05c21e0_0, v0x55bef05d4be0_0, v0x55bef05d4be0_1, v0x55bef05d4be0_2;
v0x55bef05d4be0_3 .array/port v0x55bef05d4be0, 3;
v0x55bef05d4be0_4 .array/port v0x55bef05d4be0, 4;
v0x55bef05d4be0_5 .array/port v0x55bef05d4be0, 5;
v0x55bef05d4be0_6 .array/port v0x55bef05d4be0, 6;
E_0x55bef05d4100/1 .event anyedge, v0x55bef05d4be0_3, v0x55bef05d4be0_4, v0x55bef05d4be0_5, v0x55bef05d4be0_6;
v0x55bef05d4be0_7 .array/port v0x55bef05d4be0, 7;
v0x55bef05d4be0_8 .array/port v0x55bef05d4be0, 8;
v0x55bef05d4be0_9 .array/port v0x55bef05d4be0, 9;
v0x55bef05d4be0_10 .array/port v0x55bef05d4be0, 10;
E_0x55bef05d4100/2 .event anyedge, v0x55bef05d4be0_7, v0x55bef05d4be0_8, v0x55bef05d4be0_9, v0x55bef05d4be0_10;
v0x55bef05d4be0_11 .array/port v0x55bef05d4be0, 11;
v0x55bef05d4be0_12 .array/port v0x55bef05d4be0, 12;
v0x55bef05d4be0_13 .array/port v0x55bef05d4be0, 13;
v0x55bef05d4be0_14 .array/port v0x55bef05d4be0, 14;
E_0x55bef05d4100/3 .event anyedge, v0x55bef05d4be0_11, v0x55bef05d4be0_12, v0x55bef05d4be0_13, v0x55bef05d4be0_14;
v0x55bef05d4be0_15 .array/port v0x55bef05d4be0, 15;
v0x55bef05d4be0_16 .array/port v0x55bef05d4be0, 16;
v0x55bef05d4be0_17 .array/port v0x55bef05d4be0, 17;
v0x55bef05d4be0_18 .array/port v0x55bef05d4be0, 18;
E_0x55bef05d4100/4 .event anyedge, v0x55bef05d4be0_15, v0x55bef05d4be0_16, v0x55bef05d4be0_17, v0x55bef05d4be0_18;
v0x55bef05d4be0_19 .array/port v0x55bef05d4be0, 19;
v0x55bef05d4be0_20 .array/port v0x55bef05d4be0, 20;
v0x55bef05d4be0_21 .array/port v0x55bef05d4be0, 21;
v0x55bef05d4be0_22 .array/port v0x55bef05d4be0, 22;
E_0x55bef05d4100/5 .event anyedge, v0x55bef05d4be0_19, v0x55bef05d4be0_20, v0x55bef05d4be0_21, v0x55bef05d4be0_22;
v0x55bef05d4be0_23 .array/port v0x55bef05d4be0, 23;
v0x55bef05d4be0_24 .array/port v0x55bef05d4be0, 24;
v0x55bef05d4be0_25 .array/port v0x55bef05d4be0, 25;
v0x55bef05d4be0_26 .array/port v0x55bef05d4be0, 26;
E_0x55bef05d4100/6 .event anyedge, v0x55bef05d4be0_23, v0x55bef05d4be0_24, v0x55bef05d4be0_25, v0x55bef05d4be0_26;
v0x55bef05d4be0_27 .array/port v0x55bef05d4be0, 27;
v0x55bef05d4be0_28 .array/port v0x55bef05d4be0, 28;
v0x55bef05d4be0_29 .array/port v0x55bef05d4be0, 29;
v0x55bef05d4be0_30 .array/port v0x55bef05d4be0, 30;
E_0x55bef05d4100/7 .event anyedge, v0x55bef05d4be0_27, v0x55bef05d4be0_28, v0x55bef05d4be0_29, v0x55bef05d4be0_30;
v0x55bef05d4be0_31 .array/port v0x55bef05d4be0, 31;
v0x55bef05d4be0_32 .array/port v0x55bef05d4be0, 32;
v0x55bef05d4be0_33 .array/port v0x55bef05d4be0, 33;
v0x55bef05d4be0_34 .array/port v0x55bef05d4be0, 34;
E_0x55bef05d4100/8 .event anyedge, v0x55bef05d4be0_31, v0x55bef05d4be0_32, v0x55bef05d4be0_33, v0x55bef05d4be0_34;
v0x55bef05d4be0_35 .array/port v0x55bef05d4be0, 35;
v0x55bef05d4be0_36 .array/port v0x55bef05d4be0, 36;
v0x55bef05d4be0_37 .array/port v0x55bef05d4be0, 37;
v0x55bef05d4be0_38 .array/port v0x55bef05d4be0, 38;
E_0x55bef05d4100/9 .event anyedge, v0x55bef05d4be0_35, v0x55bef05d4be0_36, v0x55bef05d4be0_37, v0x55bef05d4be0_38;
v0x55bef05d4be0_39 .array/port v0x55bef05d4be0, 39;
v0x55bef05d4be0_40 .array/port v0x55bef05d4be0, 40;
v0x55bef05d4be0_41 .array/port v0x55bef05d4be0, 41;
v0x55bef05d4be0_42 .array/port v0x55bef05d4be0, 42;
E_0x55bef05d4100/10 .event anyedge, v0x55bef05d4be0_39, v0x55bef05d4be0_40, v0x55bef05d4be0_41, v0x55bef05d4be0_42;
v0x55bef05d4be0_43 .array/port v0x55bef05d4be0, 43;
v0x55bef05d4be0_44 .array/port v0x55bef05d4be0, 44;
v0x55bef05d4be0_45 .array/port v0x55bef05d4be0, 45;
v0x55bef05d4be0_46 .array/port v0x55bef05d4be0, 46;
E_0x55bef05d4100/11 .event anyedge, v0x55bef05d4be0_43, v0x55bef05d4be0_44, v0x55bef05d4be0_45, v0x55bef05d4be0_46;
v0x55bef05d4be0_47 .array/port v0x55bef05d4be0, 47;
v0x55bef05d4be0_48 .array/port v0x55bef05d4be0, 48;
v0x55bef05d4be0_49 .array/port v0x55bef05d4be0, 49;
v0x55bef05d4be0_50 .array/port v0x55bef05d4be0, 50;
E_0x55bef05d4100/12 .event anyedge, v0x55bef05d4be0_47, v0x55bef05d4be0_48, v0x55bef05d4be0_49, v0x55bef05d4be0_50;
v0x55bef05d4be0_51 .array/port v0x55bef05d4be0, 51;
v0x55bef05d4be0_52 .array/port v0x55bef05d4be0, 52;
v0x55bef05d4be0_53 .array/port v0x55bef05d4be0, 53;
v0x55bef05d4be0_54 .array/port v0x55bef05d4be0, 54;
E_0x55bef05d4100/13 .event anyedge, v0x55bef05d4be0_51, v0x55bef05d4be0_52, v0x55bef05d4be0_53, v0x55bef05d4be0_54;
v0x55bef05d4be0_55 .array/port v0x55bef05d4be0, 55;
v0x55bef05d4be0_56 .array/port v0x55bef05d4be0, 56;
v0x55bef05d4be0_57 .array/port v0x55bef05d4be0, 57;
v0x55bef05d4be0_58 .array/port v0x55bef05d4be0, 58;
E_0x55bef05d4100/14 .event anyedge, v0x55bef05d4be0_55, v0x55bef05d4be0_56, v0x55bef05d4be0_57, v0x55bef05d4be0_58;
v0x55bef05d4be0_59 .array/port v0x55bef05d4be0, 59;
v0x55bef05d4be0_60 .array/port v0x55bef05d4be0, 60;
v0x55bef05d4be0_61 .array/port v0x55bef05d4be0, 61;
v0x55bef05d4be0_62 .array/port v0x55bef05d4be0, 62;
E_0x55bef05d4100/15 .event anyedge, v0x55bef05d4be0_59, v0x55bef05d4be0_60, v0x55bef05d4be0_61, v0x55bef05d4be0_62;
v0x55bef05d4be0_63 .array/port v0x55bef05d4be0, 63;
v0x55bef05d4be0_64 .array/port v0x55bef05d4be0, 64;
v0x55bef05d4be0_65 .array/port v0x55bef05d4be0, 65;
v0x55bef05d4be0_66 .array/port v0x55bef05d4be0, 66;
E_0x55bef05d4100/16 .event anyedge, v0x55bef05d4be0_63, v0x55bef05d4be0_64, v0x55bef05d4be0_65, v0x55bef05d4be0_66;
v0x55bef05d4be0_67 .array/port v0x55bef05d4be0, 67;
v0x55bef05d4be0_68 .array/port v0x55bef05d4be0, 68;
v0x55bef05d4be0_69 .array/port v0x55bef05d4be0, 69;
v0x55bef05d4be0_70 .array/port v0x55bef05d4be0, 70;
E_0x55bef05d4100/17 .event anyedge, v0x55bef05d4be0_67, v0x55bef05d4be0_68, v0x55bef05d4be0_69, v0x55bef05d4be0_70;
v0x55bef05d4be0_71 .array/port v0x55bef05d4be0, 71;
v0x55bef05d4be0_72 .array/port v0x55bef05d4be0, 72;
v0x55bef05d4be0_73 .array/port v0x55bef05d4be0, 73;
v0x55bef05d4be0_74 .array/port v0x55bef05d4be0, 74;
E_0x55bef05d4100/18 .event anyedge, v0x55bef05d4be0_71, v0x55bef05d4be0_72, v0x55bef05d4be0_73, v0x55bef05d4be0_74;
v0x55bef05d4be0_75 .array/port v0x55bef05d4be0, 75;
v0x55bef05d4be0_76 .array/port v0x55bef05d4be0, 76;
v0x55bef05d4be0_77 .array/port v0x55bef05d4be0, 77;
v0x55bef05d4be0_78 .array/port v0x55bef05d4be0, 78;
E_0x55bef05d4100/19 .event anyedge, v0x55bef05d4be0_75, v0x55bef05d4be0_76, v0x55bef05d4be0_77, v0x55bef05d4be0_78;
v0x55bef05d4be0_79 .array/port v0x55bef05d4be0, 79;
v0x55bef05d4be0_80 .array/port v0x55bef05d4be0, 80;
v0x55bef05d4be0_81 .array/port v0x55bef05d4be0, 81;
v0x55bef05d4be0_82 .array/port v0x55bef05d4be0, 82;
E_0x55bef05d4100/20 .event anyedge, v0x55bef05d4be0_79, v0x55bef05d4be0_80, v0x55bef05d4be0_81, v0x55bef05d4be0_82;
v0x55bef05d4be0_83 .array/port v0x55bef05d4be0, 83;
v0x55bef05d4be0_84 .array/port v0x55bef05d4be0, 84;
v0x55bef05d4be0_85 .array/port v0x55bef05d4be0, 85;
v0x55bef05d4be0_86 .array/port v0x55bef05d4be0, 86;
E_0x55bef05d4100/21 .event anyedge, v0x55bef05d4be0_83, v0x55bef05d4be0_84, v0x55bef05d4be0_85, v0x55bef05d4be0_86;
v0x55bef05d4be0_87 .array/port v0x55bef05d4be0, 87;
v0x55bef05d4be0_88 .array/port v0x55bef05d4be0, 88;
v0x55bef05d4be0_89 .array/port v0x55bef05d4be0, 89;
v0x55bef05d4be0_90 .array/port v0x55bef05d4be0, 90;
E_0x55bef05d4100/22 .event anyedge, v0x55bef05d4be0_87, v0x55bef05d4be0_88, v0x55bef05d4be0_89, v0x55bef05d4be0_90;
v0x55bef05d4be0_91 .array/port v0x55bef05d4be0, 91;
v0x55bef05d4be0_92 .array/port v0x55bef05d4be0, 92;
v0x55bef05d4be0_93 .array/port v0x55bef05d4be0, 93;
v0x55bef05d4be0_94 .array/port v0x55bef05d4be0, 94;
E_0x55bef05d4100/23 .event anyedge, v0x55bef05d4be0_91, v0x55bef05d4be0_92, v0x55bef05d4be0_93, v0x55bef05d4be0_94;
v0x55bef05d4be0_95 .array/port v0x55bef05d4be0, 95;
v0x55bef05d4be0_96 .array/port v0x55bef05d4be0, 96;
v0x55bef05d4be0_97 .array/port v0x55bef05d4be0, 97;
v0x55bef05d4be0_98 .array/port v0x55bef05d4be0, 98;
E_0x55bef05d4100/24 .event anyedge, v0x55bef05d4be0_95, v0x55bef05d4be0_96, v0x55bef05d4be0_97, v0x55bef05d4be0_98;
v0x55bef05d4be0_99 .array/port v0x55bef05d4be0, 99;
v0x55bef05d4be0_100 .array/port v0x55bef05d4be0, 100;
v0x55bef05d4be0_101 .array/port v0x55bef05d4be0, 101;
v0x55bef05d4be0_102 .array/port v0x55bef05d4be0, 102;
E_0x55bef05d4100/25 .event anyedge, v0x55bef05d4be0_99, v0x55bef05d4be0_100, v0x55bef05d4be0_101, v0x55bef05d4be0_102;
v0x55bef05d4be0_103 .array/port v0x55bef05d4be0, 103;
v0x55bef05d4be0_104 .array/port v0x55bef05d4be0, 104;
v0x55bef05d4be0_105 .array/port v0x55bef05d4be0, 105;
v0x55bef05d4be0_106 .array/port v0x55bef05d4be0, 106;
E_0x55bef05d4100/26 .event anyedge, v0x55bef05d4be0_103, v0x55bef05d4be0_104, v0x55bef05d4be0_105, v0x55bef05d4be0_106;
v0x55bef05d4be0_107 .array/port v0x55bef05d4be0, 107;
v0x55bef05d4be0_108 .array/port v0x55bef05d4be0, 108;
v0x55bef05d4be0_109 .array/port v0x55bef05d4be0, 109;
v0x55bef05d4be0_110 .array/port v0x55bef05d4be0, 110;
E_0x55bef05d4100/27 .event anyedge, v0x55bef05d4be0_107, v0x55bef05d4be0_108, v0x55bef05d4be0_109, v0x55bef05d4be0_110;
v0x55bef05d4be0_111 .array/port v0x55bef05d4be0, 111;
v0x55bef05d4be0_112 .array/port v0x55bef05d4be0, 112;
v0x55bef05d4be0_113 .array/port v0x55bef05d4be0, 113;
v0x55bef05d4be0_114 .array/port v0x55bef05d4be0, 114;
E_0x55bef05d4100/28 .event anyedge, v0x55bef05d4be0_111, v0x55bef05d4be0_112, v0x55bef05d4be0_113, v0x55bef05d4be0_114;
v0x55bef05d4be0_115 .array/port v0x55bef05d4be0, 115;
v0x55bef05d4be0_116 .array/port v0x55bef05d4be0, 116;
v0x55bef05d4be0_117 .array/port v0x55bef05d4be0, 117;
v0x55bef05d4be0_118 .array/port v0x55bef05d4be0, 118;
E_0x55bef05d4100/29 .event anyedge, v0x55bef05d4be0_115, v0x55bef05d4be0_116, v0x55bef05d4be0_117, v0x55bef05d4be0_118;
v0x55bef05d4be0_119 .array/port v0x55bef05d4be0, 119;
v0x55bef05d4be0_120 .array/port v0x55bef05d4be0, 120;
v0x55bef05d4be0_121 .array/port v0x55bef05d4be0, 121;
v0x55bef05d4be0_122 .array/port v0x55bef05d4be0, 122;
E_0x55bef05d4100/30 .event anyedge, v0x55bef05d4be0_119, v0x55bef05d4be0_120, v0x55bef05d4be0_121, v0x55bef05d4be0_122;
v0x55bef05d4be0_123 .array/port v0x55bef05d4be0, 123;
v0x55bef05d4be0_124 .array/port v0x55bef05d4be0, 124;
v0x55bef05d4be0_125 .array/port v0x55bef05d4be0, 125;
v0x55bef05d4be0_126 .array/port v0x55bef05d4be0, 126;
E_0x55bef05d4100/31 .event anyedge, v0x55bef05d4be0_123, v0x55bef05d4be0_124, v0x55bef05d4be0_125, v0x55bef05d4be0_126;
v0x55bef05d4be0_127 .array/port v0x55bef05d4be0, 127;
v0x55bef05d4be0_128 .array/port v0x55bef05d4be0, 128;
v0x55bef05d4be0_129 .array/port v0x55bef05d4be0, 129;
v0x55bef05d4be0_130 .array/port v0x55bef05d4be0, 130;
E_0x55bef05d4100/32 .event anyedge, v0x55bef05d4be0_127, v0x55bef05d4be0_128, v0x55bef05d4be0_129, v0x55bef05d4be0_130;
v0x55bef05d4be0_131 .array/port v0x55bef05d4be0, 131;
v0x55bef05d4be0_132 .array/port v0x55bef05d4be0, 132;
v0x55bef05d4be0_133 .array/port v0x55bef05d4be0, 133;
v0x55bef05d4be0_134 .array/port v0x55bef05d4be0, 134;
E_0x55bef05d4100/33 .event anyedge, v0x55bef05d4be0_131, v0x55bef05d4be0_132, v0x55bef05d4be0_133, v0x55bef05d4be0_134;
v0x55bef05d4be0_135 .array/port v0x55bef05d4be0, 135;
v0x55bef05d4be0_136 .array/port v0x55bef05d4be0, 136;
v0x55bef05d4be0_137 .array/port v0x55bef05d4be0, 137;
v0x55bef05d4be0_138 .array/port v0x55bef05d4be0, 138;
E_0x55bef05d4100/34 .event anyedge, v0x55bef05d4be0_135, v0x55bef05d4be0_136, v0x55bef05d4be0_137, v0x55bef05d4be0_138;
v0x55bef05d4be0_139 .array/port v0x55bef05d4be0, 139;
v0x55bef05d4be0_140 .array/port v0x55bef05d4be0, 140;
v0x55bef05d4be0_141 .array/port v0x55bef05d4be0, 141;
v0x55bef05d4be0_142 .array/port v0x55bef05d4be0, 142;
E_0x55bef05d4100/35 .event anyedge, v0x55bef05d4be0_139, v0x55bef05d4be0_140, v0x55bef05d4be0_141, v0x55bef05d4be0_142;
v0x55bef05d4be0_143 .array/port v0x55bef05d4be0, 143;
v0x55bef05d4be0_144 .array/port v0x55bef05d4be0, 144;
v0x55bef05d4be0_145 .array/port v0x55bef05d4be0, 145;
v0x55bef05d4be0_146 .array/port v0x55bef05d4be0, 146;
E_0x55bef05d4100/36 .event anyedge, v0x55bef05d4be0_143, v0x55bef05d4be0_144, v0x55bef05d4be0_145, v0x55bef05d4be0_146;
v0x55bef05d4be0_147 .array/port v0x55bef05d4be0, 147;
v0x55bef05d4be0_148 .array/port v0x55bef05d4be0, 148;
v0x55bef05d4be0_149 .array/port v0x55bef05d4be0, 149;
v0x55bef05d4be0_150 .array/port v0x55bef05d4be0, 150;
E_0x55bef05d4100/37 .event anyedge, v0x55bef05d4be0_147, v0x55bef05d4be0_148, v0x55bef05d4be0_149, v0x55bef05d4be0_150;
v0x55bef05d4be0_151 .array/port v0x55bef05d4be0, 151;
v0x55bef05d4be0_152 .array/port v0x55bef05d4be0, 152;
v0x55bef05d4be0_153 .array/port v0x55bef05d4be0, 153;
v0x55bef05d4be0_154 .array/port v0x55bef05d4be0, 154;
E_0x55bef05d4100/38 .event anyedge, v0x55bef05d4be0_151, v0x55bef05d4be0_152, v0x55bef05d4be0_153, v0x55bef05d4be0_154;
v0x55bef05d4be0_155 .array/port v0x55bef05d4be0, 155;
v0x55bef05d4be0_156 .array/port v0x55bef05d4be0, 156;
v0x55bef05d4be0_157 .array/port v0x55bef05d4be0, 157;
v0x55bef05d4be0_158 .array/port v0x55bef05d4be0, 158;
E_0x55bef05d4100/39 .event anyedge, v0x55bef05d4be0_155, v0x55bef05d4be0_156, v0x55bef05d4be0_157, v0x55bef05d4be0_158;
v0x55bef05d4be0_159 .array/port v0x55bef05d4be0, 159;
v0x55bef05d4be0_160 .array/port v0x55bef05d4be0, 160;
v0x55bef05d4be0_161 .array/port v0x55bef05d4be0, 161;
v0x55bef05d4be0_162 .array/port v0x55bef05d4be0, 162;
E_0x55bef05d4100/40 .event anyedge, v0x55bef05d4be0_159, v0x55bef05d4be0_160, v0x55bef05d4be0_161, v0x55bef05d4be0_162;
v0x55bef05d4be0_163 .array/port v0x55bef05d4be0, 163;
v0x55bef05d4be0_164 .array/port v0x55bef05d4be0, 164;
v0x55bef05d4be0_165 .array/port v0x55bef05d4be0, 165;
v0x55bef05d4be0_166 .array/port v0x55bef05d4be0, 166;
E_0x55bef05d4100/41 .event anyedge, v0x55bef05d4be0_163, v0x55bef05d4be0_164, v0x55bef05d4be0_165, v0x55bef05d4be0_166;
v0x55bef05d4be0_167 .array/port v0x55bef05d4be0, 167;
v0x55bef05d4be0_168 .array/port v0x55bef05d4be0, 168;
v0x55bef05d4be0_169 .array/port v0x55bef05d4be0, 169;
v0x55bef05d4be0_170 .array/port v0x55bef05d4be0, 170;
E_0x55bef05d4100/42 .event anyedge, v0x55bef05d4be0_167, v0x55bef05d4be0_168, v0x55bef05d4be0_169, v0x55bef05d4be0_170;
v0x55bef05d4be0_171 .array/port v0x55bef05d4be0, 171;
v0x55bef05d4be0_172 .array/port v0x55bef05d4be0, 172;
v0x55bef05d4be0_173 .array/port v0x55bef05d4be0, 173;
v0x55bef05d4be0_174 .array/port v0x55bef05d4be0, 174;
E_0x55bef05d4100/43 .event anyedge, v0x55bef05d4be0_171, v0x55bef05d4be0_172, v0x55bef05d4be0_173, v0x55bef05d4be0_174;
v0x55bef05d4be0_175 .array/port v0x55bef05d4be0, 175;
v0x55bef05d4be0_176 .array/port v0x55bef05d4be0, 176;
v0x55bef05d4be0_177 .array/port v0x55bef05d4be0, 177;
v0x55bef05d4be0_178 .array/port v0x55bef05d4be0, 178;
E_0x55bef05d4100/44 .event anyedge, v0x55bef05d4be0_175, v0x55bef05d4be0_176, v0x55bef05d4be0_177, v0x55bef05d4be0_178;
v0x55bef05d4be0_179 .array/port v0x55bef05d4be0, 179;
v0x55bef05d4be0_180 .array/port v0x55bef05d4be0, 180;
v0x55bef05d4be0_181 .array/port v0x55bef05d4be0, 181;
v0x55bef05d4be0_182 .array/port v0x55bef05d4be0, 182;
E_0x55bef05d4100/45 .event anyedge, v0x55bef05d4be0_179, v0x55bef05d4be0_180, v0x55bef05d4be0_181, v0x55bef05d4be0_182;
v0x55bef05d4be0_183 .array/port v0x55bef05d4be0, 183;
v0x55bef05d4be0_184 .array/port v0x55bef05d4be0, 184;
v0x55bef05d4be0_185 .array/port v0x55bef05d4be0, 185;
v0x55bef05d4be0_186 .array/port v0x55bef05d4be0, 186;
E_0x55bef05d4100/46 .event anyedge, v0x55bef05d4be0_183, v0x55bef05d4be0_184, v0x55bef05d4be0_185, v0x55bef05d4be0_186;
v0x55bef05d4be0_187 .array/port v0x55bef05d4be0, 187;
v0x55bef05d4be0_188 .array/port v0x55bef05d4be0, 188;
v0x55bef05d4be0_189 .array/port v0x55bef05d4be0, 189;
v0x55bef05d4be0_190 .array/port v0x55bef05d4be0, 190;
E_0x55bef05d4100/47 .event anyedge, v0x55bef05d4be0_187, v0x55bef05d4be0_188, v0x55bef05d4be0_189, v0x55bef05d4be0_190;
v0x55bef05d4be0_191 .array/port v0x55bef05d4be0, 191;
v0x55bef05d4be0_192 .array/port v0x55bef05d4be0, 192;
v0x55bef05d4be0_193 .array/port v0x55bef05d4be0, 193;
v0x55bef05d4be0_194 .array/port v0x55bef05d4be0, 194;
E_0x55bef05d4100/48 .event anyedge, v0x55bef05d4be0_191, v0x55bef05d4be0_192, v0x55bef05d4be0_193, v0x55bef05d4be0_194;
v0x55bef05d4be0_195 .array/port v0x55bef05d4be0, 195;
v0x55bef05d4be0_196 .array/port v0x55bef05d4be0, 196;
v0x55bef05d4be0_197 .array/port v0x55bef05d4be0, 197;
v0x55bef05d4be0_198 .array/port v0x55bef05d4be0, 198;
E_0x55bef05d4100/49 .event anyedge, v0x55bef05d4be0_195, v0x55bef05d4be0_196, v0x55bef05d4be0_197, v0x55bef05d4be0_198;
v0x55bef05d4be0_199 .array/port v0x55bef05d4be0, 199;
v0x55bef05d4be0_200 .array/port v0x55bef05d4be0, 200;
v0x55bef05d4be0_201 .array/port v0x55bef05d4be0, 201;
v0x55bef05d4be0_202 .array/port v0x55bef05d4be0, 202;
E_0x55bef05d4100/50 .event anyedge, v0x55bef05d4be0_199, v0x55bef05d4be0_200, v0x55bef05d4be0_201, v0x55bef05d4be0_202;
v0x55bef05d4be0_203 .array/port v0x55bef05d4be0, 203;
v0x55bef05d4be0_204 .array/port v0x55bef05d4be0, 204;
v0x55bef05d4be0_205 .array/port v0x55bef05d4be0, 205;
v0x55bef05d4be0_206 .array/port v0x55bef05d4be0, 206;
E_0x55bef05d4100/51 .event anyedge, v0x55bef05d4be0_203, v0x55bef05d4be0_204, v0x55bef05d4be0_205, v0x55bef05d4be0_206;
v0x55bef05d4be0_207 .array/port v0x55bef05d4be0, 207;
v0x55bef05d4be0_208 .array/port v0x55bef05d4be0, 208;
v0x55bef05d4be0_209 .array/port v0x55bef05d4be0, 209;
v0x55bef05d4be0_210 .array/port v0x55bef05d4be0, 210;
E_0x55bef05d4100/52 .event anyedge, v0x55bef05d4be0_207, v0x55bef05d4be0_208, v0x55bef05d4be0_209, v0x55bef05d4be0_210;
v0x55bef05d4be0_211 .array/port v0x55bef05d4be0, 211;
v0x55bef05d4be0_212 .array/port v0x55bef05d4be0, 212;
v0x55bef05d4be0_213 .array/port v0x55bef05d4be0, 213;
v0x55bef05d4be0_214 .array/port v0x55bef05d4be0, 214;
E_0x55bef05d4100/53 .event anyedge, v0x55bef05d4be0_211, v0x55bef05d4be0_212, v0x55bef05d4be0_213, v0x55bef05d4be0_214;
v0x55bef05d4be0_215 .array/port v0x55bef05d4be0, 215;
v0x55bef05d4be0_216 .array/port v0x55bef05d4be0, 216;
v0x55bef05d4be0_217 .array/port v0x55bef05d4be0, 217;
v0x55bef05d4be0_218 .array/port v0x55bef05d4be0, 218;
E_0x55bef05d4100/54 .event anyedge, v0x55bef05d4be0_215, v0x55bef05d4be0_216, v0x55bef05d4be0_217, v0x55bef05d4be0_218;
v0x55bef05d4be0_219 .array/port v0x55bef05d4be0, 219;
v0x55bef05d4be0_220 .array/port v0x55bef05d4be0, 220;
v0x55bef05d4be0_221 .array/port v0x55bef05d4be0, 221;
v0x55bef05d4be0_222 .array/port v0x55bef05d4be0, 222;
E_0x55bef05d4100/55 .event anyedge, v0x55bef05d4be0_219, v0x55bef05d4be0_220, v0x55bef05d4be0_221, v0x55bef05d4be0_222;
v0x55bef05d4be0_223 .array/port v0x55bef05d4be0, 223;
v0x55bef05d4be0_224 .array/port v0x55bef05d4be0, 224;
v0x55bef05d4be0_225 .array/port v0x55bef05d4be0, 225;
v0x55bef05d4be0_226 .array/port v0x55bef05d4be0, 226;
E_0x55bef05d4100/56 .event anyedge, v0x55bef05d4be0_223, v0x55bef05d4be0_224, v0x55bef05d4be0_225, v0x55bef05d4be0_226;
v0x55bef05d4be0_227 .array/port v0x55bef05d4be0, 227;
v0x55bef05d4be0_228 .array/port v0x55bef05d4be0, 228;
v0x55bef05d4be0_229 .array/port v0x55bef05d4be0, 229;
v0x55bef05d4be0_230 .array/port v0x55bef05d4be0, 230;
E_0x55bef05d4100/57 .event anyedge, v0x55bef05d4be0_227, v0x55bef05d4be0_228, v0x55bef05d4be0_229, v0x55bef05d4be0_230;
v0x55bef05d4be0_231 .array/port v0x55bef05d4be0, 231;
v0x55bef05d4be0_232 .array/port v0x55bef05d4be0, 232;
v0x55bef05d4be0_233 .array/port v0x55bef05d4be0, 233;
v0x55bef05d4be0_234 .array/port v0x55bef05d4be0, 234;
E_0x55bef05d4100/58 .event anyedge, v0x55bef05d4be0_231, v0x55bef05d4be0_232, v0x55bef05d4be0_233, v0x55bef05d4be0_234;
v0x55bef05d4be0_235 .array/port v0x55bef05d4be0, 235;
v0x55bef05d4be0_236 .array/port v0x55bef05d4be0, 236;
v0x55bef05d4be0_237 .array/port v0x55bef05d4be0, 237;
v0x55bef05d4be0_238 .array/port v0x55bef05d4be0, 238;
E_0x55bef05d4100/59 .event anyedge, v0x55bef05d4be0_235, v0x55bef05d4be0_236, v0x55bef05d4be0_237, v0x55bef05d4be0_238;
v0x55bef05d4be0_239 .array/port v0x55bef05d4be0, 239;
v0x55bef05d4be0_240 .array/port v0x55bef05d4be0, 240;
v0x55bef05d4be0_241 .array/port v0x55bef05d4be0, 241;
v0x55bef05d4be0_242 .array/port v0x55bef05d4be0, 242;
E_0x55bef05d4100/60 .event anyedge, v0x55bef05d4be0_239, v0x55bef05d4be0_240, v0x55bef05d4be0_241, v0x55bef05d4be0_242;
v0x55bef05d4be0_243 .array/port v0x55bef05d4be0, 243;
v0x55bef05d4be0_244 .array/port v0x55bef05d4be0, 244;
v0x55bef05d4be0_245 .array/port v0x55bef05d4be0, 245;
v0x55bef05d4be0_246 .array/port v0x55bef05d4be0, 246;
E_0x55bef05d4100/61 .event anyedge, v0x55bef05d4be0_243, v0x55bef05d4be0_244, v0x55bef05d4be0_245, v0x55bef05d4be0_246;
v0x55bef05d4be0_247 .array/port v0x55bef05d4be0, 247;
v0x55bef05d4be0_248 .array/port v0x55bef05d4be0, 248;
v0x55bef05d4be0_249 .array/port v0x55bef05d4be0, 249;
v0x55bef05d4be0_250 .array/port v0x55bef05d4be0, 250;
E_0x55bef05d4100/62 .event anyedge, v0x55bef05d4be0_247, v0x55bef05d4be0_248, v0x55bef05d4be0_249, v0x55bef05d4be0_250;
v0x55bef05d4be0_251 .array/port v0x55bef05d4be0, 251;
v0x55bef05d4be0_252 .array/port v0x55bef05d4be0, 252;
v0x55bef05d4be0_253 .array/port v0x55bef05d4be0, 253;
v0x55bef05d4be0_254 .array/port v0x55bef05d4be0, 254;
E_0x55bef05d4100/63 .event anyedge, v0x55bef05d4be0_251, v0x55bef05d4be0_252, v0x55bef05d4be0_253, v0x55bef05d4be0_254;
v0x55bef05d4be0_255 .array/port v0x55bef05d4be0, 255;
E_0x55bef05d4100/64 .event anyedge, v0x55bef05d4be0_255;
E_0x55bef05d4100 .event/or E_0x55bef05d4100/0, E_0x55bef05d4100/1, E_0x55bef05d4100/2, E_0x55bef05d4100/3, E_0x55bef05d4100/4, E_0x55bef05d4100/5, E_0x55bef05d4100/6, E_0x55bef05d4100/7, E_0x55bef05d4100/8, E_0x55bef05d4100/9, E_0x55bef05d4100/10, E_0x55bef05d4100/11, E_0x55bef05d4100/12, E_0x55bef05d4100/13, E_0x55bef05d4100/14, E_0x55bef05d4100/15, E_0x55bef05d4100/16, E_0x55bef05d4100/17, E_0x55bef05d4100/18, E_0x55bef05d4100/19, E_0x55bef05d4100/20, E_0x55bef05d4100/21, E_0x55bef05d4100/22, E_0x55bef05d4100/23, E_0x55bef05d4100/24, E_0x55bef05d4100/25, E_0x55bef05d4100/26, E_0x55bef05d4100/27, E_0x55bef05d4100/28, E_0x55bef05d4100/29, E_0x55bef05d4100/30, E_0x55bef05d4100/31, E_0x55bef05d4100/32, E_0x55bef05d4100/33, E_0x55bef05d4100/34, E_0x55bef05d4100/35, E_0x55bef05d4100/36, E_0x55bef05d4100/37, E_0x55bef05d4100/38, E_0x55bef05d4100/39, E_0x55bef05d4100/40, E_0x55bef05d4100/41, E_0x55bef05d4100/42, E_0x55bef05d4100/43, E_0x55bef05d4100/44, E_0x55bef05d4100/45, E_0x55bef05d4100/46, E_0x55bef05d4100/47, E_0x55bef05d4100/48, E_0x55bef05d4100/49, E_0x55bef05d4100/50, E_0x55bef05d4100/51, E_0x55bef05d4100/52, E_0x55bef05d4100/53, E_0x55bef05d4100/54, E_0x55bef05d4100/55, E_0x55bef05d4100/56, E_0x55bef05d4100/57, E_0x55bef05d4100/58, E_0x55bef05d4100/59, E_0x55bef05d4100/60, E_0x55bef05d4100/61, E_0x55bef05d4100/62, E_0x55bef05d4100/63, E_0x55bef05d4100/64;
S_0x55bef05d8c40 .scope module, "WB_STAGE" "wb_stage" 3 248, 22 24 0, S_0x55bef04e8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55bef05d8e20 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55bef0614a40 .functor BUFZ 1, L_0x55bef06144a0, C4<0>, C4<0>, C4<0>;
L_0x7f3be57b7408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55bef05d9000_0 .net/2u *"_ivl_0", 3 0, L_0x7f3be57b7408;  1 drivers
v0x55bef05d90e0_0 .net *"_ivl_2", 0 0, L_0x55bef06145d0;  1 drivers
v0x55bef05d91a0_0 .net "wb_alu_result", 31 0, L_0x55bef06141b0;  alias, 1 drivers
v0x55bef05d92c0_0 .net "wb_mem_data", 31 0, v0x55bef05d75a0_0;  alias, 1 drivers
v0x55bef05d93d0_0 .net "wb_mem_to_reg", 0 0, L_0x55bef0614510;  alias, 1 drivers
v0x55bef05d94c0_0 .net "wb_opcode", 3 0, L_0x55bef0614300;  alias, 1 drivers
v0x55bef05d9560_0 .net "wb_rd", 5 0, L_0x55bef0614220;  alias, 1 drivers
v0x55bef05d9650_0 .net "wb_reg_write", 0 0, L_0x55bef06144a0;  alias, 1 drivers
v0x55bef05d9740_0 .net "wb_rt", 5 0, L_0x55bef0614290;  alias, 1 drivers
v0x55bef05d9800_0 .net "wb_write_data", 31 0, L_0x55bef0614880;  alias, 1 drivers
v0x55bef05d98a0_0 .net "wb_write_en", 0 0, L_0x55bef0614a40;  alias, 1 drivers
v0x55bef05d9990_0 .net "wb_write_reg", 5 0, L_0x55bef0614700;  alias, 1 drivers
L_0x55bef06145d0 .cmp/eq 4, L_0x55bef0614300, L_0x7f3be57b7408;
L_0x55bef0614700 .functor MUXZ 6, L_0x55bef0614220, L_0x55bef0614290, L_0x55bef06145d0, C4<>;
L_0x55bef0614880 .functor MUXZ 32, L_0x55bef06141b0, v0x55bef05d75a0_0, L_0x55bef0614510, C4<>;
S_0x55bef04e28f0 .scope module, "im_minimal" "im_minimal" 23 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55bef04290b0 .param/l "MEM_SIZE" 0 23 7, +C4<00000000000000000000000100000000>;
o0x7f3be5addc08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bef05de020_0 .net "address", 31 0, o0x7f3be5addc08;  0 drivers
v0x55bef05de0c0_0 .var "instruction", 31 0;
v0x55bef05de160 .array "mem", 255 0, 31 0;
v0x55bef05de160_0 .array/port v0x55bef05de160, 0;
v0x55bef05de160_1 .array/port v0x55bef05de160, 1;
v0x55bef05de160_2 .array/port v0x55bef05de160, 2;
E_0x55bef05dd5a0/0 .event anyedge, v0x55bef05de020_0, v0x55bef05de160_0, v0x55bef05de160_1, v0x55bef05de160_2;
v0x55bef05de160_3 .array/port v0x55bef05de160, 3;
v0x55bef05de160_4 .array/port v0x55bef05de160, 4;
v0x55bef05de160_5 .array/port v0x55bef05de160, 5;
v0x55bef05de160_6 .array/port v0x55bef05de160, 6;
E_0x55bef05dd5a0/1 .event anyedge, v0x55bef05de160_3, v0x55bef05de160_4, v0x55bef05de160_5, v0x55bef05de160_6;
v0x55bef05de160_7 .array/port v0x55bef05de160, 7;
v0x55bef05de160_8 .array/port v0x55bef05de160, 8;
v0x55bef05de160_9 .array/port v0x55bef05de160, 9;
v0x55bef05de160_10 .array/port v0x55bef05de160, 10;
E_0x55bef05dd5a0/2 .event anyedge, v0x55bef05de160_7, v0x55bef05de160_8, v0x55bef05de160_9, v0x55bef05de160_10;
v0x55bef05de160_11 .array/port v0x55bef05de160, 11;
v0x55bef05de160_12 .array/port v0x55bef05de160, 12;
v0x55bef05de160_13 .array/port v0x55bef05de160, 13;
v0x55bef05de160_14 .array/port v0x55bef05de160, 14;
E_0x55bef05dd5a0/3 .event anyedge, v0x55bef05de160_11, v0x55bef05de160_12, v0x55bef05de160_13, v0x55bef05de160_14;
v0x55bef05de160_15 .array/port v0x55bef05de160, 15;
v0x55bef05de160_16 .array/port v0x55bef05de160, 16;
v0x55bef05de160_17 .array/port v0x55bef05de160, 17;
v0x55bef05de160_18 .array/port v0x55bef05de160, 18;
E_0x55bef05dd5a0/4 .event anyedge, v0x55bef05de160_15, v0x55bef05de160_16, v0x55bef05de160_17, v0x55bef05de160_18;
v0x55bef05de160_19 .array/port v0x55bef05de160, 19;
v0x55bef05de160_20 .array/port v0x55bef05de160, 20;
v0x55bef05de160_21 .array/port v0x55bef05de160, 21;
v0x55bef05de160_22 .array/port v0x55bef05de160, 22;
E_0x55bef05dd5a0/5 .event anyedge, v0x55bef05de160_19, v0x55bef05de160_20, v0x55bef05de160_21, v0x55bef05de160_22;
v0x55bef05de160_23 .array/port v0x55bef05de160, 23;
v0x55bef05de160_24 .array/port v0x55bef05de160, 24;
v0x55bef05de160_25 .array/port v0x55bef05de160, 25;
v0x55bef05de160_26 .array/port v0x55bef05de160, 26;
E_0x55bef05dd5a0/6 .event anyedge, v0x55bef05de160_23, v0x55bef05de160_24, v0x55bef05de160_25, v0x55bef05de160_26;
v0x55bef05de160_27 .array/port v0x55bef05de160, 27;
v0x55bef05de160_28 .array/port v0x55bef05de160, 28;
v0x55bef05de160_29 .array/port v0x55bef05de160, 29;
v0x55bef05de160_30 .array/port v0x55bef05de160, 30;
E_0x55bef05dd5a0/7 .event anyedge, v0x55bef05de160_27, v0x55bef05de160_28, v0x55bef05de160_29, v0x55bef05de160_30;
v0x55bef05de160_31 .array/port v0x55bef05de160, 31;
v0x55bef05de160_32 .array/port v0x55bef05de160, 32;
v0x55bef05de160_33 .array/port v0x55bef05de160, 33;
v0x55bef05de160_34 .array/port v0x55bef05de160, 34;
E_0x55bef05dd5a0/8 .event anyedge, v0x55bef05de160_31, v0x55bef05de160_32, v0x55bef05de160_33, v0x55bef05de160_34;
v0x55bef05de160_35 .array/port v0x55bef05de160, 35;
v0x55bef05de160_36 .array/port v0x55bef05de160, 36;
v0x55bef05de160_37 .array/port v0x55bef05de160, 37;
v0x55bef05de160_38 .array/port v0x55bef05de160, 38;
E_0x55bef05dd5a0/9 .event anyedge, v0x55bef05de160_35, v0x55bef05de160_36, v0x55bef05de160_37, v0x55bef05de160_38;
v0x55bef05de160_39 .array/port v0x55bef05de160, 39;
v0x55bef05de160_40 .array/port v0x55bef05de160, 40;
v0x55bef05de160_41 .array/port v0x55bef05de160, 41;
v0x55bef05de160_42 .array/port v0x55bef05de160, 42;
E_0x55bef05dd5a0/10 .event anyedge, v0x55bef05de160_39, v0x55bef05de160_40, v0x55bef05de160_41, v0x55bef05de160_42;
v0x55bef05de160_43 .array/port v0x55bef05de160, 43;
v0x55bef05de160_44 .array/port v0x55bef05de160, 44;
v0x55bef05de160_45 .array/port v0x55bef05de160, 45;
v0x55bef05de160_46 .array/port v0x55bef05de160, 46;
E_0x55bef05dd5a0/11 .event anyedge, v0x55bef05de160_43, v0x55bef05de160_44, v0x55bef05de160_45, v0x55bef05de160_46;
v0x55bef05de160_47 .array/port v0x55bef05de160, 47;
v0x55bef05de160_48 .array/port v0x55bef05de160, 48;
v0x55bef05de160_49 .array/port v0x55bef05de160, 49;
v0x55bef05de160_50 .array/port v0x55bef05de160, 50;
E_0x55bef05dd5a0/12 .event anyedge, v0x55bef05de160_47, v0x55bef05de160_48, v0x55bef05de160_49, v0x55bef05de160_50;
v0x55bef05de160_51 .array/port v0x55bef05de160, 51;
v0x55bef05de160_52 .array/port v0x55bef05de160, 52;
v0x55bef05de160_53 .array/port v0x55bef05de160, 53;
v0x55bef05de160_54 .array/port v0x55bef05de160, 54;
E_0x55bef05dd5a0/13 .event anyedge, v0x55bef05de160_51, v0x55bef05de160_52, v0x55bef05de160_53, v0x55bef05de160_54;
v0x55bef05de160_55 .array/port v0x55bef05de160, 55;
v0x55bef05de160_56 .array/port v0x55bef05de160, 56;
v0x55bef05de160_57 .array/port v0x55bef05de160, 57;
v0x55bef05de160_58 .array/port v0x55bef05de160, 58;
E_0x55bef05dd5a0/14 .event anyedge, v0x55bef05de160_55, v0x55bef05de160_56, v0x55bef05de160_57, v0x55bef05de160_58;
v0x55bef05de160_59 .array/port v0x55bef05de160, 59;
v0x55bef05de160_60 .array/port v0x55bef05de160, 60;
v0x55bef05de160_61 .array/port v0x55bef05de160, 61;
v0x55bef05de160_62 .array/port v0x55bef05de160, 62;
E_0x55bef05dd5a0/15 .event anyedge, v0x55bef05de160_59, v0x55bef05de160_60, v0x55bef05de160_61, v0x55bef05de160_62;
v0x55bef05de160_63 .array/port v0x55bef05de160, 63;
v0x55bef05de160_64 .array/port v0x55bef05de160, 64;
v0x55bef05de160_65 .array/port v0x55bef05de160, 65;
v0x55bef05de160_66 .array/port v0x55bef05de160, 66;
E_0x55bef05dd5a0/16 .event anyedge, v0x55bef05de160_63, v0x55bef05de160_64, v0x55bef05de160_65, v0x55bef05de160_66;
v0x55bef05de160_67 .array/port v0x55bef05de160, 67;
v0x55bef05de160_68 .array/port v0x55bef05de160, 68;
v0x55bef05de160_69 .array/port v0x55bef05de160, 69;
v0x55bef05de160_70 .array/port v0x55bef05de160, 70;
E_0x55bef05dd5a0/17 .event anyedge, v0x55bef05de160_67, v0x55bef05de160_68, v0x55bef05de160_69, v0x55bef05de160_70;
v0x55bef05de160_71 .array/port v0x55bef05de160, 71;
v0x55bef05de160_72 .array/port v0x55bef05de160, 72;
v0x55bef05de160_73 .array/port v0x55bef05de160, 73;
v0x55bef05de160_74 .array/port v0x55bef05de160, 74;
E_0x55bef05dd5a0/18 .event anyedge, v0x55bef05de160_71, v0x55bef05de160_72, v0x55bef05de160_73, v0x55bef05de160_74;
v0x55bef05de160_75 .array/port v0x55bef05de160, 75;
v0x55bef05de160_76 .array/port v0x55bef05de160, 76;
v0x55bef05de160_77 .array/port v0x55bef05de160, 77;
v0x55bef05de160_78 .array/port v0x55bef05de160, 78;
E_0x55bef05dd5a0/19 .event anyedge, v0x55bef05de160_75, v0x55bef05de160_76, v0x55bef05de160_77, v0x55bef05de160_78;
v0x55bef05de160_79 .array/port v0x55bef05de160, 79;
v0x55bef05de160_80 .array/port v0x55bef05de160, 80;
v0x55bef05de160_81 .array/port v0x55bef05de160, 81;
v0x55bef05de160_82 .array/port v0x55bef05de160, 82;
E_0x55bef05dd5a0/20 .event anyedge, v0x55bef05de160_79, v0x55bef05de160_80, v0x55bef05de160_81, v0x55bef05de160_82;
v0x55bef05de160_83 .array/port v0x55bef05de160, 83;
v0x55bef05de160_84 .array/port v0x55bef05de160, 84;
v0x55bef05de160_85 .array/port v0x55bef05de160, 85;
v0x55bef05de160_86 .array/port v0x55bef05de160, 86;
E_0x55bef05dd5a0/21 .event anyedge, v0x55bef05de160_83, v0x55bef05de160_84, v0x55bef05de160_85, v0x55bef05de160_86;
v0x55bef05de160_87 .array/port v0x55bef05de160, 87;
v0x55bef05de160_88 .array/port v0x55bef05de160, 88;
v0x55bef05de160_89 .array/port v0x55bef05de160, 89;
v0x55bef05de160_90 .array/port v0x55bef05de160, 90;
E_0x55bef05dd5a0/22 .event anyedge, v0x55bef05de160_87, v0x55bef05de160_88, v0x55bef05de160_89, v0x55bef05de160_90;
v0x55bef05de160_91 .array/port v0x55bef05de160, 91;
v0x55bef05de160_92 .array/port v0x55bef05de160, 92;
v0x55bef05de160_93 .array/port v0x55bef05de160, 93;
v0x55bef05de160_94 .array/port v0x55bef05de160, 94;
E_0x55bef05dd5a0/23 .event anyedge, v0x55bef05de160_91, v0x55bef05de160_92, v0x55bef05de160_93, v0x55bef05de160_94;
v0x55bef05de160_95 .array/port v0x55bef05de160, 95;
v0x55bef05de160_96 .array/port v0x55bef05de160, 96;
v0x55bef05de160_97 .array/port v0x55bef05de160, 97;
v0x55bef05de160_98 .array/port v0x55bef05de160, 98;
E_0x55bef05dd5a0/24 .event anyedge, v0x55bef05de160_95, v0x55bef05de160_96, v0x55bef05de160_97, v0x55bef05de160_98;
v0x55bef05de160_99 .array/port v0x55bef05de160, 99;
v0x55bef05de160_100 .array/port v0x55bef05de160, 100;
v0x55bef05de160_101 .array/port v0x55bef05de160, 101;
v0x55bef05de160_102 .array/port v0x55bef05de160, 102;
E_0x55bef05dd5a0/25 .event anyedge, v0x55bef05de160_99, v0x55bef05de160_100, v0x55bef05de160_101, v0x55bef05de160_102;
v0x55bef05de160_103 .array/port v0x55bef05de160, 103;
v0x55bef05de160_104 .array/port v0x55bef05de160, 104;
v0x55bef05de160_105 .array/port v0x55bef05de160, 105;
v0x55bef05de160_106 .array/port v0x55bef05de160, 106;
E_0x55bef05dd5a0/26 .event anyedge, v0x55bef05de160_103, v0x55bef05de160_104, v0x55bef05de160_105, v0x55bef05de160_106;
v0x55bef05de160_107 .array/port v0x55bef05de160, 107;
v0x55bef05de160_108 .array/port v0x55bef05de160, 108;
v0x55bef05de160_109 .array/port v0x55bef05de160, 109;
v0x55bef05de160_110 .array/port v0x55bef05de160, 110;
E_0x55bef05dd5a0/27 .event anyedge, v0x55bef05de160_107, v0x55bef05de160_108, v0x55bef05de160_109, v0x55bef05de160_110;
v0x55bef05de160_111 .array/port v0x55bef05de160, 111;
v0x55bef05de160_112 .array/port v0x55bef05de160, 112;
v0x55bef05de160_113 .array/port v0x55bef05de160, 113;
v0x55bef05de160_114 .array/port v0x55bef05de160, 114;
E_0x55bef05dd5a0/28 .event anyedge, v0x55bef05de160_111, v0x55bef05de160_112, v0x55bef05de160_113, v0x55bef05de160_114;
v0x55bef05de160_115 .array/port v0x55bef05de160, 115;
v0x55bef05de160_116 .array/port v0x55bef05de160, 116;
v0x55bef05de160_117 .array/port v0x55bef05de160, 117;
v0x55bef05de160_118 .array/port v0x55bef05de160, 118;
E_0x55bef05dd5a0/29 .event anyedge, v0x55bef05de160_115, v0x55bef05de160_116, v0x55bef05de160_117, v0x55bef05de160_118;
v0x55bef05de160_119 .array/port v0x55bef05de160, 119;
v0x55bef05de160_120 .array/port v0x55bef05de160, 120;
v0x55bef05de160_121 .array/port v0x55bef05de160, 121;
v0x55bef05de160_122 .array/port v0x55bef05de160, 122;
E_0x55bef05dd5a0/30 .event anyedge, v0x55bef05de160_119, v0x55bef05de160_120, v0x55bef05de160_121, v0x55bef05de160_122;
v0x55bef05de160_123 .array/port v0x55bef05de160, 123;
v0x55bef05de160_124 .array/port v0x55bef05de160, 124;
v0x55bef05de160_125 .array/port v0x55bef05de160, 125;
v0x55bef05de160_126 .array/port v0x55bef05de160, 126;
E_0x55bef05dd5a0/31 .event anyedge, v0x55bef05de160_123, v0x55bef05de160_124, v0x55bef05de160_125, v0x55bef05de160_126;
v0x55bef05de160_127 .array/port v0x55bef05de160, 127;
v0x55bef05de160_128 .array/port v0x55bef05de160, 128;
v0x55bef05de160_129 .array/port v0x55bef05de160, 129;
v0x55bef05de160_130 .array/port v0x55bef05de160, 130;
E_0x55bef05dd5a0/32 .event anyedge, v0x55bef05de160_127, v0x55bef05de160_128, v0x55bef05de160_129, v0x55bef05de160_130;
v0x55bef05de160_131 .array/port v0x55bef05de160, 131;
v0x55bef05de160_132 .array/port v0x55bef05de160, 132;
v0x55bef05de160_133 .array/port v0x55bef05de160, 133;
v0x55bef05de160_134 .array/port v0x55bef05de160, 134;
E_0x55bef05dd5a0/33 .event anyedge, v0x55bef05de160_131, v0x55bef05de160_132, v0x55bef05de160_133, v0x55bef05de160_134;
v0x55bef05de160_135 .array/port v0x55bef05de160, 135;
v0x55bef05de160_136 .array/port v0x55bef05de160, 136;
v0x55bef05de160_137 .array/port v0x55bef05de160, 137;
v0x55bef05de160_138 .array/port v0x55bef05de160, 138;
E_0x55bef05dd5a0/34 .event anyedge, v0x55bef05de160_135, v0x55bef05de160_136, v0x55bef05de160_137, v0x55bef05de160_138;
v0x55bef05de160_139 .array/port v0x55bef05de160, 139;
v0x55bef05de160_140 .array/port v0x55bef05de160, 140;
v0x55bef05de160_141 .array/port v0x55bef05de160, 141;
v0x55bef05de160_142 .array/port v0x55bef05de160, 142;
E_0x55bef05dd5a0/35 .event anyedge, v0x55bef05de160_139, v0x55bef05de160_140, v0x55bef05de160_141, v0x55bef05de160_142;
v0x55bef05de160_143 .array/port v0x55bef05de160, 143;
v0x55bef05de160_144 .array/port v0x55bef05de160, 144;
v0x55bef05de160_145 .array/port v0x55bef05de160, 145;
v0x55bef05de160_146 .array/port v0x55bef05de160, 146;
E_0x55bef05dd5a0/36 .event anyedge, v0x55bef05de160_143, v0x55bef05de160_144, v0x55bef05de160_145, v0x55bef05de160_146;
v0x55bef05de160_147 .array/port v0x55bef05de160, 147;
v0x55bef05de160_148 .array/port v0x55bef05de160, 148;
v0x55bef05de160_149 .array/port v0x55bef05de160, 149;
v0x55bef05de160_150 .array/port v0x55bef05de160, 150;
E_0x55bef05dd5a0/37 .event anyedge, v0x55bef05de160_147, v0x55bef05de160_148, v0x55bef05de160_149, v0x55bef05de160_150;
v0x55bef05de160_151 .array/port v0x55bef05de160, 151;
v0x55bef05de160_152 .array/port v0x55bef05de160, 152;
v0x55bef05de160_153 .array/port v0x55bef05de160, 153;
v0x55bef05de160_154 .array/port v0x55bef05de160, 154;
E_0x55bef05dd5a0/38 .event anyedge, v0x55bef05de160_151, v0x55bef05de160_152, v0x55bef05de160_153, v0x55bef05de160_154;
v0x55bef05de160_155 .array/port v0x55bef05de160, 155;
v0x55bef05de160_156 .array/port v0x55bef05de160, 156;
v0x55bef05de160_157 .array/port v0x55bef05de160, 157;
v0x55bef05de160_158 .array/port v0x55bef05de160, 158;
E_0x55bef05dd5a0/39 .event anyedge, v0x55bef05de160_155, v0x55bef05de160_156, v0x55bef05de160_157, v0x55bef05de160_158;
v0x55bef05de160_159 .array/port v0x55bef05de160, 159;
v0x55bef05de160_160 .array/port v0x55bef05de160, 160;
v0x55bef05de160_161 .array/port v0x55bef05de160, 161;
v0x55bef05de160_162 .array/port v0x55bef05de160, 162;
E_0x55bef05dd5a0/40 .event anyedge, v0x55bef05de160_159, v0x55bef05de160_160, v0x55bef05de160_161, v0x55bef05de160_162;
v0x55bef05de160_163 .array/port v0x55bef05de160, 163;
v0x55bef05de160_164 .array/port v0x55bef05de160, 164;
v0x55bef05de160_165 .array/port v0x55bef05de160, 165;
v0x55bef05de160_166 .array/port v0x55bef05de160, 166;
E_0x55bef05dd5a0/41 .event anyedge, v0x55bef05de160_163, v0x55bef05de160_164, v0x55bef05de160_165, v0x55bef05de160_166;
v0x55bef05de160_167 .array/port v0x55bef05de160, 167;
v0x55bef05de160_168 .array/port v0x55bef05de160, 168;
v0x55bef05de160_169 .array/port v0x55bef05de160, 169;
v0x55bef05de160_170 .array/port v0x55bef05de160, 170;
E_0x55bef05dd5a0/42 .event anyedge, v0x55bef05de160_167, v0x55bef05de160_168, v0x55bef05de160_169, v0x55bef05de160_170;
v0x55bef05de160_171 .array/port v0x55bef05de160, 171;
v0x55bef05de160_172 .array/port v0x55bef05de160, 172;
v0x55bef05de160_173 .array/port v0x55bef05de160, 173;
v0x55bef05de160_174 .array/port v0x55bef05de160, 174;
E_0x55bef05dd5a0/43 .event anyedge, v0x55bef05de160_171, v0x55bef05de160_172, v0x55bef05de160_173, v0x55bef05de160_174;
v0x55bef05de160_175 .array/port v0x55bef05de160, 175;
v0x55bef05de160_176 .array/port v0x55bef05de160, 176;
v0x55bef05de160_177 .array/port v0x55bef05de160, 177;
v0x55bef05de160_178 .array/port v0x55bef05de160, 178;
E_0x55bef05dd5a0/44 .event anyedge, v0x55bef05de160_175, v0x55bef05de160_176, v0x55bef05de160_177, v0x55bef05de160_178;
v0x55bef05de160_179 .array/port v0x55bef05de160, 179;
v0x55bef05de160_180 .array/port v0x55bef05de160, 180;
v0x55bef05de160_181 .array/port v0x55bef05de160, 181;
v0x55bef05de160_182 .array/port v0x55bef05de160, 182;
E_0x55bef05dd5a0/45 .event anyedge, v0x55bef05de160_179, v0x55bef05de160_180, v0x55bef05de160_181, v0x55bef05de160_182;
v0x55bef05de160_183 .array/port v0x55bef05de160, 183;
v0x55bef05de160_184 .array/port v0x55bef05de160, 184;
v0x55bef05de160_185 .array/port v0x55bef05de160, 185;
v0x55bef05de160_186 .array/port v0x55bef05de160, 186;
E_0x55bef05dd5a0/46 .event anyedge, v0x55bef05de160_183, v0x55bef05de160_184, v0x55bef05de160_185, v0x55bef05de160_186;
v0x55bef05de160_187 .array/port v0x55bef05de160, 187;
v0x55bef05de160_188 .array/port v0x55bef05de160, 188;
v0x55bef05de160_189 .array/port v0x55bef05de160, 189;
v0x55bef05de160_190 .array/port v0x55bef05de160, 190;
E_0x55bef05dd5a0/47 .event anyedge, v0x55bef05de160_187, v0x55bef05de160_188, v0x55bef05de160_189, v0x55bef05de160_190;
v0x55bef05de160_191 .array/port v0x55bef05de160, 191;
v0x55bef05de160_192 .array/port v0x55bef05de160, 192;
v0x55bef05de160_193 .array/port v0x55bef05de160, 193;
v0x55bef05de160_194 .array/port v0x55bef05de160, 194;
E_0x55bef05dd5a0/48 .event anyedge, v0x55bef05de160_191, v0x55bef05de160_192, v0x55bef05de160_193, v0x55bef05de160_194;
v0x55bef05de160_195 .array/port v0x55bef05de160, 195;
v0x55bef05de160_196 .array/port v0x55bef05de160, 196;
v0x55bef05de160_197 .array/port v0x55bef05de160, 197;
v0x55bef05de160_198 .array/port v0x55bef05de160, 198;
E_0x55bef05dd5a0/49 .event anyedge, v0x55bef05de160_195, v0x55bef05de160_196, v0x55bef05de160_197, v0x55bef05de160_198;
v0x55bef05de160_199 .array/port v0x55bef05de160, 199;
v0x55bef05de160_200 .array/port v0x55bef05de160, 200;
v0x55bef05de160_201 .array/port v0x55bef05de160, 201;
v0x55bef05de160_202 .array/port v0x55bef05de160, 202;
E_0x55bef05dd5a0/50 .event anyedge, v0x55bef05de160_199, v0x55bef05de160_200, v0x55bef05de160_201, v0x55bef05de160_202;
v0x55bef05de160_203 .array/port v0x55bef05de160, 203;
v0x55bef05de160_204 .array/port v0x55bef05de160, 204;
v0x55bef05de160_205 .array/port v0x55bef05de160, 205;
v0x55bef05de160_206 .array/port v0x55bef05de160, 206;
E_0x55bef05dd5a0/51 .event anyedge, v0x55bef05de160_203, v0x55bef05de160_204, v0x55bef05de160_205, v0x55bef05de160_206;
v0x55bef05de160_207 .array/port v0x55bef05de160, 207;
v0x55bef05de160_208 .array/port v0x55bef05de160, 208;
v0x55bef05de160_209 .array/port v0x55bef05de160, 209;
v0x55bef05de160_210 .array/port v0x55bef05de160, 210;
E_0x55bef05dd5a0/52 .event anyedge, v0x55bef05de160_207, v0x55bef05de160_208, v0x55bef05de160_209, v0x55bef05de160_210;
v0x55bef05de160_211 .array/port v0x55bef05de160, 211;
v0x55bef05de160_212 .array/port v0x55bef05de160, 212;
v0x55bef05de160_213 .array/port v0x55bef05de160, 213;
v0x55bef05de160_214 .array/port v0x55bef05de160, 214;
E_0x55bef05dd5a0/53 .event anyedge, v0x55bef05de160_211, v0x55bef05de160_212, v0x55bef05de160_213, v0x55bef05de160_214;
v0x55bef05de160_215 .array/port v0x55bef05de160, 215;
v0x55bef05de160_216 .array/port v0x55bef05de160, 216;
v0x55bef05de160_217 .array/port v0x55bef05de160, 217;
v0x55bef05de160_218 .array/port v0x55bef05de160, 218;
E_0x55bef05dd5a0/54 .event anyedge, v0x55bef05de160_215, v0x55bef05de160_216, v0x55bef05de160_217, v0x55bef05de160_218;
v0x55bef05de160_219 .array/port v0x55bef05de160, 219;
v0x55bef05de160_220 .array/port v0x55bef05de160, 220;
v0x55bef05de160_221 .array/port v0x55bef05de160, 221;
v0x55bef05de160_222 .array/port v0x55bef05de160, 222;
E_0x55bef05dd5a0/55 .event anyedge, v0x55bef05de160_219, v0x55bef05de160_220, v0x55bef05de160_221, v0x55bef05de160_222;
v0x55bef05de160_223 .array/port v0x55bef05de160, 223;
v0x55bef05de160_224 .array/port v0x55bef05de160, 224;
v0x55bef05de160_225 .array/port v0x55bef05de160, 225;
v0x55bef05de160_226 .array/port v0x55bef05de160, 226;
E_0x55bef05dd5a0/56 .event anyedge, v0x55bef05de160_223, v0x55bef05de160_224, v0x55bef05de160_225, v0x55bef05de160_226;
v0x55bef05de160_227 .array/port v0x55bef05de160, 227;
v0x55bef05de160_228 .array/port v0x55bef05de160, 228;
v0x55bef05de160_229 .array/port v0x55bef05de160, 229;
v0x55bef05de160_230 .array/port v0x55bef05de160, 230;
E_0x55bef05dd5a0/57 .event anyedge, v0x55bef05de160_227, v0x55bef05de160_228, v0x55bef05de160_229, v0x55bef05de160_230;
v0x55bef05de160_231 .array/port v0x55bef05de160, 231;
v0x55bef05de160_232 .array/port v0x55bef05de160, 232;
v0x55bef05de160_233 .array/port v0x55bef05de160, 233;
v0x55bef05de160_234 .array/port v0x55bef05de160, 234;
E_0x55bef05dd5a0/58 .event anyedge, v0x55bef05de160_231, v0x55bef05de160_232, v0x55bef05de160_233, v0x55bef05de160_234;
v0x55bef05de160_235 .array/port v0x55bef05de160, 235;
v0x55bef05de160_236 .array/port v0x55bef05de160, 236;
v0x55bef05de160_237 .array/port v0x55bef05de160, 237;
v0x55bef05de160_238 .array/port v0x55bef05de160, 238;
E_0x55bef05dd5a0/59 .event anyedge, v0x55bef05de160_235, v0x55bef05de160_236, v0x55bef05de160_237, v0x55bef05de160_238;
v0x55bef05de160_239 .array/port v0x55bef05de160, 239;
v0x55bef05de160_240 .array/port v0x55bef05de160, 240;
v0x55bef05de160_241 .array/port v0x55bef05de160, 241;
v0x55bef05de160_242 .array/port v0x55bef05de160, 242;
E_0x55bef05dd5a0/60 .event anyedge, v0x55bef05de160_239, v0x55bef05de160_240, v0x55bef05de160_241, v0x55bef05de160_242;
v0x55bef05de160_243 .array/port v0x55bef05de160, 243;
v0x55bef05de160_244 .array/port v0x55bef05de160, 244;
v0x55bef05de160_245 .array/port v0x55bef05de160, 245;
v0x55bef05de160_246 .array/port v0x55bef05de160, 246;
E_0x55bef05dd5a0/61 .event anyedge, v0x55bef05de160_243, v0x55bef05de160_244, v0x55bef05de160_245, v0x55bef05de160_246;
v0x55bef05de160_247 .array/port v0x55bef05de160, 247;
v0x55bef05de160_248 .array/port v0x55bef05de160, 248;
v0x55bef05de160_249 .array/port v0x55bef05de160, 249;
v0x55bef05de160_250 .array/port v0x55bef05de160, 250;
E_0x55bef05dd5a0/62 .event anyedge, v0x55bef05de160_247, v0x55bef05de160_248, v0x55bef05de160_249, v0x55bef05de160_250;
v0x55bef05de160_251 .array/port v0x55bef05de160, 251;
v0x55bef05de160_252 .array/port v0x55bef05de160, 252;
v0x55bef05de160_253 .array/port v0x55bef05de160, 253;
v0x55bef05de160_254 .array/port v0x55bef05de160, 254;
E_0x55bef05dd5a0/63 .event anyedge, v0x55bef05de160_251, v0x55bef05de160_252, v0x55bef05de160_253, v0x55bef05de160_254;
v0x55bef05de160_255 .array/port v0x55bef05de160, 255;
E_0x55bef05dd5a0/64 .event anyedge, v0x55bef05de160_255;
E_0x55bef05dd5a0 .event/or E_0x55bef05dd5a0/0, E_0x55bef05dd5a0/1, E_0x55bef05dd5a0/2, E_0x55bef05dd5a0/3, E_0x55bef05dd5a0/4, E_0x55bef05dd5a0/5, E_0x55bef05dd5a0/6, E_0x55bef05dd5a0/7, E_0x55bef05dd5a0/8, E_0x55bef05dd5a0/9, E_0x55bef05dd5a0/10, E_0x55bef05dd5a0/11, E_0x55bef05dd5a0/12, E_0x55bef05dd5a0/13, E_0x55bef05dd5a0/14, E_0x55bef05dd5a0/15, E_0x55bef05dd5a0/16, E_0x55bef05dd5a0/17, E_0x55bef05dd5a0/18, E_0x55bef05dd5a0/19, E_0x55bef05dd5a0/20, E_0x55bef05dd5a0/21, E_0x55bef05dd5a0/22, E_0x55bef05dd5a0/23, E_0x55bef05dd5a0/24, E_0x55bef05dd5a0/25, E_0x55bef05dd5a0/26, E_0x55bef05dd5a0/27, E_0x55bef05dd5a0/28, E_0x55bef05dd5a0/29, E_0x55bef05dd5a0/30, E_0x55bef05dd5a0/31, E_0x55bef05dd5a0/32, E_0x55bef05dd5a0/33, E_0x55bef05dd5a0/34, E_0x55bef05dd5a0/35, E_0x55bef05dd5a0/36, E_0x55bef05dd5a0/37, E_0x55bef05dd5a0/38, E_0x55bef05dd5a0/39, E_0x55bef05dd5a0/40, E_0x55bef05dd5a0/41, E_0x55bef05dd5a0/42, E_0x55bef05dd5a0/43, E_0x55bef05dd5a0/44, E_0x55bef05dd5a0/45, E_0x55bef05dd5a0/46, E_0x55bef05dd5a0/47, E_0x55bef05dd5a0/48, E_0x55bef05dd5a0/49, E_0x55bef05dd5a0/50, E_0x55bef05dd5a0/51, E_0x55bef05dd5a0/52, E_0x55bef05dd5a0/53, E_0x55bef05dd5a0/54, E_0x55bef05dd5a0/55, E_0x55bef05dd5a0/56, E_0x55bef05dd5a0/57, E_0x55bef05dd5a0/58, E_0x55bef05dd5a0/59, E_0x55bef05dd5a0/60, E_0x55bef05dd5a0/61, E_0x55bef05dd5a0/62, E_0x55bef05dd5a0/63, E_0x55bef05dd5a0/64;
S_0x55bef05dddf0 .scope begin, "$unm_blk_66" "$unm_blk_66" 23 17, 23 17 0, S_0x55bef04e28f0;
 .timescale -9 -12;
v0x55bef05ddf80_0 .var/i "i", 31 0;
S_0x55bef04e2f10 .scope module, "tb_cpu" "tb_cpu" 24 7;
 .timescale -9 -12;
v0x55bef06002f0_0 .var "clk", 0 0;
v0x55bef06003b0_0 .var "rst", 0 0;
S_0x55bef05e0990 .scope module, "CPU_UUT" "cpu" 24 13, 25 26 0, S_0x55bef04e2f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55bef05fcaa0_0 .net "alu_input1", 31 0, L_0x55bef0616ea0;  1 drivers
v0x55bef05fcb80_0 .net "alu_input2", 31 0, L_0x55bef0617a90;  1 drivers
v0x55bef05fcc40_0 .net "clk", 0 0, v0x55bef06002f0_0;  1 drivers
v0x55bef05fcce0_0 .net "ex_alu_result", 31 0, L_0x55bef0618450;  1 drivers
v0x55bef05fcdd0_0 .net "ex_branch_target", 31 0, L_0x55bef06185d0;  1 drivers
o0x7f3be5ae1658 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bef05fcee0_0 .net "ex_neg_flag", 0 0, o0x7f3be5ae1658;  0 drivers
v0x55bef05fcf80_0 .net "ex_wb_alu_result", 31 0, v0x55bef05e4610_0;  1 drivers
v0x55bef05fd0b0_0 .net "ex_wb_mem_data", 31 0, v0x55bef05e46f0_0;  1 drivers
v0x55bef05fd170_0 .net "ex_wb_mem_to_reg", 0 0, v0x55bef05e47d0_0;  1 drivers
v0x55bef05fd2a0_0 .net "ex_wb_neg_flag", 0 0, v0x55bef05e4890_0;  1 drivers
v0x55bef05fd3d0_0 .net "ex_wb_rd", 5 0, v0x55bef05e4a30_0;  1 drivers
v0x55bef05fd490_0 .net "ex_wb_reg_write", 0 0, v0x55bef05e4c20_0;  1 drivers
v0x55bef05fd530_0 .net "ex_wb_zero_flag", 0 0, v0x55bef05e4dc0_0;  1 drivers
v0x55bef05fd660_0 .net "ex_write_data", 31 0, L_0x55bef0618350;  1 drivers
v0x55bef05fd720_0 .net "ex_zero_flag", 0 0, L_0x55bef0618040;  1 drivers
v0x55bef05fd7c0_0 .net "id_alu_op", 2 0, v0x55bef05eae60_0;  1 drivers
v0x55bef05fd880_0 .net "id_alu_src", 0 0, v0x55bef05eaf40_0;  1 drivers
v0x55bef05fda30_0 .net "id_branch", 0 0, v0x55bef05eb010_0;  1 drivers
v0x55bef05fdad0_0 .net "id_ex_alu_op", 2 0, v0x55bef05e7fa0_0;  1 drivers
v0x55bef05fdb90_0 .net "id_ex_alu_src", 0 0, v0x55bef05e8090_0;  1 drivers
v0x55bef05fdc30_0 .net "id_ex_branch", 0 0, v0x55bef05e8180_0;  1 drivers
v0x55bef05fdcd0_0 .net "id_ex_imm", 31 0, v0x55bef05e8220_0;  1 drivers
v0x55bef05fdd90_0 .net "id_ex_jump", 0 0, v0x55bef05e8330_0;  1 drivers
v0x55bef05fde30_0 .net "id_ex_mem_to_reg", 0 0, v0x55bef05e83f0_0;  1 drivers
v0x55bef05fded0_0 .net "id_ex_mem_write", 0 0, v0x55bef05e8490_0;  1 drivers
v0x55bef05fe000_0 .net "id_ex_pc", 31 0, v0x55bef05e85d0_0;  1 drivers
v0x55bef05fe0c0_0 .net "id_ex_rd", 5 0, v0x55bef05e8690_0;  1 drivers
v0x55bef05fe180_0 .net "id_ex_reg_data1", 31 0, v0x55bef05e8750_0;  1 drivers
v0x55bef05fe240_0 .net "id_ex_reg_data2", 31 0, v0x55bef05e8820_0;  1 drivers
v0x55bef05fe350_0 .net "id_ex_reg_write", 0 0, v0x55bef05e88f0_0;  1 drivers
v0x55bef05fe440_0 .net "id_ex_rs", 5 0, v0x55bef05e89c0_0;  1 drivers
v0x55bef05fe550_0 .net "id_ex_rt", 5 0, v0x55bef05e8a90_0;  1 drivers
v0x55bef05fe660_0 .net "id_imm", 31 0, v0x55bef05eb810_0;  1 drivers
v0x55bef05fe930_0 .net "id_jump", 0 0, v0x55bef05eb110_0;  1 drivers
v0x55bef05fe9d0_0 .net "id_mem_to_reg", 0 0, v0x55bef05eb1e0_0;  1 drivers
v0x55bef05fea70_0 .net "id_mem_write", 0 0, v0x55bef05eb2d0_0;  1 drivers
v0x55bef05feb10_0 .net "id_pc", 31 0, L_0x55bef0615400;  1 drivers
v0x55bef05fec20_0 .net "id_rd", 5 0, L_0x55bef0615550;  1 drivers
v0x55bef05fed30_0 .net "id_reg_data1", 31 0, L_0x55bef0615b40;  1 drivers
v0x55bef05fedf0_0 .net "id_reg_data2", 31 0, L_0x55bef0615ff0;  1 drivers
v0x55bef05feeb0_0 .net "id_reg_write", 0 0, v0x55bef05eb440_0;  1 drivers
v0x55bef05fef50_0 .net "id_rs", 5 0, L_0x55bef0615470;  1 drivers
v0x55bef05ff060_0 .net "id_rt", 5 0, L_0x55bef06154e0;  1 drivers
v0x55bef05ff170_0 .net "if_flush", 0 0, L_0x55bef0614e40;  1 drivers
v0x55bef05ff260_0 .net "if_id_instr", 31 0, v0x55bef05eff40_0;  1 drivers
v0x55bef05ff320_0 .net "if_id_pc", 31 0, v0x55bef05f0130_0;  1 drivers
v0x55bef05ff3e0_0 .net "if_instr", 31 0, v0x55bef05f1040_0;  1 drivers
v0x55bef05ff4f0_0 .net "if_next_pc", 31 0, L_0x55bef0614c80;  1 drivers
v0x55bef05ff5b0_0 .net "if_pc", 31 0, v0x55bef05f5530_0;  1 drivers
v0x55bef05ff670_0 .net "mem_alu_result", 31 0, L_0x55bef0618670;  1 drivers
v0x55bef05ff730_0 .net "mem_mem_to_reg", 0 0, L_0x55bef0618a50;  1 drivers
v0x55bef05ff820_0 .net "mem_neg_flag", 0 0, L_0x55bef0618920;  1 drivers
v0x55bef05ff8c0_0 .net "mem_rd", 5 0, L_0x55bef06186e0;  1 drivers
v0x55bef05ff960_0 .net "mem_read_data", 31 0, v0x55bef05fa3c0_0;  1 drivers
v0x55bef05ffa20_0 .net "mem_reg_write", 0 0, L_0x55bef06189e0;  1 drivers
v0x55bef05ffac0_0 .net "mem_zero_flag", 0 0, L_0x55bef0618860;  1 drivers
v0x55bef05ffb60_0 .net "neg_flag", 0 0, L_0x55bef0618170;  1 drivers
v0x55bef05ffc50_0 .net "rst", 0 0, v0x55bef06003b0_0;  1 drivers
v0x55bef05ffcf0_0 .net "wb_write_data", 31 0, L_0x55bef0618cf0;  1 drivers
v0x55bef05ffd90_0 .net "wb_write_en", 0 0, L_0x55bef0618eb0;  1 drivers
v0x55bef05ffe30_0 .net "wb_write_reg", 5 0, L_0x55bef0618c00;  1 drivers
L_0x55bef0614f40 .part v0x55bef05eff40_0, 0, 4;
S_0x55bef05e0bd0 .scope module, "EX_STAGE" "ex_stage" 25 201, 4 24 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55bef05e0dd0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55bef0618350 .functor BUFZ 32, L_0x55bef0617a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3be57b77b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55bef05e2720_0 .net/2u *"_ivl_0", 3 0, L_0x7f3be57b77b0;  1 drivers
v0x55bef05e2800_0 .net *"_ivl_2", 0 0, L_0x55bef0618210;  1 drivers
L_0x7f3be57b77f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bef05e28c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3be57b77f8;  1 drivers
v0x55bef05e2980_0 .net *"_ivl_6", 31 0, L_0x55bef06182b0;  1 drivers
v0x55bef05e2a60_0 .net "alu_op", 2 0, v0x55bef05e7fa0_0;  alias, 1 drivers
v0x55bef05e2b70_0 .net "alu_operand_b", 31 0, L_0x55bef0617ca0;  1 drivers
v0x55bef05e2c60_0 .net "alu_result_wire", 31 0, v0x55bef05e1940_0;  1 drivers
v0x55bef05e2d20_0 .net "alu_src", 0 0, v0x55bef05e8090_0;  alias, 1 drivers
v0x55bef05e2df0_0 .net "ex_alu_result", 31 0, L_0x55bef0618450;  alias, 1 drivers
v0x55bef05e2f20_0 .net "ex_branch_target", 31 0, L_0x55bef06185d0;  alias, 1 drivers
v0x55bef05e3010_0 .net "ex_write_data", 31 0, L_0x55bef0618350;  alias, 1 drivers
v0x55bef05e30d0_0 .net "id_ex_imm", 31 0, v0x55bef05e8220_0;  alias, 1 drivers
v0x55bef05e3190_0 .net "id_ex_mem_write", 0 0, v0x55bef05e8490_0;  alias, 1 drivers
o0x7f3be5ae1358 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55bef05e3250_0 .net "id_ex_opcode", 3 0, o0x7f3be5ae1358;  0 drivers
v0x55bef05e3330_0 .net "id_ex_pc", 31 0, v0x55bef05e85d0_0;  alias, 1 drivers
v0x55bef05e33f0_0 .net "id_ex_reg_data1", 31 0, L_0x55bef0616ea0;  alias, 1 drivers
v0x55bef05e34c0_0 .net "id_ex_reg_data2", 31 0, L_0x55bef0617a90;  alias, 1 drivers
v0x55bef05e3590_0 .net "neg_flag", 0 0, L_0x55bef0618170;  alias, 1 drivers
v0x55bef05e3660_0 .net "zero_flag", 0 0, L_0x55bef0618040;  alias, 1 drivers
E_0x55bef05e0eb0 .event anyedge, v0x55bef05e2440_0, v0x55bef05e3190_0;
L_0x55bef0618210 .cmp/eq 4, o0x7f3be5ae1358, L_0x7f3be57b77b0;
L_0x55bef06182b0 .arith/sum 32, v0x55bef05e85d0_0, L_0x7f3be57b77f8;
L_0x55bef0618450 .functor MUXZ 32, v0x55bef05e1940_0, L_0x55bef06182b0, L_0x55bef0618210, C4<>;
S_0x55bef05e0f10 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55bef05e0bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f3be57b7768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e1270_0 .net/2u *"_ivl_6", 31 0, L_0x7f3be57b7768;  1 drivers
v0x55bef05e1370_0 .net "a", 31 0, L_0x55bef0616ea0;  alias, 1 drivers
v0x55bef05e1450_0 .net "alu_control", 2 0, v0x55bef05e7fa0_0;  alias, 1 drivers
v0x55bef05e1510_0 .net "b", 31 0, L_0x55bef0617ca0;  alias, 1 drivers
v0x55bef05e15f0_0 .net "cmd_add", 0 0, L_0x55bef0617dd0;  1 drivers
v0x55bef05e1700_0 .net "cmd_neg", 0 0, L_0x55bef0617f00;  1 drivers
v0x55bef05e17c0_0 .net "cmd_sub", 0 0, L_0x55bef0617fa0;  1 drivers
v0x55bef05e1880_0 .net "negative", 0 0, L_0x55bef0618170;  alias, 1 drivers
v0x55bef05e1940_0 .var "result", 31 0;
v0x55bef05e1ab0_0 .net "zero", 0 0, L_0x55bef0618040;  alias, 1 drivers
E_0x55bef05e11f0 .event anyedge, v0x55bef05e1450_0, v0x55bef05e1370_0, v0x55bef05e1510_0;
L_0x55bef0617dd0 .part v0x55bef05e7fa0_0, 2, 1;
L_0x55bef0617f00 .part v0x55bef05e7fa0_0, 1, 1;
L_0x55bef0617fa0 .part v0x55bef05e7fa0_0, 0, 1;
L_0x55bef0618040 .cmp/eq 32, v0x55bef05e1940_0, L_0x7f3be57b7768;
L_0x55bef0618170 .part v0x55bef05e1940_0, 31, 1;
S_0x55bef05e1c70 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55bef05e0bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55bef05e1e90_0 .net "in0", 31 0, L_0x55bef0617a90;  alias, 1 drivers
v0x55bef05e1f70_0 .net "in1", 31 0, v0x55bef05e8220_0;  alias, 1 drivers
v0x55bef05e2050_0 .net "out", 31 0, L_0x55bef0617ca0;  alias, 1 drivers
v0x55bef05e20f0_0 .net "sel", 0 0, v0x55bef05e8090_0;  alias, 1 drivers
L_0x55bef0617ca0 .functor MUXZ 32, L_0x55bef0617a90, v0x55bef05e8220_0, v0x55bef05e8090_0, C4<>;
S_0x55bef05e2210 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55bef05e0bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55bef05e2440_0 .net "a", 31 0, v0x55bef05e85d0_0;  alias, 1 drivers
v0x55bef05e2540_0 .net "b", 31 0, v0x55bef05e8220_0;  alias, 1 drivers
v0x55bef05e2600_0 .net "out", 31 0, L_0x55bef06185d0;  alias, 1 drivers
L_0x55bef06185d0 .arith/sum 32, v0x55bef05e85d0_0, v0x55bef05e8220_0;
S_0x55bef05e38e0 .scope module, "EX_WB_REG" "exwb" 25 217, 8 23 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55bef05e3cf0_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05e3dd0_0 .net "ex_alu_result", 31 0, L_0x55bef0618450;  alias, 1 drivers
v0x55bef05e3ec0_0 .net "ex_mem_data", 31 0, L_0x55bef0618350;  alias, 1 drivers
v0x55bef05e3fc0_0 .net "ex_mem_to_reg", 0 0, v0x55bef05e83f0_0;  alias, 1 drivers
v0x55bef05e4060_0 .net "ex_neg_flag", 0 0, o0x7f3be5ae1658;  alias, 0 drivers
o0x7f3be5ae1688 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55bef05e4150_0 .net "ex_opcode", 3 0, o0x7f3be5ae1688;  0 drivers
v0x55bef05e4230_0 .net "ex_rd", 5 0, v0x55bef05e8690_0;  alias, 1 drivers
v0x55bef05e4310_0 .net "ex_reg_write", 0 0, v0x55bef05e88f0_0;  alias, 1 drivers
o0x7f3be5ae1718 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55bef05e43d0_0 .net "ex_rt", 5 0, o0x7f3be5ae1718;  0 drivers
v0x55bef05e44b0_0 .net "ex_zero_flag", 0 0, L_0x55bef0618040;  alias, 1 drivers
v0x55bef05e4550_0 .net "rst", 0 0, v0x55bef06003b0_0;  alias, 1 drivers
v0x55bef05e4610_0 .var "wb_alu_result", 31 0;
v0x55bef05e46f0_0 .var "wb_mem_data", 31 0;
v0x55bef05e47d0_0 .var "wb_mem_to_reg", 0 0;
v0x55bef05e4890_0 .var "wb_neg_flag", 0 0;
v0x55bef05e4950_0 .var "wb_opcode", 3 0;
v0x55bef05e4a30_0 .var "wb_rd", 5 0;
v0x55bef05e4c20_0 .var "wb_reg_write", 0 0;
v0x55bef05e4ce0_0 .var "wb_rt", 5 0;
v0x55bef05e4dc0_0 .var "wb_zero_flag", 0 0;
E_0x55bef05e1110 .event posedge, v0x55bef05e3cf0_0;
S_0x55bef05e51b0 .scope module, "FORWARD_UNIT" "forwarding" 25 185, 9 27 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55bef06163d0 .functor AND 1, L_0x55bef06162a0, v0x55bef05e4c20_0, C4<1>, C4<1>;
L_0x55bef06166f0 .functor AND 1, L_0x55bef06163d0, L_0x55bef0616600, C4<1>, C4<1>;
L_0x55bef0616930 .functor AND 1, L_0x55bef0616800, L_0x55bef06189e0, C4<1>, C4<1>;
L_0x55bef0616c10 .functor AND 1, L_0x55bef0616930, L_0x55bef0616ad0, C4<1>, C4<1>;
L_0x55bef06170c0 .functor AND 1, L_0x55bef0617020, v0x55bef05e4c20_0, C4<1>, C4<1>;
L_0x55bef06173a0 .functor AND 1, L_0x55bef06170c0, L_0x55bef06172b0, C4<1>, C4<1>;
L_0x55bef06175c0 .functor AND 1, L_0x55bef06174b0, L_0x55bef06189e0, C4<1>, C4<1>;
L_0x55bef0617550 .functor AND 1, L_0x55bef06175c0, L_0x55bef0617770, C4<1>, C4<1>;
v0x55bef05e54c0_0 .net *"_ivl_0", 0 0, L_0x55bef06162a0;  1 drivers
v0x55bef05e5580_0 .net *"_ivl_10", 0 0, L_0x55bef0616600;  1 drivers
v0x55bef05e5640_0 .net *"_ivl_13", 0 0, L_0x55bef06166f0;  1 drivers
v0x55bef05e56e0_0 .net *"_ivl_14", 0 0, L_0x55bef0616800;  1 drivers
v0x55bef05e57a0_0 .net *"_ivl_17", 0 0, L_0x55bef0616930;  1 drivers
v0x55bef05e58b0_0 .net *"_ivl_18", 31 0, L_0x55bef0616a30;  1 drivers
L_0x7f3be57b75b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e5990_0 .net *"_ivl_21", 25 0, L_0x7f3be57b75b8;  1 drivers
L_0x7f3be57b7600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e5a70_0 .net/2u *"_ivl_22", 31 0, L_0x7f3be57b7600;  1 drivers
v0x55bef05e5b50_0 .net *"_ivl_24", 0 0, L_0x55bef0616ad0;  1 drivers
v0x55bef05e5c10_0 .net *"_ivl_27", 0 0, L_0x55bef0616c10;  1 drivers
v0x55bef05e5cd0_0 .net *"_ivl_28", 31 0, L_0x55bef0616d20;  1 drivers
v0x55bef05e5db0_0 .net *"_ivl_3", 0 0, L_0x55bef06163d0;  1 drivers
v0x55bef05e5e70_0 .net *"_ivl_32", 0 0, L_0x55bef0617020;  1 drivers
v0x55bef05e5f30_0 .net *"_ivl_35", 0 0, L_0x55bef06170c0;  1 drivers
v0x55bef05e5ff0_0 .net *"_ivl_36", 31 0, L_0x55bef0617180;  1 drivers
L_0x7f3be57b7648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e60d0_0 .net *"_ivl_39", 25 0, L_0x7f3be57b7648;  1 drivers
v0x55bef05e61b0_0 .net *"_ivl_4", 31 0, L_0x55bef06164d0;  1 drivers
L_0x7f3be57b7690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e63a0_0 .net/2u *"_ivl_40", 31 0, L_0x7f3be57b7690;  1 drivers
v0x55bef05e6480_0 .net *"_ivl_42", 0 0, L_0x55bef06172b0;  1 drivers
v0x55bef05e6540_0 .net *"_ivl_45", 0 0, L_0x55bef06173a0;  1 drivers
v0x55bef05e6600_0 .net *"_ivl_46", 0 0, L_0x55bef06174b0;  1 drivers
v0x55bef05e66c0_0 .net *"_ivl_49", 0 0, L_0x55bef06175c0;  1 drivers
v0x55bef05e6780_0 .net *"_ivl_50", 31 0, L_0x55bef0617680;  1 drivers
L_0x7f3be57b76d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e6860_0 .net *"_ivl_53", 25 0, L_0x7f3be57b76d8;  1 drivers
L_0x7f3be57b7720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e6940_0 .net/2u *"_ivl_54", 31 0, L_0x7f3be57b7720;  1 drivers
v0x55bef05e6a20_0 .net *"_ivl_56", 0 0, L_0x55bef0617770;  1 drivers
v0x55bef05e6ae0_0 .net *"_ivl_59", 0 0, L_0x55bef0617550;  1 drivers
v0x55bef05e6ba0_0 .net *"_ivl_60", 31 0, L_0x55bef06179a0;  1 drivers
L_0x7f3be57b7528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e6c80_0 .net *"_ivl_7", 25 0, L_0x7f3be57b7528;  1 drivers
L_0x7f3be57b7570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bef05e6d60_0 .net/2u *"_ivl_8", 31 0, L_0x7f3be57b7570;  1 drivers
v0x55bef05e6e40_0 .net "alu_input1", 31 0, L_0x55bef0616ea0;  alias, 1 drivers
v0x55bef05e6f00_0 .net "alu_input2", 31 0, L_0x55bef0617a90;  alias, 1 drivers
v0x55bef05e7010_0 .net "ex_wb_alu_result", 31 0, v0x55bef05e4610_0;  alias, 1 drivers
v0x55bef05e70d0_0 .net "ex_wb_rd", 5 0, v0x55bef05e4a30_0;  alias, 1 drivers
v0x55bef05e7170_0 .net "ex_wb_reg_write", 0 0, v0x55bef05e4c20_0;  alias, 1 drivers
v0x55bef05e7210_0 .net "id_ex_reg_data1", 31 0, v0x55bef05e8750_0;  alias, 1 drivers
v0x55bef05e72b0_0 .net "id_ex_reg_data2", 31 0, v0x55bef05e8820_0;  alias, 1 drivers
v0x55bef05e7390_0 .net "id_ex_rs", 5 0, v0x55bef05e89c0_0;  alias, 1 drivers
v0x55bef05e7470_0 .net "id_ex_rt", 5 0, v0x55bef05e8a90_0;  alias, 1 drivers
v0x55bef05e7550_0 .net "mem_alu_result", 31 0, L_0x55bef0618670;  alias, 1 drivers
v0x55bef05e7630_0 .net "mem_rd", 5 0, L_0x55bef06186e0;  alias, 1 drivers
v0x55bef05e7710_0 .net "mem_reg_write", 0 0, L_0x55bef06189e0;  alias, 1 drivers
L_0x55bef06162a0 .cmp/eq 6, v0x55bef05e89c0_0, v0x55bef05e4a30_0;
L_0x55bef06164d0 .concat [ 6 26 0 0], v0x55bef05e89c0_0, L_0x7f3be57b7528;
L_0x55bef0616600 .cmp/ne 32, L_0x55bef06164d0, L_0x7f3be57b7570;
L_0x55bef0616800 .cmp/eq 6, v0x55bef05e89c0_0, L_0x55bef06186e0;
L_0x55bef0616a30 .concat [ 6 26 0 0], v0x55bef05e89c0_0, L_0x7f3be57b75b8;
L_0x55bef0616ad0 .cmp/ne 32, L_0x55bef0616a30, L_0x7f3be57b7600;
L_0x55bef0616d20 .functor MUXZ 32, v0x55bef05e8750_0, L_0x55bef0618670, L_0x55bef0616c10, C4<>;
L_0x55bef0616ea0 .functor MUXZ 32, L_0x55bef0616d20, v0x55bef05e4610_0, L_0x55bef06166f0, C4<>;
L_0x55bef0617020 .cmp/eq 6, v0x55bef05e8a90_0, v0x55bef05e4a30_0;
L_0x55bef0617180 .concat [ 6 26 0 0], v0x55bef05e8a90_0, L_0x7f3be57b7648;
L_0x55bef06172b0 .cmp/ne 32, L_0x55bef0617180, L_0x7f3be57b7690;
L_0x55bef06174b0 .cmp/eq 6, v0x55bef05e8a90_0, L_0x55bef06186e0;
L_0x55bef0617680 .concat [ 6 26 0 0], v0x55bef05e8a90_0, L_0x7f3be57b76d8;
L_0x55bef0617770 .cmp/ne 32, L_0x55bef0617680, L_0x7f3be57b7720;
L_0x55bef06179a0 .functor MUXZ 32, v0x55bef05e8820_0, L_0x55bef0618670, L_0x55bef0617550, C4<>;
L_0x55bef0617a90 .functor MUXZ 32, L_0x55bef06179a0, v0x55bef05e4610_0, L_0x55bef06173a0, C4<>;
S_0x55bef05e79c0 .scope module, "ID_EX_REG" "idex" 25 151, 10 23 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55bef05e7eb0_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05e7fa0_0 .var "ex_alu_op", 2 0;
v0x55bef05e8090_0 .var "ex_alu_src", 0 0;
v0x55bef05e8180_0 .var "ex_branch", 0 0;
v0x55bef05e8220_0 .var "ex_imm", 31 0;
v0x55bef05e8330_0 .var "ex_jump", 0 0;
v0x55bef05e83f0_0 .var "ex_mem_to_reg", 0 0;
v0x55bef05e8490_0 .var "ex_mem_write", 0 0;
v0x55bef05e8530_0 .var "ex_opcode", 3 0;
v0x55bef05e85d0_0 .var "ex_pc", 31 0;
v0x55bef05e8690_0 .var "ex_rd", 5 0;
v0x55bef05e8750_0 .var "ex_reg_data1", 31 0;
v0x55bef05e8820_0 .var "ex_reg_data2", 31 0;
v0x55bef05e88f0_0 .var "ex_reg_write", 0 0;
v0x55bef05e89c0_0 .var "ex_rs", 5 0;
v0x55bef05e8a90_0 .var "ex_rt", 5 0;
v0x55bef05e8b60_0 .net "id_alu_op", 2 0, v0x55bef05eae60_0;  alias, 1 drivers
v0x55bef05e8d10_0 .net "id_alu_src", 0 0, v0x55bef05eaf40_0;  alias, 1 drivers
v0x55bef05e8dd0_0 .net "id_branch", 0 0, v0x55bef05eb010_0;  alias, 1 drivers
v0x55bef05e8e90_0 .net "id_imm", 31 0, v0x55bef05eb810_0;  alias, 1 drivers
v0x55bef05e8f70_0 .net "id_jump", 0 0, v0x55bef05eb110_0;  alias, 1 drivers
v0x55bef05e9030_0 .net "id_mem_to_reg", 0 0, v0x55bef05eb1e0_0;  alias, 1 drivers
v0x55bef05e90f0_0 .net "id_mem_write", 0 0, v0x55bef05eb2d0_0;  alias, 1 drivers
o0x7f3be5ae27f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55bef05e91b0_0 .net "id_opcode", 3 0, o0x7f3be5ae27f8;  0 drivers
v0x55bef05e9290_0 .net "id_pc", 31 0, L_0x55bef0615400;  alias, 1 drivers
v0x55bef05e9370_0 .net "id_rd", 5 0, L_0x55bef0615550;  alias, 1 drivers
v0x55bef05e9450_0 .net "id_reg_data1", 31 0, L_0x55bef0615b40;  alias, 1 drivers
v0x55bef05e9530_0 .net "id_reg_data2", 31 0, L_0x55bef0615ff0;  alias, 1 drivers
v0x55bef05e9610_0 .net "id_reg_write", 0 0, v0x55bef05eb440_0;  alias, 1 drivers
v0x55bef05e96d0_0 .net "id_rs", 5 0, L_0x55bef0615470;  alias, 1 drivers
v0x55bef05e97b0_0 .net "id_rt", 5 0, L_0x55bef06154e0;  alias, 1 drivers
v0x55bef05e9890_0 .net "rst", 0 0, v0x55bef06003b0_0;  alias, 1 drivers
S_0x55bef05e9e50 .scope module, "ID_STAGE" "id_stage" 25 126, 11 23 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55bef0615400 .functor BUFZ 32, v0x55bef05f0130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bef0615470 .functor BUFZ 6, L_0x55bef0615110, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef06154e0 .functor BUFZ 6, L_0x55bef06151b0, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef0615550 .functor BUFZ 6, L_0x55bef0615250, C4<000000>, C4<000000>, C4<000000>;
L_0x55bef06155c0 .functor BUFZ 4, L_0x55bef0615070, C4<0000>, C4<0000>, C4<0000>;
v0x55bef05ee080_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05ee140_0 .net "id_alu_op", 2 0, v0x55bef05eae60_0;  alias, 1 drivers
v0x55bef05ee250_0 .net "id_alu_src", 0 0, v0x55bef05eaf40_0;  alias, 1 drivers
v0x55bef05ee340_0 .net "id_branch", 0 0, v0x55bef05eb010_0;  alias, 1 drivers
v0x55bef05ee430_0 .net "id_imm", 31 0, v0x55bef05eb810_0;  alias, 1 drivers
v0x55bef05ee570_0 .net "id_jump", 0 0, v0x55bef05eb110_0;  alias, 1 drivers
v0x55bef05ee660_0 .net "id_mem_to_reg", 0 0, v0x55bef05eb1e0_0;  alias, 1 drivers
v0x55bef05ee750_0 .net "id_mem_write", 0 0, v0x55bef05eb2d0_0;  alias, 1 drivers
v0x55bef05ee840_0 .net "id_opcode", 3 0, L_0x55bef06155c0;  1 drivers
v0x55bef05ee920_0 .net "id_pc", 31 0, L_0x55bef0615400;  alias, 1 drivers
v0x55bef05ee9e0_0 .net "id_rd", 5 0, L_0x55bef0615550;  alias, 1 drivers
v0x55bef05eea80_0 .net "id_reg_data1", 31 0, L_0x55bef0615b40;  alias, 1 drivers
v0x55bef05eeb20_0 .net "id_reg_data2", 31 0, L_0x55bef0615ff0;  alias, 1 drivers
v0x55bef05eec30_0 .net "id_reg_write", 0 0, v0x55bef05eb440_0;  alias, 1 drivers
v0x55bef05eed20_0 .net "id_rs", 5 0, L_0x55bef0615470;  alias, 1 drivers
v0x55bef05eede0_0 .net "id_rt", 5 0, L_0x55bef06154e0;  alias, 1 drivers
v0x55bef05eee80_0 .net "if_id_instr", 31 0, v0x55bef05eff40_0;  alias, 1 drivers
v0x55bef05ef030_0 .net "if_id_pc", 31 0, v0x55bef05f0130_0;  alias, 1 drivers
v0x55bef05ef0f0_0 .net "opcode", 3 0, L_0x55bef0615070;  1 drivers
v0x55bef05ef1b0_0 .net "rd", 5 0, L_0x55bef0615250;  1 drivers
v0x55bef05ef270_0 .net "rs", 5 0, L_0x55bef0615110;  1 drivers
v0x55bef05ef330_0 .net "rst", 0 0, v0x55bef06003b0_0;  alias, 1 drivers
v0x55bef05ef3d0_0 .net "rt", 5 0, L_0x55bef06151b0;  1 drivers
v0x55bef05ef470_0 .net "wb_reg_write", 0 0, L_0x55bef0618eb0;  alias, 1 drivers
v0x55bef05ef510_0 .net "wb_write_data", 31 0, L_0x55bef0618cf0;  alias, 1 drivers
v0x55bef05ef5b0_0 .net "wb_write_reg", 5 0, L_0x55bef0618c00;  alias, 1 drivers
E_0x55bef05ea2a0 .event anyedge, v0x55bef05eb3a0_0, v0x55bef05eb920_0, v0x55bef05ef1b0_0;
L_0x55bef0615070 .part v0x55bef05eff40_0, 0, 4;
L_0x55bef0615110 .part v0x55bef05eff40_0, 10, 6;
L_0x55bef06151b0 .part v0x55bef05eff40_0, 4, 6;
L_0x55bef0615250 .part v0x55bef05eff40_0, 16, 6;
S_0x55bef05ea320 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55bef05e9e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55bef05ea520 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55bef05ea560 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55bef05ea5a0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55bef05ea5e0 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55bef05ea620 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55bef05ea660 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55bef05ea6a0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55bef05ea6e0 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55bef05ea720 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55bef05ea760 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55bef05ea7a0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55bef05eae60_0 .var "alu_op", 2 0;
v0x55bef05eaf40_0 .var "alu_src", 0 0;
v0x55bef05eb010_0 .var "branch", 0 0;
v0x55bef05eb110_0 .var "jump", 0 0;
v0x55bef05eb1e0_0 .var "mem_to_reg", 0 0;
v0x55bef05eb2d0_0 .var "mem_write", 0 0;
v0x55bef05eb3a0_0 .net "opcode", 3 0, L_0x55bef0615070;  alias, 1 drivers
v0x55bef05eb440_0 .var "reg_write", 0 0;
E_0x55bef05eae00 .event anyedge, v0x55bef05eb3a0_0;
S_0x55bef05eb5a0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55bef05e9e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55bef05eb810_0 .var "imm_out", 31 0;
v0x55bef05eb920_0 .net "instruction", 31 0, v0x55bef05eff40_0;  alias, 1 drivers
E_0x55bef05eb790 .event anyedge, v0x55bef05eb920_0;
S_0x55bef05eba40 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55bef05e9e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55bef06157f0 .functor AND 1, L_0x55bef0618eb0, L_0x55bef0615630, C4<1>, C4<1>;
L_0x55bef0615df0 .functor AND 1, L_0x55bef0618eb0, L_0x55bef0615cc0, C4<1>, C4<1>;
v0x55bef05ed140_1 .array/port v0x55bef05ed140, 1;
L_0x55bef06161c0 .functor BUFZ 32, v0x55bef05ed140_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bef05ed140_2 .array/port v0x55bef05ed140, 2;
L_0x55bef0616230 .functor BUFZ 32, v0x55bef05ed140_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bef05ec070_0 .net *"_ivl_0", 0 0, L_0x55bef0615630;  1 drivers
v0x55bef05ec150_0 .net *"_ivl_12", 0 0, L_0x55bef0615cc0;  1 drivers
v0x55bef05ec210_0 .net *"_ivl_15", 0 0, L_0x55bef0615df0;  1 drivers
v0x55bef05ec2e0_0 .net *"_ivl_16", 31 0, L_0x55bef0615e60;  1 drivers
v0x55bef05ec3c0_0 .net *"_ivl_18", 7 0, L_0x55bef0615f00;  1 drivers
L_0x7f3be57b74e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bef05ec4f0_0 .net *"_ivl_21", 1 0, L_0x7f3be57b74e0;  1 drivers
v0x55bef05ec5d0_0 .net *"_ivl_3", 0 0, L_0x55bef06157f0;  1 drivers
v0x55bef05ec690_0 .net *"_ivl_4", 31 0, L_0x55bef06158f0;  1 drivers
v0x55bef05ec770_0 .net *"_ivl_6", 7 0, L_0x55bef0615990;  1 drivers
L_0x7f3be57b7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bef05ec850_0 .net *"_ivl_9", 1 0, L_0x7f3be57b7498;  1 drivers
v0x55bef05ec930_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05ec9d0_0 .net "debug_r1", 31 0, L_0x55bef06161c0;  1 drivers
v0x55bef05ecab0_0 .net "debug_r2", 31 0, L_0x55bef0616230;  1 drivers
v0x55bef05ecb90_0 .var/i "i", 31 0;
v0x55bef05ecc70_0 .net "read_data1", 31 0, L_0x55bef0615b40;  alias, 1 drivers
v0x55bef05ecd30_0 .net "read_data2", 31 0, L_0x55bef0615ff0;  alias, 1 drivers
v0x55bef05ecdd0_0 .net "read_reg1", 5 0, L_0x55bef0615110;  alias, 1 drivers
v0x55bef05ecfa0_0 .net "read_reg2", 5 0, L_0x55bef06151b0;  alias, 1 drivers
v0x55bef05ed080_0 .net "reg_write_en", 0 0, L_0x55bef0618eb0;  alias, 1 drivers
v0x55bef05ed140 .array "registers", 63 0, 31 0;
v0x55bef05edc10_0 .net "rst", 0 0, v0x55bef06003b0_0;  alias, 1 drivers
v0x55bef05edd00_0 .net "write_data", 31 0, L_0x55bef0618cf0;  alias, 1 drivers
v0x55bef05edde0_0 .net "write_reg", 5 0, L_0x55bef0618c00;  alias, 1 drivers
E_0x55bef05ebc50 .event posedge, v0x55bef05e4550_0, v0x55bef05e3cf0_0;
L_0x55bef0615630 .cmp/eq 6, L_0x55bef0618c00, L_0x55bef0615110;
L_0x55bef06158f0 .array/port v0x55bef05ed140, L_0x55bef0615990;
L_0x55bef0615990 .concat [ 6 2 0 0], L_0x55bef0615110, L_0x7f3be57b7498;
L_0x55bef0615b40 .functor MUXZ 32, L_0x55bef06158f0, L_0x55bef0618cf0, L_0x55bef06157f0, C4<>;
L_0x55bef0615cc0 .cmp/eq 6, L_0x55bef0618c00, L_0x55bef06151b0;
L_0x55bef0615e60 .array/port v0x55bef05ed140, L_0x55bef0615f00;
L_0x55bef0615f00 .concat [ 6 2 0 0], L_0x55bef06151b0, L_0x7f3be57b74e0;
L_0x55bef0615ff0 .functor MUXZ 32, L_0x55bef0615e60, L_0x55bef0618cf0, L_0x55bef0615df0, C4<>;
S_0x55bef05ebc90 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55bef05eba40;
 .timescale -9 -12;
v0x55bef05ebe90_0 .var "reg_index", 5 0;
v0x55bef05ebf90_0 .var "reg_value", 31 0;
TD_tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55bef05ebf90_0;
    %load/vec4 v0x55bef05ebe90_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55bef05ed140, 4, 0;
    %end;
S_0x55bef05ef990 .scope module, "IF_ID_REG" "ifid" 25 116, 15 23 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55bef05efcd0_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05efd90_0 .net "flush", 0 0, L_0x55bef0614e40;  alias, 1 drivers
v0x55bef05efe50_0 .net "instr_in", 31 0, v0x55bef05f1040_0;  alias, 1 drivers
v0x55bef05eff40_0 .var "instr_out", 31 0;
v0x55bef05f0000_0 .net "pc_in", 31 0, v0x55bef05f5530_0;  alias, 1 drivers
v0x55bef05f0130_0 .var "pc_out", 31 0;
E_0x55bef05efc50 .event negedge, v0x55bef05e3cf0_0;
S_0x55bef05f02d0 .scope module, "IF_IMEM_INST" "im" 25 111, 26 22 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55bef05f04b0 .param/l "MEM_SIZE" 0 26 26, +C4<00000000000000000000000100000000>;
v0x55bef05f0e70_0 .net "address", 31 0, v0x55bef05f5530_0;  alias, 1 drivers
v0x55bef05f0f80_0 .var/i "i", 31 0;
v0x55bef05f1040_0 .var "instruction", 31 0;
v0x55bef05f1140 .array "mem", 255 0, 31 0;
v0x55bef05f1140_0 .array/port v0x55bef05f1140, 0;
v0x55bef05f1140_1 .array/port v0x55bef05f1140, 1;
v0x55bef05f1140_2 .array/port v0x55bef05f1140, 2;
E_0x55bef05f0600/0 .event anyedge, v0x55bef05f0000_0, v0x55bef05f1140_0, v0x55bef05f1140_1, v0x55bef05f1140_2;
v0x55bef05f1140_3 .array/port v0x55bef05f1140, 3;
v0x55bef05f1140_4 .array/port v0x55bef05f1140, 4;
v0x55bef05f1140_5 .array/port v0x55bef05f1140, 5;
v0x55bef05f1140_6 .array/port v0x55bef05f1140, 6;
E_0x55bef05f0600/1 .event anyedge, v0x55bef05f1140_3, v0x55bef05f1140_4, v0x55bef05f1140_5, v0x55bef05f1140_6;
v0x55bef05f1140_7 .array/port v0x55bef05f1140, 7;
v0x55bef05f1140_8 .array/port v0x55bef05f1140, 8;
v0x55bef05f1140_9 .array/port v0x55bef05f1140, 9;
v0x55bef05f1140_10 .array/port v0x55bef05f1140, 10;
E_0x55bef05f0600/2 .event anyedge, v0x55bef05f1140_7, v0x55bef05f1140_8, v0x55bef05f1140_9, v0x55bef05f1140_10;
v0x55bef05f1140_11 .array/port v0x55bef05f1140, 11;
v0x55bef05f1140_12 .array/port v0x55bef05f1140, 12;
v0x55bef05f1140_13 .array/port v0x55bef05f1140, 13;
v0x55bef05f1140_14 .array/port v0x55bef05f1140, 14;
E_0x55bef05f0600/3 .event anyedge, v0x55bef05f1140_11, v0x55bef05f1140_12, v0x55bef05f1140_13, v0x55bef05f1140_14;
v0x55bef05f1140_15 .array/port v0x55bef05f1140, 15;
v0x55bef05f1140_16 .array/port v0x55bef05f1140, 16;
v0x55bef05f1140_17 .array/port v0x55bef05f1140, 17;
v0x55bef05f1140_18 .array/port v0x55bef05f1140, 18;
E_0x55bef05f0600/4 .event anyedge, v0x55bef05f1140_15, v0x55bef05f1140_16, v0x55bef05f1140_17, v0x55bef05f1140_18;
v0x55bef05f1140_19 .array/port v0x55bef05f1140, 19;
v0x55bef05f1140_20 .array/port v0x55bef05f1140, 20;
v0x55bef05f1140_21 .array/port v0x55bef05f1140, 21;
v0x55bef05f1140_22 .array/port v0x55bef05f1140, 22;
E_0x55bef05f0600/5 .event anyedge, v0x55bef05f1140_19, v0x55bef05f1140_20, v0x55bef05f1140_21, v0x55bef05f1140_22;
v0x55bef05f1140_23 .array/port v0x55bef05f1140, 23;
v0x55bef05f1140_24 .array/port v0x55bef05f1140, 24;
v0x55bef05f1140_25 .array/port v0x55bef05f1140, 25;
v0x55bef05f1140_26 .array/port v0x55bef05f1140, 26;
E_0x55bef05f0600/6 .event anyedge, v0x55bef05f1140_23, v0x55bef05f1140_24, v0x55bef05f1140_25, v0x55bef05f1140_26;
v0x55bef05f1140_27 .array/port v0x55bef05f1140, 27;
v0x55bef05f1140_28 .array/port v0x55bef05f1140, 28;
v0x55bef05f1140_29 .array/port v0x55bef05f1140, 29;
v0x55bef05f1140_30 .array/port v0x55bef05f1140, 30;
E_0x55bef05f0600/7 .event anyedge, v0x55bef05f1140_27, v0x55bef05f1140_28, v0x55bef05f1140_29, v0x55bef05f1140_30;
v0x55bef05f1140_31 .array/port v0x55bef05f1140, 31;
v0x55bef05f1140_32 .array/port v0x55bef05f1140, 32;
v0x55bef05f1140_33 .array/port v0x55bef05f1140, 33;
v0x55bef05f1140_34 .array/port v0x55bef05f1140, 34;
E_0x55bef05f0600/8 .event anyedge, v0x55bef05f1140_31, v0x55bef05f1140_32, v0x55bef05f1140_33, v0x55bef05f1140_34;
v0x55bef05f1140_35 .array/port v0x55bef05f1140, 35;
v0x55bef05f1140_36 .array/port v0x55bef05f1140, 36;
v0x55bef05f1140_37 .array/port v0x55bef05f1140, 37;
v0x55bef05f1140_38 .array/port v0x55bef05f1140, 38;
E_0x55bef05f0600/9 .event anyedge, v0x55bef05f1140_35, v0x55bef05f1140_36, v0x55bef05f1140_37, v0x55bef05f1140_38;
v0x55bef05f1140_39 .array/port v0x55bef05f1140, 39;
v0x55bef05f1140_40 .array/port v0x55bef05f1140, 40;
v0x55bef05f1140_41 .array/port v0x55bef05f1140, 41;
v0x55bef05f1140_42 .array/port v0x55bef05f1140, 42;
E_0x55bef05f0600/10 .event anyedge, v0x55bef05f1140_39, v0x55bef05f1140_40, v0x55bef05f1140_41, v0x55bef05f1140_42;
v0x55bef05f1140_43 .array/port v0x55bef05f1140, 43;
v0x55bef05f1140_44 .array/port v0x55bef05f1140, 44;
v0x55bef05f1140_45 .array/port v0x55bef05f1140, 45;
v0x55bef05f1140_46 .array/port v0x55bef05f1140, 46;
E_0x55bef05f0600/11 .event anyedge, v0x55bef05f1140_43, v0x55bef05f1140_44, v0x55bef05f1140_45, v0x55bef05f1140_46;
v0x55bef05f1140_47 .array/port v0x55bef05f1140, 47;
v0x55bef05f1140_48 .array/port v0x55bef05f1140, 48;
v0x55bef05f1140_49 .array/port v0x55bef05f1140, 49;
v0x55bef05f1140_50 .array/port v0x55bef05f1140, 50;
E_0x55bef05f0600/12 .event anyedge, v0x55bef05f1140_47, v0x55bef05f1140_48, v0x55bef05f1140_49, v0x55bef05f1140_50;
v0x55bef05f1140_51 .array/port v0x55bef05f1140, 51;
v0x55bef05f1140_52 .array/port v0x55bef05f1140, 52;
v0x55bef05f1140_53 .array/port v0x55bef05f1140, 53;
v0x55bef05f1140_54 .array/port v0x55bef05f1140, 54;
E_0x55bef05f0600/13 .event anyedge, v0x55bef05f1140_51, v0x55bef05f1140_52, v0x55bef05f1140_53, v0x55bef05f1140_54;
v0x55bef05f1140_55 .array/port v0x55bef05f1140, 55;
v0x55bef05f1140_56 .array/port v0x55bef05f1140, 56;
v0x55bef05f1140_57 .array/port v0x55bef05f1140, 57;
v0x55bef05f1140_58 .array/port v0x55bef05f1140, 58;
E_0x55bef05f0600/14 .event anyedge, v0x55bef05f1140_55, v0x55bef05f1140_56, v0x55bef05f1140_57, v0x55bef05f1140_58;
v0x55bef05f1140_59 .array/port v0x55bef05f1140, 59;
v0x55bef05f1140_60 .array/port v0x55bef05f1140, 60;
v0x55bef05f1140_61 .array/port v0x55bef05f1140, 61;
v0x55bef05f1140_62 .array/port v0x55bef05f1140, 62;
E_0x55bef05f0600/15 .event anyedge, v0x55bef05f1140_59, v0x55bef05f1140_60, v0x55bef05f1140_61, v0x55bef05f1140_62;
v0x55bef05f1140_63 .array/port v0x55bef05f1140, 63;
v0x55bef05f1140_64 .array/port v0x55bef05f1140, 64;
v0x55bef05f1140_65 .array/port v0x55bef05f1140, 65;
v0x55bef05f1140_66 .array/port v0x55bef05f1140, 66;
E_0x55bef05f0600/16 .event anyedge, v0x55bef05f1140_63, v0x55bef05f1140_64, v0x55bef05f1140_65, v0x55bef05f1140_66;
v0x55bef05f1140_67 .array/port v0x55bef05f1140, 67;
v0x55bef05f1140_68 .array/port v0x55bef05f1140, 68;
v0x55bef05f1140_69 .array/port v0x55bef05f1140, 69;
v0x55bef05f1140_70 .array/port v0x55bef05f1140, 70;
E_0x55bef05f0600/17 .event anyedge, v0x55bef05f1140_67, v0x55bef05f1140_68, v0x55bef05f1140_69, v0x55bef05f1140_70;
v0x55bef05f1140_71 .array/port v0x55bef05f1140, 71;
v0x55bef05f1140_72 .array/port v0x55bef05f1140, 72;
v0x55bef05f1140_73 .array/port v0x55bef05f1140, 73;
v0x55bef05f1140_74 .array/port v0x55bef05f1140, 74;
E_0x55bef05f0600/18 .event anyedge, v0x55bef05f1140_71, v0x55bef05f1140_72, v0x55bef05f1140_73, v0x55bef05f1140_74;
v0x55bef05f1140_75 .array/port v0x55bef05f1140, 75;
v0x55bef05f1140_76 .array/port v0x55bef05f1140, 76;
v0x55bef05f1140_77 .array/port v0x55bef05f1140, 77;
v0x55bef05f1140_78 .array/port v0x55bef05f1140, 78;
E_0x55bef05f0600/19 .event anyedge, v0x55bef05f1140_75, v0x55bef05f1140_76, v0x55bef05f1140_77, v0x55bef05f1140_78;
v0x55bef05f1140_79 .array/port v0x55bef05f1140, 79;
v0x55bef05f1140_80 .array/port v0x55bef05f1140, 80;
v0x55bef05f1140_81 .array/port v0x55bef05f1140, 81;
v0x55bef05f1140_82 .array/port v0x55bef05f1140, 82;
E_0x55bef05f0600/20 .event anyedge, v0x55bef05f1140_79, v0x55bef05f1140_80, v0x55bef05f1140_81, v0x55bef05f1140_82;
v0x55bef05f1140_83 .array/port v0x55bef05f1140, 83;
v0x55bef05f1140_84 .array/port v0x55bef05f1140, 84;
v0x55bef05f1140_85 .array/port v0x55bef05f1140, 85;
v0x55bef05f1140_86 .array/port v0x55bef05f1140, 86;
E_0x55bef05f0600/21 .event anyedge, v0x55bef05f1140_83, v0x55bef05f1140_84, v0x55bef05f1140_85, v0x55bef05f1140_86;
v0x55bef05f1140_87 .array/port v0x55bef05f1140, 87;
v0x55bef05f1140_88 .array/port v0x55bef05f1140, 88;
v0x55bef05f1140_89 .array/port v0x55bef05f1140, 89;
v0x55bef05f1140_90 .array/port v0x55bef05f1140, 90;
E_0x55bef05f0600/22 .event anyedge, v0x55bef05f1140_87, v0x55bef05f1140_88, v0x55bef05f1140_89, v0x55bef05f1140_90;
v0x55bef05f1140_91 .array/port v0x55bef05f1140, 91;
v0x55bef05f1140_92 .array/port v0x55bef05f1140, 92;
v0x55bef05f1140_93 .array/port v0x55bef05f1140, 93;
v0x55bef05f1140_94 .array/port v0x55bef05f1140, 94;
E_0x55bef05f0600/23 .event anyedge, v0x55bef05f1140_91, v0x55bef05f1140_92, v0x55bef05f1140_93, v0x55bef05f1140_94;
v0x55bef05f1140_95 .array/port v0x55bef05f1140, 95;
v0x55bef05f1140_96 .array/port v0x55bef05f1140, 96;
v0x55bef05f1140_97 .array/port v0x55bef05f1140, 97;
v0x55bef05f1140_98 .array/port v0x55bef05f1140, 98;
E_0x55bef05f0600/24 .event anyedge, v0x55bef05f1140_95, v0x55bef05f1140_96, v0x55bef05f1140_97, v0x55bef05f1140_98;
v0x55bef05f1140_99 .array/port v0x55bef05f1140, 99;
v0x55bef05f1140_100 .array/port v0x55bef05f1140, 100;
v0x55bef05f1140_101 .array/port v0x55bef05f1140, 101;
v0x55bef05f1140_102 .array/port v0x55bef05f1140, 102;
E_0x55bef05f0600/25 .event anyedge, v0x55bef05f1140_99, v0x55bef05f1140_100, v0x55bef05f1140_101, v0x55bef05f1140_102;
v0x55bef05f1140_103 .array/port v0x55bef05f1140, 103;
v0x55bef05f1140_104 .array/port v0x55bef05f1140, 104;
v0x55bef05f1140_105 .array/port v0x55bef05f1140, 105;
v0x55bef05f1140_106 .array/port v0x55bef05f1140, 106;
E_0x55bef05f0600/26 .event anyedge, v0x55bef05f1140_103, v0x55bef05f1140_104, v0x55bef05f1140_105, v0x55bef05f1140_106;
v0x55bef05f1140_107 .array/port v0x55bef05f1140, 107;
v0x55bef05f1140_108 .array/port v0x55bef05f1140, 108;
v0x55bef05f1140_109 .array/port v0x55bef05f1140, 109;
v0x55bef05f1140_110 .array/port v0x55bef05f1140, 110;
E_0x55bef05f0600/27 .event anyedge, v0x55bef05f1140_107, v0x55bef05f1140_108, v0x55bef05f1140_109, v0x55bef05f1140_110;
v0x55bef05f1140_111 .array/port v0x55bef05f1140, 111;
v0x55bef05f1140_112 .array/port v0x55bef05f1140, 112;
v0x55bef05f1140_113 .array/port v0x55bef05f1140, 113;
v0x55bef05f1140_114 .array/port v0x55bef05f1140, 114;
E_0x55bef05f0600/28 .event anyedge, v0x55bef05f1140_111, v0x55bef05f1140_112, v0x55bef05f1140_113, v0x55bef05f1140_114;
v0x55bef05f1140_115 .array/port v0x55bef05f1140, 115;
v0x55bef05f1140_116 .array/port v0x55bef05f1140, 116;
v0x55bef05f1140_117 .array/port v0x55bef05f1140, 117;
v0x55bef05f1140_118 .array/port v0x55bef05f1140, 118;
E_0x55bef05f0600/29 .event anyedge, v0x55bef05f1140_115, v0x55bef05f1140_116, v0x55bef05f1140_117, v0x55bef05f1140_118;
v0x55bef05f1140_119 .array/port v0x55bef05f1140, 119;
v0x55bef05f1140_120 .array/port v0x55bef05f1140, 120;
v0x55bef05f1140_121 .array/port v0x55bef05f1140, 121;
v0x55bef05f1140_122 .array/port v0x55bef05f1140, 122;
E_0x55bef05f0600/30 .event anyedge, v0x55bef05f1140_119, v0x55bef05f1140_120, v0x55bef05f1140_121, v0x55bef05f1140_122;
v0x55bef05f1140_123 .array/port v0x55bef05f1140, 123;
v0x55bef05f1140_124 .array/port v0x55bef05f1140, 124;
v0x55bef05f1140_125 .array/port v0x55bef05f1140, 125;
v0x55bef05f1140_126 .array/port v0x55bef05f1140, 126;
E_0x55bef05f0600/31 .event anyedge, v0x55bef05f1140_123, v0x55bef05f1140_124, v0x55bef05f1140_125, v0x55bef05f1140_126;
v0x55bef05f1140_127 .array/port v0x55bef05f1140, 127;
v0x55bef05f1140_128 .array/port v0x55bef05f1140, 128;
v0x55bef05f1140_129 .array/port v0x55bef05f1140, 129;
v0x55bef05f1140_130 .array/port v0x55bef05f1140, 130;
E_0x55bef05f0600/32 .event anyedge, v0x55bef05f1140_127, v0x55bef05f1140_128, v0x55bef05f1140_129, v0x55bef05f1140_130;
v0x55bef05f1140_131 .array/port v0x55bef05f1140, 131;
v0x55bef05f1140_132 .array/port v0x55bef05f1140, 132;
v0x55bef05f1140_133 .array/port v0x55bef05f1140, 133;
v0x55bef05f1140_134 .array/port v0x55bef05f1140, 134;
E_0x55bef05f0600/33 .event anyedge, v0x55bef05f1140_131, v0x55bef05f1140_132, v0x55bef05f1140_133, v0x55bef05f1140_134;
v0x55bef05f1140_135 .array/port v0x55bef05f1140, 135;
v0x55bef05f1140_136 .array/port v0x55bef05f1140, 136;
v0x55bef05f1140_137 .array/port v0x55bef05f1140, 137;
v0x55bef05f1140_138 .array/port v0x55bef05f1140, 138;
E_0x55bef05f0600/34 .event anyedge, v0x55bef05f1140_135, v0x55bef05f1140_136, v0x55bef05f1140_137, v0x55bef05f1140_138;
v0x55bef05f1140_139 .array/port v0x55bef05f1140, 139;
v0x55bef05f1140_140 .array/port v0x55bef05f1140, 140;
v0x55bef05f1140_141 .array/port v0x55bef05f1140, 141;
v0x55bef05f1140_142 .array/port v0x55bef05f1140, 142;
E_0x55bef05f0600/35 .event anyedge, v0x55bef05f1140_139, v0x55bef05f1140_140, v0x55bef05f1140_141, v0x55bef05f1140_142;
v0x55bef05f1140_143 .array/port v0x55bef05f1140, 143;
v0x55bef05f1140_144 .array/port v0x55bef05f1140, 144;
v0x55bef05f1140_145 .array/port v0x55bef05f1140, 145;
v0x55bef05f1140_146 .array/port v0x55bef05f1140, 146;
E_0x55bef05f0600/36 .event anyedge, v0x55bef05f1140_143, v0x55bef05f1140_144, v0x55bef05f1140_145, v0x55bef05f1140_146;
v0x55bef05f1140_147 .array/port v0x55bef05f1140, 147;
v0x55bef05f1140_148 .array/port v0x55bef05f1140, 148;
v0x55bef05f1140_149 .array/port v0x55bef05f1140, 149;
v0x55bef05f1140_150 .array/port v0x55bef05f1140, 150;
E_0x55bef05f0600/37 .event anyedge, v0x55bef05f1140_147, v0x55bef05f1140_148, v0x55bef05f1140_149, v0x55bef05f1140_150;
v0x55bef05f1140_151 .array/port v0x55bef05f1140, 151;
v0x55bef05f1140_152 .array/port v0x55bef05f1140, 152;
v0x55bef05f1140_153 .array/port v0x55bef05f1140, 153;
v0x55bef05f1140_154 .array/port v0x55bef05f1140, 154;
E_0x55bef05f0600/38 .event anyedge, v0x55bef05f1140_151, v0x55bef05f1140_152, v0x55bef05f1140_153, v0x55bef05f1140_154;
v0x55bef05f1140_155 .array/port v0x55bef05f1140, 155;
v0x55bef05f1140_156 .array/port v0x55bef05f1140, 156;
v0x55bef05f1140_157 .array/port v0x55bef05f1140, 157;
v0x55bef05f1140_158 .array/port v0x55bef05f1140, 158;
E_0x55bef05f0600/39 .event anyedge, v0x55bef05f1140_155, v0x55bef05f1140_156, v0x55bef05f1140_157, v0x55bef05f1140_158;
v0x55bef05f1140_159 .array/port v0x55bef05f1140, 159;
v0x55bef05f1140_160 .array/port v0x55bef05f1140, 160;
v0x55bef05f1140_161 .array/port v0x55bef05f1140, 161;
v0x55bef05f1140_162 .array/port v0x55bef05f1140, 162;
E_0x55bef05f0600/40 .event anyedge, v0x55bef05f1140_159, v0x55bef05f1140_160, v0x55bef05f1140_161, v0x55bef05f1140_162;
v0x55bef05f1140_163 .array/port v0x55bef05f1140, 163;
v0x55bef05f1140_164 .array/port v0x55bef05f1140, 164;
v0x55bef05f1140_165 .array/port v0x55bef05f1140, 165;
v0x55bef05f1140_166 .array/port v0x55bef05f1140, 166;
E_0x55bef05f0600/41 .event anyedge, v0x55bef05f1140_163, v0x55bef05f1140_164, v0x55bef05f1140_165, v0x55bef05f1140_166;
v0x55bef05f1140_167 .array/port v0x55bef05f1140, 167;
v0x55bef05f1140_168 .array/port v0x55bef05f1140, 168;
v0x55bef05f1140_169 .array/port v0x55bef05f1140, 169;
v0x55bef05f1140_170 .array/port v0x55bef05f1140, 170;
E_0x55bef05f0600/42 .event anyedge, v0x55bef05f1140_167, v0x55bef05f1140_168, v0x55bef05f1140_169, v0x55bef05f1140_170;
v0x55bef05f1140_171 .array/port v0x55bef05f1140, 171;
v0x55bef05f1140_172 .array/port v0x55bef05f1140, 172;
v0x55bef05f1140_173 .array/port v0x55bef05f1140, 173;
v0x55bef05f1140_174 .array/port v0x55bef05f1140, 174;
E_0x55bef05f0600/43 .event anyedge, v0x55bef05f1140_171, v0x55bef05f1140_172, v0x55bef05f1140_173, v0x55bef05f1140_174;
v0x55bef05f1140_175 .array/port v0x55bef05f1140, 175;
v0x55bef05f1140_176 .array/port v0x55bef05f1140, 176;
v0x55bef05f1140_177 .array/port v0x55bef05f1140, 177;
v0x55bef05f1140_178 .array/port v0x55bef05f1140, 178;
E_0x55bef05f0600/44 .event anyedge, v0x55bef05f1140_175, v0x55bef05f1140_176, v0x55bef05f1140_177, v0x55bef05f1140_178;
v0x55bef05f1140_179 .array/port v0x55bef05f1140, 179;
v0x55bef05f1140_180 .array/port v0x55bef05f1140, 180;
v0x55bef05f1140_181 .array/port v0x55bef05f1140, 181;
v0x55bef05f1140_182 .array/port v0x55bef05f1140, 182;
E_0x55bef05f0600/45 .event anyedge, v0x55bef05f1140_179, v0x55bef05f1140_180, v0x55bef05f1140_181, v0x55bef05f1140_182;
v0x55bef05f1140_183 .array/port v0x55bef05f1140, 183;
v0x55bef05f1140_184 .array/port v0x55bef05f1140, 184;
v0x55bef05f1140_185 .array/port v0x55bef05f1140, 185;
v0x55bef05f1140_186 .array/port v0x55bef05f1140, 186;
E_0x55bef05f0600/46 .event anyedge, v0x55bef05f1140_183, v0x55bef05f1140_184, v0x55bef05f1140_185, v0x55bef05f1140_186;
v0x55bef05f1140_187 .array/port v0x55bef05f1140, 187;
v0x55bef05f1140_188 .array/port v0x55bef05f1140, 188;
v0x55bef05f1140_189 .array/port v0x55bef05f1140, 189;
v0x55bef05f1140_190 .array/port v0x55bef05f1140, 190;
E_0x55bef05f0600/47 .event anyedge, v0x55bef05f1140_187, v0x55bef05f1140_188, v0x55bef05f1140_189, v0x55bef05f1140_190;
v0x55bef05f1140_191 .array/port v0x55bef05f1140, 191;
v0x55bef05f1140_192 .array/port v0x55bef05f1140, 192;
v0x55bef05f1140_193 .array/port v0x55bef05f1140, 193;
v0x55bef05f1140_194 .array/port v0x55bef05f1140, 194;
E_0x55bef05f0600/48 .event anyedge, v0x55bef05f1140_191, v0x55bef05f1140_192, v0x55bef05f1140_193, v0x55bef05f1140_194;
v0x55bef05f1140_195 .array/port v0x55bef05f1140, 195;
v0x55bef05f1140_196 .array/port v0x55bef05f1140, 196;
v0x55bef05f1140_197 .array/port v0x55bef05f1140, 197;
v0x55bef05f1140_198 .array/port v0x55bef05f1140, 198;
E_0x55bef05f0600/49 .event anyedge, v0x55bef05f1140_195, v0x55bef05f1140_196, v0x55bef05f1140_197, v0x55bef05f1140_198;
v0x55bef05f1140_199 .array/port v0x55bef05f1140, 199;
v0x55bef05f1140_200 .array/port v0x55bef05f1140, 200;
v0x55bef05f1140_201 .array/port v0x55bef05f1140, 201;
v0x55bef05f1140_202 .array/port v0x55bef05f1140, 202;
E_0x55bef05f0600/50 .event anyedge, v0x55bef05f1140_199, v0x55bef05f1140_200, v0x55bef05f1140_201, v0x55bef05f1140_202;
v0x55bef05f1140_203 .array/port v0x55bef05f1140, 203;
v0x55bef05f1140_204 .array/port v0x55bef05f1140, 204;
v0x55bef05f1140_205 .array/port v0x55bef05f1140, 205;
v0x55bef05f1140_206 .array/port v0x55bef05f1140, 206;
E_0x55bef05f0600/51 .event anyedge, v0x55bef05f1140_203, v0x55bef05f1140_204, v0x55bef05f1140_205, v0x55bef05f1140_206;
v0x55bef05f1140_207 .array/port v0x55bef05f1140, 207;
v0x55bef05f1140_208 .array/port v0x55bef05f1140, 208;
v0x55bef05f1140_209 .array/port v0x55bef05f1140, 209;
v0x55bef05f1140_210 .array/port v0x55bef05f1140, 210;
E_0x55bef05f0600/52 .event anyedge, v0x55bef05f1140_207, v0x55bef05f1140_208, v0x55bef05f1140_209, v0x55bef05f1140_210;
v0x55bef05f1140_211 .array/port v0x55bef05f1140, 211;
v0x55bef05f1140_212 .array/port v0x55bef05f1140, 212;
v0x55bef05f1140_213 .array/port v0x55bef05f1140, 213;
v0x55bef05f1140_214 .array/port v0x55bef05f1140, 214;
E_0x55bef05f0600/53 .event anyedge, v0x55bef05f1140_211, v0x55bef05f1140_212, v0x55bef05f1140_213, v0x55bef05f1140_214;
v0x55bef05f1140_215 .array/port v0x55bef05f1140, 215;
v0x55bef05f1140_216 .array/port v0x55bef05f1140, 216;
v0x55bef05f1140_217 .array/port v0x55bef05f1140, 217;
v0x55bef05f1140_218 .array/port v0x55bef05f1140, 218;
E_0x55bef05f0600/54 .event anyedge, v0x55bef05f1140_215, v0x55bef05f1140_216, v0x55bef05f1140_217, v0x55bef05f1140_218;
v0x55bef05f1140_219 .array/port v0x55bef05f1140, 219;
v0x55bef05f1140_220 .array/port v0x55bef05f1140, 220;
v0x55bef05f1140_221 .array/port v0x55bef05f1140, 221;
v0x55bef05f1140_222 .array/port v0x55bef05f1140, 222;
E_0x55bef05f0600/55 .event anyedge, v0x55bef05f1140_219, v0x55bef05f1140_220, v0x55bef05f1140_221, v0x55bef05f1140_222;
v0x55bef05f1140_223 .array/port v0x55bef05f1140, 223;
v0x55bef05f1140_224 .array/port v0x55bef05f1140, 224;
v0x55bef05f1140_225 .array/port v0x55bef05f1140, 225;
v0x55bef05f1140_226 .array/port v0x55bef05f1140, 226;
E_0x55bef05f0600/56 .event anyedge, v0x55bef05f1140_223, v0x55bef05f1140_224, v0x55bef05f1140_225, v0x55bef05f1140_226;
v0x55bef05f1140_227 .array/port v0x55bef05f1140, 227;
v0x55bef05f1140_228 .array/port v0x55bef05f1140, 228;
v0x55bef05f1140_229 .array/port v0x55bef05f1140, 229;
v0x55bef05f1140_230 .array/port v0x55bef05f1140, 230;
E_0x55bef05f0600/57 .event anyedge, v0x55bef05f1140_227, v0x55bef05f1140_228, v0x55bef05f1140_229, v0x55bef05f1140_230;
v0x55bef05f1140_231 .array/port v0x55bef05f1140, 231;
v0x55bef05f1140_232 .array/port v0x55bef05f1140, 232;
v0x55bef05f1140_233 .array/port v0x55bef05f1140, 233;
v0x55bef05f1140_234 .array/port v0x55bef05f1140, 234;
E_0x55bef05f0600/58 .event anyedge, v0x55bef05f1140_231, v0x55bef05f1140_232, v0x55bef05f1140_233, v0x55bef05f1140_234;
v0x55bef05f1140_235 .array/port v0x55bef05f1140, 235;
v0x55bef05f1140_236 .array/port v0x55bef05f1140, 236;
v0x55bef05f1140_237 .array/port v0x55bef05f1140, 237;
v0x55bef05f1140_238 .array/port v0x55bef05f1140, 238;
E_0x55bef05f0600/59 .event anyedge, v0x55bef05f1140_235, v0x55bef05f1140_236, v0x55bef05f1140_237, v0x55bef05f1140_238;
v0x55bef05f1140_239 .array/port v0x55bef05f1140, 239;
v0x55bef05f1140_240 .array/port v0x55bef05f1140, 240;
v0x55bef05f1140_241 .array/port v0x55bef05f1140, 241;
v0x55bef05f1140_242 .array/port v0x55bef05f1140, 242;
E_0x55bef05f0600/60 .event anyedge, v0x55bef05f1140_239, v0x55bef05f1140_240, v0x55bef05f1140_241, v0x55bef05f1140_242;
v0x55bef05f1140_243 .array/port v0x55bef05f1140, 243;
v0x55bef05f1140_244 .array/port v0x55bef05f1140, 244;
v0x55bef05f1140_245 .array/port v0x55bef05f1140, 245;
v0x55bef05f1140_246 .array/port v0x55bef05f1140, 246;
E_0x55bef05f0600/61 .event anyedge, v0x55bef05f1140_243, v0x55bef05f1140_244, v0x55bef05f1140_245, v0x55bef05f1140_246;
v0x55bef05f1140_247 .array/port v0x55bef05f1140, 247;
v0x55bef05f1140_248 .array/port v0x55bef05f1140, 248;
v0x55bef05f1140_249 .array/port v0x55bef05f1140, 249;
v0x55bef05f1140_250 .array/port v0x55bef05f1140, 250;
E_0x55bef05f0600/62 .event anyedge, v0x55bef05f1140_247, v0x55bef05f1140_248, v0x55bef05f1140_249, v0x55bef05f1140_250;
v0x55bef05f1140_251 .array/port v0x55bef05f1140, 251;
v0x55bef05f1140_252 .array/port v0x55bef05f1140, 252;
v0x55bef05f1140_253 .array/port v0x55bef05f1140, 253;
v0x55bef05f1140_254 .array/port v0x55bef05f1140, 254;
E_0x55bef05f0600/63 .event anyedge, v0x55bef05f1140_251, v0x55bef05f1140_252, v0x55bef05f1140_253, v0x55bef05f1140_254;
v0x55bef05f1140_255 .array/port v0x55bef05f1140, 255;
E_0x55bef05f0600/64 .event anyedge, v0x55bef05f1140_255;
E_0x55bef05f0600 .event/or E_0x55bef05f0600/0, E_0x55bef05f0600/1, E_0x55bef05f0600/2, E_0x55bef05f0600/3, E_0x55bef05f0600/4, E_0x55bef05f0600/5, E_0x55bef05f0600/6, E_0x55bef05f0600/7, E_0x55bef05f0600/8, E_0x55bef05f0600/9, E_0x55bef05f0600/10, E_0x55bef05f0600/11, E_0x55bef05f0600/12, E_0x55bef05f0600/13, E_0x55bef05f0600/14, E_0x55bef05f0600/15, E_0x55bef05f0600/16, E_0x55bef05f0600/17, E_0x55bef05f0600/18, E_0x55bef05f0600/19, E_0x55bef05f0600/20, E_0x55bef05f0600/21, E_0x55bef05f0600/22, E_0x55bef05f0600/23, E_0x55bef05f0600/24, E_0x55bef05f0600/25, E_0x55bef05f0600/26, E_0x55bef05f0600/27, E_0x55bef05f0600/28, E_0x55bef05f0600/29, E_0x55bef05f0600/30, E_0x55bef05f0600/31, E_0x55bef05f0600/32, E_0x55bef05f0600/33, E_0x55bef05f0600/34, E_0x55bef05f0600/35, E_0x55bef05f0600/36, E_0x55bef05f0600/37, E_0x55bef05f0600/38, E_0x55bef05f0600/39, E_0x55bef05f0600/40, E_0x55bef05f0600/41, E_0x55bef05f0600/42, E_0x55bef05f0600/43, E_0x55bef05f0600/44, E_0x55bef05f0600/45, E_0x55bef05f0600/46, E_0x55bef05f0600/47, E_0x55bef05f0600/48, E_0x55bef05f0600/49, E_0x55bef05f0600/50, E_0x55bef05f0600/51, E_0x55bef05f0600/52, E_0x55bef05f0600/53, E_0x55bef05f0600/54, E_0x55bef05f0600/55, E_0x55bef05f0600/56, E_0x55bef05f0600/57, E_0x55bef05f0600/58, E_0x55bef05f0600/59, E_0x55bef05f0600/60, E_0x55bef05f0600/61, E_0x55bef05f0600/62, E_0x55bef05f0600/63, E_0x55bef05f0600/64;
S_0x55bef05f3a50 .scope module, "IF_STAGE" "if_stage" 25 94, 17 24 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55bef0614b50 .functor AND 1, v0x55bef05e8180_0, v0x55bef05f4140_0, C4<1>, C4<1>;
L_0x55bef0614bc0 .functor OR 1, v0x55bef05e8330_0, L_0x55bef0614b50, C4<0>, C4<0>;
L_0x55bef0614e40 .functor BUFZ 1, L_0x55bef0614bc0, C4<0>, C4<0>, C4<0>;
v0x55bef05f57c0_0 .net *"_ivl_2", 0 0, L_0x55bef0614b50;  1 drivers
v0x55bef05f58c0_0 .net "branch", 0 0, v0x55bef05e8180_0;  alias, 1 drivers
v0x55bef05f5980_0 .net "branch_taken", 0 0, v0x55bef05f4140_0;  1 drivers
v0x55bef05f5a80_0 .net "branch_target", 31 0, L_0x55bef06185d0;  alias, 1 drivers
v0x55bef05f5b20_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05f5bc0_0 .net "flush", 0 0, L_0x55bef0614e40;  alias, 1 drivers
v0x55bef05f5c60_0 .net "id_opcode", 3 0, L_0x55bef0614f40;  1 drivers
v0x55bef05f5d30_0 .net "id_pc", 31 0, v0x55bef05f0130_0;  alias, 1 drivers
v0x55bef05f5e20_0 .net "jump", 0 0, v0x55bef05e8330_0;  alias, 1 drivers
v0x55bef05f5f50_0 .net "next_pc", 31 0, L_0x55bef0614c80;  alias, 1 drivers
v0x55bef05f5ff0_0 .net "pc_mux_sel", 0 0, L_0x55bef0614bc0;  1 drivers
v0x55bef05f6090_0 .net "pc_out", 31 0, v0x55bef05f5530_0;  alias, 1 drivers
v0x55bef05f61c0_0 .net "pc_plus_one", 31 0, L_0x55bef0614ab0;  1 drivers
v0x55bef05f6260_0 .net "prev_neg_flag", 0 0, v0x55bef05e4890_0;  alias, 1 drivers
v0x55bef05f6350_0 .net "prev_zero_flag", 0 0, v0x55bef05e4dc0_0;  alias, 1 drivers
v0x55bef05f6440_0 .net "rst", 0 0, v0x55bef06003b0_0;  alias, 1 drivers
S_0x55bef05f3d60 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55bef05f3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55bef05f0550 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55bef05f0590 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55bef05f4140_0 .var "branch_taken", 0 0;
v0x55bef05f4220_0 .net "neg_flag", 0 0, v0x55bef05e4890_0;  alias, 1 drivers
v0x55bef05f4310_0 .net "opcode", 3 0, L_0x55bef0614f40;  alias, 1 drivers
v0x55bef05f43e0_0 .net "zero_flag", 0 0, v0x55bef05e4dc0_0;  alias, 1 drivers
E_0x55bef05f40e0 .event anyedge, v0x55bef05f4310_0, v0x55bef05e4dc0_0, v0x55bef05e4890_0;
S_0x55bef05f4520 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55bef05f3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55bef05f4770_0 .net "a", 31 0, v0x55bef05f5530_0;  alias, 1 drivers
L_0x7f3be57b7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bef05f48a0_0 .net "b", 31 0, L_0x7f3be57b7450;  1 drivers
v0x55bef05f4980_0 .net "out", 31 0, L_0x55bef0614ab0;  alias, 1 drivers
L_0x55bef0614ab0 .arith/sum 32, v0x55bef05f5530_0, L_0x7f3be57b7450;
S_0x55bef05f4ac0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55bef05f3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55bef05f4d40_0 .net "in0", 31 0, L_0x55bef0614ab0;  alias, 1 drivers
v0x55bef05f4e10_0 .net "in1", 31 0, L_0x55bef06185d0;  alias, 1 drivers
v0x55bef05f4f00_0 .net "out", 31 0, L_0x55bef0614c80;  alias, 1 drivers
v0x55bef05f4fc0_0 .net "sel", 0 0, L_0x55bef0614bc0;  alias, 1 drivers
L_0x55bef0614c80 .functor MUXZ 32, L_0x55bef0614ab0, L_0x55bef06185d0, L_0x55bef0614bc0, C4<>;
S_0x55bef05f5130 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55bef05f3a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55bef05f5380_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05f5440_0 .net "pc_in", 31 0, L_0x55bef0614c80;  alias, 1 drivers
v0x55bef05f5530_0 .var "pc_out", 31 0;
v0x55bef05f5600_0 .net "rst", 0 0, v0x55bef06003b0_0;  alias, 1 drivers
S_0x55bef05f6690 .scope module, "MEM_STAGE" "mem_stage" 25 237, 20 23 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55bef0618670 .functor BUFZ 32, v0x55bef05e4610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bef06186e0 .functor BUFZ 6, v0x55bef05e4a30_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f3be5aeb258 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x55bef0618750 .functor BUFZ 6, o0x7f3be5aeb258, C4<000000>, C4<000000>, C4<000000>;
o0x7f3be5aeb228 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55bef06187c0 .functor BUFZ 4, o0x7f3be5aeb228, C4<0000>, C4<0000>, C4<0000>;
L_0x55bef0618860 .functor BUFZ 1, v0x55bef05e4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x55bef0618920 .functor BUFZ 1, v0x55bef05e4890_0, C4<0>, C4<0>, C4<0>;
L_0x55bef06189e0 .functor BUFZ 1, v0x55bef05e4c20_0, C4<0>, C4<0>, C4<0>;
L_0x55bef0618a50 .functor BUFZ 1, v0x55bef05e47d0_0, C4<0>, C4<0>, C4<0>;
v0x55bef05fa5e0_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05fa7b0_0 .net "ex_alu_result", 31 0, v0x55bef05e4610_0;  alias, 1 drivers
v0x55bef05fa870_0 .net "ex_mem_to_reg", 0 0, v0x55bef05e47d0_0;  alias, 1 drivers
v0x55bef05fa910_0 .net "ex_mem_write", 0 0, v0x55bef05e8490_0;  alias, 1 drivers
v0x55bef05fa9b0_0 .net "ex_neg_flag", 0 0, v0x55bef05e4890_0;  alias, 1 drivers
v0x55bef05faaa0_0 .net "ex_opcode", 3 0, o0x7f3be5aeb228;  0 drivers
v0x55bef05fab40_0 .net "ex_rd", 5 0, v0x55bef05e4a30_0;  alias, 1 drivers
v0x55bef05fac50_0 .net "ex_reg_write", 0 0, v0x55bef05e4c20_0;  alias, 1 drivers
v0x55bef05fad40_0 .net "ex_rt", 5 0, o0x7f3be5aeb258;  0 drivers
v0x55bef05fae20_0 .net "ex_write_data", 31 0, v0x55bef05e46f0_0;  alias, 1 drivers
v0x55bef05faee0_0 .net "ex_zero_flag", 0 0, v0x55bef05e4dc0_0;  alias, 1 drivers
v0x55bef05faf80_0 .net "mem_alu_result", 31 0, L_0x55bef0618670;  alias, 1 drivers
v0x55bef05fb040_0 .net "mem_mem_to_reg", 0 0, L_0x55bef0618a50;  alias, 1 drivers
v0x55bef05fb0e0_0 .net "mem_neg_flag", 0 0, L_0x55bef0618920;  alias, 1 drivers
v0x55bef05fb1a0_0 .net "mem_opcode", 3 0, L_0x55bef06187c0;  1 drivers
v0x55bef05fb280_0 .net "mem_rd", 5 0, L_0x55bef06186e0;  alias, 1 drivers
v0x55bef05fb340_0 .net "mem_read_data", 31 0, v0x55bef05fa3c0_0;  alias, 1 drivers
v0x55bef05fb4f0_0 .net "mem_reg_write", 0 0, L_0x55bef06189e0;  alias, 1 drivers
v0x55bef05fb590_0 .net "mem_rt", 5 0, L_0x55bef0618750;  1 drivers
v0x55bef05fb630_0 .net "mem_zero_flag", 0 0, L_0x55bef0618860;  alias, 1 drivers
S_0x55bef05f6af0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55bef05f6690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55bef05f6ca0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55bef05f7720_0 .net "address", 31 0, v0x55bef05e4610_0;  alias, 1 drivers
v0x55bef05f7850_0 .net "clk", 0 0, v0x55bef06002f0_0;  alias, 1 drivers
v0x55bef05f7910_0 .var/i "i", 31 0;
v0x55bef05f79b0 .array "mem", 255 0, 31 0;
v0x55bef05fa280_0 .net "mem_write", 0 0, v0x55bef05e8490_0;  alias, 1 drivers
v0x55bef05fa3c0_0 .var "read_data", 31 0;
v0x55bef05fa4a0_0 .net "write_data", 31 0, v0x55bef05e46f0_0;  alias, 1 drivers
E_0x55bef05f6e50 .event posedge, v0x55bef05e3190_0, v0x55bef05e3cf0_0;
v0x55bef05f79b0_0 .array/port v0x55bef05f79b0, 0;
v0x55bef05f79b0_1 .array/port v0x55bef05f79b0, 1;
v0x55bef05f79b0_2 .array/port v0x55bef05f79b0, 2;
E_0x55bef05f6ed0/0 .event anyedge, v0x55bef05e4610_0, v0x55bef05f79b0_0, v0x55bef05f79b0_1, v0x55bef05f79b0_2;
v0x55bef05f79b0_3 .array/port v0x55bef05f79b0, 3;
v0x55bef05f79b0_4 .array/port v0x55bef05f79b0, 4;
v0x55bef05f79b0_5 .array/port v0x55bef05f79b0, 5;
v0x55bef05f79b0_6 .array/port v0x55bef05f79b0, 6;
E_0x55bef05f6ed0/1 .event anyedge, v0x55bef05f79b0_3, v0x55bef05f79b0_4, v0x55bef05f79b0_5, v0x55bef05f79b0_6;
v0x55bef05f79b0_7 .array/port v0x55bef05f79b0, 7;
v0x55bef05f79b0_8 .array/port v0x55bef05f79b0, 8;
v0x55bef05f79b0_9 .array/port v0x55bef05f79b0, 9;
v0x55bef05f79b0_10 .array/port v0x55bef05f79b0, 10;
E_0x55bef05f6ed0/2 .event anyedge, v0x55bef05f79b0_7, v0x55bef05f79b0_8, v0x55bef05f79b0_9, v0x55bef05f79b0_10;
v0x55bef05f79b0_11 .array/port v0x55bef05f79b0, 11;
v0x55bef05f79b0_12 .array/port v0x55bef05f79b0, 12;
v0x55bef05f79b0_13 .array/port v0x55bef05f79b0, 13;
v0x55bef05f79b0_14 .array/port v0x55bef05f79b0, 14;
E_0x55bef05f6ed0/3 .event anyedge, v0x55bef05f79b0_11, v0x55bef05f79b0_12, v0x55bef05f79b0_13, v0x55bef05f79b0_14;
v0x55bef05f79b0_15 .array/port v0x55bef05f79b0, 15;
v0x55bef05f79b0_16 .array/port v0x55bef05f79b0, 16;
v0x55bef05f79b0_17 .array/port v0x55bef05f79b0, 17;
v0x55bef05f79b0_18 .array/port v0x55bef05f79b0, 18;
E_0x55bef05f6ed0/4 .event anyedge, v0x55bef05f79b0_15, v0x55bef05f79b0_16, v0x55bef05f79b0_17, v0x55bef05f79b0_18;
v0x55bef05f79b0_19 .array/port v0x55bef05f79b0, 19;
v0x55bef05f79b0_20 .array/port v0x55bef05f79b0, 20;
v0x55bef05f79b0_21 .array/port v0x55bef05f79b0, 21;
v0x55bef05f79b0_22 .array/port v0x55bef05f79b0, 22;
E_0x55bef05f6ed0/5 .event anyedge, v0x55bef05f79b0_19, v0x55bef05f79b0_20, v0x55bef05f79b0_21, v0x55bef05f79b0_22;
v0x55bef05f79b0_23 .array/port v0x55bef05f79b0, 23;
v0x55bef05f79b0_24 .array/port v0x55bef05f79b0, 24;
v0x55bef05f79b0_25 .array/port v0x55bef05f79b0, 25;
v0x55bef05f79b0_26 .array/port v0x55bef05f79b0, 26;
E_0x55bef05f6ed0/6 .event anyedge, v0x55bef05f79b0_23, v0x55bef05f79b0_24, v0x55bef05f79b0_25, v0x55bef05f79b0_26;
v0x55bef05f79b0_27 .array/port v0x55bef05f79b0, 27;
v0x55bef05f79b0_28 .array/port v0x55bef05f79b0, 28;
v0x55bef05f79b0_29 .array/port v0x55bef05f79b0, 29;
v0x55bef05f79b0_30 .array/port v0x55bef05f79b0, 30;
E_0x55bef05f6ed0/7 .event anyedge, v0x55bef05f79b0_27, v0x55bef05f79b0_28, v0x55bef05f79b0_29, v0x55bef05f79b0_30;
v0x55bef05f79b0_31 .array/port v0x55bef05f79b0, 31;
v0x55bef05f79b0_32 .array/port v0x55bef05f79b0, 32;
v0x55bef05f79b0_33 .array/port v0x55bef05f79b0, 33;
v0x55bef05f79b0_34 .array/port v0x55bef05f79b0, 34;
E_0x55bef05f6ed0/8 .event anyedge, v0x55bef05f79b0_31, v0x55bef05f79b0_32, v0x55bef05f79b0_33, v0x55bef05f79b0_34;
v0x55bef05f79b0_35 .array/port v0x55bef05f79b0, 35;
v0x55bef05f79b0_36 .array/port v0x55bef05f79b0, 36;
v0x55bef05f79b0_37 .array/port v0x55bef05f79b0, 37;
v0x55bef05f79b0_38 .array/port v0x55bef05f79b0, 38;
E_0x55bef05f6ed0/9 .event anyedge, v0x55bef05f79b0_35, v0x55bef05f79b0_36, v0x55bef05f79b0_37, v0x55bef05f79b0_38;
v0x55bef05f79b0_39 .array/port v0x55bef05f79b0, 39;
v0x55bef05f79b0_40 .array/port v0x55bef05f79b0, 40;
v0x55bef05f79b0_41 .array/port v0x55bef05f79b0, 41;
v0x55bef05f79b0_42 .array/port v0x55bef05f79b0, 42;
E_0x55bef05f6ed0/10 .event anyedge, v0x55bef05f79b0_39, v0x55bef05f79b0_40, v0x55bef05f79b0_41, v0x55bef05f79b0_42;
v0x55bef05f79b0_43 .array/port v0x55bef05f79b0, 43;
v0x55bef05f79b0_44 .array/port v0x55bef05f79b0, 44;
v0x55bef05f79b0_45 .array/port v0x55bef05f79b0, 45;
v0x55bef05f79b0_46 .array/port v0x55bef05f79b0, 46;
E_0x55bef05f6ed0/11 .event anyedge, v0x55bef05f79b0_43, v0x55bef05f79b0_44, v0x55bef05f79b0_45, v0x55bef05f79b0_46;
v0x55bef05f79b0_47 .array/port v0x55bef05f79b0, 47;
v0x55bef05f79b0_48 .array/port v0x55bef05f79b0, 48;
v0x55bef05f79b0_49 .array/port v0x55bef05f79b0, 49;
v0x55bef05f79b0_50 .array/port v0x55bef05f79b0, 50;
E_0x55bef05f6ed0/12 .event anyedge, v0x55bef05f79b0_47, v0x55bef05f79b0_48, v0x55bef05f79b0_49, v0x55bef05f79b0_50;
v0x55bef05f79b0_51 .array/port v0x55bef05f79b0, 51;
v0x55bef05f79b0_52 .array/port v0x55bef05f79b0, 52;
v0x55bef05f79b0_53 .array/port v0x55bef05f79b0, 53;
v0x55bef05f79b0_54 .array/port v0x55bef05f79b0, 54;
E_0x55bef05f6ed0/13 .event anyedge, v0x55bef05f79b0_51, v0x55bef05f79b0_52, v0x55bef05f79b0_53, v0x55bef05f79b0_54;
v0x55bef05f79b0_55 .array/port v0x55bef05f79b0, 55;
v0x55bef05f79b0_56 .array/port v0x55bef05f79b0, 56;
v0x55bef05f79b0_57 .array/port v0x55bef05f79b0, 57;
v0x55bef05f79b0_58 .array/port v0x55bef05f79b0, 58;
E_0x55bef05f6ed0/14 .event anyedge, v0x55bef05f79b0_55, v0x55bef05f79b0_56, v0x55bef05f79b0_57, v0x55bef05f79b0_58;
v0x55bef05f79b0_59 .array/port v0x55bef05f79b0, 59;
v0x55bef05f79b0_60 .array/port v0x55bef05f79b0, 60;
v0x55bef05f79b0_61 .array/port v0x55bef05f79b0, 61;
v0x55bef05f79b0_62 .array/port v0x55bef05f79b0, 62;
E_0x55bef05f6ed0/15 .event anyedge, v0x55bef05f79b0_59, v0x55bef05f79b0_60, v0x55bef05f79b0_61, v0x55bef05f79b0_62;
v0x55bef05f79b0_63 .array/port v0x55bef05f79b0, 63;
v0x55bef05f79b0_64 .array/port v0x55bef05f79b0, 64;
v0x55bef05f79b0_65 .array/port v0x55bef05f79b0, 65;
v0x55bef05f79b0_66 .array/port v0x55bef05f79b0, 66;
E_0x55bef05f6ed0/16 .event anyedge, v0x55bef05f79b0_63, v0x55bef05f79b0_64, v0x55bef05f79b0_65, v0x55bef05f79b0_66;
v0x55bef05f79b0_67 .array/port v0x55bef05f79b0, 67;
v0x55bef05f79b0_68 .array/port v0x55bef05f79b0, 68;
v0x55bef05f79b0_69 .array/port v0x55bef05f79b0, 69;
v0x55bef05f79b0_70 .array/port v0x55bef05f79b0, 70;
E_0x55bef05f6ed0/17 .event anyedge, v0x55bef05f79b0_67, v0x55bef05f79b0_68, v0x55bef05f79b0_69, v0x55bef05f79b0_70;
v0x55bef05f79b0_71 .array/port v0x55bef05f79b0, 71;
v0x55bef05f79b0_72 .array/port v0x55bef05f79b0, 72;
v0x55bef05f79b0_73 .array/port v0x55bef05f79b0, 73;
v0x55bef05f79b0_74 .array/port v0x55bef05f79b0, 74;
E_0x55bef05f6ed0/18 .event anyedge, v0x55bef05f79b0_71, v0x55bef05f79b0_72, v0x55bef05f79b0_73, v0x55bef05f79b0_74;
v0x55bef05f79b0_75 .array/port v0x55bef05f79b0, 75;
v0x55bef05f79b0_76 .array/port v0x55bef05f79b0, 76;
v0x55bef05f79b0_77 .array/port v0x55bef05f79b0, 77;
v0x55bef05f79b0_78 .array/port v0x55bef05f79b0, 78;
E_0x55bef05f6ed0/19 .event anyedge, v0x55bef05f79b0_75, v0x55bef05f79b0_76, v0x55bef05f79b0_77, v0x55bef05f79b0_78;
v0x55bef05f79b0_79 .array/port v0x55bef05f79b0, 79;
v0x55bef05f79b0_80 .array/port v0x55bef05f79b0, 80;
v0x55bef05f79b0_81 .array/port v0x55bef05f79b0, 81;
v0x55bef05f79b0_82 .array/port v0x55bef05f79b0, 82;
E_0x55bef05f6ed0/20 .event anyedge, v0x55bef05f79b0_79, v0x55bef05f79b0_80, v0x55bef05f79b0_81, v0x55bef05f79b0_82;
v0x55bef05f79b0_83 .array/port v0x55bef05f79b0, 83;
v0x55bef05f79b0_84 .array/port v0x55bef05f79b0, 84;
v0x55bef05f79b0_85 .array/port v0x55bef05f79b0, 85;
v0x55bef05f79b0_86 .array/port v0x55bef05f79b0, 86;
E_0x55bef05f6ed0/21 .event anyedge, v0x55bef05f79b0_83, v0x55bef05f79b0_84, v0x55bef05f79b0_85, v0x55bef05f79b0_86;
v0x55bef05f79b0_87 .array/port v0x55bef05f79b0, 87;
v0x55bef05f79b0_88 .array/port v0x55bef05f79b0, 88;
v0x55bef05f79b0_89 .array/port v0x55bef05f79b0, 89;
v0x55bef05f79b0_90 .array/port v0x55bef05f79b0, 90;
E_0x55bef05f6ed0/22 .event anyedge, v0x55bef05f79b0_87, v0x55bef05f79b0_88, v0x55bef05f79b0_89, v0x55bef05f79b0_90;
v0x55bef05f79b0_91 .array/port v0x55bef05f79b0, 91;
v0x55bef05f79b0_92 .array/port v0x55bef05f79b0, 92;
v0x55bef05f79b0_93 .array/port v0x55bef05f79b0, 93;
v0x55bef05f79b0_94 .array/port v0x55bef05f79b0, 94;
E_0x55bef05f6ed0/23 .event anyedge, v0x55bef05f79b0_91, v0x55bef05f79b0_92, v0x55bef05f79b0_93, v0x55bef05f79b0_94;
v0x55bef05f79b0_95 .array/port v0x55bef05f79b0, 95;
v0x55bef05f79b0_96 .array/port v0x55bef05f79b0, 96;
v0x55bef05f79b0_97 .array/port v0x55bef05f79b0, 97;
v0x55bef05f79b0_98 .array/port v0x55bef05f79b0, 98;
E_0x55bef05f6ed0/24 .event anyedge, v0x55bef05f79b0_95, v0x55bef05f79b0_96, v0x55bef05f79b0_97, v0x55bef05f79b0_98;
v0x55bef05f79b0_99 .array/port v0x55bef05f79b0, 99;
v0x55bef05f79b0_100 .array/port v0x55bef05f79b0, 100;
v0x55bef05f79b0_101 .array/port v0x55bef05f79b0, 101;
v0x55bef05f79b0_102 .array/port v0x55bef05f79b0, 102;
E_0x55bef05f6ed0/25 .event anyedge, v0x55bef05f79b0_99, v0x55bef05f79b0_100, v0x55bef05f79b0_101, v0x55bef05f79b0_102;
v0x55bef05f79b0_103 .array/port v0x55bef05f79b0, 103;
v0x55bef05f79b0_104 .array/port v0x55bef05f79b0, 104;
v0x55bef05f79b0_105 .array/port v0x55bef05f79b0, 105;
v0x55bef05f79b0_106 .array/port v0x55bef05f79b0, 106;
E_0x55bef05f6ed0/26 .event anyedge, v0x55bef05f79b0_103, v0x55bef05f79b0_104, v0x55bef05f79b0_105, v0x55bef05f79b0_106;
v0x55bef05f79b0_107 .array/port v0x55bef05f79b0, 107;
v0x55bef05f79b0_108 .array/port v0x55bef05f79b0, 108;
v0x55bef05f79b0_109 .array/port v0x55bef05f79b0, 109;
v0x55bef05f79b0_110 .array/port v0x55bef05f79b0, 110;
E_0x55bef05f6ed0/27 .event anyedge, v0x55bef05f79b0_107, v0x55bef05f79b0_108, v0x55bef05f79b0_109, v0x55bef05f79b0_110;
v0x55bef05f79b0_111 .array/port v0x55bef05f79b0, 111;
v0x55bef05f79b0_112 .array/port v0x55bef05f79b0, 112;
v0x55bef05f79b0_113 .array/port v0x55bef05f79b0, 113;
v0x55bef05f79b0_114 .array/port v0x55bef05f79b0, 114;
E_0x55bef05f6ed0/28 .event anyedge, v0x55bef05f79b0_111, v0x55bef05f79b0_112, v0x55bef05f79b0_113, v0x55bef05f79b0_114;
v0x55bef05f79b0_115 .array/port v0x55bef05f79b0, 115;
v0x55bef05f79b0_116 .array/port v0x55bef05f79b0, 116;
v0x55bef05f79b0_117 .array/port v0x55bef05f79b0, 117;
v0x55bef05f79b0_118 .array/port v0x55bef05f79b0, 118;
E_0x55bef05f6ed0/29 .event anyedge, v0x55bef05f79b0_115, v0x55bef05f79b0_116, v0x55bef05f79b0_117, v0x55bef05f79b0_118;
v0x55bef05f79b0_119 .array/port v0x55bef05f79b0, 119;
v0x55bef05f79b0_120 .array/port v0x55bef05f79b0, 120;
v0x55bef05f79b0_121 .array/port v0x55bef05f79b0, 121;
v0x55bef05f79b0_122 .array/port v0x55bef05f79b0, 122;
E_0x55bef05f6ed0/30 .event anyedge, v0x55bef05f79b0_119, v0x55bef05f79b0_120, v0x55bef05f79b0_121, v0x55bef05f79b0_122;
v0x55bef05f79b0_123 .array/port v0x55bef05f79b0, 123;
v0x55bef05f79b0_124 .array/port v0x55bef05f79b0, 124;
v0x55bef05f79b0_125 .array/port v0x55bef05f79b0, 125;
v0x55bef05f79b0_126 .array/port v0x55bef05f79b0, 126;
E_0x55bef05f6ed0/31 .event anyedge, v0x55bef05f79b0_123, v0x55bef05f79b0_124, v0x55bef05f79b0_125, v0x55bef05f79b0_126;
v0x55bef05f79b0_127 .array/port v0x55bef05f79b0, 127;
v0x55bef05f79b0_128 .array/port v0x55bef05f79b0, 128;
v0x55bef05f79b0_129 .array/port v0x55bef05f79b0, 129;
v0x55bef05f79b0_130 .array/port v0x55bef05f79b0, 130;
E_0x55bef05f6ed0/32 .event anyedge, v0x55bef05f79b0_127, v0x55bef05f79b0_128, v0x55bef05f79b0_129, v0x55bef05f79b0_130;
v0x55bef05f79b0_131 .array/port v0x55bef05f79b0, 131;
v0x55bef05f79b0_132 .array/port v0x55bef05f79b0, 132;
v0x55bef05f79b0_133 .array/port v0x55bef05f79b0, 133;
v0x55bef05f79b0_134 .array/port v0x55bef05f79b0, 134;
E_0x55bef05f6ed0/33 .event anyedge, v0x55bef05f79b0_131, v0x55bef05f79b0_132, v0x55bef05f79b0_133, v0x55bef05f79b0_134;
v0x55bef05f79b0_135 .array/port v0x55bef05f79b0, 135;
v0x55bef05f79b0_136 .array/port v0x55bef05f79b0, 136;
v0x55bef05f79b0_137 .array/port v0x55bef05f79b0, 137;
v0x55bef05f79b0_138 .array/port v0x55bef05f79b0, 138;
E_0x55bef05f6ed0/34 .event anyedge, v0x55bef05f79b0_135, v0x55bef05f79b0_136, v0x55bef05f79b0_137, v0x55bef05f79b0_138;
v0x55bef05f79b0_139 .array/port v0x55bef05f79b0, 139;
v0x55bef05f79b0_140 .array/port v0x55bef05f79b0, 140;
v0x55bef05f79b0_141 .array/port v0x55bef05f79b0, 141;
v0x55bef05f79b0_142 .array/port v0x55bef05f79b0, 142;
E_0x55bef05f6ed0/35 .event anyedge, v0x55bef05f79b0_139, v0x55bef05f79b0_140, v0x55bef05f79b0_141, v0x55bef05f79b0_142;
v0x55bef05f79b0_143 .array/port v0x55bef05f79b0, 143;
v0x55bef05f79b0_144 .array/port v0x55bef05f79b0, 144;
v0x55bef05f79b0_145 .array/port v0x55bef05f79b0, 145;
v0x55bef05f79b0_146 .array/port v0x55bef05f79b0, 146;
E_0x55bef05f6ed0/36 .event anyedge, v0x55bef05f79b0_143, v0x55bef05f79b0_144, v0x55bef05f79b0_145, v0x55bef05f79b0_146;
v0x55bef05f79b0_147 .array/port v0x55bef05f79b0, 147;
v0x55bef05f79b0_148 .array/port v0x55bef05f79b0, 148;
v0x55bef05f79b0_149 .array/port v0x55bef05f79b0, 149;
v0x55bef05f79b0_150 .array/port v0x55bef05f79b0, 150;
E_0x55bef05f6ed0/37 .event anyedge, v0x55bef05f79b0_147, v0x55bef05f79b0_148, v0x55bef05f79b0_149, v0x55bef05f79b0_150;
v0x55bef05f79b0_151 .array/port v0x55bef05f79b0, 151;
v0x55bef05f79b0_152 .array/port v0x55bef05f79b0, 152;
v0x55bef05f79b0_153 .array/port v0x55bef05f79b0, 153;
v0x55bef05f79b0_154 .array/port v0x55bef05f79b0, 154;
E_0x55bef05f6ed0/38 .event anyedge, v0x55bef05f79b0_151, v0x55bef05f79b0_152, v0x55bef05f79b0_153, v0x55bef05f79b0_154;
v0x55bef05f79b0_155 .array/port v0x55bef05f79b0, 155;
v0x55bef05f79b0_156 .array/port v0x55bef05f79b0, 156;
v0x55bef05f79b0_157 .array/port v0x55bef05f79b0, 157;
v0x55bef05f79b0_158 .array/port v0x55bef05f79b0, 158;
E_0x55bef05f6ed0/39 .event anyedge, v0x55bef05f79b0_155, v0x55bef05f79b0_156, v0x55bef05f79b0_157, v0x55bef05f79b0_158;
v0x55bef05f79b0_159 .array/port v0x55bef05f79b0, 159;
v0x55bef05f79b0_160 .array/port v0x55bef05f79b0, 160;
v0x55bef05f79b0_161 .array/port v0x55bef05f79b0, 161;
v0x55bef05f79b0_162 .array/port v0x55bef05f79b0, 162;
E_0x55bef05f6ed0/40 .event anyedge, v0x55bef05f79b0_159, v0x55bef05f79b0_160, v0x55bef05f79b0_161, v0x55bef05f79b0_162;
v0x55bef05f79b0_163 .array/port v0x55bef05f79b0, 163;
v0x55bef05f79b0_164 .array/port v0x55bef05f79b0, 164;
v0x55bef05f79b0_165 .array/port v0x55bef05f79b0, 165;
v0x55bef05f79b0_166 .array/port v0x55bef05f79b0, 166;
E_0x55bef05f6ed0/41 .event anyedge, v0x55bef05f79b0_163, v0x55bef05f79b0_164, v0x55bef05f79b0_165, v0x55bef05f79b0_166;
v0x55bef05f79b0_167 .array/port v0x55bef05f79b0, 167;
v0x55bef05f79b0_168 .array/port v0x55bef05f79b0, 168;
v0x55bef05f79b0_169 .array/port v0x55bef05f79b0, 169;
v0x55bef05f79b0_170 .array/port v0x55bef05f79b0, 170;
E_0x55bef05f6ed0/42 .event anyedge, v0x55bef05f79b0_167, v0x55bef05f79b0_168, v0x55bef05f79b0_169, v0x55bef05f79b0_170;
v0x55bef05f79b0_171 .array/port v0x55bef05f79b0, 171;
v0x55bef05f79b0_172 .array/port v0x55bef05f79b0, 172;
v0x55bef05f79b0_173 .array/port v0x55bef05f79b0, 173;
v0x55bef05f79b0_174 .array/port v0x55bef05f79b0, 174;
E_0x55bef05f6ed0/43 .event anyedge, v0x55bef05f79b0_171, v0x55bef05f79b0_172, v0x55bef05f79b0_173, v0x55bef05f79b0_174;
v0x55bef05f79b0_175 .array/port v0x55bef05f79b0, 175;
v0x55bef05f79b0_176 .array/port v0x55bef05f79b0, 176;
v0x55bef05f79b0_177 .array/port v0x55bef05f79b0, 177;
v0x55bef05f79b0_178 .array/port v0x55bef05f79b0, 178;
E_0x55bef05f6ed0/44 .event anyedge, v0x55bef05f79b0_175, v0x55bef05f79b0_176, v0x55bef05f79b0_177, v0x55bef05f79b0_178;
v0x55bef05f79b0_179 .array/port v0x55bef05f79b0, 179;
v0x55bef05f79b0_180 .array/port v0x55bef05f79b0, 180;
v0x55bef05f79b0_181 .array/port v0x55bef05f79b0, 181;
v0x55bef05f79b0_182 .array/port v0x55bef05f79b0, 182;
E_0x55bef05f6ed0/45 .event anyedge, v0x55bef05f79b0_179, v0x55bef05f79b0_180, v0x55bef05f79b0_181, v0x55bef05f79b0_182;
v0x55bef05f79b0_183 .array/port v0x55bef05f79b0, 183;
v0x55bef05f79b0_184 .array/port v0x55bef05f79b0, 184;
v0x55bef05f79b0_185 .array/port v0x55bef05f79b0, 185;
v0x55bef05f79b0_186 .array/port v0x55bef05f79b0, 186;
E_0x55bef05f6ed0/46 .event anyedge, v0x55bef05f79b0_183, v0x55bef05f79b0_184, v0x55bef05f79b0_185, v0x55bef05f79b0_186;
v0x55bef05f79b0_187 .array/port v0x55bef05f79b0, 187;
v0x55bef05f79b0_188 .array/port v0x55bef05f79b0, 188;
v0x55bef05f79b0_189 .array/port v0x55bef05f79b0, 189;
v0x55bef05f79b0_190 .array/port v0x55bef05f79b0, 190;
E_0x55bef05f6ed0/47 .event anyedge, v0x55bef05f79b0_187, v0x55bef05f79b0_188, v0x55bef05f79b0_189, v0x55bef05f79b0_190;
v0x55bef05f79b0_191 .array/port v0x55bef05f79b0, 191;
v0x55bef05f79b0_192 .array/port v0x55bef05f79b0, 192;
v0x55bef05f79b0_193 .array/port v0x55bef05f79b0, 193;
v0x55bef05f79b0_194 .array/port v0x55bef05f79b0, 194;
E_0x55bef05f6ed0/48 .event anyedge, v0x55bef05f79b0_191, v0x55bef05f79b0_192, v0x55bef05f79b0_193, v0x55bef05f79b0_194;
v0x55bef05f79b0_195 .array/port v0x55bef05f79b0, 195;
v0x55bef05f79b0_196 .array/port v0x55bef05f79b0, 196;
v0x55bef05f79b0_197 .array/port v0x55bef05f79b0, 197;
v0x55bef05f79b0_198 .array/port v0x55bef05f79b0, 198;
E_0x55bef05f6ed0/49 .event anyedge, v0x55bef05f79b0_195, v0x55bef05f79b0_196, v0x55bef05f79b0_197, v0x55bef05f79b0_198;
v0x55bef05f79b0_199 .array/port v0x55bef05f79b0, 199;
v0x55bef05f79b0_200 .array/port v0x55bef05f79b0, 200;
v0x55bef05f79b0_201 .array/port v0x55bef05f79b0, 201;
v0x55bef05f79b0_202 .array/port v0x55bef05f79b0, 202;
E_0x55bef05f6ed0/50 .event anyedge, v0x55bef05f79b0_199, v0x55bef05f79b0_200, v0x55bef05f79b0_201, v0x55bef05f79b0_202;
v0x55bef05f79b0_203 .array/port v0x55bef05f79b0, 203;
v0x55bef05f79b0_204 .array/port v0x55bef05f79b0, 204;
v0x55bef05f79b0_205 .array/port v0x55bef05f79b0, 205;
v0x55bef05f79b0_206 .array/port v0x55bef05f79b0, 206;
E_0x55bef05f6ed0/51 .event anyedge, v0x55bef05f79b0_203, v0x55bef05f79b0_204, v0x55bef05f79b0_205, v0x55bef05f79b0_206;
v0x55bef05f79b0_207 .array/port v0x55bef05f79b0, 207;
v0x55bef05f79b0_208 .array/port v0x55bef05f79b0, 208;
v0x55bef05f79b0_209 .array/port v0x55bef05f79b0, 209;
v0x55bef05f79b0_210 .array/port v0x55bef05f79b0, 210;
E_0x55bef05f6ed0/52 .event anyedge, v0x55bef05f79b0_207, v0x55bef05f79b0_208, v0x55bef05f79b0_209, v0x55bef05f79b0_210;
v0x55bef05f79b0_211 .array/port v0x55bef05f79b0, 211;
v0x55bef05f79b0_212 .array/port v0x55bef05f79b0, 212;
v0x55bef05f79b0_213 .array/port v0x55bef05f79b0, 213;
v0x55bef05f79b0_214 .array/port v0x55bef05f79b0, 214;
E_0x55bef05f6ed0/53 .event anyedge, v0x55bef05f79b0_211, v0x55bef05f79b0_212, v0x55bef05f79b0_213, v0x55bef05f79b0_214;
v0x55bef05f79b0_215 .array/port v0x55bef05f79b0, 215;
v0x55bef05f79b0_216 .array/port v0x55bef05f79b0, 216;
v0x55bef05f79b0_217 .array/port v0x55bef05f79b0, 217;
v0x55bef05f79b0_218 .array/port v0x55bef05f79b0, 218;
E_0x55bef05f6ed0/54 .event anyedge, v0x55bef05f79b0_215, v0x55bef05f79b0_216, v0x55bef05f79b0_217, v0x55bef05f79b0_218;
v0x55bef05f79b0_219 .array/port v0x55bef05f79b0, 219;
v0x55bef05f79b0_220 .array/port v0x55bef05f79b0, 220;
v0x55bef05f79b0_221 .array/port v0x55bef05f79b0, 221;
v0x55bef05f79b0_222 .array/port v0x55bef05f79b0, 222;
E_0x55bef05f6ed0/55 .event anyedge, v0x55bef05f79b0_219, v0x55bef05f79b0_220, v0x55bef05f79b0_221, v0x55bef05f79b0_222;
v0x55bef05f79b0_223 .array/port v0x55bef05f79b0, 223;
v0x55bef05f79b0_224 .array/port v0x55bef05f79b0, 224;
v0x55bef05f79b0_225 .array/port v0x55bef05f79b0, 225;
v0x55bef05f79b0_226 .array/port v0x55bef05f79b0, 226;
E_0x55bef05f6ed0/56 .event anyedge, v0x55bef05f79b0_223, v0x55bef05f79b0_224, v0x55bef05f79b0_225, v0x55bef05f79b0_226;
v0x55bef05f79b0_227 .array/port v0x55bef05f79b0, 227;
v0x55bef05f79b0_228 .array/port v0x55bef05f79b0, 228;
v0x55bef05f79b0_229 .array/port v0x55bef05f79b0, 229;
v0x55bef05f79b0_230 .array/port v0x55bef05f79b0, 230;
E_0x55bef05f6ed0/57 .event anyedge, v0x55bef05f79b0_227, v0x55bef05f79b0_228, v0x55bef05f79b0_229, v0x55bef05f79b0_230;
v0x55bef05f79b0_231 .array/port v0x55bef05f79b0, 231;
v0x55bef05f79b0_232 .array/port v0x55bef05f79b0, 232;
v0x55bef05f79b0_233 .array/port v0x55bef05f79b0, 233;
v0x55bef05f79b0_234 .array/port v0x55bef05f79b0, 234;
E_0x55bef05f6ed0/58 .event anyedge, v0x55bef05f79b0_231, v0x55bef05f79b0_232, v0x55bef05f79b0_233, v0x55bef05f79b0_234;
v0x55bef05f79b0_235 .array/port v0x55bef05f79b0, 235;
v0x55bef05f79b0_236 .array/port v0x55bef05f79b0, 236;
v0x55bef05f79b0_237 .array/port v0x55bef05f79b0, 237;
v0x55bef05f79b0_238 .array/port v0x55bef05f79b0, 238;
E_0x55bef05f6ed0/59 .event anyedge, v0x55bef05f79b0_235, v0x55bef05f79b0_236, v0x55bef05f79b0_237, v0x55bef05f79b0_238;
v0x55bef05f79b0_239 .array/port v0x55bef05f79b0, 239;
v0x55bef05f79b0_240 .array/port v0x55bef05f79b0, 240;
v0x55bef05f79b0_241 .array/port v0x55bef05f79b0, 241;
v0x55bef05f79b0_242 .array/port v0x55bef05f79b0, 242;
E_0x55bef05f6ed0/60 .event anyedge, v0x55bef05f79b0_239, v0x55bef05f79b0_240, v0x55bef05f79b0_241, v0x55bef05f79b0_242;
v0x55bef05f79b0_243 .array/port v0x55bef05f79b0, 243;
v0x55bef05f79b0_244 .array/port v0x55bef05f79b0, 244;
v0x55bef05f79b0_245 .array/port v0x55bef05f79b0, 245;
v0x55bef05f79b0_246 .array/port v0x55bef05f79b0, 246;
E_0x55bef05f6ed0/61 .event anyedge, v0x55bef05f79b0_243, v0x55bef05f79b0_244, v0x55bef05f79b0_245, v0x55bef05f79b0_246;
v0x55bef05f79b0_247 .array/port v0x55bef05f79b0, 247;
v0x55bef05f79b0_248 .array/port v0x55bef05f79b0, 248;
v0x55bef05f79b0_249 .array/port v0x55bef05f79b0, 249;
v0x55bef05f79b0_250 .array/port v0x55bef05f79b0, 250;
E_0x55bef05f6ed0/62 .event anyedge, v0x55bef05f79b0_247, v0x55bef05f79b0_248, v0x55bef05f79b0_249, v0x55bef05f79b0_250;
v0x55bef05f79b0_251 .array/port v0x55bef05f79b0, 251;
v0x55bef05f79b0_252 .array/port v0x55bef05f79b0, 252;
v0x55bef05f79b0_253 .array/port v0x55bef05f79b0, 253;
v0x55bef05f79b0_254 .array/port v0x55bef05f79b0, 254;
E_0x55bef05f6ed0/63 .event anyedge, v0x55bef05f79b0_251, v0x55bef05f79b0_252, v0x55bef05f79b0_253, v0x55bef05f79b0_254;
v0x55bef05f79b0_255 .array/port v0x55bef05f79b0, 255;
E_0x55bef05f6ed0/64 .event anyedge, v0x55bef05f79b0_255;
E_0x55bef05f6ed0 .event/or E_0x55bef05f6ed0/0, E_0x55bef05f6ed0/1, E_0x55bef05f6ed0/2, E_0x55bef05f6ed0/3, E_0x55bef05f6ed0/4, E_0x55bef05f6ed0/5, E_0x55bef05f6ed0/6, E_0x55bef05f6ed0/7, E_0x55bef05f6ed0/8, E_0x55bef05f6ed0/9, E_0x55bef05f6ed0/10, E_0x55bef05f6ed0/11, E_0x55bef05f6ed0/12, E_0x55bef05f6ed0/13, E_0x55bef05f6ed0/14, E_0x55bef05f6ed0/15, E_0x55bef05f6ed0/16, E_0x55bef05f6ed0/17, E_0x55bef05f6ed0/18, E_0x55bef05f6ed0/19, E_0x55bef05f6ed0/20, E_0x55bef05f6ed0/21, E_0x55bef05f6ed0/22, E_0x55bef05f6ed0/23, E_0x55bef05f6ed0/24, E_0x55bef05f6ed0/25, E_0x55bef05f6ed0/26, E_0x55bef05f6ed0/27, E_0x55bef05f6ed0/28, E_0x55bef05f6ed0/29, E_0x55bef05f6ed0/30, E_0x55bef05f6ed0/31, E_0x55bef05f6ed0/32, E_0x55bef05f6ed0/33, E_0x55bef05f6ed0/34, E_0x55bef05f6ed0/35, E_0x55bef05f6ed0/36, E_0x55bef05f6ed0/37, E_0x55bef05f6ed0/38, E_0x55bef05f6ed0/39, E_0x55bef05f6ed0/40, E_0x55bef05f6ed0/41, E_0x55bef05f6ed0/42, E_0x55bef05f6ed0/43, E_0x55bef05f6ed0/44, E_0x55bef05f6ed0/45, E_0x55bef05f6ed0/46, E_0x55bef05f6ed0/47, E_0x55bef05f6ed0/48, E_0x55bef05f6ed0/49, E_0x55bef05f6ed0/50, E_0x55bef05f6ed0/51, E_0x55bef05f6ed0/52, E_0x55bef05f6ed0/53, E_0x55bef05f6ed0/54, E_0x55bef05f6ed0/55, E_0x55bef05f6ed0/56, E_0x55bef05f6ed0/57, E_0x55bef05f6ed0/58, E_0x55bef05f6ed0/59, E_0x55bef05f6ed0/60, E_0x55bef05f6ed0/61, E_0x55bef05f6ed0/62, E_0x55bef05f6ed0/63, E_0x55bef05f6ed0/64;
S_0x55bef05fba20 .scope module, "WB_STAGE" "wb_stage" 25 257, 22 24 0, S_0x55bef05e0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55bef05fbc00 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55bef0618eb0 .functor BUFZ 1, L_0x55bef06189e0, C4<0>, C4<0>, C4<0>;
L_0x7f3be57b7840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55bef05fbde0_0 .net/2u *"_ivl_0", 3 0, L_0x7f3be57b7840;  1 drivers
v0x55bef05fbec0_0 .net *"_ivl_2", 0 0, L_0x55bef0618b10;  1 drivers
v0x55bef05fbf80_0 .net "wb_alu_result", 31 0, L_0x55bef0618670;  alias, 1 drivers
v0x55bef05fc0a0_0 .net "wb_mem_data", 31 0, v0x55bef05fa3c0_0;  alias, 1 drivers
v0x55bef05fc1b0_0 .net "wb_mem_to_reg", 0 0, L_0x55bef0618a50;  alias, 1 drivers
o0x7f3be5aeb798 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55bef05fc2a0_0 .net "wb_opcode", 3 0, o0x7f3be5aeb798;  0 drivers
v0x55bef05fc360_0 .net "wb_rd", 5 0, L_0x55bef06186e0;  alias, 1 drivers
v0x55bef05fc470_0 .net "wb_reg_write", 0 0, L_0x55bef06189e0;  alias, 1 drivers
o0x7f3be5aeb7c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55bef05fc560_0 .net "wb_rt", 5 0, o0x7f3be5aeb7c8;  0 drivers
v0x55bef05fc640_0 .net "wb_write_data", 31 0, L_0x55bef0618cf0;  alias, 1 drivers
v0x55bef05fc700_0 .net "wb_write_en", 0 0, L_0x55bef0618eb0;  alias, 1 drivers
v0x55bef05fc7f0_0 .net "wb_write_reg", 5 0, L_0x55bef0618c00;  alias, 1 drivers
L_0x55bef0618b10 .cmp/eq 4, o0x7f3be5aeb798, L_0x7f3be57b7840;
L_0x55bef0618c00 .functor MUXZ 6, L_0x55bef06186e0, o0x7f3be5aeb7c8, L_0x55bef0618b10, C4<>;
L_0x55bef0618cf0 .functor MUXZ 32, L_0x55bef0618670, v0x55bef05fa3c0_0, L_0x55bef0618a50, C4<>;
S_0x55bef05fff50 .scope function.vec4.s32, "get_opcode" "get_opcode" 24 25, 24 25 0, S_0x55bef04e2f10;
 .timescale -9 -12;
; Variable get_opcode is vec4 return value of scope S_0x55bef05fff50
v0x55bef0600210_0 .var "instr", 31 0;
TD_tb_cpu.get_opcode ;
    %load/vec4 v0x55bef0600210_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to get_opcode (store_vec4_to_lval)
    %end;
    .scope S_0x55bef05d10e0;
T_3 ;
    %wait E_0x55bef05d13f0;
    %load/vec4 v0x55bef05d1620_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05d1450_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x55bef05d16f0_0;
    %inv;
    %store/vec4 v0x55bef05d1450_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x55bef05d1530_0;
    %store/vec4 v0x55bef05d1450_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55bef05d23d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05d2760_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55bef05d23d0;
T_5 ;
    %wait E_0x55bef03fbac0;
    %load/vec4 v0x55bef05d2830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05d2760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bef05d2670_0;
    %assign/vec4 v0x55bef05d2760_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bef05cd730;
T_6 ;
    %wait E_0x55bef05cda60;
    %load/vec4 v0x55bef05ce2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_6.2, 5;
    %load/vec4 v0x55bef05ce2d0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v0x55bef05ce2d0_0;
    %load/vec4a v0x55bef05ce4b0, 4;
    %store/vec4 v0x55bef05ce3e0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05ce3e0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bef05cd730;
T_7 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05ce4b0, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05ce4b0, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05ce4b0, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05ce4b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05ce4b0, 4, 0;
    %vpi_call/w 16 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x55bef05ce4b0, 0>, &A<v0x55bef05ce4b0, 1>, &A<v0x55bef05ce4b0, 2>, &A<v0x55bef05ce4b0, 3>, &A<v0x55bef05ce4b0, 4> {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55bef05ccdf0;
T_8 ;
    %wait E_0x55bef05cd0b0;
    %load/vec4 v0x55bef05cd1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05cd3a0_0, 0;
    %load/vec4 v0x55bef05cd460_0;
    %assign/vec4 v0x55bef05cd590_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bef05cd2b0_0;
    %assign/vec4 v0x55bef05cd3a0_0, 0;
    %load/vec4 v0x55bef05cd460_0;
    %assign/vec4 v0x55bef05cd590_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bef05c78b0;
T_9 ;
    %wait E_0x55bef05c8390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05c8770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05c8860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05c84d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05c85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05c86a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %load/vec4 v0x55bef05c8930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.0 ;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c84d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c8770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c84d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c8860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c84d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c84d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05c83f0_0, 0, 3;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c86a0_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c85a0_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05c85a0_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55bef05c8fd0;
T_10 ;
    %wait E_0x55bef05c91e0;
    %load/vec4 v0x55bef05cb1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05ca120_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55bef05ca120_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55bef05ca120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bef05ca6d0, 0, 4;
    %load/vec4 v0x55bef05ca120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bef05ca120_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55bef05ca610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55bef05cb290_0;
    %load/vec4 v0x55bef05cb370_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bef05ca6d0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55bef05cb370_0, v0x55bef05cb290_0, $time, v0x55bef05ca610_0, v0x55bef05ca360_0, v0x55bef05ca530_0 {0 0 0};
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55bef05c8b30;
T_11 ;
    %wait E_0x55bef05c8d20;
    %load/vec4 v0x55bef05c8eb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55bef05c8eb0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bef05c8da0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55bef05c8eb0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bef05c8da0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55bef05c73e0;
T_12 ;
    %wait E_0x55bef05c7830;
    %load/vec4 v0x55bef05cc5e0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55bef05cc370_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55bef05cc370_0, v0x55bef05cc6a0_0, S<0,vec4,s10>, &PV<v0x55bef05cc370_0, 22, 10> {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55bef05c73e0;
T_13 ;
    %wait E_0x55bef03fbac0;
    %load/vec4 v0x55bef05cc820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55bef05cb960_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55bef05cc520_0, v0x55bef05cc370_0, v0x55bef05cc5e0_0, v0x55bef05cc760_0, v0x55bef05cc8c0_0, v0x55bef05cc6a0_0, S<0,vec4,s32>, v0x55bef05cb960_0, v0x55bef05cbc80_0 {1 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55bef05c5240;
T_14 ;
    %wait E_0x55bef03fbac0;
    %load/vec4 v0x55bef05c6e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05c5b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05c5d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05c5dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05c5790_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05c5c70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05c5f40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05c6010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c5e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c5600_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bef05c5510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c56f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c58a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55bef05c6850_0;
    %assign/vec4 v0x55bef05c5b60_0, 0;
    %load/vec4 v0x55bef05c6a10_0;
    %assign/vec4 v0x55bef05c5d30_0, 0;
    %load/vec4 v0x55bef05c6af0_0;
    %assign/vec4 v0x55bef05c5dd0_0, 0;
    %load/vec4 v0x55bef05c6450_0;
    %assign/vec4 v0x55bef05c5790_0, 0;
    %load/vec4 v0x55bef05c6930_0;
    %assign/vec4 v0x55bef05c5c70_0, 0;
    %load/vec4 v0x55bef05c6c90_0;
    %assign/vec4 v0x55bef05c5f40_0, 0;
    %load/vec4 v0x55bef05c6d70_0;
    %assign/vec4 v0x55bef05c6010_0, 0;
    %load/vec4 v0x55bef05c6bd0_0;
    %assign/vec4 v0x55bef05c5e70_0, 0;
    %load/vec4 v0x55bef05c65f0_0;
    %assign/vec4 v0x55bef05c5960_0, 0;
    %load/vec4 v0x55bef05c66b0_0;
    %assign/vec4 v0x55bef05c5a00_0, 0;
    %load/vec4 v0x55bef05c62d0_0;
    %assign/vec4 v0x55bef05c5600_0, 0;
    %load/vec4 v0x55bef05c6100_0;
    %assign/vec4 v0x55bef05c5510_0, 0;
    %load/vec4 v0x55bef05c6390_0;
    %assign/vec4 v0x55bef05c56f0_0, 0;
    %load/vec4 v0x55bef05c6530_0;
    %assign/vec4 v0x55bef05c58a0_0, 0;
    %load/vec4 v0x55bef05c6770_0;
    %assign/vec4 v0x55bef05c5aa0_0, 0;
    %load/vec4 v0x55bef05c6450_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55bef05c6850_0, v0x55bef05c6930_0, v0x55bef05c6c90_0, v0x55bef05c6d70_0, S<0,vec4,s32>, v0x55bef05c6450_0, v0x55bef05c6770_0, v0x55bef05c6bd0_0, v0x55bef05c65f0_0 {1 0 0};
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55bef05954e0;
T_15 ;
    %wait E_0x55bef05b8390;
    %load/vec4 v0x55bef0508790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05bf860_0, 0, 32;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x55bef0546210_0;
    %load/vec4 v0x55bef0522dc0_0;
    %add;
    %store/vec4 v0x55bef05bf860_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x55bef0546210_0;
    %load/vec4 v0x55bef0522dc0_0;
    %sub;
    %store/vec4 v0x55bef05bf860_0, 0, 32;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x55bef0546210_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bef05bf860_0, 0, 32;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x55bef0546210_0;
    %store/vec4 v0x55bef05bf860_0, 0, 32;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55bef04e8410;
T_16 ;
    %wait E_0x55bef03fbc40;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55bef05c1170_0, v0x55bef05c0fd0_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55bef05c16b0;
T_17 ;
    %wait E_0x55bef03fbac0;
    %load/vec4 v0x55bef05c2120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05c21e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05c22c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05c2600_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05c27a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bef05c2520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c2460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05c23a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55bef05c19b0_0;
    %assign/vec4 v0x55bef05c21e0_0, 0;
    %load/vec4 v0x55bef05c1aa0_0;
    %assign/vec4 v0x55bef05c22c0_0, 0;
    %load/vec4 v0x55bef05c1e20_0;
    %assign/vec4 v0x55bef05c2600_0, 0;
    %load/vec4 v0x55bef05c1fa0_0;
    %assign/vec4 v0x55bef05c27a0_0, 0;
    %load/vec4 v0x55bef05c1d80_0;
    %assign/vec4 v0x55bef05c2520_0, 0;
    %load/vec4 v0x55bef05c2080_0;
    %assign/vec4 v0x55bef05c2880_0, 0;
    %load/vec4 v0x55bef05c1c40_0;
    %assign/vec4 v0x55bef05c2460_0, 0;
    %load/vec4 v0x55bef05c1ee0_0;
    %assign/vec4 v0x55bef05c26e0_0, 0;
    %load/vec4 v0x55bef05c1ba0_0;
    %assign/vec4 v0x55bef05c23a0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55bef05c19b0_0, v0x55bef05c1aa0_0, v0x55bef05c1e20_0, v0x55bef05c1fa0_0, v0x55bef05c1d80_0, v0x55bef05c1ee0_0, v0x55bef05c1ba0_0 {0 0 0};
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55bef05d3d20;
T_18 ;
    %wait E_0x55bef05d4100;
    %load/vec4 v0x55bef05d4950_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.2, 5;
    %load/vec4 v0x55bef05d4950_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %ix/getv 4, v0x55bef05d4950_0;
    %load/vec4a v0x55bef05d4be0, 4;
    %store/vec4 v0x55bef05d75a0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05d75a0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55bef05d3d20;
T_19 ;
    %wait E_0x55bef05d4080;
    %load/vec4 v0x55bef05d74b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55bef05d4950_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.4, 5;
    %load/vec4 v0x55bef05d4950_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55bef05d7660_0;
    %ix/getv 3, v0x55bef05d4950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bef05d4be0, 0, 4;
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55bef05d3d20;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05d4b40_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55bef05d4b40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bef05d4b40_0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %load/vec4 v0x55bef05d4b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bef05d4b40_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05d4be0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55bef05d38c0;
T_21 ;
    %wait E_0x55bef03fbac0;
    %load/vec4 v0x55bef05d7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55bef05d79a0_0, v0x55bef05d8030_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55bef04e28f0;
T_22 ;
    %wait E_0x55bef05dd5a0;
    %load/vec4 v0x55bef05de020_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_22.0, 8;
    %ix/getv 4, v0x55bef05de020_0;
    %load/vec4a v0x55bef05de160, 4;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x55bef05de0c0_0, 0, 32;
    %load/vec4 v0x55bef05de020_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_22.2, 5;
    %vpi_call/w 23 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x55bef05de020_0, v0x55bef05de020_0, &A<v0x55bef05de160, v0x55bef05de020_0 > {0 0 0};
T_22.2 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55bef04e28f0;
T_23 ;
    %fork t_1, S_0x55bef05dddf0;
    %jmp t_0;
    .scope S_0x55bef05dddf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05ddf80_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x55bef05ddf80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bef05ddf80_0;
    %store/vec4a v0x55bef05de160, 4, 0;
    %load/vec4 v0x55bef05ddf80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bef05ddf80_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05de160, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05de160, 4, 0;
    %end;
    .scope S_0x55bef04e28f0;
t_0 %join;
    %end;
    .thread T_23;
    .scope S_0x55bef05f3d60;
T_24 ;
    %wait E_0x55bef05f40e0;
    %load/vec4 v0x55bef05f4310_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05f4140_0, 0, 1;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v0x55bef05f43e0_0;
    %inv;
    %store/vec4 v0x55bef05f4140_0, 0, 1;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v0x55bef05f4220_0;
    %store/vec4 v0x55bef05f4140_0, 0, 1;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55bef05f5130;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05f5530_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x55bef05f5130;
T_26 ;
    %wait E_0x55bef05e1110;
    %load/vec4 v0x55bef05f5600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05f5530_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55bef05f5440_0;
    %assign/vec4 v0x55bef05f5530_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55bef05f02d0;
T_27 ;
    %wait E_0x55bef05f0600;
    %load/vec4 v0x55bef05f0e70_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_27.2, 5;
    %load/vec4 v0x55bef05f0e70_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 4, v0x55bef05f0e70_0;
    %load/vec4a v0x55bef05f1140, 4;
    %store/vec4 v0x55bef05f1040_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05f1040_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55bef05f02d0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05f0f80_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x55bef05f0f80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bef05f0f80_0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %load/vec4 v0x55bef05f0f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bef05f0f80_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f1140, 4, 0;
    %end;
    .thread T_28;
    .scope S_0x55bef05ef990;
T_29 ;
    %wait E_0x55bef05efc50;
    %load/vec4 v0x55bef05efd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05eff40_0, 0;
    %load/vec4 v0x55bef05f0000_0;
    %assign/vec4 v0x55bef05f0130_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55bef05efe50_0;
    %assign/vec4 v0x55bef05eff40_0, 0;
    %load/vec4 v0x55bef05f0000_0;
    %assign/vec4 v0x55bef05f0130_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55bef05ea320;
T_30 ;
    %wait E_0x55bef05eae00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05eb1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05eb2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05eaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05eb010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef05eb110_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %load/vec4 v0x55bef05eb3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %jmp T_30.11;
T_30.0 ;
    %jmp T_30.11;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eaf40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eaf40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eaf40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eaf40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bef05eae60_0, 0, 3;
    %jmp T_30.11;
T_30.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb110_0, 0, 1;
    %jmp T_30.11;
T_30.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb010_0, 0, 1;
    %jmp T_30.11;
T_30.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef05eb010_0, 0, 1;
    %jmp T_30.11;
T_30.11 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55bef05eba40;
T_31 ;
    %wait E_0x55bef05ebc50;
    %load/vec4 v0x55bef05edc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05ecb90_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x55bef05ecb90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55bef05ecb90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bef05ed140, 0, 4;
    %load/vec4 v0x55bef05ecb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bef05ecb90_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55bef05ed080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x55bef05edd00_0;
    %load/vec4 v0x55bef05edde0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bef05ed140, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55bef05edde0_0, v0x55bef05edd00_0, $time, v0x55bef05ed080_0, v0x55bef05ecdd0_0, v0x55bef05ecfa0_0 {0 0 0};
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55bef05eb5a0;
T_32 ;
    %wait E_0x55bef05eb790;
    %load/vec4 v0x55bef05eb920_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55bef05eb920_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bef05eb810_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55bef05eb920_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bef05eb810_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55bef05e9e50;
T_33 ;
    %wait E_0x55bef05ea2a0;
    %load/vec4 v0x55bef05ef0f0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x55bef05eee80_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55bef05eee80_0, v0x55bef05ef1b0_0, S<0,vec4,s10>, &PV<v0x55bef05eee80_0, 22, 10> {1 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55bef05e9e50;
T_34 ;
    %wait E_0x55bef05e1110;
    %load/vec4 v0x55bef05ef330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x55bef05ee430_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55bef05ef030_0, v0x55bef05eee80_0, v0x55bef05ef0f0_0, v0x55bef05ef270_0, v0x55bef05ef3d0_0, v0x55bef05ef1b0_0, S<0,vec4,s32>, v0x55bef05ee430_0, v0x55bef05ee750_0 {1 0 0};
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55bef05e79c0;
T_35 ;
    %wait E_0x55bef05e1110;
    %load/vec4 v0x55bef05e9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05e85d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05e8750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05e8820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05e8220_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05e8690_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05e89c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05e8a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e88f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e83f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e8490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e8090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bef05e7fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e8180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e8330_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55bef05e9290_0;
    %assign/vec4 v0x55bef05e85d0_0, 0;
    %load/vec4 v0x55bef05e9450_0;
    %assign/vec4 v0x55bef05e8750_0, 0;
    %load/vec4 v0x55bef05e9530_0;
    %assign/vec4 v0x55bef05e8820_0, 0;
    %load/vec4 v0x55bef05e8e90_0;
    %assign/vec4 v0x55bef05e8220_0, 0;
    %load/vec4 v0x55bef05e9370_0;
    %assign/vec4 v0x55bef05e8690_0, 0;
    %load/vec4 v0x55bef05e96d0_0;
    %assign/vec4 v0x55bef05e89c0_0, 0;
    %load/vec4 v0x55bef05e97b0_0;
    %assign/vec4 v0x55bef05e8a90_0, 0;
    %load/vec4 v0x55bef05e9610_0;
    %assign/vec4 v0x55bef05e88f0_0, 0;
    %load/vec4 v0x55bef05e9030_0;
    %assign/vec4 v0x55bef05e83f0_0, 0;
    %load/vec4 v0x55bef05e90f0_0;
    %assign/vec4 v0x55bef05e8490_0, 0;
    %load/vec4 v0x55bef05e8d10_0;
    %assign/vec4 v0x55bef05e8090_0, 0;
    %load/vec4 v0x55bef05e8b60_0;
    %assign/vec4 v0x55bef05e7fa0_0, 0;
    %load/vec4 v0x55bef05e8dd0_0;
    %assign/vec4 v0x55bef05e8180_0, 0;
    %load/vec4 v0x55bef05e8f70_0;
    %assign/vec4 v0x55bef05e8330_0, 0;
    %load/vec4 v0x55bef05e91b0_0;
    %assign/vec4 v0x55bef05e8530_0, 0;
    %load/vec4 v0x55bef05e8e90_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55bef05e9290_0, v0x55bef05e9370_0, v0x55bef05e96d0_0, v0x55bef05e97b0_0, S<0,vec4,s32>, v0x55bef05e8e90_0, v0x55bef05e91b0_0, v0x55bef05e9610_0, v0x55bef05e9030_0 {1 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55bef05e0f10;
T_36 ;
    %wait E_0x55bef05e11f0;
    %load/vec4 v0x55bef05e1450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05e1940_0, 0, 32;
    %jmp T_36.5;
T_36.0 ;
    %load/vec4 v0x55bef05e1370_0;
    %load/vec4 v0x55bef05e1510_0;
    %add;
    %store/vec4 v0x55bef05e1940_0, 0, 32;
    %jmp T_36.5;
T_36.1 ;
    %load/vec4 v0x55bef05e1370_0;
    %load/vec4 v0x55bef05e1510_0;
    %sub;
    %store/vec4 v0x55bef05e1940_0, 0, 32;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v0x55bef05e1370_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bef05e1940_0, 0, 32;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v0x55bef05e1370_0;
    %store/vec4 v0x55bef05e1940_0, 0, 32;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55bef05e0bd0;
T_37 ;
    %wait E_0x55bef05e0eb0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55bef05e3330_0, v0x55bef05e3190_0 {0 0 0};
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55bef05e38e0;
T_38 ;
    %wait E_0x55bef05e1110;
    %load/vec4 v0x55bef05e4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05e4610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bef05e46f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05e4a30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bef05e4ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bef05e4950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e4dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e4c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bef05e47d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55bef05e3dd0_0;
    %assign/vec4 v0x55bef05e4610_0, 0;
    %load/vec4 v0x55bef05e3ec0_0;
    %assign/vec4 v0x55bef05e46f0_0, 0;
    %load/vec4 v0x55bef05e4230_0;
    %assign/vec4 v0x55bef05e4a30_0, 0;
    %load/vec4 v0x55bef05e43d0_0;
    %assign/vec4 v0x55bef05e4ce0_0, 0;
    %load/vec4 v0x55bef05e4150_0;
    %assign/vec4 v0x55bef05e4950_0, 0;
    %load/vec4 v0x55bef05e44b0_0;
    %assign/vec4 v0x55bef05e4dc0_0, 0;
    %load/vec4 v0x55bef05e4060_0;
    %assign/vec4 v0x55bef05e4890_0, 0;
    %load/vec4 v0x55bef05e4310_0;
    %assign/vec4 v0x55bef05e4c20_0, 0;
    %load/vec4 v0x55bef05e3fc0_0;
    %assign/vec4 v0x55bef05e47d0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55bef05e3dd0_0, v0x55bef05e3ec0_0, v0x55bef05e4230_0, v0x55bef05e43d0_0, v0x55bef05e4150_0, v0x55bef05e4310_0, v0x55bef05e3fc0_0 {0 0 0};
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55bef05f6af0;
T_39 ;
    %wait E_0x55bef05f6ed0;
    %load/vec4 v0x55bef05f7720_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.2, 5;
    %load/vec4 v0x55bef05f7720_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %ix/getv 4, v0x55bef05f7720_0;
    %load/vec4a v0x55bef05f79b0, 4;
    %store/vec4 v0x55bef05fa3c0_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05fa3c0_0, 0, 32;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55bef05f6af0;
T_40 ;
    %wait E_0x55bef05f6e50;
    %load/vec4 v0x55bef05fa280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x55bef05f7720_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_40.4, 5;
    %load/vec4 v0x55bef05f7720_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x55bef05fa4a0_0;
    %ix/getv 3, v0x55bef05f7720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bef05f79b0, 0, 4;
T_40.2 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55bef05f6af0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bef05f7910_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x55bef05f7910_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55bef05f7910_0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %load/vec4 v0x55bef05f7910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bef05f7910_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bef05f79b0, 4, 0;
    %end;
    .thread T_41;
    .scope S_0x55bef05f6690;
T_42 ;
    %wait E_0x55bef05e1110;
    %load/vec4 v0x55bef05fa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55bef05fa7b0_0, v0x55bef05fae20_0 {0 0 0};
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55bef04e2f10;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef06002f0_0, 0, 1;
T_43.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55bef06002f0_0;
    %inv;
    %store/vec4 v0x55bef06002f0_0, 0, 1;
    %jmp T_43.0;
    %end;
    .thread T_43;
    .scope S_0x55bef04e2f10;
T_44 ;
    %vpi_call/w 24 32 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 33 "$display", "  SCU ISA Pipelined CPU - im.v Execution" {0 0 0};
    %vpi_call/w 24 34 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bef06003b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bef06003b0_0, 0, 1;
    %vpi_call/w 24 40 "$display", "Time: %0t | Reset Released\012", $time {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x55bef05ebe90_0, 0, 6;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55bef05ebf90_0, 0, 32;
    %fork TD_tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE.initialize_register, S_0x55bef05ebc90;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x55bef05ebe90_0, 0, 6;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x55bef05ebf90_0, 0, 32;
    %fork TD_tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE.initialize_register, S_0x55bef05ebc90;
    %join;
    %vpi_call/w 24 45 "$display", "Time: %0t | Initialized x2=100, x3=200\012", $time {0 0 0};
    %vpi_call/w 24 48 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 49 "$display", "INITIAL DATA ARRAY (from dmem[100-109]):" {0 0 0};
    %vpi_call/w 24 50 "$display", "========================================" {0 0 0};
    %delay 5000, 0;
    %vpi_call/w 24 52 "$display", "dmem[100] = %0d", &A<v0x55bef05f79b0, 100> {0 0 0};
    %vpi_call/w 24 53 "$display", "dmem[101] = %0d", &A<v0x55bef05f79b0, 101> {0 0 0};
    %vpi_call/w 24 54 "$display", "dmem[102] = %0d", &A<v0x55bef05f79b0, 102> {0 0 0};
    %vpi_call/w 24 55 "$display", "dmem[103] = %0d", &A<v0x55bef05f79b0, 103> {0 0 0};
    %vpi_call/w 24 56 "$display", "dmem[104] = %0d", &A<v0x55bef05f79b0, 104> {0 0 0};
    %vpi_call/w 24 57 "$display", "dmem[105] = %0d", &A<v0x55bef05f79b0, 105> {0 0 0};
    %vpi_call/w 24 58 "$display", "dmem[106] = %0d", &A<v0x55bef05f79b0, 106> {0 0 0};
    %vpi_call/w 24 59 "$display", "dmem[107] = %0d", &A<v0x55bef05f79b0, 107> {0 0 0};
    %vpi_call/w 24 60 "$display", "dmem[108] = %0d", &A<v0x55bef05f79b0, 108> {0 0 0};
    %vpi_call/w 24 61 "$display", "dmem[109] = %0d", &A<v0x55bef05f79b0, 109> {0 0 0};
    %vpi_call/w 24 62 "$display", "\012" {0 0 0};
    %vpi_call/w 24 65 "$display", "Program Trace (First 16 Instructions):" {0 0 0};
    %vpi_call/w 24 66 "$display", "Addr | Instruction (Binary)" {0 0 0};
    %vpi_call/w 24 67 "$display", "-----|----------------------------------------" {0 0 0};
    %vpi_call/w 24 69 "$display", "  0  | 1111_000000_000000_101000_0000010011" {0 0 0};
    %vpi_call/w 24 70 "$display", "  1  | 1111_000000_000000_101001_0001000010" {0 0 0};
    %vpi_call/w 24 71 "$display", "  2  | 1111_000000_000000_101010_0000100101" {0 0 0};
    %vpi_call/w 24 72 "$display", "  3  | 1111_000000_000000_101011_0000101100" {0 0 0};
    %vpi_call/w 24 73 "$display", "  4  | 1111_000000_000000_101100_0000110001" {0 0 0};
    %vpi_call/w 24 74 "$display", "  5  | 1111_000000_000000_101101_0000010010" {0 0 0};
    %vpi_call/w 24 75 "$display", "  6  | 1111_000000_000000_101110_0000010010" {0 0 0};
    %vpi_call/w 24 76 "$display", "  7  | 1111_000000_000000_101111_0000010100" {0 0 0};
    %vpi_call/w 24 77 "$display", "  8  | 0101_000000_000001_000100_1111111111" {0 0 0};
    %vpi_call/w 24 78 "$display", "  9  | 1110_000000_000010_010100_0000000000" {0 0 0};
    %vpi_call/w 24 79 "$display", "  10 | 0000_000000_000000_000000_0000000000" {0 0 0};
    %vpi_call/w 24 80 "$display", "  11 | 0000_000000_000000_000000_0000000000" {0 0 0};
    %vpi_call/w 24 81 "$display", "  12 | 0011_010100_000011_000000_0000000000" {0 0 0};
    %vpi_call/w 24 82 "$display", "  13 | 0111_000000_000000_000000_0000000000" {0 0 0};
    %vpi_call/w 24 83 "$display", "  14 | 0000_000000_000000_000000_0000000000" {0 0 0};
    %vpi_call/w 24 84 "$display", "  15 | 0000_000000_000000_000000_0000000000" {0 0 0};
    %vpi_call/w 24 85 "$display", "\012" {0 0 0};
    %vpi_call/w 24 88 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 89 "$display", "PHASE 1: Load Constants into Registers" {0 0 0};
    %vpi_call/w 24 90 "$display", "mem[0-7]: SVPC instructions load PC+1 into x40-x47" {0 0 0};
    %vpi_call/w 24 91 "$display", "========================================\012" {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 24 95 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 96 "$display", "PHASE 2: INC and Load" {0 0 0};
    %vpi_call/w 24 97 "$display", "mem[8]: INC x1, x0, -1 (x1 = 0 + (-1) = -1)" {0 0 0};
    %vpi_call/w 24 98 "$display", "mem[9]: LD x4, x2, 0 (x4 = Mem[x2] = Mem[x40])" {0 0 0};
    %vpi_call/w 24 99 "$display", "========================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 24 103 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 104 "$display", "PHASE 3: Loop Initialization" {0 0 0};
    %vpi_call/w 24 105 "$display", "mem[16]: INC x10, x0, 1 (x10 = 1, loop counter)" {0 0 0};
    %vpi_call/w 24 106 "$display", "mem[17]: ADD x23, x10, x2 (x23 = 1 + x40)" {0 0 0};
    %vpi_call/w 24 107 "$display", "mem[18]: ADD x24, x11, x3 (x24 = x11 + x41)" {0 0 0};
    %vpi_call/w 24 108 "$display", "mem[19]: LD x25, x11, -1" {0 0 0};
    %vpi_call/w 24 109 "$display", "mem[20]: LD x26, x11, 0" {0 0 0};
    %vpi_call/w 24 110 "$display", "mem[21]: LD x27, x11, 1" {0 0 0};
    %vpi_call/w 24 111 "$display", "========================================\012" {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 24 115 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 116 "$display", "PHASE 4: First Loop Iteration" {0 0 0};
    %vpi_call/w 24 117 "$display", "mem[22]: SUB x13, x26, x26 (x13 = 0, sets Z flag)" {0 0 0};
    %vpi_call/w 24 118 "$display", "mem[23]: BRN (Branch if Negative)" {0 0 0};
    %vpi_call/w 24 119 "$display", "mem[24]: SUB x13, x27, x26" {0 0 0};
    %vpi_call/w 24 120 "$display", "mem[25]: BRN" {0 0 0};
    %vpi_call/w 24 121 "$display", "mem[26]: SUB x13, x26, x26" {0 0 0};
    %vpi_call/w 24 122 "$display", "mem[27]: BRN" {0 0 0};
    %vpi_call/w 24 123 "$display", "mem[28]: ST x26, x12, 0 (Store to memory)" {0 0 0};
    %vpi_call/w 24 124 "$display", "mem[29]: INC x10, x10, 1 (Increment loop counter)" {0 0 0};
    %vpi_call/w 24 125 "$display", "mem[30]: SUB x13, x10, x4 (Compare counter with limit)" {0 0 0};
    %vpi_call/w 24 126 "$display", "========================================\012" {0 0 0};
    %delay 300000, 0;
    %vpi_call/w 24 130 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 131 "$display", "PHASE 5: Loop Control" {0 0 0};
    %vpi_call/w 24 132 "$display", "mem[31]: BRZ (Branch if Zero - loop condition)" {0 0 0};
    %vpi_call/w 24 133 "$display", "mem[32]: J x5 (Unconditional Jump)" {0 0 0};
    %vpi_call/w 24 134 "$display", "========================================\012" {0 0 0};
    %delay 150000, 0;
    %vpi_call/w 24 138 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 139 "$display", "Running Extended Execution..." {0 0 0};
    %vpi_call/w 24 140 "$display", "Observing pipeline steady state and forwarding" {0 0 0};
    %vpi_call/w 24 141 "$display", "========================================\012" {0 0 0};
    %delay 100000000, 0;
    %vpi_call/w 24 144 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 24 145 "$display", "FINAL DATA ARRAYS:" {0 0 0};
    %vpi_call/w 24 146 "$display", "========================================" {0 0 0};
    %vpi_call/w 24 147 "$display", "\012INPUT ARRAY (dmem[100-109]):" {0 0 0};
    %vpi_call/w 24 148 "$display", "dmem[100] = %0d", &A<v0x55bef05f79b0, 100> {0 0 0};
    %vpi_call/w 24 149 "$display", "dmem[101] = %0d", &A<v0x55bef05f79b0, 101> {0 0 0};
    %vpi_call/w 24 150 "$display", "dmem[102] = %0d", &A<v0x55bef05f79b0, 102> {0 0 0};
    %vpi_call/w 24 151 "$display", "dmem[103] = %0d", &A<v0x55bef05f79b0, 103> {0 0 0};
    %vpi_call/w 24 152 "$display", "dmem[104] = %0d", &A<v0x55bef05f79b0, 104> {0 0 0};
    %vpi_call/w 24 153 "$display", "dmem[105] = %0d", &A<v0x55bef05f79b0, 105> {0 0 0};
    %vpi_call/w 24 154 "$display", "dmem[106] = %0d", &A<v0x55bef05f79b0, 106> {0 0 0};
    %vpi_call/w 24 155 "$display", "dmem[107] = %0d", &A<v0x55bef05f79b0, 107> {0 0 0};
    %vpi_call/w 24 156 "$display", "dmem[108] = %0d", &A<v0x55bef05f79b0, 108> {0 0 0};
    %vpi_call/w 24 157 "$display", "dmem[109] = %0d", &A<v0x55bef05f79b0, 109> {0 0 0};
    %vpi_call/w 24 159 "$display", "\012OUTPUT ARRAY (dmem[200-209]):" {0 0 0};
    %vpi_call/w 24 160 "$display", "dmem[200] = %0d", &A<v0x55bef05f79b0, 200> {0 0 0};
    %vpi_call/w 24 161 "$display", "dmem[201] = %0d", &A<v0x55bef05f79b0, 201> {0 0 0};
    %vpi_call/w 24 162 "$display", "dmem[202] = %0d", &A<v0x55bef05f79b0, 202> {0 0 0};
    %vpi_call/w 24 163 "$display", "dmem[203] = %0d", &A<v0x55bef05f79b0, 203> {0 0 0};
    %vpi_call/w 24 164 "$display", "dmem[204] = %0d", &A<v0x55bef05f79b0, 204> {0 0 0};
    %vpi_call/w 24 165 "$display", "dmem[205] = %0d", &A<v0x55bef05f79b0, 205> {0 0 0};
    %vpi_call/w 24 166 "$display", "dmem[206] = %0d", &A<v0x55bef05f79b0, 206> {0 0 0};
    %vpi_call/w 24 167 "$display", "dmem[207] = %0d", &A<v0x55bef05f79b0, 207> {0 0 0};
    %vpi_call/w 24 168 "$display", "dmem[208] = %0d", &A<v0x55bef05f79b0, 208> {0 0 0};
    %vpi_call/w 24 169 "$display", "dmem[209] = %0d", &A<v0x55bef05f79b0, 209> {0 0 0};
    %vpi_call/w 24 170 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 24 172 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 24 173 "$display", "  CPU Execution Complete" {0 0 0};
    %vpi_call/w 24 174 "$display", "  Program from im.v Successfully Executed" {0 0 0};
    %vpi_call/w 24 175 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 24 177 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
