<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/rtl/MbistPipeIcacheDataWay2.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">rtl/rtl</a> - MbistPipeIcacheDataWay2.sv<span style="font-size: 80%;"> (source / <a href="MbistPipeIcacheDataWay2.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">126</td>
            <td class="headerCovTableEntry">161</td>
            <td class="headerCovTableEntryMed">78.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-05-12 06:07:04</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : // Standard header to adapt well known macros for prints and assertions.</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : // Users can define 'PRINTF_COND' to add an extra gate to prints.</a>
<a name="61"><span class="lineNum">      61 </span>                :            : `ifndef PRINTF_COND_</a>
<a name="62"><span class="lineNum">      62 </span>                :            :   `ifdef PRINTF_COND</a>
<a name="63"><span class="lineNum">      63 </span>                :            :     `define PRINTF_COND_ (`PRINTF_COND)</a>
<a name="64"><span class="lineNum">      64 </span>                :            :   `else  // PRINTF_COND</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     `define PRINTF_COND_ 1</a>
<a name="66"><span class="lineNum">      66 </span>                :            :   `endif // PRINTF_COND</a>
<a name="67"><span class="lineNum">      67 </span>                :            : `endif // not def PRINTF_COND_</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            : // Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.</a>
<a name="70"><span class="lineNum">      70 </span>                :            : `ifndef ASSERT_VERBOSE_COND_</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   `ifdef ASSERT_VERBOSE_COND</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)</a>
<a name="73"><span class="lineNum">      73 </span>                :            :   `else  // ASSERT_VERBOSE_COND</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     `define ASSERT_VERBOSE_COND_ 1</a>
<a name="75"><span class="lineNum">      75 </span>                :            :   `endif // ASSERT_VERBOSE_COND</a>
<a name="76"><span class="lineNum">      76 </span>                :            : `endif // not def ASSERT_VERBOSE_COND_</a>
<a name="77"><span class="lineNum">      77 </span>                :            : </a>
<a name="78"><span class="lineNum">      78 </span>                :            : // Users can define 'STOP_COND' to add an extra gate to stop conditions.</a>
<a name="79"><span class="lineNum">      79 </span>                :            : `ifndef STOP_COND_</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   `ifdef STOP_COND</a>
<a name="81"><span class="lineNum">      81 </span>                :            :     `define STOP_COND_ (`STOP_COND)</a>
<a name="82"><span class="lineNum">      82 </span>                :            :   `else  // STOP_COND</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     `define STOP_COND_ 1</a>
<a name="84"><span class="lineNum">      84 </span>                :            :   `endif // STOP_COND</a>
<a name="85"><span class="lineNum">      85 </span>                :            : `endif // not def STOP_COND_</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : module MbistPipeIcacheDataWay2(</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">          4 :   input         clock,</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">          1 :   input         reset,</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineCov">          1 :   input  [4:0]  mbist_array,</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">          1 :   input         mbist_all,</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineCov">          2 :   input         mbist_req,</span></a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">          1 :   output        mbist_ack,</span></a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineNoCov">          0 :   input         mbist_writeen,</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineNoCov">          0 :   input         mbist_be,</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineCov">          2 :   input  [8:0]  mbist_addr,</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineCov">          2 :   input  [65:0] mbist_indata,</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">          2 :   input         mbist_readen,</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">          2 :   input  [8:0]  mbist_addr_rd,</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">          1 :   output [65:0] mbist_outdata,</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_0_addr,</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_0_addr_rd,</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_0_wdata,</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">          1 :   output        toSRAM_0_wmask,</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">          1 :   output        toSRAM_0_re,</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">          1 :   output        toSRAM_0_we,</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_0_rdata,</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">          1 :   output        toSRAM_0_ack,</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">          1 :   output        toSRAM_0_selectedOH,</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_0_array,</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_1_addr,</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_1_addr_rd,</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_1_wdata,</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">          1 :   output        toSRAM_1_wmask,</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_1_re,</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">          1 :   output        toSRAM_1_we,</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_1_rdata,</span></a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">          1 :   output        toSRAM_1_ack,</span></a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_1_selectedOH,</span></a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_1_array,</span></a>
<a name="121"><span class="lineNum">     121 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_2_addr,</span></a>
<a name="122"><span class="lineNum">     122 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_2_addr_rd,</span></a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_2_wdata,</span></a>
<a name="124"><span class="lineNum">     124 </span>                :<span class="lineCov">          1 :   output        toSRAM_2_wmask,</span></a>
<a name="125"><span class="lineNum">     125 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_2_re,</span></a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">          1 :   output        toSRAM_2_we,</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_2_rdata,</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineCov">          1 :   output        toSRAM_2_ack,</span></a>
<a name="129"><span class="lineNum">     129 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_2_selectedOH,</span></a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_2_array,</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_3_addr,</span></a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_3_addr_rd,</span></a>
<a name="133"><span class="lineNum">     133 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_3_wdata,</span></a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineCov">          1 :   output        toSRAM_3_wmask,</span></a>
<a name="135"><span class="lineNum">     135 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_3_re,</span></a>
<a name="136"><span class="lineNum">     136 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_3_we,</span></a>
<a name="137"><span class="lineNum">     137 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_3_rdata,</span></a>
<a name="138"><span class="lineNum">     138 </span>                :<span class="lineCov">          1 :   output        toSRAM_3_ack,</span></a>
<a name="139"><span class="lineNum">     139 </span>                :<span class="lineCov">          1 :   output        toSRAM_3_selectedOH,</span></a>
<a name="140"><span class="lineNum">     140 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_3_array,</span></a>
<a name="141"><span class="lineNum">     141 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_4_addr,</span></a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_4_addr_rd,</span></a>
<a name="143"><span class="lineNum">     143 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_4_wdata,</span></a>
<a name="144"><span class="lineNum">     144 </span>                :<span class="lineCov">          1 :   output        toSRAM_4_wmask,</span></a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">          1 :   output        toSRAM_4_re,</span></a>
<a name="146"><span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_4_we,</span></a>
<a name="147"><span class="lineNum">     147 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_4_rdata,</span></a>
<a name="148"><span class="lineNum">     148 </span>                :<span class="lineCov">          1 :   output        toSRAM_4_ack,</span></a>
<a name="149"><span class="lineNum">     149 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_4_selectedOH,</span></a>
<a name="150"><span class="lineNum">     150 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_4_array,</span></a>
<a name="151"><span class="lineNum">     151 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_5_addr,</span></a>
<a name="152"><span class="lineNum">     152 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_5_addr_rd,</span></a>
<a name="153"><span class="lineNum">     153 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_5_wdata,</span></a>
<a name="154"><span class="lineNum">     154 </span>                :<span class="lineCov">          1 :   output        toSRAM_5_wmask,</span></a>
<a name="155"><span class="lineNum">     155 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_5_re,</span></a>
<a name="156"><span class="lineNum">     156 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_5_we,</span></a>
<a name="157"><span class="lineNum">     157 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_5_rdata,</span></a>
<a name="158"><span class="lineNum">     158 </span>                :<span class="lineCov">          1 :   output        toSRAM_5_ack,</span></a>
<a name="159"><span class="lineNum">     159 </span>                :<span class="lineCov">          1 :   output        toSRAM_5_selectedOH,</span></a>
<a name="160"><span class="lineNum">     160 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_5_array,</span></a>
<a name="161"><span class="lineNum">     161 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_6_addr,</span></a>
<a name="162"><span class="lineNum">     162 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_6_addr_rd,</span></a>
<a name="163"><span class="lineNum">     163 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_6_wdata,</span></a>
<a name="164"><span class="lineNum">     164 </span>                :<span class="lineCov">          1 :   output        toSRAM_6_wmask,</span></a>
<a name="165"><span class="lineNum">     165 </span>                :<span class="lineCov">          1 :   output        toSRAM_6_re,</span></a>
<a name="166"><span class="lineNum">     166 </span>                :<span class="lineCov">          1 :   output        toSRAM_6_we,</span></a>
<a name="167"><span class="lineNum">     167 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_6_rdata,</span></a>
<a name="168"><span class="lineNum">     168 </span>                :<span class="lineCov">          1 :   output        toSRAM_6_ack,</span></a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_6_selectedOH,</span></a>
<a name="170"><span class="lineNum">     170 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_6_array,</span></a>
<a name="171"><span class="lineNum">     171 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_7_addr,</span></a>
<a name="172"><span class="lineNum">     172 </span>                :<span class="lineCov">          1 :   output [8:0]  toSRAM_7_addr_rd,</span></a>
<a name="173"><span class="lineNum">     173 </span>                :<span class="lineCov">          1 :   output [65:0] toSRAM_7_wdata,</span></a>
<a name="174"><span class="lineNum">     174 </span>                :<span class="lineCov">          1 :   output        toSRAM_7_wmask,</span></a>
<a name="175"><span class="lineNum">     175 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_7_re,</span></a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineNoCov">          0 :   output        toSRAM_7_we,</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">          1 :   input  [65:0] toSRAM_7_rdata,</span></a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineCov">          1 :   output        toSRAM_7_ack,</span></a>
<a name="179"><span class="lineNum">     179 </span>                :<span class="lineCov">          1 :   output        toSRAM_7_selectedOH,</span></a>
<a name="180"><span class="lineNum">     180 </span>                :<span class="lineCov">          1 :   output [4:0]  toSRAM_7_array</span></a>
<a name="181"><span class="lineNum">     181 </span>                :            : );</a>
<a name="182"><span class="lineNum">     182 </span>                :            : </a>
<a name="183"><span class="lineNum">     183 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_7;</span></a>
<a name="184"><span class="lineNum">     184 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_6;</span></a>
<a name="185"><span class="lineNum">     185 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_5;</span></a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_4;</span></a>
<a name="187"><span class="lineNum">     187 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_3;</span></a>
<a name="188"><span class="lineNum">     188 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_2;</span></a>
<a name="189"><span class="lineNum">     189 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_1;</span></a>
<a name="190"><span class="lineNum">     190 </span>                :<span class="lineCov">          1 :   wire [65:0] sramDataOut_0;</span></a>
<a name="191"><span class="lineNum">     191 </span>                :<span class="lineCov">          1 :   reg  [4:0]  arrayReg;</span></a>
<a name="192"><span class="lineNum">     192 </span>                :<span class="lineCov">          1 :   reg         reqReg;</span></a>
<a name="193"><span class="lineNum">     193 </span>                :<span class="lineCov">          1 :   reg         allReg;</span></a>
<a name="194"><span class="lineNum">     194 </span>                :<span class="lineNoCov">          0 :   reg         wenReg;</span></a>
<a name="195"><span class="lineNum">     195 </span>                :<span class="lineCov">          1 :   reg         beReg;</span></a>
<a name="196"><span class="lineNum">     196 </span>                :<span class="lineCov">          1 :   reg  [8:0]  addrReg;</span></a>
<a name="197"><span class="lineNum">     197 </span>                :<span class="lineCov">          1 :   reg  [65:0] dataInReg;</span></a>
<a name="198"><span class="lineNum">     198 </span>                :<span class="lineNoCov">          0 :   reg         renReg;</span></a>
<a name="199"><span class="lineNum">     199 </span>                :<span class="lineCov">          1 :   reg  [8:0]  addrRdReg;</span></a>
<a name="200"><span class="lineNum">     200 </span>                :<span class="lineNoCov">          0 :   wire        selectedVec_0 = arrayReg == 5'h12;</span></a>
<a name="201"><span class="lineNum">     201 </span>                :<span class="lineCov">          1 :   wire        doSpread = selectedVec_0 | allReg;</span></a>
<a name="202"><span class="lineNum">     202 </span>                :            :   assign sramDataOut_0 = selectedVec_0 ? toSRAM_0_rdata : 66'h0;</a>
<a name="203"><span class="lineNum">     203 </span>                :<span class="lineNoCov">          0 :   wire        selectedVec_0_1 = arrayReg == 5'h13;</span></a>
<a name="204"><span class="lineNum">     204 </span>                :<span class="lineCov">          1 :   wire        doSpread_1 = selectedVec_0_1 | allReg;</span></a>
<a name="205"><span class="lineNum">     205 </span>                :            :   assign sramDataOut_1 = selectedVec_0_1 ? toSRAM_1_rdata : 66'h0;</a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineNoCov">          0 :   wire        selectedVec_0_2 = arrayReg == 5'h14;</span></a>
<a name="207"><span class="lineNum">     207 </span>                :<span class="lineNoCov">          0 :   wire        doSpread_2 = selectedVec_0_2 | allReg;</span></a>
<a name="208"><span class="lineNum">     208 </span>                :            :   assign sramDataOut_2 = selectedVec_0_2 ? toSRAM_2_rdata : 66'h0;</a>
<a name="209"><span class="lineNum">     209 </span>                :<span class="lineCov">          1 :   wire        selectedVec_0_3 = arrayReg == 5'h15;</span></a>
<a name="210"><span class="lineNum">     210 </span>                :<span class="lineNoCov">          0 :   wire        doSpread_3 = selectedVec_0_3 | allReg;</span></a>
<a name="211"><span class="lineNum">     211 </span>                :            :   assign sramDataOut_3 = selectedVec_0_3 ? toSRAM_3_rdata : 66'h0;</a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineNoCov">          0 :   wire        selectedVec_0_4 = arrayReg == 5'h16;</span></a>
<a name="213"><span class="lineNum">     213 </span>                :<span class="lineNoCov">          0 :   wire        doSpread_4 = selectedVec_0_4 | allReg;</span></a>
<a name="214"><span class="lineNum">     214 </span>                :            :   assign sramDataOut_4 = selectedVec_0_4 ? toSRAM_4_rdata : 66'h0;</a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineCov">          1 :   wire        selectedVec_0_5 = arrayReg == 5'h17;</span></a>
<a name="216"><span class="lineNum">     216 </span>                :<span class="lineNoCov">          0 :   wire        doSpread_5 = selectedVec_0_5 | allReg;</span></a>
<a name="217"><span class="lineNum">     217 </span>                :            :   assign sramDataOut_5 = selectedVec_0_5 ? toSRAM_5_rdata : 66'h0;</a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">          1 :   wire        selectedVec_0_6 = arrayReg == 5'h18;</span></a>
<a name="219"><span class="lineNum">     219 </span>                :<span class="lineNoCov">          0 :   wire        doSpread_6 = selectedVec_0_6 | allReg;</span></a>
<a name="220"><span class="lineNum">     220 </span>                :            :   assign sramDataOut_6 = selectedVec_0_6 ? toSRAM_6_rdata : 66'h0;</a>
<a name="221"><span class="lineNum">     221 </span>                :<span class="lineCov">          1 :   wire        selectedVec_0_7 = arrayReg == 5'h19;</span></a>
<a name="222"><span class="lineNum">     222 </span>                :<span class="lineNoCov">          0 :   wire        doSpread_7 = selectedVec_0_7 | allReg;</span></a>
<a name="223"><span class="lineNum">     223 </span>                :            :   assign sramDataOut_7 = selectedVec_0_7 ? toSRAM_7_rdata : 66'h0;</a>
<a name="224"><span class="lineNum">     224 </span>                :<span class="lineCov">          1 :   wire        activated =</span></a>
<a name="225"><span class="lineNum">     225 </span>                :            :     mbist_all | mbist_req</a>
<a name="226"><span class="lineNum">     226 </span>                :            :     &amp; (mbist_array == 5'h12 | mbist_array == 5'h13 | mbist_array == 5'h14</a>
<a name="227"><span class="lineNum">     227 </span>                :            :        | mbist_array == 5'h15 | mbist_array == 5'h16 | mbist_array == 5'h17</a>
<a name="228"><span class="lineNum">     228 </span>                :            :        | mbist_array == 5'h18 | mbist_array == 5'h19);</a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">          2 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="230"><span class="lineNum">     230 </span>                :<span class="lineCov">          1 :     if (reset) begin</span></a>
<a name="231"><span class="lineNum">     231 </span>                :<span class="lineCov">          1 :       arrayReg &lt;= 5'h0;</span></a>
<a name="232"><span class="lineNum">     232 </span>                :<span class="lineCov">          1 :       reqReg &lt;= 1'h0;</span></a>
<a name="233"><span class="lineNum">     233 </span>                :<span class="lineCov">          1 :       allReg &lt;= 1'h0;</span></a>
<a name="234"><span class="lineNum">     234 </span>                :<span class="lineCov">          1 :       wenReg &lt;= 1'h0;</span></a>
<a name="235"><span class="lineNum">     235 </span>                :<span class="lineCov">          1 :       beReg &lt;= 1'h0;</span></a>
<a name="236"><span class="lineNum">     236 </span>                :<span class="lineCov">          1 :       addrReg &lt;= 9'h0;</span></a>
<a name="237"><span class="lineNum">     237 </span>                :<span class="lineCov">          1 :       dataInReg &lt;= 66'h0;</span></a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineCov">          1 :       renReg &lt;= 1'h0;</span></a>
<a name="239"><span class="lineNum">     239 </span>                :<span class="lineCov">          1 :       addrRdReg &lt;= 9'h0;</span></a>
<a name="240"><span class="lineNum">     240 </span>                :            :     end</a>
<a name="241"><span class="lineNum">     241 </span>                :<span class="lineCov">          1 :     else begin</span></a>
<a name="242"><span class="lineNum">     242 </span>                :<span class="lineCov">          1 :       if (activated) begin</span></a>
<a name="243"><span class="lineNum">     243 </span>                :<span class="lineNoCov">          0 :         arrayReg &lt;= mbist_array;</span></a>
<a name="244"><span class="lineNum">     244 </span>                :<span class="lineNoCov">          0 :         allReg &lt;= mbist_all;</span></a>
<a name="245"><span class="lineNum">     245 </span>                :<span class="lineNoCov">          0 :         wenReg &lt;= mbist_writeen;</span></a>
<a name="246"><span class="lineNum">     246 </span>                :<span class="lineNoCov">          0 :         renReg &lt;= mbist_readen;</span></a>
<a name="247"><span class="lineNum">     247 </span>                :            :       end</a>
<a name="248"><span class="lineNum">     248 </span>                :<span class="lineCov">          1 :       reqReg &lt;= mbist_req;</span></a>
<a name="249"><span class="lineNum">     249 </span>                :<span class="lineCov">          1 :       if (activated &amp; (mbist_readen | mbist_writeen)) begin</span></a>
<a name="250"><span class="lineNum">     250 </span>                :<span class="lineNoCov">          0 :         beReg &lt;= mbist_be;</span></a>
<a name="251"><span class="lineNum">     251 </span>                :<span class="lineNoCov">          0 :         addrReg &lt;= mbist_addr;</span></a>
<a name="252"><span class="lineNum">     252 </span>                :<span class="lineNoCov">          0 :         dataInReg &lt;= mbist_indata;</span></a>
<a name="253"><span class="lineNum">     253 </span>                :<span class="lineNoCov">          0 :         addrRdReg &lt;= mbist_addr_rd;</span></a>
<a name="254"><span class="lineNum">     254 </span>                :            :       end</a>
<a name="255"><span class="lineNum">     255 </span>                :            :     end</a>
<a name="256"><span class="lineNum">     256 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="257"><span class="lineNum">     257 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="258"><span class="lineNum">     258 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="259"><span class="lineNum">     259 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="260"><span class="lineNum">     260 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="261"><span class="lineNum">     261 </span>                :            :     logic [31:0] _RANDOM[0:2];</a>
<a name="262"><span class="lineNum">     262 </span>                :<span class="lineCov">          1 :     initial begin</span></a>
<a name="263"><span class="lineNum">     263 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="264"><span class="lineNum">     264 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="265"><span class="lineNum">     265 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="266"><span class="lineNum">     266 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="267"><span class="lineNum">     267 </span>                :            :         for (logic [1:0] i = 2'h0; i &lt; 2'h3; i += 2'h1) begin</a>
<a name="268"><span class="lineNum">     268 </span>                :            :           _RANDOM[i] = `RANDOM;</a>
<a name="269"><span class="lineNum">     269 </span>                :            :         end</a>
<a name="270"><span class="lineNum">     270 </span>                :            :         arrayReg = _RANDOM[2'h0][4:0];</a>
<a name="271"><span class="lineNum">     271 </span>                :            :         reqReg = _RANDOM[2'h0][5];</a>
<a name="272"><span class="lineNum">     272 </span>                :            :         allReg = _RANDOM[2'h0][6];</a>
<a name="273"><span class="lineNum">     273 </span>                :            :         wenReg = _RANDOM[2'h0][7];</a>
<a name="274"><span class="lineNum">     274 </span>                :            :         beReg = _RANDOM[2'h0][8];</a>
<a name="275"><span class="lineNum">     275 </span>                :            :         addrReg = _RANDOM[2'h0][17:9];</a>
<a name="276"><span class="lineNum">     276 </span>                :            :         dataInReg = {_RANDOM[2'h0][31:18], _RANDOM[2'h1], _RANDOM[2'h2][19:0]};</a>
<a name="277"><span class="lineNum">     277 </span>                :            :         renReg = _RANDOM[2'h2][20];</a>
<a name="278"><span class="lineNum">     278 </span>                :            :         addrRdReg = _RANDOM[2'h2][29:21];</a>
<a name="279"><span class="lineNum">     279 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="280"><span class="lineNum">     280 </span>                :<span class="lineCov">          1 :       if (reset) begin</span></a>
<a name="281"><span class="lineNum">     281 </span>                :<span class="lineCov">          1 :         arrayReg = 5'h0;</span></a>
<a name="282"><span class="lineNum">     282 </span>                :<span class="lineCov">          1 :         reqReg = 1'h0;</span></a>
<a name="283"><span class="lineNum">     283 </span>                :<span class="lineCov">          1 :         allReg = 1'h0;</span></a>
<a name="284"><span class="lineNum">     284 </span>                :<span class="lineCov">          1 :         wenReg = 1'h0;</span></a>
<a name="285"><span class="lineNum">     285 </span>                :<span class="lineCov">          1 :         beReg = 1'h0;</span></a>
<a name="286"><span class="lineNum">     286 </span>                :<span class="lineCov">          1 :         addrReg = 9'h0;</span></a>
<a name="287"><span class="lineNum">     287 </span>                :<span class="lineCov">          1 :         dataInReg = 66'h0;</span></a>
<a name="288"><span class="lineNum">     288 </span>                :<span class="lineCov">          1 :         renReg = 1'h0;</span></a>
<a name="289"><span class="lineNum">     289 </span>                :<span class="lineCov">          1 :         addrRdReg = 9'h0;</span></a>
<a name="290"><span class="lineNum">     290 </span>                :            :       end</a>
<a name="291"><span class="lineNum">     291 </span>                :            :     end // initial</a>
<a name="292"><span class="lineNum">     292 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="293"><span class="lineNum">     293 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="294"><span class="lineNum">     294 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="295"><span class="lineNum">     295 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="296"><span class="lineNum">     296 </span>                :            :   assign mbist_ack = reqReg;</a>
<a name="297"><span class="lineNum">     297 </span>                :            :   assign mbist_outdata =</a>
<a name="298"><span class="lineNum">     298 </span>                :            :     sramDataOut_0 | sramDataOut_1 | sramDataOut_2 | sramDataOut_3 | sramDataOut_4</a>
<a name="299"><span class="lineNum">     299 </span>                :            :     | sramDataOut_5 | sramDataOut_6 | sramDataOut_7;</a>
<a name="300"><span class="lineNum">     300 </span>                :            :   assign toSRAM_0_addr = doSpread ? addrReg : 9'h0;</a>
<a name="301"><span class="lineNum">     301 </span>                :            :   assign toSRAM_0_addr_rd = doSpread ? addrRdReg : 9'h0;</a>
<a name="302"><span class="lineNum">     302 </span>                :            :   assign toSRAM_0_wdata = dataInReg;</a>
<a name="303"><span class="lineNum">     303 </span>                :            :   assign toSRAM_0_wmask = beReg;</a>
<a name="304"><span class="lineNum">     304 </span>                :            :   assign toSRAM_0_re = doSpread &amp; renReg;</a>
<a name="305"><span class="lineNum">     305 </span>                :            :   assign toSRAM_0_we = doSpread &amp; wenReg;</a>
<a name="306"><span class="lineNum">     306 </span>                :            :   assign toSRAM_0_ack = reqReg;</a>
<a name="307"><span class="lineNum">     307 </span>                :            :   assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;</a>
<a name="308"><span class="lineNum">     308 </span>                :            :   assign toSRAM_0_array = arrayReg;</a>
<a name="309"><span class="lineNum">     309 </span>                :            :   assign toSRAM_1_addr = doSpread_1 ? addrReg : 9'h0;</a>
<a name="310"><span class="lineNum">     310 </span>                :            :   assign toSRAM_1_addr_rd = doSpread_1 ? addrRdReg : 9'h0;</a>
<a name="311"><span class="lineNum">     311 </span>                :            :   assign toSRAM_1_wdata = dataInReg;</a>
<a name="312"><span class="lineNum">     312 </span>                :            :   assign toSRAM_1_wmask = beReg;</a>
<a name="313"><span class="lineNum">     313 </span>                :            :   assign toSRAM_1_re = doSpread_1 &amp; renReg;</a>
<a name="314"><span class="lineNum">     314 </span>                :            :   assign toSRAM_1_we = doSpread_1 &amp; wenReg;</a>
<a name="315"><span class="lineNum">     315 </span>                :            :   assign toSRAM_1_ack = reqReg;</a>
<a name="316"><span class="lineNum">     316 </span>                :            :   assign toSRAM_1_selectedOH = allReg | ~reqReg | selectedVec_0_1;</a>
<a name="317"><span class="lineNum">     317 </span>                :            :   assign toSRAM_1_array = arrayReg;</a>
<a name="318"><span class="lineNum">     318 </span>                :            :   assign toSRAM_2_addr = doSpread_2 ? addrReg : 9'h0;</a>
<a name="319"><span class="lineNum">     319 </span>                :            :   assign toSRAM_2_addr_rd = doSpread_2 ? addrRdReg : 9'h0;</a>
<a name="320"><span class="lineNum">     320 </span>                :            :   assign toSRAM_2_wdata = dataInReg;</a>
<a name="321"><span class="lineNum">     321 </span>                :            :   assign toSRAM_2_wmask = beReg;</a>
<a name="322"><span class="lineNum">     322 </span>                :            :   assign toSRAM_2_re = doSpread_2 &amp; renReg;</a>
<a name="323"><span class="lineNum">     323 </span>                :            :   assign toSRAM_2_we = doSpread_2 &amp; wenReg;</a>
<a name="324"><span class="lineNum">     324 </span>                :            :   assign toSRAM_2_ack = reqReg;</a>
<a name="325"><span class="lineNum">     325 </span>                :            :   assign toSRAM_2_selectedOH = allReg | ~reqReg | selectedVec_0_2;</a>
<a name="326"><span class="lineNum">     326 </span>                :            :   assign toSRAM_2_array = arrayReg;</a>
<a name="327"><span class="lineNum">     327 </span>                :            :   assign toSRAM_3_addr = doSpread_3 ? addrReg : 9'h0;</a>
<a name="328"><span class="lineNum">     328 </span>                :            :   assign toSRAM_3_addr_rd = doSpread_3 ? addrRdReg : 9'h0;</a>
<a name="329"><span class="lineNum">     329 </span>                :            :   assign toSRAM_3_wdata = dataInReg;</a>
<a name="330"><span class="lineNum">     330 </span>                :            :   assign toSRAM_3_wmask = beReg;</a>
<a name="331"><span class="lineNum">     331 </span>                :            :   assign toSRAM_3_re = doSpread_3 &amp; renReg;</a>
<a name="332"><span class="lineNum">     332 </span>                :            :   assign toSRAM_3_we = doSpread_3 &amp; wenReg;</a>
<a name="333"><span class="lineNum">     333 </span>                :            :   assign toSRAM_3_ack = reqReg;</a>
<a name="334"><span class="lineNum">     334 </span>                :            :   assign toSRAM_3_selectedOH = allReg | ~reqReg | selectedVec_0_3;</a>
<a name="335"><span class="lineNum">     335 </span>                :            :   assign toSRAM_3_array = arrayReg;</a>
<a name="336"><span class="lineNum">     336 </span>                :            :   assign toSRAM_4_addr = doSpread_4 ? addrReg : 9'h0;</a>
<a name="337"><span class="lineNum">     337 </span>                :            :   assign toSRAM_4_addr_rd = doSpread_4 ? addrRdReg : 9'h0;</a>
<a name="338"><span class="lineNum">     338 </span>                :            :   assign toSRAM_4_wdata = dataInReg;</a>
<a name="339"><span class="lineNum">     339 </span>                :            :   assign toSRAM_4_wmask = beReg;</a>
<a name="340"><span class="lineNum">     340 </span>                :            :   assign toSRAM_4_re = doSpread_4 &amp; renReg;</a>
<a name="341"><span class="lineNum">     341 </span>                :            :   assign toSRAM_4_we = doSpread_4 &amp; wenReg;</a>
<a name="342"><span class="lineNum">     342 </span>                :            :   assign toSRAM_4_ack = reqReg;</a>
<a name="343"><span class="lineNum">     343 </span>                :            :   assign toSRAM_4_selectedOH = allReg | ~reqReg | selectedVec_0_4;</a>
<a name="344"><span class="lineNum">     344 </span>                :            :   assign toSRAM_4_array = arrayReg;</a>
<a name="345"><span class="lineNum">     345 </span>                :            :   assign toSRAM_5_addr = doSpread_5 ? addrReg : 9'h0;</a>
<a name="346"><span class="lineNum">     346 </span>                :            :   assign toSRAM_5_addr_rd = doSpread_5 ? addrRdReg : 9'h0;</a>
<a name="347"><span class="lineNum">     347 </span>                :            :   assign toSRAM_5_wdata = dataInReg;</a>
<a name="348"><span class="lineNum">     348 </span>                :            :   assign toSRAM_5_wmask = beReg;</a>
<a name="349"><span class="lineNum">     349 </span>                :            :   assign toSRAM_5_re = doSpread_5 &amp; renReg;</a>
<a name="350"><span class="lineNum">     350 </span>                :            :   assign toSRAM_5_we = doSpread_5 &amp; wenReg;</a>
<a name="351"><span class="lineNum">     351 </span>                :            :   assign toSRAM_5_ack = reqReg;</a>
<a name="352"><span class="lineNum">     352 </span>                :            :   assign toSRAM_5_selectedOH = allReg | ~reqReg | selectedVec_0_5;</a>
<a name="353"><span class="lineNum">     353 </span>                :            :   assign toSRAM_5_array = arrayReg;</a>
<a name="354"><span class="lineNum">     354 </span>                :            :   assign toSRAM_6_addr = doSpread_6 ? addrReg : 9'h0;</a>
<a name="355"><span class="lineNum">     355 </span>                :            :   assign toSRAM_6_addr_rd = doSpread_6 ? addrRdReg : 9'h0;</a>
<a name="356"><span class="lineNum">     356 </span>                :            :   assign toSRAM_6_wdata = dataInReg;</a>
<a name="357"><span class="lineNum">     357 </span>                :            :   assign toSRAM_6_wmask = beReg;</a>
<a name="358"><span class="lineNum">     358 </span>                :            :   assign toSRAM_6_re = doSpread_6 &amp; renReg;</a>
<a name="359"><span class="lineNum">     359 </span>                :            :   assign toSRAM_6_we = doSpread_6 &amp; wenReg;</a>
<a name="360"><span class="lineNum">     360 </span>                :            :   assign toSRAM_6_ack = reqReg;</a>
<a name="361"><span class="lineNum">     361 </span>                :            :   assign toSRAM_6_selectedOH = allReg | ~reqReg | selectedVec_0_6;</a>
<a name="362"><span class="lineNum">     362 </span>                :            :   assign toSRAM_6_array = arrayReg;</a>
<a name="363"><span class="lineNum">     363 </span>                :            :   assign toSRAM_7_addr = doSpread_7 ? addrReg : 9'h0;</a>
<a name="364"><span class="lineNum">     364 </span>                :            :   assign toSRAM_7_addr_rd = doSpread_7 ? addrRdReg : 9'h0;</a>
<a name="365"><span class="lineNum">     365 </span>                :            :   assign toSRAM_7_wdata = dataInReg;</a>
<a name="366"><span class="lineNum">     366 </span>                :            :   assign toSRAM_7_wmask = beReg;</a>
<a name="367"><span class="lineNum">     367 </span>                :            :   assign toSRAM_7_re = doSpread_7 &amp; renReg;</a>
<a name="368"><span class="lineNum">     368 </span>                :            :   assign toSRAM_7_we = doSpread_7 &amp; wenReg;</a>
<a name="369"><span class="lineNum">     369 </span>                :            :   assign toSRAM_7_ack = reqReg;</a>
<a name="370"><span class="lineNum">     370 </span>                :            :   assign toSRAM_7_selectedOH = allReg | ~reqReg | selectedVec_0_7;</a>
<a name="371"><span class="lineNum">     371 </span>                :            :   assign toSRAM_7_array = arrayReg;</a>
<a name="372"><span class="lineNum">     372 </span>                :            : endmodule</a>
<a name="373"><span class="lineNum">     373 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
