#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov  7 23:07:59 2022
# Process ID: 11368
# Current directory: /home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_AXI_BayerToRGB_0_0_synth_1
# Command line: vivado -log design_1_AXI_BayerToRGB_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_BayerToRGB_0_0.tcl
# Log file: /home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_AXI_BayerToRGB_0_0_synth_1/design_1_AXI_BayerToRGB_0_0.vds
# Journal file: /home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_AXI_BayerToRGB_0_0_synth_1/vivado.jou
# Running On: silva, OS: Linux, CPU Frequency: 2198.252 MHz, CPU Physical cores: 14, Host memory: 16432 MB
#-----------------------------------------------------------
source design_1_AXI_BayerToRGB_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2912.895 ; gain = 5.961 ; free physical = 4662 ; free virtual = 31229
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ernesto/workstation/Systems_Cleanbot/MIPI_HDMI_IMAGER/block_compile.ipdefs/digilent_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_AXI_BayerToRGB_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11702
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2912.895 ; gain = 0.000 ; free physical = 1352 ; free virtual = 23547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_BayerToRGB_0_0' [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ip/design_1_AXI_BayerToRGB_0_0_1/synth/design_1_AXI_BayerToRGB_0_0.vhd:73]
	Parameter kBayerWidth bound to: 10 - type: integer 
	Parameter kMaxSamplesPerClock bound to: 4 - type: integer 
	Parameter kAXI_InputDataWidth bound to: 40 - type: integer 
	Parameter kAXI_OutputDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI_BayerToRGB' declared at '/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/AXI_BayerToRGB.vhd:66' bound to instance 'U0' of component 'AXI_BayerToRGB' [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ip/design_1_AXI_BayerToRGB_0_0_1/synth/design_1_AXI_BayerToRGB_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'AXI_BayerToRGB' [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/AXI_BayerToRGB.vhd:90]
INFO: [Synth 8-638] synthesizing module 'LineBuffer' [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/LineBuffer.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'LineBuffer' (0#1) [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/LineBuffer.vhd:56]
INFO: [Synth 8-226] default block is never used [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/AXI_BayerToRGB.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'AXI_BayerToRGB' (0#1) [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/AXI_BayerToRGB.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_BayerToRGB_0_0' (0#1) [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ip/design_1_AXI_BayerToRGB_0_0_1/synth/design_1_AXI_BayerToRGB_0_0.vhd:73]
WARNING: [Synth 8-5858] RAM sStrobesShiftReg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  sStrobesShiftReg_reg 
WARNING: [Synth 8-6014] Unused sequential element sStrobesShiftReg_reg[3][FirstLine] was removed.  [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/AXI_BayerToRGB.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element sStrobesShiftReg_reg[3][FirstColumn] was removed.  [/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.srcs/sources_1/bd/design_1/ipshared/40b8/hdl/AXI_BayerToRGB.vhd:359]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2912.895 ; gain = 0.000 ; free physical = 3001 ; free virtual = 25256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2912.895 ; gain = 0.000 ; free physical = 3019 ; free virtual = 25275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2912.895 ; gain = 0.000 ; free physical = 3016 ; free virtual = 25273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2912.895 ; gain = 0.000 ; free physical = 2938 ; free virtual = 25194
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.926 ; gain = 0.000 ; free physical = 2602 ; free virtual = 25002
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2976.926 ; gain = 0.000 ; free physical = 2655 ; free virtual = 25056
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2235 ; free virtual = 24730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2231 ; free virtual = 24727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2221 ; free virtual = 24719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2163 ; free virtual = 24667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---RAMs : 
	              20K Bit	(2048 X 10 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_AXI_BayerToRGB_0_0 has port m_axis_video_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_BayerToRGB_0_0 has port m_axis_video_tdata[30] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 1901 ; free virtual = 24497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_AXI_BayerToRGB_0_0 | U0/LineBufferInst/pLineBuffer_reg | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 1395 ; free virtual = 24018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 1394 ; free virtual = 24018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_AXI_BayerToRGB_0_0 | U0/LineBufferInst/pLineBuffer_reg | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/LineBufferInst/pLineBuffer_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 1374 ; free virtual = 23998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2348 ; free virtual = 25028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2344 ; free virtual = 25025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2347 ; free virtual = 25027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2349 ; free virtual = 25030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2345 ; free virtual = 25025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2342 ; free virtual = 25023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     2|
|3     |LUT2     |     4|
|4     |LUT3     |    26|
|5     |LUT4     |    46|
|6     |LUT5     |     8|
|7     |LUT6     |    42|
|8     |RAMB36E1 |     1|
|9     |FDRE     |   178|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2337 ; free virtual = 25018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2976.926 ; gain = 0.000 ; free physical = 2335 ; free virtual = 25044
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 2334 ; free virtual = 25044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.926 ; gain = 0.000 ; free physical = 2389 ; free virtual = 25109
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.926 ; gain = 0.000 ; free physical = 2787 ; free virtual = 25547
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fdc71946
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2976.926 ; gain = 64.031 ; free physical = 3018 ; free virtual = 25779
INFO: [Common 17-1381] The checkpoint '/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_AXI_BayerToRGB_0_0_synth_1/design_1_AXI_BayerToRGB_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_BayerToRGB_0_0, cache-ID = 4ec2e45c258518f3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ernesto/workstation/Systems_Cleanbot/hardware/PiCAM/PiCAM.runs/design_1_AXI_BayerToRGB_0_0_synth_1/design_1_AXI_BayerToRGB_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_BayerToRGB_0_0_utilization_synth.rpt -pb design_1_AXI_BayerToRGB_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 23:08:55 2022...
