# Ignore everything
*

# But don't ignore .gitignore itself
!.gitignore

# Don't ignore the README file
!README.md

# Don't ignore files inside psd_fpga.all_src directory
!psd_fpga.all_src/
!psd_fpga.all_src/**

# Do ignore generated xdc files. Only true version is the csv + pin2xdc.tcl. 
psd_fpga.all_src/xdc/psd_fpga.xdc
psd_fpga.all_src/xdc/psd_fpga_xdc.log
psd_fpga.all_src/xdc/psd_fpga_top.vh

# Do ignore Vittis IDE log and generated files.
psd_fpga.all_src/vitis_project/.analytics
psd_fpga.all_src/vitis_project/IDE.log
psd_fpga.all_src/vitis_project/.metadata/
psd_fpga.all_src/vitis_project/**/*.launch
psd_fpga.all_src/vitis_project/psd_fpga_platform/.log/*
psd_fpga.all_src/vitis_project/psd_fpga_platform/logs/platform.log
psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/bitstream/*.bit
psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/*.bit
psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/*.bit
psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/*.xsa
psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/*.xsa
psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/hwspec.checksum


# Ignore all Debug and Release build artifacts
psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/
psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/*.elf
psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/*.elf.size
psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/*.build.ui.log
psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/src/*.d
psd_fpga.all_src/vitis_project/psd_fpga_app/Debug/src/*.o
psd_fpga.all_src/vitis_project/psd_fpga_app/Release/
psd_fpga.all_src/vitis_project/psd_fpga_app/Release/*.elf
psd_fpga.all_src/vitis_project/psd_fpga_app/Release/*.elf.size
psd_fpga.all_src/vitis_project/psd_fpga_app/Release/*.build.ui.log
psd_fpga.all_src/vitis_project/psd_fpga_app/Release/src/*.d
psd_fpga.all_src/vitis_project/psd_fpga_app/Release/src/*.o
psd_fpga.all_src/vitis_project/psd_fpga_app/_ide/
psd_fpga.all_src/vitis_project/psd_fpga_app_system/_ide/
psd_fpga.all_src/vitis_project/.Xil/
psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/


# Ignore all vitis project folder files, we can regenerate those
psd_fpga.all_src/vitis_project/


# Ignore pycache 
psd_fpga.all_src/python/__pycache__/*

#Ignore version headers
psd_fpga.all_src/microblaze/version.h


*.launch
*.mmi
*.log
*.jou
*.str
*.bin
*.elf
*.bit
*.hdf
*.bda


# Don't ignore the two symlinks
!new_ws.csh
!run
