// Seed: 2539493249
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_39 = 1;
  and primCall (
      id_10,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_25,
      id_26,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_4,
      id_40,
      id_41,
      id_42,
      id_5,
      id_6,
      id_7,
      id_8
  );
  wire id_40;
  logic [7:0] id_41;
  assign id_39 = id_41[1*"" : 1'b0];
  always #1;
  wire id_42;
  module_0 modCall_1 ();
  always @(id_18 or posedge "") id_16 <= 1;
endmodule
