<stg><name>dataflow_parent_loop_proc11</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31 0, void %newFuncRoot, i31 %i_6, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="31">
<![CDATA[
:1 %zext_ln91 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln91 = icmp_slt  i32 %zext_ln91, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="31" op_5_bw="32">
<![CDATA[
:3 %specdataflowpipeline_ln91 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i31 %i, i32 %n

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln91"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %i_6 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln91 = br i1 %icmp_ln91, void %.exitStub, void %.split

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16">
<![CDATA[
.split:4 %call_ln129 = call void @dataflow_in_loop_VITIS_LOOP_91_1, i32 %c_ifmap_col_op_st, i32 %p_read_20, i32 %c_fft_row_op_st, i16 %w_M_real40, i16 %w_M_imag29, i16 %w_M_real39, i16 %w_M_imag28, i16 %w_M_real38, i16 %w_M_imag27, i16 %w_M_real37, i16 %w_M_imag26, i16 %w_M_real36, i16 %w_M_imag25, i16 %w_M_real, i16 %w_M_imag

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:0 %speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10752, i64 5376

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln102"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2 %specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real, i64 666, i64 39, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln119"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:3 %specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag, i64 666, i64 39, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln119"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16">
<![CDATA[
.split:4 %call_ln129 = call void @dataflow_in_loop_VITIS_LOOP_91_1, i32 %c_ifmap_col_op_st, i32 %p_read_20, i32 %c_fft_row_op_st, i16 %w_M_real40, i16 %w_M_imag29, i16 %w_M_real39, i16 %w_M_imag28, i16 %w_M_real38, i16 %w_M_imag27, i16 %w_M_real37, i16 %w_M_imag26, i16 %w_M_real36, i16 %w_M_imag25, i16 %w_M_real, i16 %w_M_imag

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="30" name="c_ifmap_col_op_st" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="c_ifmap_col_op_st"/></StgValue>
</port>
<port id="31" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="32" name="c_fft_row_op_st" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="c_fft_row_op_st"/></StgValue>
</port>
<port id="33" name="w_M_real40" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_real40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="w_M_imag29" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_imag29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="w_M_real39" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_real39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="w_M_imag28" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_imag28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="w_M_real38" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_real38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="w_M_imag27" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_imag27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="w_M_real37" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_real37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="w_M_imag26" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_imag26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="w_M_real36" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_real36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="w_M_imag25" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_imag25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="w_M_real" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="w_M_imag" dir="0" iftype="1">
<core>ROM_nP_LUTRAM</core><StgValue><ssdm name="w_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="47" from="c_ifmap_col_op_st" to="specinterface_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="49" from="empty_17" to="specinterface_ln0" fromId="48" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="54" from="empty_27" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="57" from="empty_27" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="58" from="empty_27" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="59" from="empty_27" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="60" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="63" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="5">
</dataflow>
<dataflow id="64" from="empty_27" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="65" from="empty_27" to="specinterface_ln0" fromId="53" toId="5">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="67" from="c_fft_row_op_st" to="specinterface_ln0" fromId="32" toId="6">
</dataflow>
<dataflow id="68" from="empty_17" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="71" from="empty_27" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="74" from="empty_27" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="75" from="empty_27" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="76" from="empty_27" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="81" from="empty_27" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="82" from="empty_27" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i32" to="p_read_20" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="p_read" to="p_read_20" fromId="31" toId="7">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="83" toId="8">
</dataflow>
<dataflow id="87" from="n" to="n_read" fromId="29" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_88" to="i" fromId="88" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln0" to="i" fromId="9" toId="10">
</dataflow>
<dataflow id="91" from="i_6" to="i" fromId="14" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="92" from="br_ln91" to="i" fromId="23" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="93" from="i" to="zext_ln91" fromId="10" toId="11">
</dataflow>
<dataflow id="94" from="zext_ln91" to="icmp_ln91" fromId="11" toId="12">
</dataflow>
<dataflow id="95" from="n_read" to="icmp_ln91" fromId="8" toId="12">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecDataflowPipeline" to="specdataflowpipeline_ln91" fromId="96" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specdataflowpipeline_ln91" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_50" to="specdataflowpipeline_ln91" fromId="50" toId="13">
</dataflow>
<dataflow id="102" from="dataflow_parent_loop_str" to="specdataflowpipeline_ln91" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="i" to="specdataflowpipeline_ln91" fromId="10" toId="13">
</dataflow>
<dataflow id="104" from="n" to="specdataflowpipeline_ln91" fromId="29" toId="13">
</dataflow>
<dataflow id="105" from="i" to="i_6" fromId="10" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_106" to="i_6" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="icmp_ln91" to="br_ln91" fromId="12" toId="15">
</dataflow>
<dataflow id="110" from="dataflow_in_loop_VITIS_LOOP_91_1" to="call_ln129" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="c_ifmap_col_op_st" to="call_ln129" fromId="30" toId="17">
</dataflow>
<dataflow id="112" from="p_read_20" to="call_ln129" fromId="7" toId="17">
</dataflow>
<dataflow id="113" from="c_fft_row_op_st" to="call_ln129" fromId="32" toId="17">
</dataflow>
<dataflow id="114" from="w_M_real40" to="call_ln129" fromId="33" toId="17">
</dataflow>
<dataflow id="115" from="w_M_imag29" to="call_ln129" fromId="34" toId="17">
</dataflow>
<dataflow id="116" from="w_M_real39" to="call_ln129" fromId="35" toId="17">
</dataflow>
<dataflow id="117" from="w_M_imag28" to="call_ln129" fromId="36" toId="17">
</dataflow>
<dataflow id="118" from="w_M_real38" to="call_ln129" fromId="37" toId="17">
</dataflow>
<dataflow id="119" from="w_M_imag27" to="call_ln129" fromId="38" toId="17">
</dataflow>
<dataflow id="120" from="w_M_real37" to="call_ln129" fromId="39" toId="17">
</dataflow>
<dataflow id="121" from="w_M_imag26" to="call_ln129" fromId="40" toId="17">
</dataflow>
<dataflow id="122" from="w_M_real36" to="call_ln129" fromId="41" toId="17">
</dataflow>
<dataflow id="123" from="w_M_imag25" to="call_ln129" fromId="42" toId="17">
</dataflow>
<dataflow id="124" from="w_M_real" to="call_ln129" fromId="43" toId="17">
</dataflow>
<dataflow id="125" from="w_M_imag" to="call_ln129" fromId="44" toId="17">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln102" fromId="126" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_128" to="speclooptripcount_ln102" fromId="128" toId="18">
</dataflow>
<dataflow id="131" from="StgValue_130" to="speclooptripcount_ln102" fromId="130" toId="18">
</dataflow>
<dataflow id="133" from="StgValue_132" to="speclooptripcount_ln102" fromId="132" toId="18">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopName" to="specloopname_ln102" fromId="134" toId="19">
</dataflow>
<dataflow id="137" from="empty_3" to="specloopname_ln102" fromId="136" toId="19">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecMemCore" to="specmemcore_ln119" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="w_M_real" to="specmemcore_ln119" fromId="43" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specmemcore_ln119" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specmemcore_ln119" fromId="143" toId="20">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specmemcore_ln119" fromId="145" toId="20">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecMemCore" to="specmemcore_ln119" fromId="138" toId="21">
</dataflow>
<dataflow id="148" from="w_M_imag" to="specmemcore_ln119" fromId="44" toId="21">
</dataflow>
<dataflow id="149" from="StgValue_141" to="specmemcore_ln119" fromId="141" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_143" to="specmemcore_ln119" fromId="143" toId="21">
</dataflow>
<dataflow id="151" from="StgValue_145" to="specmemcore_ln119" fromId="145" toId="21">
</dataflow>
<dataflow id="152" from="dataflow_in_loop_VITIS_LOOP_91_1" to="call_ln129" fromId="109" toId="22">
</dataflow>
<dataflow id="153" from="c_ifmap_col_op_st" to="call_ln129" fromId="30" toId="22">
</dataflow>
<dataflow id="154" from="p_read_20" to="call_ln129" fromId="7" toId="22">
</dataflow>
<dataflow id="155" from="c_fft_row_op_st" to="call_ln129" fromId="32" toId="22">
</dataflow>
<dataflow id="156" from="w_M_real40" to="call_ln129" fromId="33" toId="22">
</dataflow>
<dataflow id="157" from="w_M_imag29" to="call_ln129" fromId="34" toId="22">
</dataflow>
<dataflow id="158" from="w_M_real39" to="call_ln129" fromId="35" toId="22">
</dataflow>
<dataflow id="159" from="w_M_imag28" to="call_ln129" fromId="36" toId="22">
</dataflow>
<dataflow id="160" from="w_M_real38" to="call_ln129" fromId="37" toId="22">
</dataflow>
<dataflow id="161" from="w_M_imag27" to="call_ln129" fromId="38" toId="22">
</dataflow>
<dataflow id="162" from="w_M_real37" to="call_ln129" fromId="39" toId="22">
</dataflow>
<dataflow id="163" from="w_M_imag26" to="call_ln129" fromId="40" toId="22">
</dataflow>
<dataflow id="164" from="w_M_real36" to="call_ln129" fromId="41" toId="22">
</dataflow>
<dataflow id="165" from="w_M_imag25" to="call_ln129" fromId="42" toId="22">
</dataflow>
<dataflow id="166" from="w_M_real" to="call_ln129" fromId="43" toId="22">
</dataflow>
<dataflow id="167" from="w_M_imag" to="call_ln129" fromId="44" toId="22">
</dataflow>
<dataflow id="168" from="icmp_ln91" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="169" from="icmp_ln91" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="170" from="icmp_ln91" to="StgValue_4" fromId="12" toId="4">
</dataflow>
</dataflows>


</stg>
