Generated by Fabric Compiler ( version 2024.2-SP1.2 <build 187561> ) at Tue Feb 10 16:31:19 2026


Routing started.


IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                              | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CP_CLAMP     | CONSTRAINT     | IO_REGISTER     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_BMC_I2C3_PAL_S_SCL1_R           | input         | W8      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BMC_I2C3_PAL_S_SCL_R            | input         | C11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID0                       | input         | T16     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID1                       | input         | W12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID2                       | input         | Y6      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID3                       | input         | W6      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID4                       | input         | P18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID5                       | input         | N18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID6                       | input         | M18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_BOARD_ID7                       | input         | J18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CABLE_PRSNT_N                   | input         | U20     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CHASSIS_ID0_N                   | input         | P17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CHASSIS_ID1_N                   | input         | A17     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CLK_C42_IN_25M                  | input         | U1      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_EXCHANGE_S1            | input         | D15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_EXCHANGE_S3            | input         | B15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_EXCHANGE_S4            | input         | B16     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_EXCHANGE_S5            | input         | C16     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_SGPIO1_CLK             | input         | C14     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_SGPIO1_LD_N            | input         | B17     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_SGPIO1_MOSI            | input         | C15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_SGPIO_CLK              | input         | D17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_SGPIO_LD_N             | input         | B13     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPLD_M_S_SGPIO_MOSI             | input         | C18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_D0_I2C1_PE_STRAP_SCL       | input         | A4      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_D0_TEMP_OVER               | input         | G1      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_D0_UART1_TX                | input         | F2      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_D0_UART_SOUT               | input         | F1      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_D1_TEMP_OVER               | input         | E2      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_D1_UART1_TX                | input         | D1      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_MCIO0_CABLE_ID0_R          | input         | V2      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_MCIO0_CABLE_ID1_R          | input         | R1      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_MCIO2_CABLE_ID0_R          | input         | U18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_MCIO2_CABLE_ID1_R          | input         | W13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_MCIO3_CABLE_ID0_R          | input         | Y8      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_MCIO3_CABLE_ID1_R          | input         | Y12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU0_VIN_SNS_ALERT              | input         | L7      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT0_R            | input         | F3      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT10_R           | input         | J4      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT1_R            | input         | F4      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT2_R            | input         | E3      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT3_R            | input         | J3      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT4_R            | input         | H4      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT5_R            | input         | J6      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT6_R            | input         | H3      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT7_R            | input         | G4      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_GPIO_PORT9_R            | input         | G3      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_I2C1_PE_STRAP_SCL       | input         | W10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_TEMP_OVER               | input         | E4      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_UART1_TX                | input         | C4      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D0_UART_SOUT               | input         | G5      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D1_TEMP_OVER               | input         | F5      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_D1_UART1_TX                | input         | C2      | BANK5     | 1.8       | LVCMOS18       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_MCIO0_CABLE_ID0_R          | input         | G19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_MCIO0_CABLE_ID1_R          | input         | G20     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_MCIO2_CABLE_ID0_R          | input         | K1      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_MCIO2_CABLE_ID1_R          | input         | Y4      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_MCIO3_CABLE_ID0_R          | input         | Y5      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_MCIO3_CABLE_ID1_R          | input         | L2      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU1_VIN_SNS_ALERT              | input         | M5      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME0_PRSNT_N               | input         | L4      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME10_PRSNT_N              | input         | E15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME11_PRSNT_N              | input         | F13     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME14_PRSNT_N              | input         | N6      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME15_PRSNT_N              | input         | N4      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME16_PRSNT_N              | input         | U5      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME17_PRSNT_N              | input         | R6      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME1_PRSNT_N               | input         | W9      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME4_PRSNT_N               | input         | R12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME5_PRSNT_N               | input         | V15     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME6_PRSNT_N               | input         | U10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_CPU_NVME7_PRSNT_N               | input         | R8      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_DB9_TOD_UART_RX                 | input         | U9      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_DBG_CPU0_UART1_RX_CONN_R        | input         | V19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_DBG_PAL_BMC_UART1_RX_CONN_R     | input         | U19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_DB_UART_RX_R                    | input         | Y15     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_FAN_SNS_ALERT                   | input         | B11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_JACK_CPU0_D0_UART_SIN           | input         | F9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_JACK_CPU0_UART1_RX              | input         | K6      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_JACK_CPU1_D0_UART_SIN           | input         | F11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_JACK_CPU1_UART1_RX              | input         | D5      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_LEAR_CPU0_UART1_RX              | input         | J17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_MB_CB_RISER1_PRSNT0_N           | input         | V4      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_MB_CB_RISER2_PRSNT0_N           | input         | G16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_P12V_RISER1_VIN_SNS_ALERT       | input         | W5      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_P12V_RISER2_VIN_SNS_ALERT       | input         | P16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_P12V_STBY_SNS_ALERT             | input         | T8      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_P5V_USB2_OCI2B                  | input         | N14     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL2_TCK                        | input         | C9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL2_TDI                        | input         | C7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL2_TDO                        | input         | E8      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL2_TMS                        | input         | D9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_BMC_NCSI_CLK_50M_R          | input         | F17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_BMC_SS_DATA_IN              | input         | N17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_BMC_UART1_TX                | input         | D16     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_BMC_UART4_TX                | input         | G14     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_EXT_RST_N                   | input         | P5      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU1_EFUSE_OC               | input         | V3      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU1_EFUSE_PG               | input         | U4      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU2_EFUSE_OC               | input         | T17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU2_EFUSE_PG               | input         | R17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU3_EFUSE_OC               | input         | W4      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU3_EFUSE_PG               | input         | W3      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU4_EFUSE_OC               | input         | D12     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_GPU4_EFUSE_PG               | input         | A11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_LOM_FAN_ON_AUX_R            | input         | A1      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_M2_0_PRSNT_N                | input         | P11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_M2_1_PRSNT_N                | input         | F15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_OCP_PRSNT_N                 | input         | L6      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_OCP_RISER_CPLD              | input         | B6      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_P12V_RISER1_VIN_FLTB        | input         | P10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_P12V_RISER1_VIN_PG          | input         | T10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_P12V_RISER2_VIN_FLTB        | input         | N16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_P12V_RISER2_VIN_PG          | input         | L16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_P12V_STBY_EFUSE_FLTB        | input         | E7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_P12V_STBY_EFUSE_PG          | input         | F8      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_PGD_USB_UPD1_P1V1           | input         | G15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_PGD_USB_UPD2_P1V1           | input         | B9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_PWR_SW_IN_N                 | input         | N5      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER1_MODE_R               | input         | V14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER1_PRSNT_N              | input         | R4      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER1_WAKE_N               | input         | C12     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER1_WIDTH_R              | input         | W11     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER2_MODE_R               | input         | L15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER2_PRSNT_N              | input         | J16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER2_WAKE_N               | input         | A15     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER2_WIDTH_R              | input         | K15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_RISER4_PWR_PGD              | input         | D6      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_S_DONE                      | input         | A19     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_S_INITN                     | input         | C17     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_S_JTAGEN                    | input         | C13     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_S_PROGRAM_N                 | input         | D13     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_S_SN                        | input         | Y20     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UART4_OCP_DEBUG_RX          | input         | L5      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UPD1_PEWAKE_N               | input         | W14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UPD1_SMIB_N                 | input         | W15     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UPD2_PEWAKE_N               | input         | F10     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UPD2_SMIB_N                 | input         | G11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UPD72020_1_ALART            | input         | P15     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PAL_UPD72020_2_ALART            | input         | G17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PCA_REVISION_0                  | input         | A8      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PCA_REVISION_1                  | input         | H18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PCA_REVISION_2                  | input         | H16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PCB_REVISION_0                  | input         | T18     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PCB_REVISION_1                  | input         | R16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PEX_USB1_PPON0                  | input         | B2      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PEX_USB1_PPON1                  | input         | B1      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PEX_USB2_PPON0                  | input         | G7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_PEX_USB2_PPON1                  | input         | F7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_REAR_BP_SNS_ALERT               | input         | T7      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_RISER_AUX_TOD_UART1_RXD         | input         | V12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_RISER_AUX_TOD_UART2_RXD         | input         | U12     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_RISER_MB_PRSNT_R                | input         | M17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_Riser1_TOD_UART_RXD_R           | input         | V1      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_Riser2_TOD_UART_RXD_R           | input         | M19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_1                            | input         | K5      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_2                            | input         | T3      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_3                            | input         | R3      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_4                            | input         | P3      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_5                            | input         | N3      | BANK3     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_6                            | input         | M3      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_7                            | input         | B3      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_SW_8                            | input         | B4      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_UART0_CPU_LOG_RX                | input         | F16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| i_UART2_PAL_OCP_RX_R              | input         | E14     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| io_BMC_I2C3_PAL_S_SDA1_R          | inout         | V8      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_BMC_I2C3_PAL_S_SDA_R           | input         | D11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | YES            | NA              
| io_CPU0_D0_I2C1_PE_STRAP_SDA      | inout         | A3      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_CPU1_D0_I2C1_PE_STRAP_SDA      | inout         | V9      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_MCIO_PWR_EN0_R                 | inout         | T5      | BANK3     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_MCIO_PWR_EN2_R                 | inout         | Y9      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_MCIO_PWR_EN3_R                 | inout         | E20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_MCIO_PWR_EN5_R                 | inout         | D20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_MCIO_PWR_EN7_R                 | inout         | J2      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| io_MCIO_PWR_EN8_R                 | inout         | Y7      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NOHYS              | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPLD_M_S_EXCHANGE_S2            | output        | B14     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPLD_M_S_SGPIO1_MISO_R          | output        | F18     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPLD_M_S_SGPIO_MISO_R           | output        | B18     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU0_D0_UART1_RX                | output        | G2      | BANK5     | 1.8       | LVCMOS18       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU0_D0_UART_SIN                | output        | E1      | BANK5     | 1.8       | LVCMOS18       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU0_D1_UART1_RX                | output        | D2      | BANK5     | 1.8       | LVCMOS18       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU0_RISER1_9548_RST_N_R        | output        | M4      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU1_D0_UART1_RX                | output        | F6      | BANK5     | 1.8       | LVCMOS18       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU1_D0_UART_SIN                | output        | C3      | BANK5     | 1.8       | LVCMOS18       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU1_D1_UART1_RX                | output        | C1      | BANK5     | 1.8       | LVCMOS18       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU1_RISER2_9548_RST_N_R        | output        | K16     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU_MCIO0_GPU_THROTTLE_N_R      | output        | T1      | BANK3     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU_MCIO2_GPU_THROTTLE_N_R      | output        | Y13     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU_MCIO3_GPU_THROTTLE_N_R      | output        | V17     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU_MCIO5_GPU_THROTTLE_N_R      | output        | D19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU_MCIO7_GPU_THROTTLE_N_R      | output        | J1      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_CPU_MCIO8_GPU_THROTTLE_N_R      | output        | Y1      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_DB9_TOD_UART_TX                 | output        | P12     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_DBG_CPU0_UART1_TX_CONN_R        | output        | W19     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_DBG_PAL_BMC_UART1_TX_CONN_R     | output        | T19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_DB_UART_TX_R                    | output        | W16     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_JACK_CPU0_D0_UART_SOUT          | output        | B10     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_JACK_CPU0_UART1_TX              | output        | E6      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_JACK_CPU1_D0_UART_SOUT          | output        | F12     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_JACK_CPU1_UART1_TX              | output        | B5      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LEAR_CPU0_UART1_TX              | output        | K17     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED1_N                          | output        | R2      | BANK3     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED2_N                          | output        | P2      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED3_N                          | output        | N2      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED4_N                          | output        | M2      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED5_N                          | output        | P1      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED6_N                          | output        | N1      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED7_N                          | output        | M1      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_LED8_N                          | output        | L1      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_MCIO11_RISER1_PERST2_N          | output        | T13     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_N0_1000M                        | output        | R13     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_N0_100M                         | output        | U17     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_N0_ACT                          | output        | V13     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_N1_1000M                        | output        | V16     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_N1_100M                         | output        | T12     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_N1_ACT                          | output        | W17     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_P5V_USB2_EN                     | output        | M14     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_BMC_SS_CLK                  | output        | L17     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_BMC_SS_DATA_OUT             | output        | M15     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_BMC_SS_LOAD_N               | output        | M16     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_BMC_UART1_RX                | output        | E17     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_BMC_UART4_RX                | output        | H17     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_CK440_OE_N_R                | output        | B20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_CPU0_I3C_SPD_SEL            | output        | D7      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_CPU1_I3C_SPD_SEL            | output        | B7      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_DB2000_1_OE_N_R             | output        | K4      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_DB2000_1_PD_R               | output        | A2      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_DB800_1_OE_N_R              | output        | K2      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_DB800_1_PD_R                | output        | D8      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_GPU1_EFUSE_EN_R             | output        | Y2      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_GPU2_EFUSE_EN_R             | output        | C20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_GPU3_EFUSE_EN_R             | output        | Y3      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_GPU4_EFUSE_EN_R             | output        | C19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_LED_HEL_GR_R                | output        | T20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_LED_HEL_RED_R               | output        | R19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_LED_PWRBTN_AMB_R            | output        | N19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_LED_PWRBTN_GR_R             | output        | P20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_LED_UID_R                   | output        | A20     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_M2_0_PERST_N_R              | output        | Y17     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_M2_1_PERST_N_R              | output        | H19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_M2_PWR_EN_R                 | output        | M20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_OCP_NCSI_CLK_50M_R          | output        | C10     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_OCP_NCSI_SW_EN_N_R          | output        | A7      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_P12V_STBY_EFUSE_EN_R        | output        | B8      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_P1V1_STBY_EN_R              | output        | C6      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RISER1_SLOT_PERST_N_R       | output        | T4      | BANK3     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RISER1_SS_CLK               | output        | P19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RISER1_SS_LD_N              | output        | K20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RISER2_SLOT_PERST_N_R       | output        | H15     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RISER2_SS_CLK               | output        | F20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RISER2_SS_LD_N              | output        | J20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RJ45_1_1000M_LED            | output        | P13     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RJ45_1_100M_LED             | output        | U14     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RJ45_1_ACT_LED              | output        | U15     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RJ45_2_1000M_LED            | output        | T14     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RJ45_2_100M_LED             | output        | R14     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RJ45_2_ACT_LED              | output        | P14     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_RST_TCM_N_R                 | output        | L19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_SPI_SELECT_R                | output        | V10     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_SPI_SWITCH_EN_R             | output        | Y10     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_TEST_BAT_EN                 | output        | R10     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_THROTTLE_RISER1_R           | output        | Y19     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_THROTTLE_RISER2_R           | output        | L20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UART4_OCP_DEBUG_TX          | output        | L3      | BANK4     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD1_P1V1_EN_R              | output        | J19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD1_P3V3_EN_R              | output        | H20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD1_PERST_N_R              | output        | V20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD1_PONRST_N_R             | output        | Y18     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD2_P1V1_EN_R              | output        | A10     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD2_P3V3_EN_R              | output        | B19     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD2_PERST_N_R              | output        | A13     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_UPD2_PONRST_N_R             | output        | A14     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_WX1860_NCSI_CLK_50M_R       | output        | K19     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_PAL_WX1860_NCSI_SW_EN_N_R       | output        | W18     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RISER1_SELECT                   | output        | R7      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RISER1_SWITCH_EN                | output        | P7      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RISER_AUX_TOD_UART1_TXD         | output        | T11     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RISER_AUX_TOD_UART2_TXD         | output        | U11     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C12_MUX_N_R               | output        | D10     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C13_MUX_N_R               | output        | Y11     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C1_MUX_N_R                | output        | R20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C2_MUX_N_R                | output        | A6      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C3_MUX_N_R                | output        | C8      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C4_1_MUX_N_R              | output        | A9      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C4_2_MUX_N_R              | output        | R5      | BANK3     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C5_MUX_N_R                | output        | A5      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_RST_I2C_BMC_9548_MUX_N_R        | output        | Y14     | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_Riser1_TOD_UART_TXD_R           | output        | W1      | BANK2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_Riser2_TOD_UART_TXD_R           | output        | N20     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_UART0_CPU_LOG_TX                | output        | F14     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_UART2_PAL_OCP_TX_R              | output        | D18     | BANK1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
| o_USB2_SW_SEL_R                   | output        | A18     | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA                 | NA                | NA                    | OFF            | NA           | YES            | NA              
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 277      | 592           | 47          
| + FF                             | 604      | 3552          | 18          
| + LUT                            | 710      | 2368          | 30          
|   + LUT as Logic                 | 598      |               |             
|   + LUT as Const                 | 94       |               |             
|   + LUT as Bypass                | 18       |               |             
| CLMS                             | 386      | 888           | 44          
| + FF                             | 857      | 5328          | 17          
| + LUT                            | 1047     | 3552          | 30          
|   + LUT as Logic                 | 938      |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 101      |               |             
|   + LUT as Bypass                | 8        |               |             
| IO                               | 292      | 336           | 87          
| + IOBD                           | 19       | 21            | 91          
| + IOBR                           | 36       | 42            | 86          
| + IOBS                           | 237      | 273           | 87          
| BKCL                             | 6        | 6             | 100         
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 59       | 936           | 7           
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 137      | 252           | 55          
| IOLDLY                           | 38       | 84            | 46          
| IOL                              | 292      | 336           | 87          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 1        | 8             | 13          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | Input Pin     | Net of Input     | Driver Inst                  | Driver Pin     | Site Of Driver Inst     | Output Pin     | Net of Output     | Clock Loads     | Non_Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCMDC_79_152         | CLKIN         | clk_50m          | pll_inst/u_pll_e2/goppll     | CLKOUT0        | PLL_11_20               | CLKOUT         | ntclkbufg_0       | 1413            | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                     | Site Of Pll Inst     | Pin         | Net Of Pin                          | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                  | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKFB       | _GND126                             |  -              |  -                  | GND_126                            | Z                    | HARD0N1_6_19                  
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKI        | pll_inst/u_pll_e2/ntpllinmuxd_c     |  -              |  -                  | pll_inst/u_pll_e2/goppllinmuxd     | CLK_OUT              | PLLINMUXD_11_16               
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT      | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT0     | clk_50m                             | 1413            | 0                   |  ...                               |  ...                 |  ...                          
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT1     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT2     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT3     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT      | FF       | Distributed RAM     | DRM     | CCS     | CLKDIV     | CLKDLY     | DLL     | IO      | IOCKBRG     | IOCKGATE     | IOLDLY     | IOLDLYS     | ISERDES     | OSC     | OSERDES     | PLL     | USCMD     | USCMDC     | USSMBUF     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Tieta_Feiteng_2001_top                     | 1536     | 1461     | 0                   | 0       | 1       | 0          | 0          | 0       | 292     | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 1       | 0         | 1          | 0           
| + FanControl_m(FanControl)                 | 14       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + m_WDT3(WDT_1)                          | 14       | 15       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_button(PGM_DEBOUNCE)             | 6        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_pwrgood(PGM_DEBOUNCE_N)          | 19       | 18       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_intruder(PGM_DEBOUNCE_N_1)            | 7        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_pe_wake_inst(PGM_DEBOUNCE_2)          | 5        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_cmu_to_mb_s2p(s2p_master)           | 68       | 80       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_i2c_bios_reg(I2C_SLAVE_REG)         | 161      | 72       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu0_die0_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu0_die2_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu0_die3_alloc(pcie_dync_alloc)     | 4        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu1_die1_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu1_die2_alloc(pcie_dync_alloc)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + w_cpu1_die3_alloc(pcie_dync_alloc)     | 4        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_i2c_inf(I2C_SLAVE_INF)              | 62       | 45       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_mb_to_cmu_p2s(p2s_slave_1)          | 22       | 20       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_mcpld_to_scpld_s2p(s2p_slave)       | 255      | 413      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_pcie(pcie_slot_number)              | 44       | 40       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_scpld_to_mcpld_p2s(p2s_slave)       | 115      | 21       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + mcio_ab26(PGM_DEBOUNCE_1)                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pll_inst(pll_i25M_o50M_o25M)             | 0        | 0        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 1       | 0         | 0          | 0           
| + pon_reset_inst(pon_reset)                | 1        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_ocp1_inst(pvt_gpi_1)             | 43       | 37       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_riser1_inst(pvt_gpi)             | 10       | 7        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pvt_gpi_riser2_inst(pvt_gpi)             | 21       | 16       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + sync_cpu_data_low(SYNC_DATA_N)           | 0        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + timer_gen_inst(timer_gen)                | 39       | 34       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u1(UART_MASTER)              | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u2(UART_MASTER)              | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u3(UART_MASTER)              | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u5(UART_MASTER)              | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u6(UART_MASTER)              | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u7(UART_MASTER)              | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u10(UART_MASTER)             | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u11(UART_MASTER)             | 65       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u12(UART_MASTER)             | 66       | 47       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                        
+------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_plc.adf           
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_route.adf         
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top.rur               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_prr_route.prt     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/pre_route.cgs                            
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/Tieta_Feiteng_2001_top_route.netlist     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_2001_PGC7KD69MBG400/prj/Tieta_S/place_route/rur.db                                   
+------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: route 
Peak memory: 388 MB
Total CPU time to route completion : 0h:0m:9s
Process Total CPU time to route completion : 0h:0m:10s
Total real time to route completion : 0h:0m:12s
