
*** Running vivado
    with args -log sap_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sap_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sap_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 356.828 ; gain = 73.492
Command: synth_design -top sap_1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 795.180 ; gain = 177.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sap_1' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:15]
WARNING: [Synth 8-614] signal 'Q_program_counter' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:195]
WARNING: [Synth 8-614] signal 'Dout_ram' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:195]
WARNING: [Synth 8-614] signal 'Q_tri_instruction_register' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:195]
WARNING: [Synth 8-614] signal 'Q_tri_accumulator' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:195]
WARNING: [Synth 8-614] signal 'S_adder_subtractor' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:195]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/program_counter.vhd:5' bound to instance 'U0' of component 'program_counter' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:237]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/program_counter.vhd:13]
WARNING: [Synth 8-614] signal 'Q' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/program_counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/program_counter.vhd:13]
INFO: [Synth 8-3491] module 'mar' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/mar.vhd:4' bound to instance 'U1' of component 'mar' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:238]
INFO: [Synth 8-638] synthesizing module 'mar' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/mar.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mar' (2#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/mar.vhd:12]
INFO: [Synth 8-3491] module 'ram' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/ram.vhd:5' bound to instance 'U2' of component 'ram' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'ram' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/ram.vhd:15]
WARNING: [Synth 8-614] signal 'memory' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/ram.vhd:22]
WARNING: [Synth 8-614] signal 'addr_int' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/ram.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ram' (3#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/ram.vhd:15]
INFO: [Synth 8-3491] module 'instruction_register' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/instruction_register.vhd:4' bound to instance 'U3' of component 'instruction_register' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/instruction_register.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (4#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/instruction_register.vhd:14]
INFO: [Synth 8-3491] module 'controller_sequencer' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/controller_sequencer.vhd:5' bound to instance 'U4' of component 'controller_sequencer' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:241]
INFO: [Synth 8-638] synthesizing module 'controller_sequencer' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/controller_sequencer.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'controller_sequencer' (5#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/controller_sequencer.vhd:13]
INFO: [Synth 8-3491] module 'accumulator' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/accumulator.vhd:4' bound to instance 'U5' of component 'accumulator' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:242]
INFO: [Synth 8-638] synthesizing module 'accumulator' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/accumulator.vhd:14]
WARNING: [Synth 8-614] signal 'Q' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/accumulator.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'accumulator' (6#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/accumulator.vhd:14]
INFO: [Synth 8-3491] module 'adder_subtractor' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/adder_subtractor.vhd:5' bound to instance 'U6' of component 'adder_subtractor' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:243]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/adder_subtractor.vhd:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_reg' and it is trimmed from '9' to '8' bits. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/adder_subtractor.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (7#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/adder_subtractor.vhd:13]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/b_register.vhd:4' bound to instance 'U7' of component 'b_register' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:244]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/b_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'b_register' (8#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/b_register.vhd:12]
INFO: [Synth 8-3491] module 'output_register' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/output_register.vhd:4' bound to instance 'U8' of component 'output_register' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:245]
INFO: [Synth 8-638] synthesizing module 'output_register' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/output_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'output_register' (9#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/output_register.vhd:12]
INFO: [Synth 8-3491] module 'seven_segment_driver' declared at 'D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:6' bound to instance 'U9' of component 'seven_segment_driver' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:246]
INFO: [Synth 8-638] synthesizing module 'seven_segment_driver' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:14]
WARNING: [Synth 8-614] signal 'refresh_counter' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:30]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:38]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:38]
WARNING: [Synth 8-614] signal 'number_array' is read in the process but is not in the sensitivity list [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_driver' (10#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:14]
WARNING: [Synth 8-3848] Net seg in module/entity sap_1 does not have driver. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:8]
WARNING: [Synth 8-3848] Net an in module/entity sap_1 does not have driver. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'sap_1' (11#1) [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 860.262 ; gain = 242.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 860.262 ; gain = 242.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 860.262 ; gain = 242.520
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Vivado/SAP_1/SAP_1.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sap_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sap_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 982.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 982.926 ; gain = 365.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 982.926 ; gain = 365.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 982.926 ; gain = 365.184
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/adder_subtractor.vhd:16]
INFO: [Synth 8-5545] ROM "cathodes" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'W_bus_reg' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:199]
WARNING: [Synth 8-327] inferring latch for variable 'D_mar_reg' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:211]
WARNING: [Synth 8-327] inferring latch for variable 'D_instruction_register_reg' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:214]
WARNING: [Synth 8-327] inferring latch for variable 'D_accumulator_reg' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:217]
WARNING: [Synth 8-327] inferring latch for variable 'D_b_register_reg' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:220]
WARNING: [Synth 8-327] inferring latch for variable 'D_output_register_reg' [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/sap_1.vhd:223]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 982.926 ; gain = 365.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 20    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sap_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mar 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module instruction_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module controller_sequencer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module accumulator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module adder_subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module b_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module output_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module seven_segment_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
+---Multipliers : 
	                 6x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:52]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:51]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/Vivado/SAP_1/SAP_1.srcs/sources_1/new/seven_segment_driver.vhd:49]
DSP Report: Generating DSP number_array[3]1, operation Mode is: A*B.
DSP Report: operator number_array[3]1 is absorbed into DSP number_array[3]1.
DSP Report: operator number_array[3]1 is absorbed into DSP number_array[3]1.
DSP Report: Generating DSP number_array[3]1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator number_array[3]1 is absorbed into DSP number_array[3]1.
DSP Report: operator number_array[3]1 is absorbed into DSP number_array[3]1.
DSP Report: Generating DSP number_array[2]1, operation Mode is: A*B.
DSP Report: operator number_array[2]1 is absorbed into DSP number_array[2]1.
DSP Report: operator number_array[2]1 is absorbed into DSP number_array[2]1.
DSP Report: Generating DSP number_array[2]1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator number_array[2]1 is absorbed into DSP number_array[2]1.
DSP Report: operator number_array[2]1 is absorbed into DSP number_array[2]1.
DSP Report: Generating DSP number_array[1]1, operation Mode is: A*B.
DSP Report: operator number_array[1]1 is absorbed into DSP number_array[1]1.
DSP Report: operator number_array[1]1 is absorbed into DSP number_array[1]1.
DSP Report: Generating DSP number_array[1]1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator number_array[1]1 is absorbed into DSP number_array[1]1.
DSP Report: operator number_array[1]1 is absorbed into DSP number_array[1]1.
DSP Report: Generating DSP number_array[0]1, operation Mode is: A*B.
DSP Report: operator number_array[0]1 is absorbed into DSP number_array[0]1.
DSP Report: operator number_array[0]1 is absorbed into DSP number_array[0]1.
DSP Report: Generating DSP number_array[0]1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator number_array[0]1 is absorbed into DSP number_array[0]1.
DSP Report: operator number_array[0]1 is absorbed into DSP number_array[0]1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 982.926 ; gain = 365.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|seven_segment_driver | A*B            | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | (PCIN>>17)+A*B | 15     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | A*B            | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | (PCIN>>17)+A*B | 15     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | A*B            | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | (PCIN>>17)+A*B | 15     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | A*B            | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|seven_segment_driver | (PCIN>>17)+A*B | 15     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1003.719 ; gain = 385.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1034.438 ; gain = 416.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1035.535 ; gain = 417.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   571|
|3     |DSP48E1 |     8|
|4     |LUT1    |   116|
|5     |LUT2    |  1695|
|6     |LUT3    |    67|
|7     |LUT4    |   323|
|8     |LUT5    |    41|
|9     |LUT6    |    84|
|10    |FDCE    |   175|
|11    |FDRE    |    18|
|12    |LD      |    44|
|13    |IBUF    |    20|
|14    |OBUF    |    27|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |  3192|
|2     |  U0     |program_counter      |    12|
|3     |  U1     |mar                  |    24|
|4     |  U2     |ram                  |   177|
|5     |  U3     |instruction_register |    18|
|6     |  U4     |controller_sequencer |    60|
|7     |  U5     |accumulator          |    18|
|8     |  U7     |b_register           |     9|
|9     |  U8     |output_register      |    77|
|10    |  U9     |seven_segment_driver |  2694|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1046.254 ; gain = 305.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1046.254 ; gain = 428.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sap_1' is not ideal for floorplanning, since the cellview 'seven_segment_driver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 29 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1062.340 ; gain = 705.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.340 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Vivado/SAP_1/SAP_1.runs/synth_1/sap_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sap_1_utilization_synth.rpt -pb sap_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 13:25:51 2019...
