Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Mon Jun  8 17:05:17 2020
| Host         : Arash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sine_cosine_module_wrapper_timing_summary_routed.rpt -pb sine_cosine_module_wrapper_timing_summary_routed.pb -rpx sine_cosine_module_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sine_cosine_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.225        0.000                      0                   55        0.126        0.000                      0                   55        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
aclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                7.225        0.000                      0                   55        0.126        0.000                      0                   55        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.642ns (25.639%)  route 1.862ns (74.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.490 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/Q
                         net (fo=4, routed)           0.828     6.318    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.442 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1/O
                         net (fo=17, routed)          1.034     7.476    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.701    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.642ns (25.639%)  route 1.862ns (74.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.490 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/Q
                         net (fo=4, routed)           0.828     6.318    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.442 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1/O
                         net (fo=17, routed)          1.034     7.476    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[1]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.701    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.642ns (25.639%)  route 1.862ns (74.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.490 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/Q
                         net (fo=4, routed)           0.828     6.318    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.442 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1/O
                         net (fo=17, routed)          1.034     7.476    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.701    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.642ns (25.639%)  route 1.862ns (74.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.490 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/Q
                         net (fo=4, routed)           0.828     6.318    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.442 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1/O
                         net (fo=17, routed)          1.034     7.476    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[3]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.701    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.766ns (27.763%)  route 1.993ns (72.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 14.454 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.490 f  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/Q
                         net (fo=4, routed)           0.828     6.318    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.442 f  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1/O
                         net (fo=17, routed)          1.165     7.607    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.731 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_i_1/O
                         net (fo=1, routed)           0.000     7.731    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_ready_nxt
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.571    14.454    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                         clock pessimism              0.518    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.077    15.014    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.802ns (39.055%)  route 1.251ns (60.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.478     5.450 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/Q
                         net (fo=9, routed)           0.526     5.976    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg2_a_valid
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.324     6.300 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[15]_i_1/O
                         net (fo=16, routed)          0.725     7.025    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_4_in
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.412    14.494    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.802ns (39.055%)  route 1.251ns (60.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.478     5.450 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/Q
                         net (fo=9, routed)           0.526     5.976    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg2_a_valid
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.324     6.300 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[15]_i_1/O
                         net (fo=16, routed)          0.725     7.025    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_4_in
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[1]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.412    14.494    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.802ns (39.055%)  route 1.251ns (60.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.478     5.450 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/Q
                         net (fo=9, routed)           0.526     5.976    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg2_a_valid
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.324     6.300 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[15]_i_1/O
                         net (fo=16, routed)          0.725     7.025    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_4_in
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.412    14.494    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.802ns (39.055%)  route 1.251ns (60.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.478     5.450 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_valid_reg/Q
                         net (fo=9, routed)           0.526     5.976    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg2_a_valid
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.324     6.300 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[15]_i_1/O
                         net (fo=16, routed)          0.725     7.025    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_4_in
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.565    14.448    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[3]/C
                         clock pessimism              0.493    14.941    
                         clock uncertainty           -0.035    14.906    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.412    14.494    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.642ns (29.653%)  route 1.523ns (70.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.749     4.972    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.490 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/Q
                         net (fo=4, routed)           0.828     6.318    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.442 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1/O
                         net (fo=17, routed)          0.695     7.137    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[15]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    U14                                               0.000    10.000 r  aclk (IN)
                         net (fo=0)                   0.000    10.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570    14.453    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X43Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/C
                         clock pessimism              0.493    14.946    
                         clock uncertainty           -0.035    14.911    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.706    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  7.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X43Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[9]/Q
                         net (fo=1, routed)           0.080     1.736    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[9]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.049     1.785 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.785    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[9]
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     2.031    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[9]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     1.659    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X43Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/Q
                         net (fo=1, routed)           0.087     1.743    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[12]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.788    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[12]
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     2.031    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[12]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     1.648    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X43Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[8]/Q
                         net (fo=1, routed)           0.122     1.778    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[8]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.823    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[8]
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     2.031    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[8]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.121     1.649    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.510    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/Q
                         net (fo=1, routed)           0.097     1.748    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[0]
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[0]
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     2.026    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091     1.614    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[10]/Q
                         net (fo=1, routed)           0.097     1.753    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[10]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.798    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[10]
    SLICE_X40Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.032    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[10]/C
                         clock pessimism             -0.504     1.528    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.091     1.619    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X43Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[13]/Q
                         net (fo=1, routed)           0.140     1.796    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[13]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.046     1.842 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.842    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[13]
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     2.031    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[13]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     1.659    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.556%)  route 0.155ns (45.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.510    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[2]/Q
                         net (fo=1, routed)           0.155     1.806    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[2]
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[2]
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     2.026    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y29         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.092     1.615    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.556%)  route 0.155ns (45.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[14]/Q
                         net (fo=1, routed)           0.155     1.811    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[14]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.856 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.856    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[14]
    SLICE_X40Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.032    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X40Y35         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[14]/C
                         clock pessimism             -0.504     1.528    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.092     1.620    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[4]/Q
                         net (fo=1, routed)           0.185     1.841    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[4]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.886 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[4]
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     2.031    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[4]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.121     1.650    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.918%)  route 0.208ns (53.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.515    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X41Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[5]/Q
                         net (fo=1, routed)           0.208     1.864    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/reg1_b_tdata[5]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.043     1.907 r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/p_0_in[5]
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  aclk (IN)
                         net (fo=0)                   0.000     0.000    aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  aclk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     2.031    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X42Y34         FDRE                                         r  sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[5]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     1.660    sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y36   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y36   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_b_tdata_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_ready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_ready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_valid_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_valid_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_ready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   sine_cosine_module_i/cordic_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata_reg[10]/C



