Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 07:54:25 2024
| Host         : LAPTOP-UR19FUI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                24          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.937        0.000                      0                 6193        0.150        0.000                      0                 6193        4.500        0.000                       0                  6110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.937        0.000                      0                 6193        0.150        0.000                      0                 6193        4.500        0.000                       0                  6110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cursor_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[5][29][10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.626ns (18.363%)  route 7.229ns (81.637%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  cursor_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cursor_x_reg[7]/Q
                         net (fo=158, routed)         2.048     7.571    cursor_x_reg[7]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.152     7.723 f  pixel_memory[0][0][11]_i_3/O
                         net (fo=1, routed)           0.162     7.884    pixel_memory[0][0][11]_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.326     8.210 r  pixel_memory[0][0][11]_i_2/O
                         net (fo=86, routed)          1.811    10.022    pixel_memory[0][0][11]_i_2_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.116    10.138 r  pixel_memory[1][5][11]_i_4/O
                         net (fo=5, routed)           1.223    11.360    pixel_memory[1][5][11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.328    11.688 f  pixel_memory[1][29][11]_i_2/O
                         net (fo=4, routed)           0.581    12.269    pixel_memory[1][29][11]_i_2_n_0
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.393 f  pixel_memory[2][29][11]_i_4/O
                         net (fo=25, routed)          0.809    13.202    pixel_memory[2][29][11]_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  pixel_memory[5][29][11]_i_1/O
                         net (fo=5, routed)           0.595    13.921    pixel_memory[5][29][11]_i_1_n_0
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.500    14.841    clk_IBUF_BUFG
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][10]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y67         FDPE (Setup_fdpe_C_CE)      -0.205    14.859    pixel_memory_reg[5][29][10]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cursor_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[5][29][11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.626ns (18.363%)  route 7.229ns (81.637%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  cursor_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cursor_x_reg[7]/Q
                         net (fo=158, routed)         2.048     7.571    cursor_x_reg[7]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.152     7.723 f  pixel_memory[0][0][11]_i_3/O
                         net (fo=1, routed)           0.162     7.884    pixel_memory[0][0][11]_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.326     8.210 r  pixel_memory[0][0][11]_i_2/O
                         net (fo=86, routed)          1.811    10.022    pixel_memory[0][0][11]_i_2_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.116    10.138 r  pixel_memory[1][5][11]_i_4/O
                         net (fo=5, routed)           1.223    11.360    pixel_memory[1][5][11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.328    11.688 f  pixel_memory[1][29][11]_i_2/O
                         net (fo=4, routed)           0.581    12.269    pixel_memory[1][29][11]_i_2_n_0
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.393 f  pixel_memory[2][29][11]_i_4/O
                         net (fo=25, routed)          0.809    13.202    pixel_memory[2][29][11]_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  pixel_memory[5][29][11]_i_1/O
                         net (fo=5, routed)           0.595    13.921    pixel_memory[5][29][11]_i_1_n_0
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.500    14.841    clk_IBUF_BUFG
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][11]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y67         FDPE (Setup_fdpe_C_CE)      -0.205    14.859    pixel_memory_reg[5][29][11]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cursor_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[5][29][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.626ns (18.363%)  route 7.229ns (81.637%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  cursor_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cursor_x_reg[7]/Q
                         net (fo=158, routed)         2.048     7.571    cursor_x_reg[7]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.152     7.723 f  pixel_memory[0][0][11]_i_3/O
                         net (fo=1, routed)           0.162     7.884    pixel_memory[0][0][11]_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.326     8.210 r  pixel_memory[0][0][11]_i_2/O
                         net (fo=86, routed)          1.811    10.022    pixel_memory[0][0][11]_i_2_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.116    10.138 r  pixel_memory[1][5][11]_i_4/O
                         net (fo=5, routed)           1.223    11.360    pixel_memory[1][5][11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.328    11.688 f  pixel_memory[1][29][11]_i_2/O
                         net (fo=4, routed)           0.581    12.269    pixel_memory[1][29][11]_i_2_n_0
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.393 f  pixel_memory[2][29][11]_i_4/O
                         net (fo=25, routed)          0.809    13.202    pixel_memory[2][29][11]_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  pixel_memory[5][29][11]_i_1/O
                         net (fo=5, routed)           0.595    13.921    pixel_memory[5][29][11]_i_1_n_0
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.500    14.841    clk_IBUF_BUFG
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y67         FDPE (Setup_fdpe_C_CE)      -0.205    14.859    pixel_memory_reg[5][29][3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cursor_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[5][29][6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.626ns (18.363%)  route 7.229ns (81.637%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  cursor_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cursor_x_reg[7]/Q
                         net (fo=158, routed)         2.048     7.571    cursor_x_reg[7]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.152     7.723 f  pixel_memory[0][0][11]_i_3/O
                         net (fo=1, routed)           0.162     7.884    pixel_memory[0][0][11]_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.326     8.210 r  pixel_memory[0][0][11]_i_2/O
                         net (fo=86, routed)          1.811    10.022    pixel_memory[0][0][11]_i_2_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.116    10.138 r  pixel_memory[1][5][11]_i_4/O
                         net (fo=5, routed)           1.223    11.360    pixel_memory[1][5][11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.328    11.688 f  pixel_memory[1][29][11]_i_2/O
                         net (fo=4, routed)           0.581    12.269    pixel_memory[1][29][11]_i_2_n_0
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.393 f  pixel_memory[2][29][11]_i_4/O
                         net (fo=25, routed)          0.809    13.202    pixel_memory[2][29][11]_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  pixel_memory[5][29][11]_i_1/O
                         net (fo=5, routed)           0.595    13.921    pixel_memory[5][29][11]_i_1_n_0
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.500    14.841    clk_IBUF_BUFG
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][6]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y67         FDPE (Setup_fdpe_C_CE)      -0.205    14.859    pixel_memory_reg[5][29][6]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cursor_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[5][29][7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.626ns (18.363%)  route 7.229ns (81.637%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDCE                                         r  cursor_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cursor_x_reg[7]/Q
                         net (fo=158, routed)         2.048     7.571    cursor_x_reg[7]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.152     7.723 f  pixel_memory[0][0][11]_i_3/O
                         net (fo=1, routed)           0.162     7.884    pixel_memory[0][0][11]_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.326     8.210 r  pixel_memory[0][0][11]_i_2/O
                         net (fo=86, routed)          1.811    10.022    pixel_memory[0][0][11]_i_2_n_0
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.116    10.138 r  pixel_memory[1][5][11]_i_4/O
                         net (fo=5, routed)           1.223    11.360    pixel_memory[1][5][11]_i_4_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.328    11.688 f  pixel_memory[1][29][11]_i_2/O
                         net (fo=4, routed)           0.581    12.269    pixel_memory[1][29][11]_i_2_n_0
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.124    12.393 f  pixel_memory[2][29][11]_i_4/O
                         net (fo=25, routed)          0.809    13.202    pixel_memory[2][29][11]_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.326 r  pixel_memory[5][29][11]_i_1/O
                         net (fo=5, routed)           0.595    13.921    pixel_memory[5][29][11]_i_1_n_0
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.500    14.841    clk_IBUF_BUFG
    SLICE_X58Y67         FDPE                                         r  pixel_memory_reg[5][29][7]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y67         FDPE (Setup_fdpe_C_CE)      -0.205    14.859    pixel_memory_reg[5][29][7]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 cursor_x_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[3][12][10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.652ns (19.462%)  route 6.836ns (80.538%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDPE                                         r  cursor_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  cursor_x_reg[8]/Q
                         net (fo=149, routed)         1.338     6.860    vga_sync_unit/pixel_memory_reg[0][25][3][7]
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     7.010 r  vga_sync_unit/pixel_memory[4][12][11]_i_2/O
                         net (fo=71, routed)          0.537     7.548    vga_sync_unit_n_16
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.328     7.876 r  pixel_memory[35][11][11]_i_2/O
                         net (fo=92, routed)          1.613     9.489    pixel_memory[35][11][11]_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.639 f  pixel_memory[1][12][11]_i_7/O
                         net (fo=7, routed)           0.555    10.193    pixel_memory[1][12][11]_i_7_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.326    10.519 f  pixel_memory[3][0][11]_i_2/O
                         net (fo=8, routed)           0.965    11.484    pixel_memory[3][0][11]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.608 f  pixel_memory[3][12][11]_i_2/O
                         net (fo=3, routed)           1.207    12.815    pixel_memory[3][12][11]_i_2_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I2_O)        0.118    12.933 r  pixel_memory[3][12][11]_i_1/O
                         net (fo=5, routed)           0.622    13.555    pixel_memory[3][12][11]_i_1_n_0
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][10]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y56         FDPE (Setup_fdpe_C_CE)      -0.407    14.522    pixel_memory_reg[3][12][10]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 cursor_x_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[3][12][11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.652ns (19.462%)  route 6.836ns (80.538%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDPE                                         r  cursor_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  cursor_x_reg[8]/Q
                         net (fo=149, routed)         1.338     6.860    vga_sync_unit/pixel_memory_reg[0][25][3][7]
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     7.010 r  vga_sync_unit/pixel_memory[4][12][11]_i_2/O
                         net (fo=71, routed)          0.537     7.548    vga_sync_unit_n_16
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.328     7.876 r  pixel_memory[35][11][11]_i_2/O
                         net (fo=92, routed)          1.613     9.489    pixel_memory[35][11][11]_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.639 f  pixel_memory[1][12][11]_i_7/O
                         net (fo=7, routed)           0.555    10.193    pixel_memory[1][12][11]_i_7_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.326    10.519 f  pixel_memory[3][0][11]_i_2/O
                         net (fo=8, routed)           0.965    11.484    pixel_memory[3][0][11]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.608 f  pixel_memory[3][12][11]_i_2/O
                         net (fo=3, routed)           1.207    12.815    pixel_memory[3][12][11]_i_2_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I2_O)        0.118    12.933 r  pixel_memory[3][12][11]_i_1/O
                         net (fo=5, routed)           0.622    13.555    pixel_memory[3][12][11]_i_1_n_0
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][11]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y56         FDPE (Setup_fdpe_C_CE)      -0.407    14.522    pixel_memory_reg[3][12][11]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 cursor_x_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[3][12][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.652ns (19.462%)  route 6.836ns (80.538%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDPE                                         r  cursor_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  cursor_x_reg[8]/Q
                         net (fo=149, routed)         1.338     6.860    vga_sync_unit/pixel_memory_reg[0][25][3][7]
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     7.010 r  vga_sync_unit/pixel_memory[4][12][11]_i_2/O
                         net (fo=71, routed)          0.537     7.548    vga_sync_unit_n_16
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.328     7.876 r  pixel_memory[35][11][11]_i_2/O
                         net (fo=92, routed)          1.613     9.489    pixel_memory[35][11][11]_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.639 f  pixel_memory[1][12][11]_i_7/O
                         net (fo=7, routed)           0.555    10.193    pixel_memory[1][12][11]_i_7_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.326    10.519 f  pixel_memory[3][0][11]_i_2/O
                         net (fo=8, routed)           0.965    11.484    pixel_memory[3][0][11]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.608 f  pixel_memory[3][12][11]_i_2/O
                         net (fo=3, routed)           1.207    12.815    pixel_memory[3][12][11]_i_2_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I2_O)        0.118    12.933 r  pixel_memory[3][12][11]_i_1/O
                         net (fo=5, routed)           0.622    13.555    pixel_memory[3][12][11]_i_1_n_0
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][3]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y56         FDPE (Setup_fdpe_C_CE)      -0.407    14.522    pixel_memory_reg[3][12][3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 cursor_x_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[3][12][6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.652ns (19.462%)  route 6.836ns (80.538%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDPE                                         r  cursor_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  cursor_x_reg[8]/Q
                         net (fo=149, routed)         1.338     6.860    vga_sync_unit/pixel_memory_reg[0][25][3][7]
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     7.010 r  vga_sync_unit/pixel_memory[4][12][11]_i_2/O
                         net (fo=71, routed)          0.537     7.548    vga_sync_unit_n_16
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.328     7.876 r  pixel_memory[35][11][11]_i_2/O
                         net (fo=92, routed)          1.613     9.489    pixel_memory[35][11][11]_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.639 f  pixel_memory[1][12][11]_i_7/O
                         net (fo=7, routed)           0.555    10.193    pixel_memory[1][12][11]_i_7_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.326    10.519 f  pixel_memory[3][0][11]_i_2/O
                         net (fo=8, routed)           0.965    11.484    pixel_memory[3][0][11]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.608 f  pixel_memory[3][12][11]_i_2/O
                         net (fo=3, routed)           1.207    12.815    pixel_memory[3][12][11]_i_2_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I2_O)        0.118    12.933 r  pixel_memory[3][12][11]_i_1/O
                         net (fo=5, routed)           0.622    13.555    pixel_memory[3][12][11]_i_1_n_0
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][6]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y56         FDPE (Setup_fdpe_C_CE)      -0.407    14.522    pixel_memory_reg[3][12][6]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 cursor_x_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_memory_reg[3][12][7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.652ns (19.462%)  route 6.836ns (80.538%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.546     5.067    clk_IBUF_BUFG
    SLICE_X43Y66         FDPE                                         r  cursor_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.523 f  cursor_x_reg[8]/Q
                         net (fo=149, routed)         1.338     6.860    vga_sync_unit/pixel_memory_reg[0][25][3][7]
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.150     7.010 r  vga_sync_unit/pixel_memory[4][12][11]_i_2/O
                         net (fo=71, routed)          0.537     7.548    vga_sync_unit_n_16
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.328     7.876 r  pixel_memory[35][11][11]_i_2/O
                         net (fo=92, routed)          1.613     9.489    pixel_memory[35][11][11]_i_2_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.150     9.639 f  pixel_memory[1][12][11]_i_7/O
                         net (fo=7, routed)           0.555    10.193    pixel_memory[1][12][11]_i_7_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.326    10.519 f  pixel_memory[3][0][11]_i_2/O
                         net (fo=8, routed)           0.965    11.484    pixel_memory[3][0][11]_i_2_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.608 f  pixel_memory[3][12][11]_i_2/O
                         net (fo=3, routed)           1.207    12.815    pixel_memory[3][12][11]_i_2_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I2_O)        0.118    12.933 r  pixel_memory[3][12][11]_i_1/O
                         net (fo=5, routed)           0.622    13.555    pixel_memory[3][12][11]_i_1_n_0
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.437    14.778    clk_IBUF_BUFG
    SLICE_X29Y56         FDPE                                         r  pixel_memory_reg[3][12][7]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y56         FDPE (Setup_fdpe_C_CE)      -0.407    14.522    pixel_memory_reg[3][12][7]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.848%)  route 0.319ns (63.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.560     1.443    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga_sync_unit/h_count_reg_reg[5]_rep__10/Q
                         net (fo=83, routed)          0.319     1.903    vga_sync_unit/h_count_reg_reg[5]_rep__10_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.948 r  vga_sync_unit/h_count_reg[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.948    vga_sync_unit/h_count_reg[9]_rep_i_1_n_0
    SLICE_X37Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.827     1.955    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]_rep/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y60         FDCE (Hold_fdce_C_D)         0.092     1.798    vga_sync_unit/h_count_reg_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.047%)  route 0.091ns (32.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.560     1.443    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=83, routed)          0.091     1.676    vga_sync_unit/x[9]
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.721 r  vga_sync_unit/h_count_reg[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.721    vga_sync_unit/h_count_reg[9]_rep__0_i_1_n_0
    SLICE_X33Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.828     1.956    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]_rep__0/C
                         clock pessimism             -0.500     1.456    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.091     1.547    vga_sync_unit/h_count_reg_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[6]_rep__4/Q
                         net (fo=17, routed)          0.131     1.714    vga_sync_unit/h_count_reg_reg[6]_rep__4_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.759 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X36Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.827     1.955    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X36Y60         FDCE (Hold_fdce_C_D)         0.091     1.546    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.612%)  route 0.384ns (67.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=83, routed)          0.384     1.968    vga_sync_unit/x[6]
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.013    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X32Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.828     1.956    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X32Y58         FDCE (Hold_fdce_C_D)         0.092     1.799    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.374%)  route 0.389ns (67.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.560     1.443    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=83, routed)          0.389     1.973    vga_sync_unit/x[9]
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.018 r  vga_sync_unit/h_count_reg[5]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     2.018    vga_sync_unit/h_count_reg[5]_rep__1_i_1_n_0
    SLICE_X37Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.825     1.953    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X37Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__1/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y62         FDCE (Hold_fdce_C_D)         0.091     1.795    vga_sync_unit/h_count_reg_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.420%)  route 0.193ns (50.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.557     1.440    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X45Y66         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=53, routed)          0.193     1.775    vga_sync_unit/y[5]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.048     1.823 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.823     1.951    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.131     1.584    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.631%)  route 0.161ns (46.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=25, routed)          0.161     1.744    vga_sync_unit/x__0[1]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X39Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.827     1.955    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.092     1.550    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.484%)  route 0.168ns (44.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.557     1.440    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y66         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=16, routed)          0.168     1.772    vga_sync_unit/y__0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_sync_unit/vsync_next
    SLICE_X46Y65         FDCE                                         r  vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.826     1.953    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y65         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X46Y65         FDCE (Hold_fdce_C_D)         0.120     1.575    vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.021%)  route 0.193ns (50.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.557     1.440    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X45Y66         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=53, routed)          0.193     1.775    vga_sync_unit/y[5]
    SLICE_X46Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.823     1.951    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.121     1.574    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.627%)  route 0.189ns (50.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X39Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=24, routed)          0.189     1.772    vga_sync_unit/x__0[2]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  vga_sync_unit/h_count_reg[4]_rep__6_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_sync_unit/h_count_reg[4]_rep__6_i_1_n_0
    SLICE_X40Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.829     1.956    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X40Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]_rep__6/C
                         clock pessimism             -0.478     1.478    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.091     1.569    vga_sync_unit/h_count_reg_reg[4]_rep__6
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y64   cursor_x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y65   cursor_x_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y65   cursor_x_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y65   cursor_x_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y65   cursor_x_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67   cursor_x_reg[4]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y65   cursor_x_reg[4]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y66   cursor_x_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y67   cursor_x_reg[5]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y64   cursor_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y64   cursor_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y64   cursor_x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y64   cursor_x_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y65   cursor_x_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.266ns  (logic 5.112ns (20.235%)  route 20.153ns (79.765%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=140, routed)        10.260    15.786    vga_sync_unit/x[5]
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.910 r  vga_sync_unit/rgb_OBUF[3]_inst_i_347/O
                         net (fo=1, routed)           0.000    15.910    vga_sync_unit/rgb_OBUF[3]_inst_i_347_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    16.151 r  vga_sync_unit/rgb_OBUF[3]_inst_i_227/O
                         net (fo=1, routed)           0.000    16.151    vga_sync_unit/rgb_OBUF[3]_inst_i_227_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    16.249 r  vga_sync_unit/rgb_OBUF[3]_inst_i_83/O
                         net (fo=1, routed)           1.751    17.999    vga_sync_unit/rgb_OBUF[3]_inst_i_83_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.319    18.318 r  vga_sync_unit/rgb_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.393    19.712    vga_sync_unit/rgb_OBUF[3]_inst_i_24_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    19.836 f  vga_sync_unit/rgb_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.104    20.940    vga_sync_unit/rgb_OBUF[3]_inst_i_7_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.064 f  vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.795    22.859    vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.983 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.850    26.833    rgb_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    30.336 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.336    rgb[3]
    N19                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.085ns  (logic 5.134ns (20.466%)  route 19.951ns (79.534%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=140, routed)        10.260    15.786    vga_sync_unit/x[5]
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.910 r  vga_sync_unit/rgb_OBUF[3]_inst_i_347/O
                         net (fo=1, routed)           0.000    15.910    vga_sync_unit/rgb_OBUF[3]_inst_i_347_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    16.151 r  vga_sync_unit/rgb_OBUF[3]_inst_i_227/O
                         net (fo=1, routed)           0.000    16.151    vga_sync_unit/rgb_OBUF[3]_inst_i_227_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    16.249 r  vga_sync_unit/rgb_OBUF[3]_inst_i_83/O
                         net (fo=1, routed)           1.751    17.999    vga_sync_unit/rgb_OBUF[3]_inst_i_83_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.319    18.318 r  vga_sync_unit/rgb_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.393    19.712    vga_sync_unit/rgb_OBUF[3]_inst_i_24_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    19.836 f  vga_sync_unit/rgb_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.104    20.940    vga_sync_unit/rgb_OBUF[3]_inst_i_7_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.064 f  vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.795    22.859    vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.983 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.647    26.631    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    30.155 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.155    rgb[2]
    J19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.922ns  (logic 5.129ns (20.582%)  route 19.793ns (79.418%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=140, routed)        10.260    15.786    vga_sync_unit/x[5]
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.910 r  vga_sync_unit/rgb_OBUF[3]_inst_i_347/O
                         net (fo=1, routed)           0.000    15.910    vga_sync_unit/rgb_OBUF[3]_inst_i_347_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    16.151 r  vga_sync_unit/rgb_OBUF[3]_inst_i_227/O
                         net (fo=1, routed)           0.000    16.151    vga_sync_unit/rgb_OBUF[3]_inst_i_227_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    16.249 r  vga_sync_unit/rgb_OBUF[3]_inst_i_83/O
                         net (fo=1, routed)           1.751    17.999    vga_sync_unit/rgb_OBUF[3]_inst_i_83_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.319    18.318 r  vga_sync_unit/rgb_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.393    19.712    vga_sync_unit/rgb_OBUF[3]_inst_i_24_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    19.836 f  vga_sync_unit/rgb_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.104    20.940    vga_sync_unit/rgb_OBUF[3]_inst_i_7_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.064 f  vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.795    22.859    vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.983 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.489    26.472    rgb_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    29.992 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.992    rgb[1]
    H19                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.785ns  (logic 5.134ns (20.713%)  route 19.652ns (79.287%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=140, routed)        10.260    15.786    vga_sync_unit/x[5]
    SLICE_X42Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.910 r  vga_sync_unit/rgb_OBUF[3]_inst_i_347/O
                         net (fo=1, routed)           0.000    15.910    vga_sync_unit/rgb_OBUF[3]_inst_i_347_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    16.151 r  vga_sync_unit/rgb_OBUF[3]_inst_i_227/O
                         net (fo=1, routed)           0.000    16.151    vga_sync_unit/rgb_OBUF[3]_inst_i_227_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    16.249 r  vga_sync_unit/rgb_OBUF[3]_inst_i_83/O
                         net (fo=1, routed)           1.751    17.999    vga_sync_unit/rgb_OBUF[3]_inst_i_83_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.319    18.318 r  vga_sync_unit/rgb_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.393    19.712    vga_sync_unit/rgb_OBUF[3]_inst_i_24_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.124    19.836 f  vga_sync_unit/rgb_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.104    20.940    vga_sync_unit/rgb_OBUF[3]_inst_i_7_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.064 f  vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.795    22.859    vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.983 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.348    26.331    rgb_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    29.855 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.855    rgb[0]
    G19                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.675ns  (logic 5.531ns (23.364%)  route 18.144ns (76.636%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga_sync_unit/h_count_reg_reg[5]_rep__0/Q
                         net (fo=140, routed)         9.727    15.314    vga_sync_unit/h_count_reg_reg[5]_rep__0_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I2_O)        0.124    15.438 r  vga_sync_unit/rgb_OBUF[6]_inst_i_436/O
                         net (fo=1, routed)           0.000    15.438    vga_sync_unit/rgb_OBUF[6]_inst_i_436_n_0
    SLICE_X41Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    15.655 r  vga_sync_unit/rgb_OBUF[6]_inst_i_296/O
                         net (fo=1, routed)           0.000    15.655    vga_sync_unit/rgb_OBUF[6]_inst_i_296_n_0
    SLICE_X41Y105        MUXF8 (Prop_muxf8_I1_O)      0.094    15.749 r  vga_sync_unit/rgb_OBUF[6]_inst_i_140/O
                         net (fo=1, routed)           1.677    17.426    vga_sync_unit/rgb_OBUF[6]_inst_i_140_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.316    17.742 r  vga_sync_unit/rgb_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.000    17.742    vga_sync_unit/rgb_OBUF[6]_inst_i_49_n_0
    SLICE_X49Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    17.954 r  vga_sync_unit/rgb_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.578    18.532    vga_sync_unit/rgb_OBUF[6]_inst_i_18_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I2_O)        0.299    18.831 r  vga_sync_unit/rgb_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.013    19.844    vga_sync_unit/rgb_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.968 f  vga_sync_unit/rgb_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.674    21.642    vga_sync_unit/rgb_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I1_O)        0.124    21.766 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.476    25.242    rgb_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         3.503    28.745 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.745    rgb[5]
    L18                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.642ns  (logic 5.523ns (23.362%)  route 18.118ns (76.638%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga_sync_unit/h_count_reg_reg[5]_rep__0/Q
                         net (fo=140, routed)         9.727    15.314    vga_sync_unit/h_count_reg_reg[5]_rep__0_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I2_O)        0.124    15.438 r  vga_sync_unit/rgb_OBUF[6]_inst_i_436/O
                         net (fo=1, routed)           0.000    15.438    vga_sync_unit/rgb_OBUF[6]_inst_i_436_n_0
    SLICE_X41Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    15.655 r  vga_sync_unit/rgb_OBUF[6]_inst_i_296/O
                         net (fo=1, routed)           0.000    15.655    vga_sync_unit/rgb_OBUF[6]_inst_i_296_n_0
    SLICE_X41Y105        MUXF8 (Prop_muxf8_I1_O)      0.094    15.749 r  vga_sync_unit/rgb_OBUF[6]_inst_i_140/O
                         net (fo=1, routed)           1.677    17.426    vga_sync_unit/rgb_OBUF[6]_inst_i_140_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.316    17.742 r  vga_sync_unit/rgb_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.000    17.742    vga_sync_unit/rgb_OBUF[6]_inst_i_49_n_0
    SLICE_X49Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    17.954 r  vga_sync_unit/rgb_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.578    18.532    vga_sync_unit/rgb_OBUF[6]_inst_i_18_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I2_O)        0.299    18.831 r  vga_sync_unit/rgb_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.013    19.844    vga_sync_unit/rgb_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.968 f  vga_sync_unit/rgb_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.674    21.642    vga_sync_unit/rgb_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I1_O)        0.124    21.766 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.451    25.216    rgb_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         3.495    28.712 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.712    rgb[4]
    N18                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.539ns  (logic 5.547ns (23.565%)  route 17.992ns (76.435%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.549     5.070    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga_sync_unit/h_count_reg_reg[5]_rep__0/Q
                         net (fo=140, routed)         9.727    15.314    vga_sync_unit/h_count_reg_reg[5]_rep__0_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I2_O)        0.124    15.438 r  vga_sync_unit/rgb_OBUF[6]_inst_i_436/O
                         net (fo=1, routed)           0.000    15.438    vga_sync_unit/rgb_OBUF[6]_inst_i_436_n_0
    SLICE_X41Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    15.655 r  vga_sync_unit/rgb_OBUF[6]_inst_i_296/O
                         net (fo=1, routed)           0.000    15.655    vga_sync_unit/rgb_OBUF[6]_inst_i_296_n_0
    SLICE_X41Y105        MUXF8 (Prop_muxf8_I1_O)      0.094    15.749 r  vga_sync_unit/rgb_OBUF[6]_inst_i_140/O
                         net (fo=1, routed)           1.677    17.426    vga_sync_unit/rgb_OBUF[6]_inst_i_140_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.316    17.742 r  vga_sync_unit/rgb_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.000    17.742    vga_sync_unit/rgb_OBUF[6]_inst_i_49_n_0
    SLICE_X49Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    17.954 r  vga_sync_unit/rgb_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.578    18.532    vga_sync_unit/rgb_OBUF[6]_inst_i_18_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I2_O)        0.299    18.831 r  vga_sync_unit/rgb_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.013    19.844    vga_sync_unit/rgb_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.968 f  vga_sync_unit/rgb_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.674    21.642    vga_sync_unit/rgb_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I1_O)        0.124    21.766 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.324    25.090    rgb_OBUF[4]
    K18                  OBUF (Prop_obuf_I_O)         3.519    28.609 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.609    rgb[6]
    K18                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.882ns  (logic 5.276ns (23.057%)  route 17.606ns (76.943%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X40Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  vga_sync_unit/h_count_reg_reg[4]_rep__5/Q
                         net (fo=140, routed)         9.447    14.938    vga_sync_unit/h_count_reg_reg[4]_rep__5_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.299    15.237 r  vga_sync_unit/rgb_OBUF[10]_inst_i_333/O
                         net (fo=1, routed)           0.000    15.237    vga_sync_unit/rgb_OBUF[10]_inst_i_333_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    15.482 r  vga_sync_unit/rgb_OBUF[10]_inst_i_180/O
                         net (fo=1, routed)           0.000    15.482    vga_sync_unit/rgb_OBUF[10]_inst_i_180_n_0
    SLICE_X19Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    15.586 r  vga_sync_unit/rgb_OBUF[10]_inst_i_59/O
                         net (fo=1, routed)           1.689    17.275    vga_sync_unit/rgb_OBUF[10]_inst_i_59_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.316    17.591 r  vga_sync_unit/rgb_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    17.877    vga_sync_unit/rgb_OBUF[10]_inst_i_19_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.001 r  vga_sync_unit/rgb_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.718    18.719    vga_sync_unit/rgb_OBUF[10]_inst_i_8_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.843 r  vga_sync_unit/rgb_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.904    20.747    vga_sync_unit/rgb_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    20.871 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           3.561    24.433    rgb_OBUF[8]
    J17                  OBUF (Prop_obuf_I_O)         3.521    27.954 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    27.954    rgb[8]
    J17                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.714ns  (logic 5.260ns (23.159%)  route 17.454ns (76.841%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X40Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  vga_sync_unit/h_count_reg_reg[4]_rep__5/Q
                         net (fo=140, routed)         9.447    14.938    vga_sync_unit/h_count_reg_reg[4]_rep__5_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.299    15.237 r  vga_sync_unit/rgb_OBUF[10]_inst_i_333/O
                         net (fo=1, routed)           0.000    15.237    vga_sync_unit/rgb_OBUF[10]_inst_i_333_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    15.482 r  vga_sync_unit/rgb_OBUF[10]_inst_i_180/O
                         net (fo=1, routed)           0.000    15.482    vga_sync_unit/rgb_OBUF[10]_inst_i_180_n_0
    SLICE_X19Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    15.586 r  vga_sync_unit/rgb_OBUF[10]_inst_i_59/O
                         net (fo=1, routed)           1.689    17.275    vga_sync_unit/rgb_OBUF[10]_inst_i_59_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.316    17.591 r  vga_sync_unit/rgb_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    17.877    vga_sync_unit/rgb_OBUF[10]_inst_i_19_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.001 r  vga_sync_unit/rgb_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.718    18.719    vga_sync_unit/rgb_OBUF[10]_inst_i_8_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.843 r  vga_sync_unit/rgb_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.904    20.747    vga_sync_unit/rgb_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    20.871 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           3.409    24.281    rgb_OBUF[8]
    H17                  OBUF (Prop_obuf_I_O)         3.505    27.786 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.786    rgb[9]
    H17                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.599ns  (logic 5.284ns (23.382%)  route 17.315ns (76.618%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X40Y61         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  vga_sync_unit/h_count_reg_reg[4]_rep__5/Q
                         net (fo=140, routed)         9.447    14.938    vga_sync_unit/h_count_reg_reg[4]_rep__5_n_0
    SLICE_X19Y100        LUT6 (Prop_lut6_I4_O)        0.299    15.237 r  vga_sync_unit/rgb_OBUF[10]_inst_i_333/O
                         net (fo=1, routed)           0.000    15.237    vga_sync_unit/rgb_OBUF[10]_inst_i_333_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245    15.482 r  vga_sync_unit/rgb_OBUF[10]_inst_i_180/O
                         net (fo=1, routed)           0.000    15.482    vga_sync_unit/rgb_OBUF[10]_inst_i_180_n_0
    SLICE_X19Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    15.586 r  vga_sync_unit/rgb_OBUF[10]_inst_i_59/O
                         net (fo=1, routed)           1.689    17.275    vga_sync_unit/rgb_OBUF[10]_inst_i_59_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.316    17.591 r  vga_sync_unit/rgb_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    17.877    vga_sync_unit/rgb_OBUF[10]_inst_i_19_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.001 r  vga_sync_unit/rgb_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.718    18.719    vga_sync_unit/rgb_OBUF[10]_inst_i_8_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.843 r  vga_sync_unit/rgb_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.904    20.747    vga_sync_unit/rgb_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    20.871 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           3.270    24.142    rgb_OBUF[8]
    G17                  OBUF (Prop_obuf_I_O)         3.529    27.671 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    27.671    rgb[10]
    G17                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.339ns (60.254%)  route 0.883ns (39.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.883     2.469    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.667 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.667    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.368ns (56.374%)  route 1.059ns (43.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.558     1.441    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y65         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           1.059     2.664    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.869 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.869    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.440ns (53.896%)  route 1.232ns (46.104%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.487     2.090    vga_sync_unit/y[8]
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.045     2.135 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.745     2.880    rgb_OBUF[11]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.112 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.112    rgb[11]
    D17                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.429ns (52.773%)  route 1.279ns (47.227%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.220     1.823    vga_sync_unit/y[8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.868 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.059     2.927    rgb_OBUF[4]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.147 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.147    rgb[6]
    K18                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.406ns (51.773%)  route 1.309ns (48.227%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.220     1.823    vga_sync_unit/y[8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.868 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.090     2.957    rgb_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.154 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.154    rgb[4]
    N18                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.414ns (51.588%)  route 1.327ns (48.412%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.220     1.823    vga_sync_unit/y[8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.868 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.107     2.975    rgb_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.179 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.179    rgb[5]
    L18                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.434ns (48.056%)  route 1.550ns (51.944%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.441     2.045    vga_sync_unit/y[8]
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.090 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.108     3.198    rgb_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.423 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.423    rgb[0]
    G19                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.435ns (47.649%)  route 1.576ns (52.351%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.306     1.909    vga_sync_unit/y[8]
    SLICE_X45Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.954 r  vga_sync_unit/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.271     3.224    rgb_OBUF[7]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.450 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.450    rgb[7]
    J18                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.477ns (48.798%)  route 1.550ns (51.202%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=22, routed)          0.412     2.000    vga_sync_unit/y[7]
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.099     2.099 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           1.137     3.236    rgb_OBUF[8]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.466 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.466    rgb[10]
    G17                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.429ns (47.109%)  route 1.605ns (52.891%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.556     1.439    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.441     2.045    vga_sync_unit/y[8]
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.090 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.163     3.253    rgb_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.473 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.473    rgb[1]
    H19                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         18172 Endpoints
Min Delay         18172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[34][7][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.036ns  (logic 1.580ns (5.636%)  route 26.456ns (94.364%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       21.608    23.064    sw_IBUF[0]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.188 r  pixel_memory[2][6][6]_i_1/O
                         net (fo=160, routed)         4.848    28.036    pixel_memory[2][6][6]_i_1_n_0
    SLICE_X46Y74         FDPE                                         r  pixel_memory_reg[34][7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.421     4.762    clk_IBUF_BUFG
    SLICE_X46Y74         FDPE                                         r  pixel_memory_reg[34][7][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[37][7][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.999ns  (logic 1.580ns (5.644%)  route 26.419ns (94.356%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       21.608    23.064    sw_IBUF[0]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.188 r  pixel_memory[2][6][6]_i_1/O
                         net (fo=160, routed)         4.811    27.999    pixel_memory[2][6][6]_i_1_n_0
    SLICE_X50Y74         FDPE                                         r  pixel_memory_reg[37][7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.425     4.766    clk_IBUF_BUFG
    SLICE_X50Y74         FDPE                                         r  pixel_memory_reg[37][7][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[15][16][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.908ns  (logic 1.606ns (5.755%)  route 26.302ns (94.245%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       18.699    20.155    sw_IBUF[0]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.150    20.305 r  pixel_memory[2][16][3]_i_1/O
                         net (fo=160, routed)         7.603    27.908    pixel_memory[2][16][3]_i_1_n_0
    SLICE_X43Y84         FDPE                                         r  pixel_memory_reg[15][16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.431     4.772    clk_IBUF_BUFG
    SLICE_X43Y84         FDPE                                         r  pixel_memory_reg[15][16][3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[39][7][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.845ns  (logic 1.580ns (5.675%)  route 26.265ns (94.325%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       21.608    23.064    sw_IBUF[0]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.188 r  pixel_memory[2][6][6]_i_1/O
                         net (fo=160, routed)         4.657    27.845    pixel_memory[2][6][6]_i_1_n_0
    SLICE_X49Y73         FDPE                                         r  pixel_memory_reg[39][7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.426     4.767    clk_IBUF_BUFG
    SLICE_X49Y73         FDPE                                         r  pixel_memory_reg[39][7][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[38][4][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.808ns  (logic 1.580ns (5.683%)  route 26.227ns (94.317%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       21.608    23.064    sw_IBUF[0]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.188 r  pixel_memory[2][6][6]_i_1/O
                         net (fo=160, routed)         4.619    27.808    pixel_memory[2][6][6]_i_1_n_0
    SLICE_X41Y74         FDPE                                         r  pixel_memory_reg[38][4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.420     4.761    clk_IBUF_BUFG
    SLICE_X41Y74         FDPE                                         r  pixel_memory_reg[38][4][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[7][16][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.677ns  (logic 1.606ns (5.803%)  route 26.071ns (94.197%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       18.699    20.155    sw_IBUF[0]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.150    20.305 r  pixel_memory[2][16][3]_i_1/O
                         net (fo=160, routed)         7.372    27.677    pixel_memory[2][16][3]_i_1_n_0
    SLICE_X42Y83         FDPE                                         r  pixel_memory_reg[7][16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.430     4.771    clk_IBUF_BUFG
    SLICE_X42Y83         FDPE                                         r  pixel_memory_reg[7][16][3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[33][7][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.671ns  (logic 1.580ns (5.711%)  route 26.091ns (94.289%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       21.608    23.064    sw_IBUF[0]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.188 r  pixel_memory[2][6][6]_i_1/O
                         net (fo=160, routed)         4.483    27.671    pixel_memory[2][6][6]_i_1_n_0
    SLICE_X45Y74         FDPE                                         r  pixel_memory_reg[33][7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.421     4.762    clk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  pixel_memory_reg[33][7][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[0][16][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.632ns  (logic 1.606ns (5.813%)  route 26.025ns (94.187%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       18.699    20.155    sw_IBUF[0]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.150    20.305 r  pixel_memory[2][16][3]_i_1/O
                         net (fo=160, routed)         7.327    27.632    pixel_memory[2][16][3]_i_1_n_0
    SLICE_X44Y83         FDPE                                         r  pixel_memory_reg[0][16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.431     4.772    clk_IBUF_BUFG
    SLICE_X44Y83         FDPE                                         r  pixel_memory_reg[0][16][3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[35][7][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.613ns  (logic 1.580ns (5.723%)  route 26.033ns (94.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       21.608    23.064    sw_IBUF[0]
    SLICE_X14Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.188 r  pixel_memory[2][6][6]_i_1/O
                         net (fo=160, routed)         4.425    27.613    pixel_memory[2][6][6]_i_1_n_0
    SLICE_X47Y74         FDPE                                         r  pixel_memory_reg[35][7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.421     4.762    clk_IBUF_BUFG
    SLICE_X47Y74         FDPE                                         r  pixel_memory_reg[35][7][6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[25][13][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.613ns  (logic 1.610ns (5.831%)  route 26.002ns (94.169%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)       22.683    24.139    sw_IBUF[0]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.154    24.293 r  pixel_memory[0][12][6]_i_1/O
                         net (fo=80, routed)          3.320    27.613    pixel_memory[0][12][6]_i_1_n_0
    SLICE_X36Y55         FDPE                                         r  pixel_memory_reg[25][13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        1.435     4.776    clk_IBUF_BUFG
    SLICE_X36Y55         FDPE                                         r  pixel_memory_reg[25][13][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[29][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.224ns (38.335%)  route 0.361ns (61.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.361     0.585    sw_IBUF[0]
    SLICE_X63Y47         FDPE                                         r  pixel_memory_reg[29][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.867     1.994    clk_IBUF_BUFG
    SLICE_X63Y47         FDPE                                         r  pixel_memory_reg[29][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[27][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.224ns (37.634%)  route 0.372ns (62.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.372     0.596    sw_IBUF[0]
    SLICE_X62Y48         FDPE                                         r  pixel_memory_reg[27][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.867     1.994    clk_IBUF_BUFG
    SLICE_X62Y48         FDPE                                         r  pixel_memory_reg[27][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[21][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.224ns (34.122%)  route 0.433ns (65.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.433     0.657    sw_IBUF[0]
    SLICE_X62Y47         FDPE                                         r  pixel_memory_reg[21][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.867     1.994    clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  pixel_memory_reg[21][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[25][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.224ns (33.118%)  route 0.453ns (66.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.453     0.677    sw_IBUF[0]
    SLICE_X58Y48         FDPE                                         r  pixel_memory_reg[25][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.865     1.992    clk_IBUF_BUFG
    SLICE_X58Y48         FDPE                                         r  pixel_memory_reg[25][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[20][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.224ns (31.382%)  route 0.490ns (68.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.490     0.715    sw_IBUF[0]
    SLICE_X61Y48         FDPE                                         r  pixel_memory_reg[20][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.865     1.992    clk_IBUF_BUFG
    SLICE_X61Y48         FDPE                                         r  pixel_memory_reg[20][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[16][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.224ns (30.538%)  route 0.510ns (69.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.510     0.734    sw_IBUF[0]
    SLICE_X60Y46         FDPE                                         r  pixel_memory_reg[16][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.864     1.991    clk_IBUF_BUFG
    SLICE_X60Y46         FDPE                                         r  pixel_memory_reg[16][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[23][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.224ns (30.146%)  route 0.520ns (69.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.520     0.744    sw_IBUF[0]
    SLICE_X59Y49         FDPE                                         r  pixel_memory_reg[23][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.865     1.992    clk_IBUF_BUFG
    SLICE_X59Y49         FDPE                                         r  pixel_memory_reg[23][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[26][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.224ns (29.921%)  route 0.525ns (70.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.525     0.749    sw_IBUF[0]
    SLICE_X59Y46         FDPE                                         r  pixel_memory_reg[26][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.864     1.991    clk_IBUF_BUFG
    SLICE_X59Y46         FDPE                                         r  pixel_memory_reg[26][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[22][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.224ns (29.689%)  route 0.531ns (70.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.531     0.755    sw_IBUF[0]
    SLICE_X58Y46         FDPE                                         r  pixel_memory_reg[22][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.864     1.991    clk_IBUF_BUFG
    SLICE_X58Y46         FDPE                                         r  pixel_memory_reg[22][10][7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            pixel_memory_reg[19][10][7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.224ns (28.884%)  route 0.552ns (71.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1240, routed)        0.552     0.776    sw_IBUF[0]
    SLICE_X59Y48         FDPE                                         r  pixel_memory_reg[19][10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6109, routed)        0.865     1.992    clk_IBUF_BUFG
    SLICE_X59Y48         FDPE                                         r  pixel_memory_reg[19][10][7]/C





