ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB321:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** 
  61:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32l4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32l4xx_hal_msp.c ****   */
  65:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39              		.loc 1 71 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 3


  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 72 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 72 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 79 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE321:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB322:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 184
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 AEB0     		sub	sp, sp, #184
  99              		.cfi_def_cfa_offset 192
 100 0004 0446     		mov	r4, r0
  89:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 89 3 is_stmt 1 view .LVU16
 102              		.loc 1 89 20 is_stmt 0 view .LVU17
 103 0006 0021     		movs	r1, #0
 104 0008 2991     		str	r1, [sp, #164]
 105 000a 2A91     		str	r1, [sp, #168]
 106 000c 2B91     		str	r1, [sp, #172]
 107 000e 2C91     		str	r1, [sp, #176]
 108 0010 2D91     		str	r1, [sp, #180]
  90:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 109              		.loc 1 90 3 is_stmt 1 view .LVU18
 110              		.loc 1 90 28 is_stmt 0 view .LVU19
 111 0012 9822     		movs	r2, #152
 112 0014 03A8     		add	r0, sp, #12
 113              	.LVL1:
 114              		.loc 1 90 28 view .LVU20
 115 0016 FFF7FEFF 		bl	memset
 116              	.LVL2:
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 91 3 is_stmt 1 view .LVU21
 118              		.loc 1 91 10 is_stmt 0 view .LVU22
 119 001a 2268     		ldr	r2, [r4]
 120              		.loc 1 91 5 view .LVU23
 121 001c 1D4B     		ldr	r3, .L11
 122 001e 9A42     		cmp	r2, r3
 123 0020 01D0     		beq	.L9
 124              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:Core/Src/stm32l4xx_hal_msp.c ****   */
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 101:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 5


 108:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 109:Core/Src/stm32l4xx_hal_msp.c ****     {
 110:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 111:Core/Src/stm32l4xx_hal_msp.c ****     }
 112:Core/Src/stm32l4xx_hal_msp.c **** 
 113:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 114:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 117:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 118:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 119:Core/Src/stm32l4xx_hal_msp.c ****     */
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 122:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 123:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 126:Core/Src/stm32l4xx_hal_msp.c **** 
 127:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 128:Core/Src/stm32l4xx_hal_msp.c ****   }
 129:Core/Src/stm32l4xx_hal_msp.c **** 
 130:Core/Src/stm32l4xx_hal_msp.c **** }
 125              		.loc 1 130 1 view .LVU24
 126 0022 2EB0     		add	sp, sp, #184
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 8
 129              		@ sp needed
 130 0024 10BD     		pop	{r4, pc}
 131              	.LVL3:
 132              	.L9:
 133              		.cfi_restore_state
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 134              		.loc 1 99 5 is_stmt 1 view .LVU25
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 135              		.loc 1 99 40 is_stmt 0 view .LVU26
 136 0026 4FF48043 		mov	r3, #16384
 137 002a 0393     		str	r3, [sp, #12]
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 138              		.loc 1 100 5 is_stmt 1 view .LVU27
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 139              		.loc 1 100 37 is_stmt 0 view .LVU28
 140 002c 4FF08053 		mov	r3, #268435456
 141 0030 2393     		str	r3, [sp, #140]
 101:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 142              		.loc 1 101 5 is_stmt 1 view .LVU29
 101:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 143              		.loc 1 101 41 is_stmt 0 view .LVU30
 144 0032 0123     		movs	r3, #1
 145 0034 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 146              		.loc 1 102 5 is_stmt 1 view .LVU31
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 147              		.loc 1 102 36 is_stmt 0 view .LVU32
 148 0036 0593     		str	r3, [sp, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 149              		.loc 1 103 5 is_stmt 1 view .LVU33
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 6


 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 150              		.loc 1 103 36 is_stmt 0 view .LVU34
 151 0038 1823     		movs	r3, #24
 152 003a 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 153              		.loc 1 104 5 is_stmt 1 view .LVU35
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 154              		.loc 1 104 36 is_stmt 0 view .LVU36
 155 003c 0223     		movs	r3, #2
 156 003e 0793     		str	r3, [sp, #28]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 157              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 158              		.loc 1 105 36 is_stmt 0 view .LVU38
 159 0040 0893     		str	r3, [sp, #32]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 160              		.loc 1 106 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 161              		.loc 1 106 36 is_stmt 0 view .LVU40
 162 0042 0993     		str	r3, [sp, #36]
 107:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 163              		.loc 1 107 5 is_stmt 1 view .LVU41
 107:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 164              		.loc 1 107 43 is_stmt 0 view .LVU42
 165 0044 4FF08073 		mov	r3, #16777216
 166 0048 0A93     		str	r3, [sp, #40]
 108:Core/Src/stm32l4xx_hal_msp.c ****     {
 167              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32l4xx_hal_msp.c ****     {
 168              		.loc 1 108 9 is_stmt 0 view .LVU44
 169 004a 03A8     		add	r0, sp, #12
 170 004c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 171              	.LVL4:
 108:Core/Src/stm32l4xx_hal_msp.c ****     {
 172              		.loc 1 108 8 view .LVU45
 173 0050 E8B9     		cbnz	r0, .L10
 174              	.L7:
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 175              		.loc 1 114 5 is_stmt 1 view .LVU46
 176              	.LBB4:
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 177              		.loc 1 114 5 view .LVU47
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 178              		.loc 1 114 5 view .LVU48
 179 0052 114B     		ldr	r3, .L11+4
 180 0054 DA6C     		ldr	r2, [r3, #76]
 181 0056 42F40052 		orr	r2, r2, #8192
 182 005a DA64     		str	r2, [r3, #76]
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 183              		.loc 1 114 5 view .LVU49
 184 005c DA6C     		ldr	r2, [r3, #76]
 185 005e 02F40052 		and	r2, r2, #8192
 186 0062 0192     		str	r2, [sp, #4]
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 187              		.loc 1 114 5 view .LVU50
 188 0064 019A     		ldr	r2, [sp, #4]
 189              	.LBE4:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 7


 114:Core/Src/stm32l4xx_hal_msp.c **** 
 190              		.loc 1 114 5 view .LVU51
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 191              		.loc 1 116 5 view .LVU52
 192              	.LBB5:
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 193              		.loc 1 116 5 view .LVU53
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 194              		.loc 1 116 5 view .LVU54
 195 0066 DA6C     		ldr	r2, [r3, #76]
 196 0068 42F00402 		orr	r2, r2, #4
 197 006c DA64     		str	r2, [r3, #76]
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 198              		.loc 1 116 5 view .LVU55
 199 006e DB6C     		ldr	r3, [r3, #76]
 200 0070 03F00403 		and	r3, r3, #4
 201 0074 0293     		str	r3, [sp, #8]
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 202              		.loc 1 116 5 view .LVU56
 203 0076 029B     		ldr	r3, [sp, #8]
 204              	.LBE5:
 116:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 205              		.loc 1 116 5 view .LVU57
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 206              		.loc 1 120 5 view .LVU58
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 207              		.loc 1 120 25 is_stmt 0 view .LVU59
 208 0078 0123     		movs	r3, #1
 209 007a 2993     		str	r3, [sp, #164]
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 121 5 is_stmt 1 view .LVU60
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 121 26 is_stmt 0 view .LVU61
 212 007c 0B23     		movs	r3, #11
 213 007e 2A93     		str	r3, [sp, #168]
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 214              		.loc 1 122 5 is_stmt 1 view .LVU62
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 215              		.loc 1 122 26 is_stmt 0 view .LVU63
 216 0080 0023     		movs	r3, #0
 217 0082 2B93     		str	r3, [sp, #172]
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 218              		.loc 1 123 5 is_stmt 1 view .LVU64
 219 0084 29A9     		add	r1, sp, #164
 220 0086 0548     		ldr	r0, .L11+8
 221 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL5:
 223              		.loc 1 130 1 is_stmt 0 view .LVU65
 224 008c C9E7     		b	.L5
 225              	.L10:
 110:Core/Src/stm32l4xx_hal_msp.c ****     }
 226              		.loc 1 110 7 is_stmt 1 view .LVU66
 227 008e FFF7FEFF 		bl	Error_Handler
 228              	.LVL6:
 229 0092 DEE7     		b	.L7
 230              	.L12:
 231              		.align	2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 8


 232              	.L11:
 233 0094 00000450 		.word	1342439424
 234 0098 00100240 		.word	1073876992
 235 009c 00080048 		.word	1207961600
 236              		.cfi_endproc
 237              	.LFE322:
 239              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_ADC_MspDeInit
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	HAL_ADC_MspDeInit:
 247              	.LVL7:
 248              	.LFB323:
 131:Core/Src/stm32l4xx_hal_msp.c **** 
 132:Core/Src/stm32l4xx_hal_msp.c **** /**
 133:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 134:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 136:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32l4xx_hal_msp.c **** */
 138:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 139:Core/Src/stm32l4xx_hal_msp.c **** {
 249              		.loc 1 139 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		.loc 1 139 1 is_stmt 0 view .LVU68
 254 0000 08B5     		push	{r3, lr}
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
 140:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 258              		.loc 1 140 3 is_stmt 1 view .LVU69
 259              		.loc 1 140 10 is_stmt 0 view .LVU70
 260 0002 0268     		ldr	r2, [r0]
 261              		.loc 1 140 5 view .LVU71
 262 0004 064B     		ldr	r3, .L17
 263 0006 9A42     		cmp	r2, r3
 264 0008 00D0     		beq	.L16
 265              	.LVL8:
 266              	.L13:
 141:Core/Src/stm32l4xx_hal_msp.c ****   {
 142:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 145:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 147:Core/Src/stm32l4xx_hal_msp.c **** 
 148:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 150:Core/Src/stm32l4xx_hal_msp.c ****     */
 151:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 152:Core/Src/stm32l4xx_hal_msp.c **** 
 153:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 154:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 9


 155:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 156:Core/Src/stm32l4xx_hal_msp.c ****   }
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 158:Core/Src/stm32l4xx_hal_msp.c **** }
 267              		.loc 1 158 1 view .LVU72
 268 000a 08BD     		pop	{r3, pc}
 269              	.LVL9:
 270              	.L16:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 271              		.loc 1 146 5 is_stmt 1 view .LVU73
 272 000c 054A     		ldr	r2, .L17+4
 273 000e D36C     		ldr	r3, [r2, #76]
 274 0010 23F40053 		bic	r3, r3, #8192
 275 0014 D364     		str	r3, [r2, #76]
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 276              		.loc 1 151 5 view .LVU74
 277 0016 0121     		movs	r1, #1
 278 0018 0348     		ldr	r0, .L17+8
 279              	.LVL10:
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 280              		.loc 1 151 5 is_stmt 0 view .LVU75
 281 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 282              	.LVL11:
 283              		.loc 1 158 1 view .LVU76
 284 001e F4E7     		b	.L13
 285              	.L18:
 286              		.align	2
 287              	.L17:
 288 0020 00000450 		.word	1342439424
 289 0024 00100240 		.word	1073876992
 290 0028 00080048 		.word	1207961600
 291              		.cfi_endproc
 292              	.LFE323:
 294              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_I2C_MspInit
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	HAL_I2C_MspInit:
 302              	.LVL12:
 303              	.LFB324:
 159:Core/Src/stm32l4xx_hal_msp.c **** 
 160:Core/Src/stm32l4xx_hal_msp.c **** /**
 161:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
 162:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 163:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 164:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 165:Core/Src/stm32l4xx_hal_msp.c **** */
 166:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 167:Core/Src/stm32l4xx_hal_msp.c **** {
 304              		.loc 1 167 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 184
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		.loc 1 167 1 is_stmt 0 view .LVU78
 309 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 10


 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 4, -8
 312              		.cfi_offset 14, -4
 313 0002 AEB0     		sub	sp, sp, #184
 314              		.cfi_def_cfa_offset 192
 315 0004 0446     		mov	r4, r0
 168:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 316              		.loc 1 168 3 is_stmt 1 view .LVU79
 317              		.loc 1 168 20 is_stmt 0 view .LVU80
 318 0006 0021     		movs	r1, #0
 319 0008 2991     		str	r1, [sp, #164]
 320 000a 2A91     		str	r1, [sp, #168]
 321 000c 2B91     		str	r1, [sp, #172]
 322 000e 2C91     		str	r1, [sp, #176]
 323 0010 2D91     		str	r1, [sp, #180]
 169:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 324              		.loc 1 169 3 is_stmt 1 view .LVU81
 325              		.loc 1 169 28 is_stmt 0 view .LVU82
 326 0012 9822     		movs	r2, #152
 327 0014 03A8     		add	r0, sp, #12
 328              	.LVL13:
 329              		.loc 1 169 28 view .LVU83
 330 0016 FFF7FEFF 		bl	memset
 331              	.LVL14:
 170:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C4)
 332              		.loc 1 170 3 is_stmt 1 view .LVU84
 333              		.loc 1 170 10 is_stmt 0 view .LVU85
 334 001a 2268     		ldr	r2, [r4]
 335              		.loc 1 170 5 view .LVU86
 336 001c 184B     		ldr	r3, .L25
 337 001e 9A42     		cmp	r2, r3
 338 0020 01D0     		beq	.L23
 339              	.LVL15:
 340              	.L19:
 171:Core/Src/stm32l4xx_hal_msp.c ****   {
 172:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 0 */
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C4_MspInit 0 */
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 177:Core/Src/stm32l4xx_hal_msp.c ****   */
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 180:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 181:Core/Src/stm32l4xx_hal_msp.c ****     {
 182:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 183:Core/Src/stm32l4xx_hal_msp.c ****     }
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 186:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 187:Core/Src/stm32l4xx_hal_msp.c ****     PD12     ------> I2C4_SCL
 188:Core/Src/stm32l4xx_hal_msp.c ****     PD13     ------> I2C4_SDA
 189:Core/Src/stm32l4xx_hal_msp.c ****     */
 190:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 191:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 192:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 11


 194:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 195:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 196:Core/Src/stm32l4xx_hal_msp.c **** 
 197:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 198:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C4_CLK_ENABLE();
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C4_MspInit 1 */
 202:Core/Src/stm32l4xx_hal_msp.c ****   }
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 204:Core/Src/stm32l4xx_hal_msp.c **** }
 341              		.loc 1 204 1 view .LVU87
 342 0022 2EB0     		add	sp, sp, #184
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 8
 345              		@ sp needed
 346 0024 10BD     		pop	{r4, pc}
 347              	.LVL16:
 348              	.L23:
 349              		.cfi_restore_state
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 350              		.loc 1 178 5 is_stmt 1 view .LVU88
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 351              		.loc 1 178 40 is_stmt 0 view .LVU89
 352 0026 4FF48013 		mov	r3, #1048576
 353 002a 0393     		str	r3, [sp, #12]
 179:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 354              		.loc 1 179 5 is_stmt 1 view .LVU90
 180:Core/Src/stm32l4xx_hal_msp.c ****     {
 355              		.loc 1 180 5 view .LVU91
 180:Core/Src/stm32l4xx_hal_msp.c ****     {
 356              		.loc 1 180 9 is_stmt 0 view .LVU92
 357 002c 03A8     		add	r0, sp, #12
 358 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 359              	.LVL17:
 180:Core/Src/stm32l4xx_hal_msp.c ****     {
 360              		.loc 1 180 8 view .LVU93
 361 0032 10BB     		cbnz	r0, .L24
 362              	.L21:
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 363              		.loc 1 185 5 is_stmt 1 view .LVU94
 364              	.LBB6:
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 365              		.loc 1 185 5 view .LVU95
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 366              		.loc 1 185 5 view .LVU96
 367 0034 134C     		ldr	r4, .L25+4
 368              	.LVL18:
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 369              		.loc 1 185 5 is_stmt 0 view .LVU97
 370 0036 E36C     		ldr	r3, [r4, #76]
 371 0038 43F00803 		orr	r3, r3, #8
 372 003c E364     		str	r3, [r4, #76]
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 373              		.loc 1 185 5 is_stmt 1 view .LVU98
 374 003e E36C     		ldr	r3, [r4, #76]
 375 0040 03F00803 		and	r3, r3, #8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 12


 376 0044 0193     		str	r3, [sp, #4]
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 377              		.loc 1 185 5 view .LVU99
 378 0046 019B     		ldr	r3, [sp, #4]
 379              	.LBE6:
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 380              		.loc 1 185 5 view .LVU100
 190:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 381              		.loc 1 190 5 view .LVU101
 190:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 382              		.loc 1 190 25 is_stmt 0 view .LVU102
 383 0048 4FF44053 		mov	r3, #12288
 384 004c 2993     		str	r3, [sp, #164]
 191:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 385              		.loc 1 191 5 is_stmt 1 view .LVU103
 191:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386              		.loc 1 191 26 is_stmt 0 view .LVU104
 387 004e 1223     		movs	r3, #18
 388 0050 2A93     		str	r3, [sp, #168]
 192:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 389              		.loc 1 192 5 is_stmt 1 view .LVU105
 192:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 390              		.loc 1 192 26 is_stmt 0 view .LVU106
 391 0052 0023     		movs	r3, #0
 392 0054 2B93     		str	r3, [sp, #172]
 193:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 393              		.loc 1 193 5 is_stmt 1 view .LVU107
 193:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 394              		.loc 1 193 27 is_stmt 0 view .LVU108
 395 0056 0323     		movs	r3, #3
 396 0058 2C93     		str	r3, [sp, #176]
 194:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 397              		.loc 1 194 5 is_stmt 1 view .LVU109
 194:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 398              		.loc 1 194 31 is_stmt 0 view .LVU110
 399 005a 0423     		movs	r3, #4
 400 005c 2D93     		str	r3, [sp, #180]
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 401              		.loc 1 195 5 is_stmt 1 view .LVU111
 402 005e 29A9     		add	r1, sp, #164
 403 0060 0948     		ldr	r0, .L25+8
 404 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 405              	.LVL19:
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 406              		.loc 1 198 5 view .LVU112
 407              	.LBB7:
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 408              		.loc 1 198 5 view .LVU113
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 409              		.loc 1 198 5 view .LVU114
 410 0066 E36D     		ldr	r3, [r4, #92]
 411 0068 43F00203 		orr	r3, r3, #2
 412 006c E365     		str	r3, [r4, #92]
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 413              		.loc 1 198 5 view .LVU115
 414 006e E36D     		ldr	r3, [r4, #92]
 415 0070 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 13


 416 0074 0293     		str	r3, [sp, #8]
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 417              		.loc 1 198 5 view .LVU116
 418 0076 029B     		ldr	r3, [sp, #8]
 419              	.LBE7:
 198:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 420              		.loc 1 198 5 view .LVU117
 421              		.loc 1 204 1 is_stmt 0 view .LVU118
 422 0078 D3E7     		b	.L19
 423              	.LVL20:
 424              	.L24:
 182:Core/Src/stm32l4xx_hal_msp.c ****     }
 425              		.loc 1 182 7 is_stmt 1 view .LVU119
 426 007a FFF7FEFF 		bl	Error_Handler
 427              	.LVL21:
 428 007e D9E7     		b	.L21
 429              	.L26:
 430              		.align	2
 431              	.L25:
 432 0080 00840040 		.word	1073775616
 433 0084 00100240 		.word	1073876992
 434 0088 000C0048 		.word	1207962624
 435              		.cfi_endproc
 436              	.LFE324:
 438              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 439              		.align	1
 440              		.global	HAL_I2C_MspDeInit
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	HAL_I2C_MspDeInit:
 446              	.LVL22:
 447              	.LFB325:
 205:Core/Src/stm32l4xx_hal_msp.c **** 
 206:Core/Src/stm32l4xx_hal_msp.c **** /**
 207:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 208:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 209:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 210:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 211:Core/Src/stm32l4xx_hal_msp.c **** */
 212:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 213:Core/Src/stm32l4xx_hal_msp.c **** {
 448              		.loc 1 213 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 214:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C4)
 452              		.loc 1 214 3 view .LVU121
 453              		.loc 1 214 10 is_stmt 0 view .LVU122
 454 0000 0268     		ldr	r2, [r0]
 455              		.loc 1 214 5 view .LVU123
 456 0002 0B4B     		ldr	r3, .L34
 457 0004 9A42     		cmp	r2, r3
 458 0006 00D0     		beq	.L33
 459 0008 7047     		bx	lr
 460              	.L33:
 213:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C4)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 14


 461              		.loc 1 213 1 view .LVU124
 462 000a 10B5     		push	{r4, lr}
 463              		.cfi_def_cfa_offset 8
 464              		.cfi_offset 4, -8
 465              		.cfi_offset 14, -4
 215:Core/Src/stm32l4xx_hal_msp.c ****   {
 216:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspDeInit 0 */
 217:Core/Src/stm32l4xx_hal_msp.c **** 
 218:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C4_MspDeInit 0 */
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 220:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C4_CLK_DISABLE();
 466              		.loc 1 220 5 is_stmt 1 view .LVU125
 467 000c 094A     		ldr	r2, .L34+4
 468 000e D36D     		ldr	r3, [r2, #92]
 469 0010 23F00203 		bic	r3, r3, #2
 470 0014 D365     		str	r3, [r2, #92]
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 223:Core/Src/stm32l4xx_hal_msp.c ****     PD12     ------> I2C4_SCL
 224:Core/Src/stm32l4xx_hal_msp.c ****     PD13     ------> I2C4_SDA
 225:Core/Src/stm32l4xx_hal_msp.c ****     */
 226:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12);
 471              		.loc 1 226 5 view .LVU126
 472 0016 084C     		ldr	r4, .L34+8
 473 0018 4FF48051 		mov	r1, #4096
 474 001c 2046     		mov	r0, r4
 475              	.LVL23:
 476              		.loc 1 226 5 is_stmt 0 view .LVU127
 477 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 478              	.LVL24:
 227:Core/Src/stm32l4xx_hal_msp.c **** 
 228:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_13);
 479              		.loc 1 228 5 is_stmt 1 view .LVU128
 480 0022 4FF40051 		mov	r1, #8192
 481 0026 2046     		mov	r0, r4
 482 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 483              	.LVL25:
 229:Core/Src/stm32l4xx_hal_msp.c **** 
 230:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspDeInit 1 */
 231:Core/Src/stm32l4xx_hal_msp.c **** 
 232:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C4_MspDeInit 1 */
 233:Core/Src/stm32l4xx_hal_msp.c ****   }
 234:Core/Src/stm32l4xx_hal_msp.c **** 
 235:Core/Src/stm32l4xx_hal_msp.c **** }
 484              		.loc 1 235 1 is_stmt 0 view .LVU129
 485 002c 10BD     		pop	{r4, pc}
 486              	.L35:
 487 002e 00BF     		.align	2
 488              	.L34:
 489 0030 00840040 		.word	1073775616
 490 0034 00100240 		.word	1073876992
 491 0038 000C0048 		.word	1207962624
 492              		.cfi_endproc
 493              	.LFE325:
 495              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 496              		.align	1
 497              		.global	HAL_UART_MspInit
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 15


 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	HAL_UART_MspInit:
 503              	.LVL26:
 504              	.LFB326:
 236:Core/Src/stm32l4xx_hal_msp.c **** 
 237:Core/Src/stm32l4xx_hal_msp.c **** /**
 238:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 239:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 240:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 241:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 242:Core/Src/stm32l4xx_hal_msp.c **** */
 243:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 244:Core/Src/stm32l4xx_hal_msp.c **** {
 505              		.loc 1 244 1 is_stmt 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 192
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509              		.loc 1 244 1 is_stmt 0 view .LVU131
 510 0000 10B5     		push	{r4, lr}
 511              		.cfi_def_cfa_offset 8
 512              		.cfi_offset 4, -8
 513              		.cfi_offset 14, -4
 514 0002 B0B0     		sub	sp, sp, #192
 515              		.cfi_def_cfa_offset 200
 516 0004 0446     		mov	r4, r0
 245:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 517              		.loc 1 245 3 is_stmt 1 view .LVU132
 518              		.loc 1 245 20 is_stmt 0 view .LVU133
 519 0006 0021     		movs	r1, #0
 520 0008 2B91     		str	r1, [sp, #172]
 521 000a 2C91     		str	r1, [sp, #176]
 522 000c 2D91     		str	r1, [sp, #180]
 523 000e 2E91     		str	r1, [sp, #184]
 524 0010 2F91     		str	r1, [sp, #188]
 246:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 525              		.loc 1 246 3 is_stmt 1 view .LVU134
 526              		.loc 1 246 28 is_stmt 0 view .LVU135
 527 0012 9822     		movs	r2, #152
 528 0014 05A8     		add	r0, sp, #20
 529              	.LVL27:
 530              		.loc 1 246 28 view .LVU136
 531 0016 FFF7FEFF 		bl	memset
 532              	.LVL28:
 247:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 533              		.loc 1 247 3 is_stmt 1 view .LVU137
 534              		.loc 1 247 11 is_stmt 0 view .LVU138
 535 001a 2368     		ldr	r3, [r4]
 536              		.loc 1 247 5 view .LVU139
 537 001c 304A     		ldr	r2, .L46
 538 001e 9342     		cmp	r3, r2
 539 0020 04D0     		beq	.L42
 248:Core/Src/stm32l4xx_hal_msp.c ****   {
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 250:Core/Src/stm32l4xx_hal_msp.c **** 
 251:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 16


 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 254:Core/Src/stm32l4xx_hal_msp.c ****   */
 255:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 256:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 257:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 258:Core/Src/stm32l4xx_hal_msp.c ****     {
 259:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 260:Core/Src/stm32l4xx_hal_msp.c ****     }
 261:Core/Src/stm32l4xx_hal_msp.c **** 
 262:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 264:Core/Src/stm32l4xx_hal_msp.c **** 
 265:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 266:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 267:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 268:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 269:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 270:Core/Src/stm32l4xx_hal_msp.c ****     */
 271:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 272:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 276:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 277:Core/Src/stm32l4xx_hal_msp.c **** 
 278:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 279:Core/Src/stm32l4xx_hal_msp.c **** 
 280:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 281:Core/Src/stm32l4xx_hal_msp.c ****   }
 282:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 540              		.loc 1 282 8 is_stmt 1 view .LVU140
 541              		.loc 1 282 10 is_stmt 0 view .LVU141
 542 0022 304A     		ldr	r2, .L46+4
 543 0024 9342     		cmp	r3, r2
 544 0026 2FD0     		beq	.L43
 545              	.L36:
 283:Core/Src/stm32l4xx_hal_msp.c ****   {
 284:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 288:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 289:Core/Src/stm32l4xx_hal_msp.c ****   */
 290:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 291:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 292:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 293:Core/Src/stm32l4xx_hal_msp.c ****     {
 294:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 295:Core/Src/stm32l4xx_hal_msp.c ****     }
 296:Core/Src/stm32l4xx_hal_msp.c **** 
 297:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 298:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 300:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 302:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 17


 303:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> UART4_RX
 304:Core/Src/stm32l4xx_hal_msp.c ****     */
 305:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 309:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 310:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 312:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 313:Core/Src/stm32l4xx_hal_msp.c **** 
 314:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 315:Core/Src/stm32l4xx_hal_msp.c ****   }
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c **** }
 546              		.loc 1 317 1 view .LVU142
 547 0028 30B0     		add	sp, sp, #192
 548              		.cfi_remember_state
 549              		.cfi_def_cfa_offset 8
 550              		@ sp needed
 551 002a 10BD     		pop	{r4, pc}
 552              	.LVL29:
 553              	.L42:
 554              		.cfi_restore_state
 255:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 555              		.loc 1 255 5 is_stmt 1 view .LVU143
 255:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 556              		.loc 1 255 40 is_stmt 0 view .LVU144
 557 002c 2023     		movs	r3, #32
 558 002e 0593     		str	r3, [sp, #20]
 256:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 559              		.loc 1 256 5 is_stmt 1 view .LVU145
 257:Core/Src/stm32l4xx_hal_msp.c ****     {
 560              		.loc 1 257 5 view .LVU146
 257:Core/Src/stm32l4xx_hal_msp.c ****     {
 561              		.loc 1 257 9 is_stmt 0 view .LVU147
 562 0030 05A8     		add	r0, sp, #20
 563 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 564              	.LVL30:
 257:Core/Src/stm32l4xx_hal_msp.c ****     {
 565              		.loc 1 257 8 view .LVU148
 566 0036 20BB     		cbnz	r0, .L44
 567              	.L38:
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 568              		.loc 1 263 5 is_stmt 1 view .LVU149
 569              	.LBB8:
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 570              		.loc 1 263 5 view .LVU150
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 571              		.loc 1 263 5 view .LVU151
 572 0038 2B4B     		ldr	r3, .L46+8
 573 003a DA6D     		ldr	r2, [r3, #92]
 574 003c 42F00102 		orr	r2, r2, #1
 575 0040 DA65     		str	r2, [r3, #92]
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 576              		.loc 1 263 5 view .LVU152
 577 0042 DA6D     		ldr	r2, [r3, #92]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 18


 578 0044 02F00102 		and	r2, r2, #1
 579 0048 0192     		str	r2, [sp, #4]
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 580              		.loc 1 263 5 view .LVU153
 581 004a 019A     		ldr	r2, [sp, #4]
 582              	.LBE8:
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 583              		.loc 1 263 5 view .LVU154
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 584              		.loc 1 265 5 view .LVU155
 585              	.LBB9:
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 586              		.loc 1 265 5 view .LVU156
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 587              		.loc 1 265 5 view .LVU157
 588 004c DA6C     		ldr	r2, [r3, #76]
 589 004e 42F04002 		orr	r2, r2, #64
 590 0052 DA64     		str	r2, [r3, #76]
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 591              		.loc 1 265 5 view .LVU158
 592 0054 DB6C     		ldr	r3, [r3, #76]
 593 0056 03F04003 		and	r3, r3, #64
 594 005a 0293     		str	r3, [sp, #8]
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 595              		.loc 1 265 5 view .LVU159
 596 005c 029B     		ldr	r3, [sp, #8]
 597              	.LBE9:
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 598              		.loc 1 265 5 view .LVU160
 266:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 599              		.loc 1 266 5 view .LVU161
 600 005e FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 601              	.LVL31:
 271:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 602              		.loc 1 271 5 view .LVU162
 271:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 271 25 is_stmt 0 view .LVU163
 604 0062 4FF4C073 		mov	r3, #384
 605 0066 2B93     		str	r3, [sp, #172]
 272:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 606              		.loc 1 272 5 is_stmt 1 view .LVU164
 272:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 272 26 is_stmt 0 view .LVU165
 608 0068 0223     		movs	r3, #2
 609 006a 2C93     		str	r3, [sp, #176]
 273:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 610              		.loc 1 273 5 is_stmt 1 view .LVU166
 273:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 611              		.loc 1 273 26 is_stmt 0 view .LVU167
 612 006c 0023     		movs	r3, #0
 613 006e 2D93     		str	r3, [sp, #180]
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 614              		.loc 1 274 5 is_stmt 1 view .LVU168
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 615              		.loc 1 274 27 is_stmt 0 view .LVU169
 616 0070 0323     		movs	r3, #3
 617 0072 2E93     		str	r3, [sp, #184]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 19


 275:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 618              		.loc 1 275 5 is_stmt 1 view .LVU170
 275:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 619              		.loc 1 275 31 is_stmt 0 view .LVU171
 620 0074 0823     		movs	r3, #8
 621 0076 2F93     		str	r3, [sp, #188]
 276:Core/Src/stm32l4xx_hal_msp.c **** 
 622              		.loc 1 276 5 is_stmt 1 view .LVU172
 623 0078 2BA9     		add	r1, sp, #172
 624 007a 1C48     		ldr	r0, .L46+12
 625 007c FFF7FEFF 		bl	HAL_GPIO_Init
 626              	.LVL32:
 627 0080 D2E7     		b	.L36
 628              	.L44:
 259:Core/Src/stm32l4xx_hal_msp.c ****     }
 629              		.loc 1 259 7 view .LVU173
 630 0082 FFF7FEFF 		bl	Error_Handler
 631              	.LVL33:
 632 0086 D7E7     		b	.L38
 633              	.L43:
 290:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 634              		.loc 1 290 5 view .LVU174
 290:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 635              		.loc 1 290 40 is_stmt 0 view .LVU175
 636 0088 0823     		movs	r3, #8
 637 008a 0593     		str	r3, [sp, #20]
 291:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 638              		.loc 1 291 5 is_stmt 1 view .LVU176
 292:Core/Src/stm32l4xx_hal_msp.c ****     {
 639              		.loc 1 292 5 view .LVU177
 292:Core/Src/stm32l4xx_hal_msp.c ****     {
 640              		.loc 1 292 9 is_stmt 0 view .LVU178
 641 008c 05A8     		add	r0, sp, #20
 642 008e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 643              	.LVL34:
 292:Core/Src/stm32l4xx_hal_msp.c ****     {
 644              		.loc 1 292 8 view .LVU179
 645 0092 08BB     		cbnz	r0, .L45
 646              	.L40:
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 647              		.loc 1 298 5 is_stmt 1 view .LVU180
 648              	.LBB10:
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 649              		.loc 1 298 5 view .LVU181
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 650              		.loc 1 298 5 view .LVU182
 651 0094 144B     		ldr	r3, .L46+8
 652 0096 9A6D     		ldr	r2, [r3, #88]
 653 0098 42F40022 		orr	r2, r2, #524288
 654 009c 9A65     		str	r2, [r3, #88]
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 655              		.loc 1 298 5 view .LVU183
 656 009e 9A6D     		ldr	r2, [r3, #88]
 657 00a0 02F40022 		and	r2, r2, #524288
 658 00a4 0392     		str	r2, [sp, #12]
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 659              		.loc 1 298 5 view .LVU184
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 20


 660 00a6 039A     		ldr	r2, [sp, #12]
 661              	.LBE10:
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 662              		.loc 1 298 5 view .LVU185
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 663              		.loc 1 300 5 view .LVU186
 664              	.LBB11:
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 665              		.loc 1 300 5 view .LVU187
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 666              		.loc 1 300 5 view .LVU188
 667 00a8 DA6C     		ldr	r2, [r3, #76]
 668 00aa 42F00102 		orr	r2, r2, #1
 669 00ae DA64     		str	r2, [r3, #76]
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 670              		.loc 1 300 5 view .LVU189
 671 00b0 DB6C     		ldr	r3, [r3, #76]
 672 00b2 03F00103 		and	r3, r3, #1
 673 00b6 0493     		str	r3, [sp, #16]
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 674              		.loc 1 300 5 view .LVU190
 675 00b8 049B     		ldr	r3, [sp, #16]
 676              	.LBE11:
 300:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 677              		.loc 1 300 5 view .LVU191
 305:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 678              		.loc 1 305 5 view .LVU192
 305:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 679              		.loc 1 305 25 is_stmt 0 view .LVU193
 680 00ba 0323     		movs	r3, #3
 681 00bc 2B93     		str	r3, [sp, #172]
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 682              		.loc 1 306 5 is_stmt 1 view .LVU194
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 683              		.loc 1 306 26 is_stmt 0 view .LVU195
 684 00be 0222     		movs	r2, #2
 685 00c0 2C92     		str	r2, [sp, #176]
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 686              		.loc 1 307 5 is_stmt 1 view .LVU196
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 687              		.loc 1 307 26 is_stmt 0 view .LVU197
 688 00c2 0022     		movs	r2, #0
 689 00c4 2D92     		str	r2, [sp, #180]
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 690              		.loc 1 308 5 is_stmt 1 view .LVU198
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 691              		.loc 1 308 27 is_stmt 0 view .LVU199
 692 00c6 2E93     		str	r3, [sp, #184]
 309:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 693              		.loc 1 309 5 is_stmt 1 view .LVU200
 309:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 694              		.loc 1 309 31 is_stmt 0 view .LVU201
 695 00c8 0823     		movs	r3, #8
 696 00ca 2F93     		str	r3, [sp, #188]
 310:Core/Src/stm32l4xx_hal_msp.c **** 
 697              		.loc 1 310 5 is_stmt 1 view .LVU202
 698 00cc 2BA9     		add	r1, sp, #172
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 21


 699 00ce 4FF09040 		mov	r0, #1207959552
 700 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 701              	.LVL35:
 702              		.loc 1 317 1 is_stmt 0 view .LVU203
 703 00d6 A7E7     		b	.L36
 704              	.L45:
 294:Core/Src/stm32l4xx_hal_msp.c ****     }
 705              		.loc 1 294 7 is_stmt 1 view .LVU204
 706 00d8 FFF7FEFF 		bl	Error_Handler
 707              	.LVL36:
 708 00dc DAE7     		b	.L40
 709              	.L47:
 710 00de 00BF     		.align	2
 711              	.L46:
 712 00e0 00800040 		.word	1073774592
 713 00e4 004C0040 		.word	1073761280
 714 00e8 00100240 		.word	1073876992
 715 00ec 00180048 		.word	1207965696
 716              		.cfi_endproc
 717              	.LFE326:
 719              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 720              		.align	1
 721              		.global	HAL_UART_MspDeInit
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 726              	HAL_UART_MspDeInit:
 727              	.LVL37:
 728              	.LFB327:
 318:Core/Src/stm32l4xx_hal_msp.c **** 
 319:Core/Src/stm32l4xx_hal_msp.c **** /**
 320:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 321:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 322:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 323:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 324:Core/Src/stm32l4xx_hal_msp.c **** */
 325:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 326:Core/Src/stm32l4xx_hal_msp.c **** {
 729              		.loc 1 326 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		.loc 1 326 1 is_stmt 0 view .LVU206
 734 0000 08B5     		push	{r3, lr}
 735              		.cfi_def_cfa_offset 8
 736              		.cfi_offset 3, -8
 737              		.cfi_offset 14, -4
 327:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 738              		.loc 1 327 3 is_stmt 1 view .LVU207
 739              		.loc 1 327 11 is_stmt 0 view .LVU208
 740 0002 0368     		ldr	r3, [r0]
 741              		.loc 1 327 5 view .LVU209
 742 0004 0F4A     		ldr	r2, .L54
 743 0006 9342     		cmp	r3, r2
 744 0008 03D0     		beq	.L52
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 329:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 22


 330:Core/Src/stm32l4xx_hal_msp.c **** 
 331:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 332:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 333:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 336:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 337:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 338:Core/Src/stm32l4xx_hal_msp.c ****     */
 339:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 340:Core/Src/stm32l4xx_hal_msp.c **** 
 341:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 344:Core/Src/stm32l4xx_hal_msp.c ****   }
 345:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 745              		.loc 1 345 8 is_stmt 1 view .LVU210
 746              		.loc 1 345 10 is_stmt 0 view .LVU211
 747 000a 0F4A     		ldr	r2, .L54+4
 748 000c 9342     		cmp	r3, r2
 749 000e 0CD0     		beq	.L53
 750              	.LVL38:
 751              	.L48:
 346:Core/Src/stm32l4xx_hal_msp.c ****   {
 347:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 348:Core/Src/stm32l4xx_hal_msp.c **** 
 349:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 350:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 351:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 352:Core/Src/stm32l4xx_hal_msp.c **** 
 353:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 354:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 355:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> UART4_RX
 356:Core/Src/stm32l4xx_hal_msp.c ****     */
 357:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 358:Core/Src/stm32l4xx_hal_msp.c **** 
 359:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 360:Core/Src/stm32l4xx_hal_msp.c **** 
 361:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 362:Core/Src/stm32l4xx_hal_msp.c ****   }
 363:Core/Src/stm32l4xx_hal_msp.c **** 
 364:Core/Src/stm32l4xx_hal_msp.c **** }
 752              		.loc 1 364 1 view .LVU212
 753 0010 08BD     		pop	{r3, pc}
 754              	.LVL39:
 755              	.L52:
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 756              		.loc 1 333 5 is_stmt 1 view .LVU213
 757 0012 02F5C832 		add	r2, r2, #102400
 758 0016 D36D     		ldr	r3, [r2, #92]
 759 0018 23F00103 		bic	r3, r3, #1
 760 001c D365     		str	r3, [r2, #92]
 339:Core/Src/stm32l4xx_hal_msp.c **** 
 761              		.loc 1 339 5 view .LVU214
 762 001e 4FF4C071 		mov	r1, #384
 763 0022 0A48     		ldr	r0, .L54+8
 764              	.LVL40:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 23


 339:Core/Src/stm32l4xx_hal_msp.c **** 
 765              		.loc 1 339 5 is_stmt 0 view .LVU215
 766 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 767              	.LVL41:
 768 0028 F2E7     		b	.L48
 769              	.LVL42:
 770              	.L53:
 351:Core/Src/stm32l4xx_hal_msp.c **** 
 771              		.loc 1 351 5 is_stmt 1 view .LVU216
 772 002a 02F5E232 		add	r2, r2, #115712
 773 002e 936D     		ldr	r3, [r2, #88]
 774 0030 23F40023 		bic	r3, r3, #524288
 775 0034 9365     		str	r3, [r2, #88]
 357:Core/Src/stm32l4xx_hal_msp.c **** 
 776              		.loc 1 357 5 view .LVU217
 777 0036 0321     		movs	r1, #3
 778 0038 4FF09040 		mov	r0, #1207959552
 779              	.LVL43:
 357:Core/Src/stm32l4xx_hal_msp.c **** 
 780              		.loc 1 357 5 is_stmt 0 view .LVU218
 781 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 782              	.LVL44:
 783              		.loc 1 364 1 view .LVU219
 784 0040 E6E7     		b	.L48
 785              	.L55:
 786 0042 00BF     		.align	2
 787              	.L54:
 788 0044 00800040 		.word	1073774592
 789 0048 004C0040 		.word	1073761280
 790 004c 00180048 		.word	1207965696
 791              		.cfi_endproc
 792              	.LFE327:
 794              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 795              		.align	1
 796              		.global	HAL_LTDC_MspInit
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 801              	HAL_LTDC_MspInit:
 802              	.LVL45:
 803              	.LFB328:
 365:Core/Src/stm32l4xx_hal_msp.c **** 
 366:Core/Src/stm32l4xx_hal_msp.c **** /**
 367:Core/Src/stm32l4xx_hal_msp.c **** * @brief LTDC MSP Initialization
 368:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 369:Core/Src/stm32l4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 370:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 371:Core/Src/stm32l4xx_hal_msp.c **** */
 372:Core/Src/stm32l4xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 373:Core/Src/stm32l4xx_hal_msp.c **** {
 804              		.loc 1 373 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 208
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808              		.loc 1 373 1 is_stmt 0 view .LVU221
 809 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 810              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 24


 811              		.cfi_offset 4, -32
 812              		.cfi_offset 5, -28
 813              		.cfi_offset 6, -24
 814              		.cfi_offset 7, -20
 815              		.cfi_offset 8, -16
 816              		.cfi_offset 9, -12
 817              		.cfi_offset 10, -8
 818              		.cfi_offset 14, -4
 819 0004 B4B0     		sub	sp, sp, #208
 820              		.cfi_def_cfa_offset 240
 821 0006 0446     		mov	r4, r0
 374:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 822              		.loc 1 374 3 is_stmt 1 view .LVU222
 823              		.loc 1 374 20 is_stmt 0 view .LVU223
 824 0008 0021     		movs	r1, #0
 825 000a 2F91     		str	r1, [sp, #188]
 826 000c 3091     		str	r1, [sp, #192]
 827 000e 3191     		str	r1, [sp, #196]
 828 0010 3291     		str	r1, [sp, #200]
 829 0012 3391     		str	r1, [sp, #204]
 375:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 830              		.loc 1 375 3 is_stmt 1 view .LVU224
 831              		.loc 1 375 28 is_stmt 0 view .LVU225
 832 0014 9822     		movs	r2, #152
 833 0016 09A8     		add	r0, sp, #36
 834              	.LVL46:
 835              		.loc 1 375 28 view .LVU226
 836 0018 FFF7FEFF 		bl	memset
 837              	.LVL47:
 376:Core/Src/stm32l4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 838              		.loc 1 376 3 is_stmt 1 view .LVU227
 839              		.loc 1 376 11 is_stmt 0 view .LVU228
 840 001c 2268     		ldr	r2, [r4]
 841              		.loc 1 376 5 view .LVU229
 842 001e 714B     		ldr	r3, .L62
 843 0020 9A42     		cmp	r2, r3
 844 0022 02D0     		beq	.L60
 845              	.LVL48:
 846              	.L56:
 377:Core/Src/stm32l4xx_hal_msp.c ****   {
 378:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 380:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 381:Core/Src/stm32l4xx_hal_msp.c **** 
 382:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 383:Core/Src/stm32l4xx_hal_msp.c ****   */
 384:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 385:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLLSAI2_DIV16;
 386:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 387:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 388:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2N = 20;
 389:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV2;
 390:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV8;
 391:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 392:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_LTDCCLK;
 393:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 394:Core/Src/stm32l4xx_hal_msp.c ****     {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 25


 395:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 396:Core/Src/stm32l4xx_hal_msp.c ****     }
 397:Core/Src/stm32l4xx_hal_msp.c **** 
 398:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 399:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 400:Core/Src/stm32l4xx_hal_msp.c **** 
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 407:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 408:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 409:Core/Src/stm32l4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 410:Core/Src/stm32l4xx_hal_msp.c ****     PE2     ------> LTDC_R7
 411:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> LTDC_R6
 412:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> LTDC_HSYNC
 413:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> LTDC_CLK
 414:Core/Src/stm32l4xx_hal_msp.c ****     PF11     ------> LTDC_DE
 415:Core/Src/stm32l4xx_hal_msp.c ****     PF12     ------> LTDC_B0
 416:Core/Src/stm32l4xx_hal_msp.c ****     PF13     ------> LTDC_B1
 417:Core/Src/stm32l4xx_hal_msp.c ****     PF14     ------> LTDC_G0
 418:Core/Src/stm32l4xx_hal_msp.c ****     PF15     ------> LTDC_G1
 419:Core/Src/stm32l4xx_hal_msp.c ****     PE7     ------> LTDC_B6
 420:Core/Src/stm32l4xx_hal_msp.c ****     PE8     ------> LTDC_B7
 421:Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> LTDC_G2
 422:Core/Src/stm32l4xx_hal_msp.c ****     PE10     ------> LTDC_G3
 423:Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> LTDC_G4
 424:Core/Src/stm32l4xx_hal_msp.c ****     PE12     ------> LTDC_G5
 425:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> LTDC_G6
 426:Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> LTDC_G7
 427:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> LTDC_R2
 428:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> LTDC_VSYNC
 429:Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> LTDC_R3
 430:Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> LTDC_R4
 431:Core/Src/stm32l4xx_hal_msp.c ****     PD10     ------> LTDC_R5
 432:Core/Src/stm32l4xx_hal_msp.c ****     PD14     ------> LTDC_B2
 433:Core/Src/stm32l4xx_hal_msp.c ****     PD15     ------> LTDC_B3
 434:Core/Src/stm32l4xx_hal_msp.c ****     PG6     ------> LTDC_R1
 435:Core/Src/stm32l4xx_hal_msp.c ****     PD0     ------> LTDC_B4
 436:Core/Src/stm32l4xx_hal_msp.c ****     PD1     ------> LTDC_B5
 437:Core/Src/stm32l4xx_hal_msp.c ****     PG13     ------> LTDC_R0
 438:Core/Src/stm32l4xx_hal_msp.c ****     */
 439:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8
 440:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 441:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 442:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 445:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 446:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 447:Core/Src/stm32l4xx_hal_msp.c **** 
 448:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 449:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 450:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 451:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 26


 452:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 453:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 454:Core/Src/stm32l4xx_hal_msp.c **** 
 455:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 456:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 457:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 458:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 459:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 460:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 461:Core/Src/stm32l4xx_hal_msp.c **** 
 462:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 463:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 466:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 467:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 468:Core/Src/stm32l4xx_hal_msp.c **** 
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 471:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 472:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 474:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 475:Core/Src/stm32l4xx_hal_msp.c **** 
 476:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 478:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 479:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 480:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 481:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 482:Core/Src/stm32l4xx_hal_msp.c **** 
 483:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 484:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 485:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 487:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 488:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 489:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 490:Core/Src/stm32l4xx_hal_msp.c **** 
 491:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 492:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 494:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 495:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 496:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 497:Core/Src/stm32l4xx_hal_msp.c **** 
 498:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 499:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 500:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 502:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 503:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 504:Core/Src/stm32l4xx_hal_msp.c **** 
 505:Core/Src/stm32l4xx_hal_msp.c ****     /* LTDC interrupt Init */
 506:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 507:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 508:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 27


 509:Core/Src/stm32l4xx_hal_msp.c **** 
 510:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 511:Core/Src/stm32l4xx_hal_msp.c ****   }
 512:Core/Src/stm32l4xx_hal_msp.c **** 
 513:Core/Src/stm32l4xx_hal_msp.c **** }
 847              		.loc 1 513 1 view .LVU230
 848 0024 34B0     		add	sp, sp, #208
 849              		.cfi_remember_state
 850              		.cfi_def_cfa_offset 32
 851              		@ sp needed
 852 0026 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 853              	.LVL49:
 854              	.L60:
 855              		.cfi_restore_state
 384:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLLSAI2_DIV16;
 856              		.loc 1 384 5 is_stmt 1 view .LVU231
 384:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLLSAI2_DIV16;
 857              		.loc 1 384 40 is_stmt 0 view .LVU232
 858 002a 4FF48003 		mov	r3, #4194304
 859 002e 0993     		str	r3, [sp, #36]
 385:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 860              		.loc 1 385 5 is_stmt 1 view .LVU233
 385:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 861              		.loc 1 385 38 is_stmt 0 view .LVU234
 862 0030 4FF44033 		mov	r3, #196608
 863 0034 2C93     		str	r3, [sp, #176]
 386:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 864              		.loc 1 386 5 is_stmt 1 view .LVU235
 386:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 865              		.loc 1 386 41 is_stmt 0 view .LVU236
 866 0036 0123     		movs	r3, #1
 867 0038 1193     		str	r3, [sp, #68]
 387:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2N = 20;
 868              		.loc 1 387 5 is_stmt 1 view .LVU237
 387:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2N = 20;
 869              		.loc 1 387 36 is_stmt 0 view .LVU238
 870 003a 1293     		str	r3, [sp, #72]
 388:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV2;
 871              		.loc 1 388 5 is_stmt 1 view .LVU239
 388:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV2;
 872              		.loc 1 388 36 is_stmt 0 view .LVU240
 873 003c 1423     		movs	r3, #20
 874 003e 1393     		str	r3, [sp, #76]
 389:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV8;
 875              		.loc 1 389 5 is_stmt 1 view .LVU241
 389:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV8;
 876              		.loc 1 389 36 is_stmt 0 view .LVU242
 877 0040 0223     		movs	r3, #2
 878 0042 1493     		str	r3, [sp, #80]
 390:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 879              		.loc 1 390 5 is_stmt 1 view .LVU243
 390:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 880              		.loc 1 390 36 is_stmt 0 view .LVU244
 881 0044 0822     		movs	r2, #8
 882 0046 1692     		str	r2, [sp, #88]
 391:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_LTDCCLK;
 883              		.loc 1 391 5 is_stmt 1 view .LVU245
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 28


 391:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_LTDCCLK;
 884              		.loc 1 391 36 is_stmt 0 view .LVU246
 885 0048 1593     		str	r3, [sp, #84]
 392:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 886              		.loc 1 392 5 is_stmt 1 view .LVU247
 392:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 887              		.loc 1 392 43 is_stmt 0 view .LVU248
 888 004a 4FF08073 		mov	r3, #16777216
 889 004e 1793     		str	r3, [sp, #92]
 393:Core/Src/stm32l4xx_hal_msp.c ****     {
 890              		.loc 1 393 5 is_stmt 1 view .LVU249
 393:Core/Src/stm32l4xx_hal_msp.c ****     {
 891              		.loc 1 393 9 is_stmt 0 view .LVU250
 892 0050 09A8     		add	r0, sp, #36
 893 0052 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 894              	.LVL50:
 393:Core/Src/stm32l4xx_hal_msp.c ****     {
 895              		.loc 1 393 8 view .LVU251
 896 0056 0028     		cmp	r0, #0
 897 0058 40F0C180 		bne	.L61
 898              	.L58:
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 899              		.loc 1 399 5 is_stmt 1 view .LVU252
 900              	.LBB12:
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 901              		.loc 1 399 5 view .LVU253
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 902              		.loc 1 399 5 view .LVU254
 903 005c 624B     		ldr	r3, .L62+4
 904 005e 1A6E     		ldr	r2, [r3, #96]
 905 0060 42F08062 		orr	r2, r2, #67108864
 906 0064 1A66     		str	r2, [r3, #96]
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 907              		.loc 1 399 5 view .LVU255
 908 0066 1A6E     		ldr	r2, [r3, #96]
 909 0068 02F08062 		and	r2, r2, #67108864
 910 006c 0192     		str	r2, [sp, #4]
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 911              		.loc 1 399 5 view .LVU256
 912 006e 019A     		ldr	r2, [sp, #4]
 913              	.LBE12:
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 914              		.loc 1 399 5 view .LVU257
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 915              		.loc 1 401 5 view .LVU258
 916              	.LBB13:
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 917              		.loc 1 401 5 view .LVU259
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 918              		.loc 1 401 5 view .LVU260
 919 0070 DA6C     		ldr	r2, [r3, #76]
 920 0072 42F01002 		orr	r2, r2, #16
 921 0076 DA64     		str	r2, [r3, #76]
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 922              		.loc 1 401 5 view .LVU261
 923 0078 DA6C     		ldr	r2, [r3, #76]
 924 007a 02F01002 		and	r2, r2, #16
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 29


 925 007e 0292     		str	r2, [sp, #8]
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 926              		.loc 1 401 5 view .LVU262
 927 0080 029A     		ldr	r2, [sp, #8]
 928              	.LBE13:
 401:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 929              		.loc 1 401 5 view .LVU263
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 930              		.loc 1 402 5 view .LVU264
 931              	.LBB14:
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 932              		.loc 1 402 5 view .LVU265
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 933              		.loc 1 402 5 view .LVU266
 934 0082 DA6C     		ldr	r2, [r3, #76]
 935 0084 42F00402 		orr	r2, r2, #4
 936 0088 DA64     		str	r2, [r3, #76]
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 937              		.loc 1 402 5 view .LVU267
 938 008a DA6C     		ldr	r2, [r3, #76]
 939 008c 02F00402 		and	r2, r2, #4
 940 0090 0392     		str	r2, [sp, #12]
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 941              		.loc 1 402 5 view .LVU268
 942 0092 039A     		ldr	r2, [sp, #12]
 943              	.LBE14:
 402:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 944              		.loc 1 402 5 view .LVU269
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 945              		.loc 1 403 5 view .LVU270
 946              	.LBB15:
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 947              		.loc 1 403 5 view .LVU271
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 948              		.loc 1 403 5 view .LVU272
 949 0094 DA6C     		ldr	r2, [r3, #76]
 950 0096 42F00102 		orr	r2, r2, #1
 951 009a DA64     		str	r2, [r3, #76]
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 952              		.loc 1 403 5 view .LVU273
 953 009c DA6C     		ldr	r2, [r3, #76]
 954 009e 02F00102 		and	r2, r2, #1
 955 00a2 0492     		str	r2, [sp, #16]
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 956              		.loc 1 403 5 view .LVU274
 957 00a4 049A     		ldr	r2, [sp, #16]
 958              	.LBE15:
 403:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 959              		.loc 1 403 5 view .LVU275
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 960              		.loc 1 404 5 view .LVU276
 961              	.LBB16:
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 962              		.loc 1 404 5 view .LVU277
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 963              		.loc 1 404 5 view .LVU278
 964 00a6 DA6C     		ldr	r2, [r3, #76]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 30


 965 00a8 42F02002 		orr	r2, r2, #32
 966 00ac DA64     		str	r2, [r3, #76]
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 967              		.loc 1 404 5 view .LVU279
 968 00ae DA6C     		ldr	r2, [r3, #76]
 969 00b0 02F02002 		and	r2, r2, #32
 970 00b4 0592     		str	r2, [sp, #20]
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 971              		.loc 1 404 5 view .LVU280
 972 00b6 059A     		ldr	r2, [sp, #20]
 973              	.LBE16:
 404:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 974              		.loc 1 404 5 view .LVU281
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 975              		.loc 1 405 5 view .LVU282
 976              	.LBB17:
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 977              		.loc 1 405 5 view .LVU283
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 978              		.loc 1 405 5 view .LVU284
 979 00b8 DA6C     		ldr	r2, [r3, #76]
 980 00ba 42F00202 		orr	r2, r2, #2
 981 00be DA64     		str	r2, [r3, #76]
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 982              		.loc 1 405 5 view .LVU285
 983 00c0 DA6C     		ldr	r2, [r3, #76]
 984 00c2 02F00202 		and	r2, r2, #2
 985 00c6 0692     		str	r2, [sp, #24]
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 986              		.loc 1 405 5 view .LVU286
 987 00c8 069A     		ldr	r2, [sp, #24]
 988              	.LBE17:
 405:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 989              		.loc 1 405 5 view .LVU287
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 990              		.loc 1 406 5 view .LVU288
 991              	.LBB18:
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 992              		.loc 1 406 5 view .LVU289
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 993              		.loc 1 406 5 view .LVU290
 994 00ca DA6C     		ldr	r2, [r3, #76]
 995 00cc 42F00802 		orr	r2, r2, #8
 996 00d0 DA64     		str	r2, [r3, #76]
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 997              		.loc 1 406 5 view .LVU291
 998 00d2 DA6C     		ldr	r2, [r3, #76]
 999 00d4 02F00802 		and	r2, r2, #8
 1000 00d8 0792     		str	r2, [sp, #28]
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1001              		.loc 1 406 5 view .LVU292
 1002 00da 079A     		ldr	r2, [sp, #28]
 1003              	.LBE18:
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1004              		.loc 1 406 5 view .LVU293
 407:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1005              		.loc 1 407 5 view .LVU294
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 31


 1006              	.LBB19:
 407:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1007              		.loc 1 407 5 view .LVU295
 407:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1008              		.loc 1 407 5 view .LVU296
 1009 00dc DA6C     		ldr	r2, [r3, #76]
 1010 00de 42F04002 		orr	r2, r2, #64
 1011 00e2 DA64     		str	r2, [r3, #76]
 407:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1012              		.loc 1 407 5 view .LVU297
 1013 00e4 DB6C     		ldr	r3, [r3, #76]
 1014 00e6 03F04003 		and	r3, r3, #64
 1015 00ea 0893     		str	r3, [sp, #32]
 407:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1016              		.loc 1 407 5 view .LVU298
 1017 00ec 089B     		ldr	r3, [sp, #32]
 1018              	.LBE19:
 407:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 1019              		.loc 1 407 5 view .LVU299
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1020              		.loc 1 408 5 view .LVU300
 1021 00ee FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 1022              	.LVL51:
 439:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 1023              		.loc 1 439 5 view .LVU301
 439:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 1024              		.loc 1 439 25 is_stmt 0 view .LVU302
 1025 00f2 4FF68C73 		movw	r3, #65420
 1026 00f6 2F93     		str	r3, [sp, #188]
 442:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1027              		.loc 1 442 5 is_stmt 1 view .LVU303
 442:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1028              		.loc 1 442 26 is_stmt 0 view .LVU304
 1029 00f8 0226     		movs	r6, #2
 1030 00fa 3096     		str	r6, [sp, #192]
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1031              		.loc 1 443 5 is_stmt 1 view .LVU305
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1032              		.loc 1 443 26 is_stmt 0 view .LVU306
 1033 00fc 0024     		movs	r4, #0
 1034              	.LVL52:
 443:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1035              		.loc 1 443 26 view .LVU307
 1036 00fe 3194     		str	r4, [sp, #196]
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1037              		.loc 1 444 5 is_stmt 1 view .LVU308
 444:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1038              		.loc 1 444 27 is_stmt 0 view .LVU309
 1039 0100 0325     		movs	r5, #3
 1040 0102 3295     		str	r5, [sp, #200]
 445:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1041              		.loc 1 445 5 is_stmt 1 view .LVU310
 445:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1042              		.loc 1 445 31 is_stmt 0 view .LVU311
 1043 0104 0B27     		movs	r7, #11
 1044 0106 3397     		str	r7, [sp, #204]
 446:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 32


 1045              		.loc 1 446 5 is_stmt 1 view .LVU312
 1046 0108 2FA9     		add	r1, sp, #188
 1047 010a 3848     		ldr	r0, .L62+8
 1048 010c FFF7FEFF 		bl	HAL_GPIO_Init
 1049              	.LVL53:
 448:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1050              		.loc 1 448 5 view .LVU313
 448:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1051              		.loc 1 448 25 is_stmt 0 view .LVU314
 1052 0110 0423     		movs	r3, #4
 1053 0112 2F93     		str	r3, [sp, #188]
 449:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1054              		.loc 1 449 5 is_stmt 1 view .LVU315
 449:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1055              		.loc 1 449 26 is_stmt 0 view .LVU316
 1056 0114 3096     		str	r6, [sp, #192]
 450:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1057              		.loc 1 450 5 is_stmt 1 view .LVU317
 450:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1058              		.loc 1 450 26 is_stmt 0 view .LVU318
 1059 0116 3194     		str	r4, [sp, #196]
 451:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1060              		.loc 1 451 5 is_stmt 1 view .LVU319
 451:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1061              		.loc 1 451 27 is_stmt 0 view .LVU320
 1062 0118 3295     		str	r5, [sp, #200]
 452:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1063              		.loc 1 452 5 is_stmt 1 view .LVU321
 452:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1064              		.loc 1 452 31 is_stmt 0 view .LVU322
 1065 011a 3397     		str	r7, [sp, #204]
 453:Core/Src/stm32l4xx_hal_msp.c **** 
 1066              		.loc 1 453 5 is_stmt 1 view .LVU323
 1067 011c 2FA9     		add	r1, sp, #188
 1068 011e 3448     		ldr	r0, .L62+12
 1069 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 1070              	.LVL54:
 455:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1071              		.loc 1 455 5 view .LVU324
 455:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1072              		.loc 1 455 25 is_stmt 0 view .LVU325
 1073 0124 1023     		movs	r3, #16
 1074 0126 2F93     		str	r3, [sp, #188]
 456:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1075              		.loc 1 456 5 is_stmt 1 view .LVU326
 456:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1076              		.loc 1 456 26 is_stmt 0 view .LVU327
 1077 0128 3096     		str	r6, [sp, #192]
 457:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1078              		.loc 1 457 5 is_stmt 1 view .LVU328
 457:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1079              		.loc 1 457 26 is_stmt 0 view .LVU329
 1080 012a 3194     		str	r4, [sp, #196]
 458:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1081              		.loc 1 458 5 is_stmt 1 view .LVU330
 458:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1082              		.loc 1 458 27 is_stmt 0 view .LVU331
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 33


 1083 012c 3295     		str	r5, [sp, #200]
 459:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1084              		.loc 1 459 5 is_stmt 1 view .LVU332
 459:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1085              		.loc 1 459 31 is_stmt 0 view .LVU333
 1086 012e 3397     		str	r7, [sp, #204]
 460:Core/Src/stm32l4xx_hal_msp.c **** 
 1087              		.loc 1 460 5 is_stmt 1 view .LVU334
 1088 0130 2FA9     		add	r1, sp, #188
 1089 0132 4FF09040 		mov	r0, #1207959552
 1090 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 1091              	.LVL55:
 462:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1092              		.loc 1 462 5 view .LVU335
 462:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1093              		.loc 1 462 25 is_stmt 0 view .LVU336
 1094 013a 4FF40069 		mov	r9, #2048
 1095 013e CDF8BC90 		str	r9, [sp, #188]
 463:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1096              		.loc 1 463 5 is_stmt 1 view .LVU337
 463:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1097              		.loc 1 463 26 is_stmt 0 view .LVU338
 1098 0142 3096     		str	r6, [sp, #192]
 464:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1099              		.loc 1 464 5 is_stmt 1 view .LVU339
 464:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1100              		.loc 1 464 26 is_stmt 0 view .LVU340
 1101 0144 3194     		str	r4, [sp, #196]
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1102              		.loc 1 465 5 is_stmt 1 view .LVU341
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1103              		.loc 1 465 27 is_stmt 0 view .LVU342
 1104 0146 3295     		str	r5, [sp, #200]
 466:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1105              		.loc 1 466 5 is_stmt 1 view .LVU343
 466:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1106              		.loc 1 466 31 is_stmt 0 view .LVU344
 1107 0148 4FF00908 		mov	r8, #9
 1108 014c CDF8CC80 		str	r8, [sp, #204]
 467:Core/Src/stm32l4xx_hal_msp.c **** 
 1109              		.loc 1 467 5 is_stmt 1 view .LVU345
 1110 0150 DFF8A8A0 		ldr	r10, .L62+24
 1111 0154 2FA9     		add	r1, sp, #188
 1112 0156 5046     		mov	r0, r10
 1113 0158 FFF7FEFF 		bl	HAL_GPIO_Init
 1114              	.LVL56:
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1115              		.loc 1 469 5 view .LVU346
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1116              		.loc 1 469 25 is_stmt 0 view .LVU347
 1117 015c 4FF47043 		mov	r3, #61440
 1118 0160 2F93     		str	r3, [sp, #188]
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1119              		.loc 1 470 5 is_stmt 1 view .LVU348
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1120              		.loc 1 470 26 is_stmt 0 view .LVU349
 1121 0162 3096     		str	r6, [sp, #192]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 34


 471:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1122              		.loc 1 471 5 is_stmt 1 view .LVU350
 471:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1123              		.loc 1 471 26 is_stmt 0 view .LVU351
 1124 0164 3194     		str	r4, [sp, #196]
 472:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1125              		.loc 1 472 5 is_stmt 1 view .LVU352
 472:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1126              		.loc 1 472 27 is_stmt 0 view .LVU353
 1127 0166 3295     		str	r5, [sp, #200]
 473:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1128              		.loc 1 473 5 is_stmt 1 view .LVU354
 473:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1129              		.loc 1 473 31 is_stmt 0 view .LVU355
 1130 0168 3397     		str	r7, [sp, #204]
 474:Core/Src/stm32l4xx_hal_msp.c **** 
 1131              		.loc 1 474 5 is_stmt 1 view .LVU356
 1132 016a 2FA9     		add	r1, sp, #188
 1133 016c 5046     		mov	r0, r10
 1134 016e FFF7FEFF 		bl	HAL_GPIO_Init
 1135              	.LVL57:
 476:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1136              		.loc 1 476 5 view .LVU357
 476:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1137              		.loc 1 476 25 is_stmt 0 view .LVU358
 1138 0172 CDF8BC90 		str	r9, [sp, #188]
 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1139              		.loc 1 477 5 is_stmt 1 view .LVU359
 477:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1140              		.loc 1 477 26 is_stmt 0 view .LVU360
 1141 0176 3096     		str	r6, [sp, #192]
 478:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1142              		.loc 1 478 5 is_stmt 1 view .LVU361
 478:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1143              		.loc 1 478 26 is_stmt 0 view .LVU362
 1144 0178 3194     		str	r4, [sp, #196]
 479:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1145              		.loc 1 479 5 is_stmt 1 view .LVU363
 479:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1146              		.loc 1 479 27 is_stmt 0 view .LVU364
 1147 017a 3295     		str	r5, [sp, #200]
 480:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1148              		.loc 1 480 5 is_stmt 1 view .LVU365
 480:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1149              		.loc 1 480 31 is_stmt 0 view .LVU366
 1150 017c 3397     		str	r7, [sp, #204]
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 1151              		.loc 1 481 5 is_stmt 1 view .LVU367
 1152 017e 2FA9     		add	r1, sp, #188
 1153 0180 1C48     		ldr	r0, .L62+16
 1154 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 1155              	.LVL58:
 483:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 1156              		.loc 1 483 5 view .LVU368
 483:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 1157              		.loc 1 483 25 is_stmt 0 view .LVU369
 1158 0186 4CF20373 		movw	r3, #50947
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 35


 1159 018a 2F93     		str	r3, [sp, #188]
 485:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1160              		.loc 1 485 5 is_stmt 1 view .LVU370
 485:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1161              		.loc 1 485 26 is_stmt 0 view .LVU371
 1162 018c 3096     		str	r6, [sp, #192]
 486:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1163              		.loc 1 486 5 is_stmt 1 view .LVU372
 486:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1164              		.loc 1 486 26 is_stmt 0 view .LVU373
 1165 018e 3194     		str	r4, [sp, #196]
 487:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1166              		.loc 1 487 5 is_stmt 1 view .LVU374
 487:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1167              		.loc 1 487 27 is_stmt 0 view .LVU375
 1168 0190 3295     		str	r5, [sp, #200]
 488:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1169              		.loc 1 488 5 is_stmt 1 view .LVU376
 488:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1170              		.loc 1 488 31 is_stmt 0 view .LVU377
 1171 0192 3397     		str	r7, [sp, #204]
 489:Core/Src/stm32l4xx_hal_msp.c **** 
 1172              		.loc 1 489 5 is_stmt 1 view .LVU378
 1173 0194 2FA9     		add	r1, sp, #188
 1174 0196 1848     		ldr	r0, .L62+20
 1175 0198 FFF7FEFF 		bl	HAL_GPIO_Init
 1176              	.LVL59:
 491:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1177              		.loc 1 491 5 view .LVU379
 491:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1178              		.loc 1 491 25 is_stmt 0 view .LVU380
 1179 019c 4023     		movs	r3, #64
 1180 019e 2F93     		str	r3, [sp, #188]
 492:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1181              		.loc 1 492 5 is_stmt 1 view .LVU381
 492:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1182              		.loc 1 492 26 is_stmt 0 view .LVU382
 1183 01a0 3096     		str	r6, [sp, #192]
 493:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1184              		.loc 1 493 5 is_stmt 1 view .LVU383
 493:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1185              		.loc 1 493 26 is_stmt 0 view .LVU384
 1186 01a2 3194     		str	r4, [sp, #196]
 494:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1187              		.loc 1 494 5 is_stmt 1 view .LVU385
 494:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1188              		.loc 1 494 27 is_stmt 0 view .LVU386
 1189 01a4 3295     		str	r5, [sp, #200]
 495:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1190              		.loc 1 495 5 is_stmt 1 view .LVU387
 495:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1191              		.loc 1 495 31 is_stmt 0 view .LVU388
 1192 01a6 CDF8CC80 		str	r8, [sp, #204]
 496:Core/Src/stm32l4xx_hal_msp.c **** 
 1193              		.loc 1 496 5 is_stmt 1 view .LVU389
 1194 01aa DFF85480 		ldr	r8, .L62+28
 1195 01ae 2FA9     		add	r1, sp, #188
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 36


 1196 01b0 4046     		mov	r0, r8
 1197 01b2 FFF7FEFF 		bl	HAL_GPIO_Init
 1198              	.LVL60:
 498:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1199              		.loc 1 498 5 view .LVU390
 498:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1200              		.loc 1 498 25 is_stmt 0 view .LVU391
 1201 01b6 4FF40053 		mov	r3, #8192
 1202 01ba 2F93     		str	r3, [sp, #188]
 499:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1203              		.loc 1 499 5 is_stmt 1 view .LVU392
 499:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1204              		.loc 1 499 26 is_stmt 0 view .LVU393
 1205 01bc 3096     		str	r6, [sp, #192]
 500:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1206              		.loc 1 500 5 is_stmt 1 view .LVU394
 500:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1207              		.loc 1 500 26 is_stmt 0 view .LVU395
 1208 01be 3194     		str	r4, [sp, #196]
 501:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1209              		.loc 1 501 5 is_stmt 1 view .LVU396
 501:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
 1210              		.loc 1 501 27 is_stmt 0 view .LVU397
 1211 01c0 3295     		str	r5, [sp, #200]
 502:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1212              		.loc 1 502 5 is_stmt 1 view .LVU398
 502:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1213              		.loc 1 502 31 is_stmt 0 view .LVU399
 1214 01c2 3397     		str	r7, [sp, #204]
 503:Core/Src/stm32l4xx_hal_msp.c **** 
 1215              		.loc 1 503 5 is_stmt 1 view .LVU400
 1216 01c4 2FA9     		add	r1, sp, #188
 1217 01c6 4046     		mov	r0, r8
 1218 01c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1219              	.LVL61:
 506:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 1220              		.loc 1 506 5 view .LVU401
 1221 01cc 2246     		mov	r2, r4
 1222 01ce 2146     		mov	r1, r4
 1223 01d0 5B20     		movs	r0, #91
 1224 01d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1225              	.LVL62:
 507:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 1226              		.loc 1 507 5 view .LVU402
 1227 01d6 5B20     		movs	r0, #91
 1228 01d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1229              	.LVL63:
 1230              		.loc 1 513 1 is_stmt 0 view .LVU403
 1231 01dc 22E7     		b	.L56
 1232              	.LVL64:
 1233              	.L61:
 395:Core/Src/stm32l4xx_hal_msp.c ****     }
 1234              		.loc 1 395 7 is_stmt 1 view .LVU404
 1235 01de FFF7FEFF 		bl	Error_Handler
 1236              	.LVL65:
 1237 01e2 3BE7     		b	.L58
 1238              	.L63:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 37


 1239              		.align	2
 1240              	.L62:
 1241 01e4 00680140 		.word	1073833984
 1242 01e8 00100240 		.word	1073876992
 1243 01ec 00100048 		.word	1207963648
 1244 01f0 00080048 		.word	1207961600
 1245 01f4 00040048 		.word	1207960576
 1246 01f8 000C0048 		.word	1207962624
 1247 01fc 00140048 		.word	1207964672
 1248 0200 00180048 		.word	1207965696
 1249              		.cfi_endproc
 1250              	.LFE328:
 1252              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 1253              		.align	1
 1254              		.global	HAL_LTDC_MspDeInit
 1255              		.syntax unified
 1256              		.thumb
 1257              		.thumb_func
 1259              	HAL_LTDC_MspDeInit:
 1260              	.LVL66:
 1261              	.LFB329:
 514:Core/Src/stm32l4xx_hal_msp.c **** 
 515:Core/Src/stm32l4xx_hal_msp.c **** /**
 516:Core/Src/stm32l4xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 517:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 518:Core/Src/stm32l4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 519:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 520:Core/Src/stm32l4xx_hal_msp.c **** */
 521:Core/Src/stm32l4xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 522:Core/Src/stm32l4xx_hal_msp.c **** {
 1262              		.loc 1 522 1 view -0
 1263              		.cfi_startproc
 1264              		@ args = 0, pretend = 0, frame = 0
 1265              		@ frame_needed = 0, uses_anonymous_args = 0
 1266              		.loc 1 522 1 is_stmt 0 view .LVU406
 1267 0000 08B5     		push	{r3, lr}
 1268              		.cfi_def_cfa_offset 8
 1269              		.cfi_offset 3, -8
 1270              		.cfi_offset 14, -4
 523:Core/Src/stm32l4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1271              		.loc 1 523 3 is_stmt 1 view .LVU407
 1272              		.loc 1 523 11 is_stmt 0 view .LVU408
 1273 0002 0268     		ldr	r2, [r0]
 1274              		.loc 1 523 5 view .LVU409
 1275 0004 174B     		ldr	r3, .L68
 1276 0006 9A42     		cmp	r2, r3
 1277 0008 00D0     		beq	.L67
 1278              	.LVL67:
 1279              	.L64:
 524:Core/Src/stm32l4xx_hal_msp.c ****   {
 525:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 526:Core/Src/stm32l4xx_hal_msp.c **** 
 527:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 528:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 529:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 530:Core/Src/stm32l4xx_hal_msp.c **** 
 531:Core/Src/stm32l4xx_hal_msp.c ****     /**LTDC GPIO Configuration
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 38


 532:Core/Src/stm32l4xx_hal_msp.c ****     PE2     ------> LTDC_R7
 533:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> LTDC_R6
 534:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> LTDC_HSYNC
 535:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> LTDC_CLK
 536:Core/Src/stm32l4xx_hal_msp.c ****     PF11     ------> LTDC_DE
 537:Core/Src/stm32l4xx_hal_msp.c ****     PF12     ------> LTDC_B0
 538:Core/Src/stm32l4xx_hal_msp.c ****     PF13     ------> LTDC_B1
 539:Core/Src/stm32l4xx_hal_msp.c ****     PF14     ------> LTDC_G0
 540:Core/Src/stm32l4xx_hal_msp.c ****     PF15     ------> LTDC_G1
 541:Core/Src/stm32l4xx_hal_msp.c ****     PE7     ------> LTDC_B6
 542:Core/Src/stm32l4xx_hal_msp.c ****     PE8     ------> LTDC_B7
 543:Core/Src/stm32l4xx_hal_msp.c ****     PE9     ------> LTDC_G2
 544:Core/Src/stm32l4xx_hal_msp.c ****     PE10     ------> LTDC_G3
 545:Core/Src/stm32l4xx_hal_msp.c ****     PE11     ------> LTDC_G4
 546:Core/Src/stm32l4xx_hal_msp.c ****     PE12     ------> LTDC_G5
 547:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> LTDC_G6
 548:Core/Src/stm32l4xx_hal_msp.c ****     PE14     ------> LTDC_G7
 549:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> LTDC_R2
 550:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> LTDC_VSYNC
 551:Core/Src/stm32l4xx_hal_msp.c ****     PD8     ------> LTDC_R3
 552:Core/Src/stm32l4xx_hal_msp.c ****     PD9     ------> LTDC_R4
 553:Core/Src/stm32l4xx_hal_msp.c ****     PD10     ------> LTDC_R5
 554:Core/Src/stm32l4xx_hal_msp.c ****     PD14     ------> LTDC_B2
 555:Core/Src/stm32l4xx_hal_msp.c ****     PD15     ------> LTDC_B3
 556:Core/Src/stm32l4xx_hal_msp.c ****     PG6     ------> LTDC_R1
 557:Core/Src/stm32l4xx_hal_msp.c ****     PD0     ------> LTDC_B4
 558:Core/Src/stm32l4xx_hal_msp.c ****     PD1     ------> LTDC_B5
 559:Core/Src/stm32l4xx_hal_msp.c ****     PG13     ------> LTDC_R0
 560:Core/Src/stm32l4xx_hal_msp.c ****     */
 561:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8
 562:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 563:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 564:Core/Src/stm32l4xx_hal_msp.c **** 
 565:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2);
 566:Core/Src/stm32l4xx_hal_msp.c **** 
 567:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 568:Core/Src/stm32l4xx_hal_msp.c **** 
 569:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 570:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15);
 571:Core/Src/stm32l4xx_hal_msp.c **** 
 572:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 573:Core/Src/stm32l4xx_hal_msp.c **** 
 574:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 575:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 576:Core/Src/stm32l4xx_hal_msp.c **** 
 577:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_6|GPIO_PIN_13);
 578:Core/Src/stm32l4xx_hal_msp.c **** 
 579:Core/Src/stm32l4xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 580:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 581:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 582:Core/Src/stm32l4xx_hal_msp.c **** 
 583:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 584:Core/Src/stm32l4xx_hal_msp.c ****   }
 585:Core/Src/stm32l4xx_hal_msp.c **** 
 586:Core/Src/stm32l4xx_hal_msp.c **** }
 1280              		.loc 1 586 1 view .LVU410
 1281 000a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 39


 1282              	.LVL68:
 1283              	.L67:
 529:Core/Src/stm32l4xx_hal_msp.c **** 
 1284              		.loc 1 529 5 is_stmt 1 view .LVU411
 1285 000c 164A     		ldr	r2, .L68+4
 1286 000e 136E     		ldr	r3, [r2, #96]
 1287 0010 23F08063 		bic	r3, r3, #67108864
 1288 0014 1366     		str	r3, [r2, #96]
 561:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 1289              		.loc 1 561 5 view .LVU412
 1290 0016 4FF68C71 		movw	r1, #65420
 1291 001a 1448     		ldr	r0, .L68+8
 1292              	.LVL69:
 561:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 1293              		.loc 1 561 5 is_stmt 0 view .LVU413
 1294 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1295              	.LVL70:
 565:Core/Src/stm32l4xx_hal_msp.c **** 
 1296              		.loc 1 565 5 is_stmt 1 view .LVU414
 1297 0020 0421     		movs	r1, #4
 1298 0022 1348     		ldr	r0, .L68+12
 1299 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1300              	.LVL71:
 567:Core/Src/stm32l4xx_hal_msp.c **** 
 1301              		.loc 1 567 5 view .LVU415
 1302 0028 1021     		movs	r1, #16
 1303 002a 4FF09040 		mov	r0, #1207959552
 1304 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1305              	.LVL72:
 569:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15);
 1306              		.loc 1 569 5 view .LVU416
 1307 0032 4FF47841 		mov	r1, #63488
 1308 0036 0F48     		ldr	r0, .L68+16
 1309 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1310              	.LVL73:
 572:Core/Src/stm32l4xx_hal_msp.c **** 
 1311              		.loc 1 572 5 view .LVU417
 1312 003c 4FF40061 		mov	r1, #2048
 1313 0040 0D48     		ldr	r0, .L68+20
 1314 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1315              	.LVL74:
 574:Core/Src/stm32l4xx_hal_msp.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1);
 1316              		.loc 1 574 5 view .LVU418
 1317 0046 4CF20371 		movw	r1, #50947
 1318 004a 0C48     		ldr	r0, .L68+24
 1319 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1320              	.LVL75:
 577:Core/Src/stm32l4xx_hal_msp.c **** 
 1321              		.loc 1 577 5 view .LVU419
 1322 0050 4FF40151 		mov	r1, #8256
 1323 0054 0A48     		ldr	r0, .L68+28
 1324 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1325              	.LVL76:
 580:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 1326              		.loc 1 580 5 view .LVU420
 1327 005a 5B20     		movs	r0, #91
 1328 005c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 40


 1329              	.LVL77:
 1330              		.loc 1 586 1 is_stmt 0 view .LVU421
 1331 0060 D3E7     		b	.L64
 1332              	.L69:
 1333 0062 00BF     		.align	2
 1334              	.L68:
 1335 0064 00680140 		.word	1073833984
 1336 0068 00100240 		.word	1073876992
 1337 006c 00100048 		.word	1207963648
 1338 0070 00080048 		.word	1207961600
 1339 0074 00140048 		.word	1207964672
 1340 0078 00040048 		.word	1207960576
 1341 007c 000C0048 		.word	1207962624
 1342 0080 00180048 		.word	1207965696
 1343              		.cfi_endproc
 1344              	.LFE329:
 1346              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1347              		.align	1
 1348              		.global	HAL_TIM_Base_MspInit
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1353              	HAL_TIM_Base_MspInit:
 1354              	.LVL78:
 1355              	.LFB330:
 587:Core/Src/stm32l4xx_hal_msp.c **** 
 588:Core/Src/stm32l4xx_hal_msp.c **** /**
 589:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 590:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 591:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 592:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 593:Core/Src/stm32l4xx_hal_msp.c **** */
 594:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 595:Core/Src/stm32l4xx_hal_msp.c **** {
 1356              		.loc 1 595 1 is_stmt 1 view -0
 1357              		.cfi_startproc
 1358              		@ args = 0, pretend = 0, frame = 8
 1359              		@ frame_needed = 0, uses_anonymous_args = 0
 1360              		@ link register save eliminated.
 1361              		.loc 1 595 1 is_stmt 0 view .LVU423
 1362 0000 82B0     		sub	sp, sp, #8
 1363              		.cfi_def_cfa_offset 8
 596:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1364              		.loc 1 596 3 is_stmt 1 view .LVU424
 1365              		.loc 1 596 15 is_stmt 0 view .LVU425
 1366 0002 0368     		ldr	r3, [r0]
 1367              		.loc 1 596 5 view .LVU426
 1368 0004 0E4A     		ldr	r2, .L76
 1369 0006 9342     		cmp	r3, r2
 1370 0008 04D0     		beq	.L74
 597:Core/Src/stm32l4xx_hal_msp.c ****   {
 598:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 599:Core/Src/stm32l4xx_hal_msp.c **** 
 600:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 601:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 602:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 603:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 41


 604:Core/Src/stm32l4xx_hal_msp.c **** 
 605:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 606:Core/Src/stm32l4xx_hal_msp.c ****   }
 607:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1371              		.loc 1 607 8 is_stmt 1 view .LVU427
 1372              		.loc 1 607 10 is_stmt 0 view .LVU428
 1373 000a 0E4A     		ldr	r2, .L76+4
 1374 000c 9342     		cmp	r3, r2
 1375 000e 0CD0     		beq	.L75
 1376              	.L70:
 608:Core/Src/stm32l4xx_hal_msp.c ****   {
 609:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 610:Core/Src/stm32l4xx_hal_msp.c **** 
 611:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 612:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 613:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 614:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 615:Core/Src/stm32l4xx_hal_msp.c **** 
 616:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 617:Core/Src/stm32l4xx_hal_msp.c ****   }
 618:Core/Src/stm32l4xx_hal_msp.c **** 
 619:Core/Src/stm32l4xx_hal_msp.c **** }
 1377              		.loc 1 619 1 view .LVU429
 1378 0010 02B0     		add	sp, sp, #8
 1379              		.cfi_remember_state
 1380              		.cfi_def_cfa_offset 0
 1381              		@ sp needed
 1382 0012 7047     		bx	lr
 1383              	.L74:
 1384              		.cfi_restore_state
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1385              		.loc 1 602 5 is_stmt 1 view .LVU430
 1386              	.LBB20:
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1387              		.loc 1 602 5 view .LVU431
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1388              		.loc 1 602 5 view .LVU432
 1389 0014 0C4B     		ldr	r3, .L76+8
 1390 0016 9A6D     		ldr	r2, [r3, #88]
 1391 0018 42F00202 		orr	r2, r2, #2
 1392 001c 9A65     		str	r2, [r3, #88]
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1393              		.loc 1 602 5 view .LVU433
 1394 001e 9B6D     		ldr	r3, [r3, #88]
 1395 0020 03F00203 		and	r3, r3, #2
 1396 0024 0093     		str	r3, [sp]
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1397              		.loc 1 602 5 view .LVU434
 1398 0026 009B     		ldr	r3, [sp]
 1399              	.LBE20:
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1400              		.loc 1 602 5 view .LVU435
 1401 0028 F2E7     		b	.L70
 1402              	.L75:
 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1403              		.loc 1 613 5 view .LVU436
 1404              	.LBB21:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 42


 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1405              		.loc 1 613 5 view .LVU437
 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1406              		.loc 1 613 5 view .LVU438
 1407 002a 074B     		ldr	r3, .L76+8
 1408 002c 9A6D     		ldr	r2, [r3, #88]
 1409 002e 42F00402 		orr	r2, r2, #4
 1410 0032 9A65     		str	r2, [r3, #88]
 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1411              		.loc 1 613 5 view .LVU439
 1412 0034 9B6D     		ldr	r3, [r3, #88]
 1413 0036 03F00403 		and	r3, r3, #4
 1414 003a 0193     		str	r3, [sp, #4]
 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1415              		.loc 1 613 5 view .LVU440
 1416 003c 019B     		ldr	r3, [sp, #4]
 1417              	.LBE21:
 613:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1418              		.loc 1 613 5 view .LVU441
 1419              		.loc 1 619 1 is_stmt 0 view .LVU442
 1420 003e E7E7     		b	.L70
 1421              	.L77:
 1422              		.align	2
 1423              	.L76:
 1424 0040 00040040 		.word	1073742848
 1425 0044 00080040 		.word	1073743872
 1426 0048 00100240 		.word	1073876992
 1427              		.cfi_endproc
 1428              	.LFE330:
 1430              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1431              		.align	1
 1432              		.global	HAL_TIM_MspPostInit
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1437              	HAL_TIM_MspPostInit:
 1438              	.LVL79:
 1439              	.LFB331:
 620:Core/Src/stm32l4xx_hal_msp.c **** 
 621:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 622:Core/Src/stm32l4xx_hal_msp.c **** {
 1440              		.loc 1 622 1 is_stmt 1 view -0
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 32
 1443              		@ frame_needed = 0, uses_anonymous_args = 0
 1444              		.loc 1 622 1 is_stmt 0 view .LVU444
 1445 0000 30B5     		push	{r4, r5, lr}
 1446              		.cfi_def_cfa_offset 12
 1447              		.cfi_offset 4, -12
 1448              		.cfi_offset 5, -8
 1449              		.cfi_offset 14, -4
 1450 0002 89B0     		sub	sp, sp, #36
 1451              		.cfi_def_cfa_offset 48
 623:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1452              		.loc 1 623 3 is_stmt 1 view .LVU445
 1453              		.loc 1 623 20 is_stmt 0 view .LVU446
 1454 0004 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 43


 1455 0006 0393     		str	r3, [sp, #12]
 1456 0008 0493     		str	r3, [sp, #16]
 1457 000a 0593     		str	r3, [sp, #20]
 1458 000c 0693     		str	r3, [sp, #24]
 1459 000e 0793     		str	r3, [sp, #28]
 624:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 1460              		.loc 1 624 3 is_stmt 1 view .LVU447
 1461              		.loc 1 624 10 is_stmt 0 view .LVU448
 1462 0010 0268     		ldr	r2, [r0]
 1463              		.loc 1 624 5 view .LVU449
 1464 0012 214B     		ldr	r3, .L82
 1465 0014 9A42     		cmp	r2, r3
 1466 0016 01D0     		beq	.L81
 1467              	.LVL80:
 1468              	.L78:
 625:Core/Src/stm32l4xx_hal_msp.c ****   {
 626:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 627:Core/Src/stm32l4xx_hal_msp.c **** 
 628:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 629:Core/Src/stm32l4xx_hal_msp.c **** 
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 632:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 633:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 634:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 635:Core/Src/stm32l4xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 636:Core/Src/stm32l4xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 637:Core/Src/stm32l4xx_hal_msp.c ****     PC6     ------> TIM3_CH1
 638:Core/Src/stm32l4xx_hal_msp.c ****     */
 639:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 640:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 641:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 642:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 643:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 644:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 645:Core/Src/stm32l4xx_hal_msp.c **** 
 646:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 647:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 648:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 649:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 650:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 651:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 652:Core/Src/stm32l4xx_hal_msp.c **** 
 653:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 654:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 656:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 657:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 658:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 659:Core/Src/stm32l4xx_hal_msp.c **** 
 660:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 661:Core/Src/stm32l4xx_hal_msp.c **** 
 662:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 663:Core/Src/stm32l4xx_hal_msp.c ****   }
 664:Core/Src/stm32l4xx_hal_msp.c **** 
 665:Core/Src/stm32l4xx_hal_msp.c **** }
 1469              		.loc 1 665 1 view .LVU450
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 44


 1470 0018 09B0     		add	sp, sp, #36
 1471              		.cfi_remember_state
 1472              		.cfi_def_cfa_offset 12
 1473              		@ sp needed
 1474 001a 30BD     		pop	{r4, r5, pc}
 1475              	.LVL81:
 1476              	.L81:
 1477              		.cfi_restore_state
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1478              		.loc 1 630 5 is_stmt 1 view .LVU451
 1479              	.LBB22:
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1480              		.loc 1 630 5 view .LVU452
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1481              		.loc 1 630 5 view .LVU453
 1482 001c 03F50333 		add	r3, r3, #134144
 1483 0020 DA6C     		ldr	r2, [r3, #76]
 1484 0022 42F00102 		orr	r2, r2, #1
 1485 0026 DA64     		str	r2, [r3, #76]
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1486              		.loc 1 630 5 view .LVU454
 1487 0028 DA6C     		ldr	r2, [r3, #76]
 1488 002a 02F00102 		and	r2, r2, #1
 1489 002e 0092     		str	r2, [sp]
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1490              		.loc 1 630 5 view .LVU455
 1491 0030 009A     		ldr	r2, [sp]
 1492              	.LBE22:
 630:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1493              		.loc 1 630 5 view .LVU456
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1494              		.loc 1 631 5 view .LVU457
 1495              	.LBB23:
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1496              		.loc 1 631 5 view .LVU458
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1497              		.loc 1 631 5 view .LVU459
 1498 0032 DA6C     		ldr	r2, [r3, #76]
 1499 0034 42F00202 		orr	r2, r2, #2
 1500 0038 DA64     		str	r2, [r3, #76]
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1501              		.loc 1 631 5 view .LVU460
 1502 003a DA6C     		ldr	r2, [r3, #76]
 1503 003c 02F00202 		and	r2, r2, #2
 1504 0040 0192     		str	r2, [sp, #4]
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1505              		.loc 1 631 5 view .LVU461
 1506 0042 019A     		ldr	r2, [sp, #4]
 1507              	.LBE23:
 631:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1508              		.loc 1 631 5 view .LVU462
 632:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1509              		.loc 1 632 5 view .LVU463
 1510              	.LBB24:
 632:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1511              		.loc 1 632 5 view .LVU464
 632:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 45


 1512              		.loc 1 632 5 view .LVU465
 1513 0044 DA6C     		ldr	r2, [r3, #76]
 1514 0046 42F00402 		orr	r2, r2, #4
 1515 004a DA64     		str	r2, [r3, #76]
 632:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1516              		.loc 1 632 5 view .LVU466
 1517 004c DB6C     		ldr	r3, [r3, #76]
 1518 004e 03F00403 		and	r3, r3, #4
 1519 0052 0293     		str	r3, [sp, #8]
 632:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1520              		.loc 1 632 5 view .LVU467
 1521 0054 029B     		ldr	r3, [sp, #8]
 1522              	.LBE24:
 632:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1523              		.loc 1 632 5 view .LVU468
 639:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1524              		.loc 1 639 5 view .LVU469
 639:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1525              		.loc 1 639 25 is_stmt 0 view .LVU470
 1526 0056 8023     		movs	r3, #128
 1527 0058 0393     		str	r3, [sp, #12]
 640:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1528              		.loc 1 640 5 is_stmt 1 view .LVU471
 640:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1529              		.loc 1 640 26 is_stmt 0 view .LVU472
 1530 005a 0224     		movs	r4, #2
 1531 005c 0494     		str	r4, [sp, #16]
 641:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1532              		.loc 1 641 5 is_stmt 1 view .LVU473
 642:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1533              		.loc 1 642 5 view .LVU474
 643:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1534              		.loc 1 643 5 view .LVU475
 643:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1535              		.loc 1 643 31 is_stmt 0 view .LVU476
 1536 005e 0794     		str	r4, [sp, #28]
 644:Core/Src/stm32l4xx_hal_msp.c **** 
 1537              		.loc 1 644 5 is_stmt 1 view .LVU477
 1538 0060 03A9     		add	r1, sp, #12
 1539 0062 4FF09040 		mov	r0, #1207959552
 1540              	.LVL82:
 644:Core/Src/stm32l4xx_hal_msp.c **** 
 1541              		.loc 1 644 5 is_stmt 0 view .LVU478
 1542 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 1543              	.LVL83:
 646:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1544              		.loc 1 646 5 is_stmt 1 view .LVU479
 646:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1545              		.loc 1 646 25 is_stmt 0 view .LVU480
 1546 006a 0323     		movs	r3, #3
 1547 006c 0393     		str	r3, [sp, #12]
 647:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1548              		.loc 1 647 5 is_stmt 1 view .LVU481
 647:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1549              		.loc 1 647 26 is_stmt 0 view .LVU482
 1550 006e 0494     		str	r4, [sp, #16]
 648:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 46


 1551              		.loc 1 648 5 is_stmt 1 view .LVU483
 648:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1552              		.loc 1 648 26 is_stmt 0 view .LVU484
 1553 0070 0025     		movs	r5, #0
 1554 0072 0595     		str	r5, [sp, #20]
 649:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1555              		.loc 1 649 5 is_stmt 1 view .LVU485
 649:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1556              		.loc 1 649 27 is_stmt 0 view .LVU486
 1557 0074 0695     		str	r5, [sp, #24]
 650:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1558              		.loc 1 650 5 is_stmt 1 view .LVU487
 650:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1559              		.loc 1 650 31 is_stmt 0 view .LVU488
 1560 0076 0794     		str	r4, [sp, #28]
 651:Core/Src/stm32l4xx_hal_msp.c **** 
 1561              		.loc 1 651 5 is_stmt 1 view .LVU489
 1562 0078 03A9     		add	r1, sp, #12
 1563 007a 0848     		ldr	r0, .L82+4
 1564 007c FFF7FEFF 		bl	HAL_GPIO_Init
 1565              	.LVL84:
 653:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1566              		.loc 1 653 5 view .LVU490
 653:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1567              		.loc 1 653 25 is_stmt 0 view .LVU491
 1568 0080 4023     		movs	r3, #64
 1569 0082 0393     		str	r3, [sp, #12]
 654:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1570              		.loc 1 654 5 is_stmt 1 view .LVU492
 654:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1571              		.loc 1 654 26 is_stmt 0 view .LVU493
 1572 0084 0494     		str	r4, [sp, #16]
 655:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1573              		.loc 1 655 5 is_stmt 1 view .LVU494
 655:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1574              		.loc 1 655 26 is_stmt 0 view .LVU495
 1575 0086 0595     		str	r5, [sp, #20]
 656:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1576              		.loc 1 656 5 is_stmt 1 view .LVU496
 656:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1577              		.loc 1 656 27 is_stmt 0 view .LVU497
 1578 0088 0695     		str	r5, [sp, #24]
 657:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1579              		.loc 1 657 5 is_stmt 1 view .LVU498
 657:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1580              		.loc 1 657 31 is_stmt 0 view .LVU499
 1581 008a 0794     		str	r4, [sp, #28]
 658:Core/Src/stm32l4xx_hal_msp.c **** 
 1582              		.loc 1 658 5 is_stmt 1 view .LVU500
 1583 008c 03A9     		add	r1, sp, #12
 1584 008e 0448     		ldr	r0, .L82+8
 1585 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 1586              	.LVL85:
 1587              		.loc 1 665 1 is_stmt 0 view .LVU501
 1588 0094 C0E7     		b	.L78
 1589              	.L83:
 1590 0096 00BF     		.align	2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 47


 1591              	.L82:
 1592 0098 00040040 		.word	1073742848
 1593 009c 00040048 		.word	1207960576
 1594 00a0 00080048 		.word	1207961600
 1595              		.cfi_endproc
 1596              	.LFE331:
 1598              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1599              		.align	1
 1600              		.global	HAL_TIM_Base_MspDeInit
 1601              		.syntax unified
 1602              		.thumb
 1603              		.thumb_func
 1605              	HAL_TIM_Base_MspDeInit:
 1606              	.LVL86:
 1607              	.LFB332:
 666:Core/Src/stm32l4xx_hal_msp.c **** /**
 667:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 668:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 669:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 670:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 671:Core/Src/stm32l4xx_hal_msp.c **** */
 672:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 673:Core/Src/stm32l4xx_hal_msp.c **** {
 1608              		.loc 1 673 1 is_stmt 1 view -0
 1609              		.cfi_startproc
 1610              		@ args = 0, pretend = 0, frame = 0
 1611              		@ frame_needed = 0, uses_anonymous_args = 0
 1612              		@ link register save eliminated.
 674:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1613              		.loc 1 674 3 view .LVU503
 1614              		.loc 1 674 15 is_stmt 0 view .LVU504
 1615 0000 0368     		ldr	r3, [r0]
 1616              		.loc 1 674 5 view .LVU505
 1617 0002 0A4A     		ldr	r2, .L89
 1618 0004 9342     		cmp	r3, r2
 1619 0006 03D0     		beq	.L87
 675:Core/Src/stm32l4xx_hal_msp.c ****   {
 676:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 677:Core/Src/stm32l4xx_hal_msp.c **** 
 678:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 679:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 680:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 681:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 682:Core/Src/stm32l4xx_hal_msp.c **** 
 683:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 684:Core/Src/stm32l4xx_hal_msp.c ****   }
 685:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1620              		.loc 1 685 8 is_stmt 1 view .LVU506
 1621              		.loc 1 685 10 is_stmt 0 view .LVU507
 1622 0008 094A     		ldr	r2, .L89+4
 1623 000a 9342     		cmp	r3, r2
 1624 000c 07D0     		beq	.L88
 1625              	.L84:
 686:Core/Src/stm32l4xx_hal_msp.c ****   {
 687:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 688:Core/Src/stm32l4xx_hal_msp.c **** 
 689:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 48


 690:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 691:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 692:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 693:Core/Src/stm32l4xx_hal_msp.c **** 
 694:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 695:Core/Src/stm32l4xx_hal_msp.c ****   }
 696:Core/Src/stm32l4xx_hal_msp.c **** 
 697:Core/Src/stm32l4xx_hal_msp.c **** }
 1626              		.loc 1 697 1 view .LVU508
 1627 000e 7047     		bx	lr
 1628              	.L87:
 680:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1629              		.loc 1 680 5 is_stmt 1 view .LVU509
 1630 0010 02F50332 		add	r2, r2, #134144
 1631 0014 936D     		ldr	r3, [r2, #88]
 1632 0016 23F00203 		bic	r3, r3, #2
 1633 001a 9365     		str	r3, [r2, #88]
 1634 001c 7047     		bx	lr
 1635              	.L88:
 691:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1636              		.loc 1 691 5 view .LVU510
 1637 001e 02F50232 		add	r2, r2, #133120
 1638 0022 936D     		ldr	r3, [r2, #88]
 1639 0024 23F00403 		bic	r3, r3, #4
 1640 0028 9365     		str	r3, [r2, #88]
 1641              		.loc 1 697 1 is_stmt 0 view .LVU511
 1642 002a F0E7     		b	.L84
 1643              	.L90:
 1644              		.align	2
 1645              	.L89:
 1646 002c 00040040 		.word	1073742848
 1647 0030 00080040 		.word	1073743872
 1648              		.cfi_endproc
 1649              	.LFE332:
 1651              		.text
 1652              	.Letext0:
 1653              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1654              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1655              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1656              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1657              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1658              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1659              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1660              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1661              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1662              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1663              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_ltdc.h"
 1664              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1665              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1666              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1667              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1668              		.file 17 "Core/Inc/main.h"
 1669              		.file 18 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:20     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:75     .text.HAL_MspInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:233    .text.HAL_ADC_MspInit:0000000000000094 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:240    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:246    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:288    .text.HAL_ADC_MspDeInit:0000000000000020 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:295    .text.HAL_I2C_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:301    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:432    .text.HAL_I2C_MspInit:0000000000000080 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:439    .text.HAL_I2C_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:445    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:489    .text.HAL_I2C_MspDeInit:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:496    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:502    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:712    .text.HAL_UART_MspInit:00000000000000e0 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:720    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:726    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:788    .text.HAL_UART_MspDeInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:795    .text.HAL_LTDC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:801    .text.HAL_LTDC_MspInit:0000000000000000 HAL_LTDC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1241   .text.HAL_LTDC_MspInit:00000000000001e4 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1253   .text.HAL_LTDC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1259   .text.HAL_LTDC_MspDeInit:0000000000000000 HAL_LTDC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1335   .text.HAL_LTDC_MspDeInit:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1347   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1353   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1424   .text.HAL_TIM_Base_MspInit:0000000000000040 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1431   .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1437   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1592   .text.HAL_TIM_MspPostInit:0000000000000098 $d
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1599   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1605   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccrBc2Ny.s:1646   .text.HAL_TIM_Base_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
