#FIG 3.2  Produced by xfig version 3.2.5b
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
0 32 #000000
6 900 5040 1890 5580
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1890 5580 1890 5040 900 5040 900 5580 1890 5580
4 0 0 50 -1 0 12 0.0000 6 135 840 990 5490 Execution\001
4 0 0 50 -1 0 12 0.0000 6 180 780 990 5310 Symbolic\001
-6
6 945 5985 1890 6300
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1890 6300 1890 5985 945 5985 945 6300 1890 6300
4 0 0 50 -1 0 12 0.0000 6 135 450 1170 6210 BMC\001
-6
6 -2655 7335 2745 8055
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 135 7920 135 7470 -540 7470 -540 7920 135 7920
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1665 7920 1665 7470 990 7470 990 7920 1665 7920
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2655 7920 2655 7470 1980 7470 1980 7920 2655 7920
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -855 7920 -855 7470 -1530 7470 -1530 7920 -855 7920
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -1890 7920 -1890 7470 -2565 7470 -2565 7920 -1890 7920
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 -2655 7335 360 7335 360 8055 -2655 8055 -2655 7335
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 855 7335 2745 7335 2745 8055 855 8055 855 7335
4 0 0 50 -1 0 12 0.0000 6 135 360 -2385 7785 SAT\001
4 0 0 50 -1 0 12 0.0000 6 165 375 -1395 7785 QBF\001
4 0 0 50 -1 0 12 0.0000 6 135 345 -360 7785 PBS\001
4 0 0 50 -1 0 12 0.0000 4 135 345 2160 7785 CSP\001
4 0 0 50 -1 0 12 0.0000 4 135 405 1125 7785 SMT\001
-6
2 2 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -1800 1170 -180 1170 -180 1890 -1800 1890 -1800 1170
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -1080 4050 -1080 3150 -2790 3150 -2790 4050 -1080 4050
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -1260 5400 -1260 5040 -2250 5040 -2250 5400 -1260 5400
2 2 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -2520 4860 360 4860 360 6660 -2520 6660 -2520 4860
2 2 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 540 1170 2160 1170 2160 1890 540 1890 540 1170
2 1 1 2 0 7 50 -1 -1 6.000 0 0 7 0 0 3
	 -2970 2070 3240 2070 3150 2070
2 1 1 2 0 7 50 -1 -1 6.000 0 0 7 0 0 3
	 -2970 540 3240 540 3150 540
2 1 1 2 0 7 50 -1 -1 6.000 0 0 7 0 0 3
	 -2970 4140 3240 4140 3150 4140
2 1 1 2 0 7 50 -1 -1 6.000 0 0 7 0 0 3
	 -2970 6750 3240 6750 3150 6750
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -90 3690 -90 3240 -810 3240 -810 3690 -90 3690
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2025 6435 2025 4905 765 4905 765 6435 2025 6435
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1170 3690 1170 3240 450 3240 450 3690 1170 3690
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 270 6480 270 6120 -990 6120 -990 6480 270 6480
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 90 5490 90 5040 -990 5040 -990 5490 90 5490
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -540 6030 -540 5580 -1800 5580 -1800 6030 -540 6030
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 -1170 6480 -1170 6120 -2430 6120 -2430 6480 -1170 6480
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2520 3690 2520 3240 1710 3240 1710 3690 2520 3690
2 1 1 2 0 7 50 -1 -1 6.000 0 0 7 0 0 3
	 -2970 8145 3240 8145 3150 8145
4 0 0 50 -1 0 12 0.0000 6 0 45 -2385 5385  \001
4 0 0 50 -1 0 12 0.0000 6 0 90 720 3930   \001
4 0 0 50 -1 0 12 0.0000 6 135 750 -810 5220 Predicate\001
4 0 20 50 -1 3 14 0.0000 6 210 1350 -2925 810 Input Design \001
4 0 20 50 -1 3 14 0.0000 6 210 3090 -2880 2430 Design Description Granularity\001
4 0 20 50 -1 3 14 0.0000 6 225 2025 -2880 4500 Verification Engines\001
4 0 0 50 -1 3 14 0.0000 6 165 1680 -1890 1080 Hardware Model\001
4 0 0 50 -1 3 14 0.0000 6 225 1260 675 1080 Specification\001
4 0 0 50 -1 3 14 0.0000 6 165 615 -765 3150 Netlist\001
4 0 0 50 -1 3 14 0.0000 6 165 1050 -945 2925 Word-level\001
4 0 0 50 -1 3 14 0.0000 6 165 1050 315 2925 Term-level\001
4 0 0 50 -1 3 14 0.0000 6 165 615 450 3150 Netlist\001
4 0 0 50 -1 3 14 0.0000 6 165 615 -2250 3105 Netlist\001
4 0 0 50 -1 3 14 0.0000 6 165 795 -2340 2880 Bit-level\001
4 0 0 50 -1 3 14 0.0000 6 210 2040 -2070 4770 Unbounded Engines\001
4 0 0 50 -1 3 14 0.0000 6 210 1770 585 4815 Bounded Engines\001
4 0 0 50 -1 0 12 0.0000 6 180 1035 -1530 1620 Verilog RTL\001
4 0 0 50 -1 0 12 0.0000 6 165 825 990 1620 LTL, SVA\001
4 0 0 50 -1 0 12 0.0000 6 135 390 630 3510 CLU\001
4 0 0 50 -1 0 12 0.0000 6 135 525 -720 3510 BTOR\001
4 0 0 50 -1 0 12 0.0000 6 165 1335 -2610 3420 AIG, EDIF, PLA,\001
4 0 0 50 -1 0 12 0.0000 6 165 1350 -2610 3690 BLIF, XNF, BAF\001
4 0 0 50 -1 0 12 0.0000 6 165 1545 -2700 3960 BENCH, BLIF-MV\001
4 0 0 50 -1 0 12 0.0000 6 135 945 -900 5400 Abstraction\001
4 0 0 50 -1 0 12 0.0000 6 135 675 -1530 5760 Abstract\001
4 0 0 50 -1 0 12 0.0000 6 135 735 -2070 5310 IC3/PDR\001
4 0 0 50 -1 0 12 0.0000 6 180 1110 -1710 5940 Interpretation\001
4 0 0 50 -1 0 12 0.0000 6 135 990 -810 6390 K-induction\001
4 0 0 50 -1 0 12 0.0000 6 180 1065 -2340 6390 Interpolation\001
4 0 8 50 -1 3 14 0.0000 6 165 615 1800 3150 Netlist\001
4 0 8 50 -1 3 14 0.0000 6 225 930 1710 2880 Software \001
4 0 8 50 -1 3 12 0.0000 6 135 645 1800 3510 ANSI-C\001
4 0 20 50 -1 3 14 0.0000 6 225 1335 -2790 7020 Proof Engine\001
4 0 0 50 -1 3 14 0.0000 6 165 1335 -1755 7245 Boolean-level\001
4 0 0 50 -1 3 14 0.0000 6 165 1050 1170 7245 Word-level\001
4 0 0 50 -1 2 14 0.0000 6 210 3870 -1800 450 Hardware Property Verification Flow\001
