// RUN: rm -rf %t && mkdir -p %t/stubs
// RUN: printf 'module helper(input logic clk, input logic a, output logic y); assign y = a; endmodule\nmodule vhdl_case(input logic clk, input logic a, output logic y); helper h(.clk(clk), .a(a), .y(y)); assert property (@(posedge clk) y == a); endmodule\n' > %t/vhdl_case.sv
// RUN: printf 'entity vhdl_case is end entity;\narchitecture rtl of vhdl_case is begin end architecture;\n' > %t/vhdl_case.vhd
// RUN: printf 'module helper(input logic clk, input logic a, output logic y); assign y = a; endmodule\n' > %t/stubs/vhdl_case.sv
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\nhave_main=0\nhave_stub=0\nfor arg in \"$@\"; do\n  [[ \"$arg\" == \"%t/vhdl_case.sv\" ]] && have_main=1\n  [[ \"$arg\" == \"%t/stubs/vhdl_case.sv\" ]] && have_stub=1\ndone\n[[ \"$have_main\" == \"1\" && \"$have_stub\" == \"1\" ]] || exit 4\necho \"// dummy mlir\"\n' > %t/fake-verilog.sh
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/fake-bmc.sh
// RUN: chmod +x %t/fake-verilog.sh %t/fake-bmc.sh
// RUN: env CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_BMC=%t/fake-bmc.sh Z3_LIB=/dev/null \
// RUN:   BMC_SMOKE_ONLY=1 DISABLE_UVM_AUTO_INCLUDE=1 SKIP_VHDL=0 \
// RUN:   YOSYS_SVA_USE_VHDL_STUBS=1 YOSYS_SVA_VHDL_STUB_DIR=%t/stubs \
// RUN:   SKIP_FAIL_WITHOUT_MACRO=0 TEST_FILTER='vhdl_case' OUT=%t/results.tsv \
// RUN:   %S/../../utils/run_yosys_sva_circt_bmc.sh %t > %t/out.log
// RUN: FileCheck %s --check-prefix=SUMMARY < %t/out.log
// RUN: FileCheck %s --check-prefix=RESULTS < %t/results.tsv
//
// SUMMARY-NOT: SKIP(vhdl): vhdl_case
// SUMMARY: PASS(pass): vhdl_case
// SUMMARY: PASS(fail): vhdl_case
// SUMMARY: yosys SVA summary: 1 tests, failures=0, xfail=0, xpass=0, skipped=0
// RESULTS: PASS{{[[:space:]]+}}vhdl_case{{[[:space:]]+}}{{.*}}vhdl_case.sv{{[[:space:]]+}}yosys/tests/sva{{[[:space:]]+}}BMC{{[[:space:]]+}}PASS_KNOWN
// RESULTS: PASS{{[[:space:]]+}}vhdl_case{{[[:space:]]+}}{{.*}}vhdl_case.sv{{[[:space:]]+}}yosys/tests/sva{{[[:space:]]+}}BMC{{[[:space:]]+}}FAIL_KNOWN
