import {Module, TSSVParameters, IntRange} from 'tssv/lib/core/TSSV'


/**
 * configuration parameters of the SRAM module
 */
export interface SRAM_Parameters extends TSSVParameters {
    /**
     * bit width of SRAM data
     */
    dataWidth: IntRange<1,256> 
    /**
     * number of data words in the SRAM
     */
    depth: bigint
    /**
     * SRAM port configuration
     */
    ports: '1rw' | '1r_1w' | '2rw' 
    /**
     * select write enable mask control among 'none', 'bit', 'byte'
     * defaults to 'none'
     */
    writeEnableMask?: 'none' | 'bit' | 'byte'
    /**
     * define the behavior of the read data when writing during the same clock cycle
     * defaults to 'undefOnWrite' meaning the read data bus will be undefined after
     * writes until the next read. This gives the maximum flexibility for selecting
     * underlying SRAM macros and should be used in all cases unless the surrounding
     * logic requires simultaneous read of existing value and write of a new value
     * in the same clock cycle
     */
    readBehavior?:  'undefOnWrite' | 'readBeforeWrite'
    /**
     * macroConfig is a free form string parameter that allows selection of technology
     * specific SRAM macro generator parameters such as high-speed, high-density,
     * mux configuration,  leakage selection, etc.
     * This parameter has no influence on the behavior of the SRAM behavioral model and
     * is meant only to choose macro generation settings that effect the size, speed, and 
     * power performance of the resulting macro
     * 
     * TSSV will only write out an SRAM library of behavioral models for each SRAM for the 
     * purpose of simulation and FPGA implementation. The user should run a separate SRAM
     * library generation tool for the ASIC target technology to create the necessary
     * ASIC view SRAM library for the design   
     */
    macroConfig?: string
    
}

/**
 * Static Random Access Memory (SRAM) module
 * supports FPGA inference with generated behavioral model SRAM library
 * ASIC macro library can be swapped in for ASIC synthesis/implemenation
 */
export class SRAM extends Module {
    declare params: SRAM_Parameters
    constructor(params: SRAM_Parameters) {            
        super({
            // define the default parameter values
            dataWidth: params.dataWidth,
            depth: params.depth,
            ports: params.ports,
            writeEnableMask: params.writeEnableMask || 'none',
            readBehavior:  params.readBehavior || 'undefOnWrite',
            macroConfig: params.macroConfig || 'default'
        })
        
        // add tmp register 'mem'
        this.addSignal("mem", {width: this.params.dataWidth, isArray: this.params.depth})
        
        // define IO signals
        switch (this.params.ports) {
            case '1rw':
                this.IOs = {
                    clk: { direction: 'input', isClock: 'posedge' },
                    a_re: { direction: 'input' },
                    a_we: { direction: 'input' },
                    a_data_in: { direction: 'input', width: this.params.dataWidth },
                    a_data_out: { direction: 'output', width: this.params.dataWidth },
                    a_addr: { direction: 'input', width: this.bitWidth(this.params.depth - 1n) }
                }
                if (this.params.writeEnableMask == 'bit') {
                    this.IOs.a_wmask = { direction: 'input', width: this.params.dataWidth }
                } else if (this.params.writeEnableMask == 'byte') {
                    if ((this.params.dataWidth % 8) != 0) throw Error('SRAM: dataWidth must be a multiple of 8 for byte mask')
                    this.IOs.a_wmask = { direction: 'input', width: this.params.dataWidth / 8 }
                }
                let body_1rw = 
    `
     always_ff @(posedge clk)
       begin 
         if(a_we) begin
           mem[a_addr] <= a_data_in;
           end
         else if(a_re) begin
           a_data_out <= mem[a_addr];
           end
       end          
    `
                this.addSequentialAlways({clk: 'clk', outputs : ['mem', 'a_data_out']},body_1rw)
                break;
            case '2rw':
                this.IOs = {
                    clk: { direction: 'input', isClock: 'posedge' },
                    a_re: { direction: 'input' },
                    a_we: { direction: 'input' },
                    a_data_in: { direction: 'input', width: this.params.dataWidth },
                    a_data_out: { direction: 'output', width: this.params.dataWidth },
                    a_addr: { direction: 'input', width: this.bitWidth(this.params.depth - 1n) },
                    b_re: { direction: 'input' },
                    b_we: { direction: 'input' },
                    b_data_in: { direction: 'input', width: this.params.dataWidth },
                    b_data_out: { direction: 'output', width: this.params.dataWidth },
                    b_addr: { direction: 'input', width: this.bitWidth(this.params.depth - 1n) }
                }
                if (this.params.writeEnableMask == 'bit') {
                    this.IOs.a_wmask = { direction: 'input', width: this.params.dataWidth }
                    this.IOs.b_wmask = { direction: 'input', width: this.params.dataWidth }
                } else if (this.params.writeEnableMask == 'byte') {
                    if ((this.params.dataWidth % 8) != 0) throw Error('SRAM: dataWidth must be a multiple of 8 for byte mask')
                    this.IOs.a_wmask = { direction: 'input', width: this.params.dataWidth / 8 }
                    this.IOs.b_wmask = { direction: 'input', width: this.params.dataWidth / 8 }
                }
                let body_2rw_a = 
                `
    always_ff @ (posedge clk) begin
     if(a_we) begin
       mem[a_addr] <= a_data_in;
     end 
     else if(a_re) begin
       a_data_out <= mem[a_addr];
     end
    end
                `                
                this.addSequentialAlways({clk: 'clk', outputs : ['mem', 'a_data_out']},body_2rw_a)
                
                let body_2rw_b = 
                `
    always_ff @ (posedge clk) begin
     if(b_we) begin
       mem[b_addr] <= b_data_in;
     end 
     else if(b_re) begin
       b_data_out <= mem[b_addr];
     end
    end
                `                
                this.addSequentialAlways({clk: 'clk', outputs : ['mem', 'b_data_out']},body_2rw_b)
                break;
            case '1r_1w':
                this.IOs = {
                    clk: { direction: 'input', isClock: 'posedge' },
                    a_re: { direction: 'input' },
                    a_data_out: { direction: 'output', width: this.params.dataWidth },
                    a_addr: { direction: 'input', width: this.bitWidth(this.params.depth - 1n) },
                    b_we: { direction: 'input' },
                    b_data_in: { direction: 'input', width: this.params.dataWidth },
                    b_addr: { direction: 'input', width: this.bitWidth(this.params.depth - 1n) }
                }
                if (this.params.writeEnableMask == 'bit') {
                    this.IOs.b_wmask = { direction: 'input', width: this.params.dataWidth }
                } else if (this.params.writeEnableMask == 'byte') {
                    if ((this.params.dataWidth % 8) != 0) throw Error('SRAM: dataWidth must be a multiple of 8 for byte mask')
                    this.IOs.b_wmask = { direction: 'input', width: this.params.dataWidth / 8 }
                }
                let body_1r_1w_w = 
                `
    always_ff @ (posedge clk) begin
     if(b_we) begin
       mem[b_addr] <= b_data_in;
     end 
    end
                `                
                this.addSequentialAlways({clk: 'clk', outputs : ['mem']},body_1r_1w_w)
                
                let body_1r_1w_r = 
                `
    always_ff @ (posedge clk) begin
     if(a_re) begin
       a_data_out <= mem[a_addr];
     end
    end
                `                
                this.addSequentialAlways({clk: 'clk', outputs : ['a_data_out']},body_1r_1w_r)
                break;
        }

        
    }
}
