/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("ULA4bits_vlg_vec_tst|A")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 4;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|A[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|A";
}

SIGNAL("ULA4bits_vlg_vec_tst|A[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|A";
}

SIGNAL("ULA4bits_vlg_vec_tst|A[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|A";
}

SIGNAL("ULA4bits_vlg_vec_tst|A[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|A";
}

SIGNAL("ULA4bits_vlg_vec_tst|B")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 4;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|B[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|B";
}

SIGNAL("ULA4bits_vlg_vec_tst|B[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|B";
}

SIGNAL("ULA4bits_vlg_vec_tst|B[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|B";
}

SIGNAL("ULA4bits_vlg_vec_tst|B[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|B";
}

SIGNAL("ULA4bits_vlg_vec_tst|op_sel")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 2;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|op_sel[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|op_sel";
}

SIGNAL("ULA4bits_vlg_vec_tst|op_sel[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA4bits_vlg_vec_tst|op_sel";
}

SIGNAL("ULA4bits_vlg_vec_tst|FLAG_N")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|FLAG_Z")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|S[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|S[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|S[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|S[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst4|inst1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|B[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|A[3]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|FLAG_Z~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|FLAG_N~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|S[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|S[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|S[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|S[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|op_sel[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|op_sel[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|B[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|A[2]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|B[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|A[1]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|A[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst|inst2|inst6~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst4|inst1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|B[0]~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst9|inst|inst1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA4bits_vlg_vec_tst|i1|inst1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|A[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|A[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|A[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|A[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|B[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 640.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|B[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 940.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|B[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|B[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|op_sel[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 180.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|op_sel[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|FLAG_N")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.905;
		LEVEL 1 FOR 60.417;
		LEVEL 0 FOR 60.106;
		LEVEL 1 FOR 60.116;
		LEVEL 0 FOR 59.693;
		LEVEL 1 FOR 120.241;
		LEVEL 0 FOR 632.522;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|FLAG_Z")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.166;
		LEVEL 0 FOR 60.454;
		LEVEL 1 FOR 60.069;
		LEVEL 0 FOR 60.153;
		LEVEL 1 FOR 58.976;
		LEVEL 0 FOR 120.958;
		LEVEL 1 FOR 632.224;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|S[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.912;
		LEVEL 1 FOR 60.445;
		LEVEL 0 FOR 60.078;
		LEVEL 1 FOR 60.144;
		LEVEL 0 FOR 59.665;
		LEVEL 1 FOR 120.269;
		LEVEL 0 FOR 632.487;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|S[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.355;
		LEVEL 0 FOR 300.154;
		LEVEL 1 FOR 60.317;
		LEVEL 0 FOR 631.174;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|S[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.775;
		LEVEL 0 FOR 300.122;
		LEVEL 1 FOR 60.397;
		LEVEL 0 FOR 632.706;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|S[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.014;
		LEVEL 0 FOR 300.458;
		LEVEL 1 FOR 60.342;
		LEVEL 0 FOR 633.186;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 580.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst4|inst1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.507;
		LEVEL 0 FOR 240.166;
		LEVEL 1 FOR 0.73;
		LEVEL 0 FOR 59.453;
		LEVEL 1 FOR 60.122;
		LEVEL 0 FOR 636.022;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.416;
		LEVEL 0 FOR 120.568;
		LEVEL 1 FOR 60.065;
		LEVEL 0 FOR 59.744;
		LEVEL 1 FOR 120.19;
		LEVEL 0 FOR 636.017;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|B[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.735;
		LEVEL 1 FOR 300.161;
		LEVEL 0 FOR 639.104;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|A[3]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60.735;
		LEVEL 1 FOR 120.161;
		LEVEL 0 FOR 119.839;
		LEVEL 1 FOR 120.161;
		LEVEL 0 FOR 579.104;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|FLAG_Z~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.166;
		LEVEL 0 FOR 60.454;
		LEVEL 1 FOR 60.069;
		LEVEL 0 FOR 60.153;
		LEVEL 1 FOR 58.976;
		LEVEL 0 FOR 120.958;
		LEVEL 1 FOR 632.224;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|FLAG_N~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.905;
		LEVEL 1 FOR 60.417;
		LEVEL 0 FOR 60.106;
		LEVEL 1 FOR 60.116;
		LEVEL 0 FOR 59.693;
		LEVEL 1 FOR 120.241;
		LEVEL 0 FOR 632.522;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|S[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.912;
		LEVEL 1 FOR 60.445;
		LEVEL 0 FOR 60.078;
		LEVEL 1 FOR 60.144;
		LEVEL 0 FOR 59.665;
		LEVEL 1 FOR 120.269;
		LEVEL 0 FOR 632.487;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|S[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 8.355;
		LEVEL 0 FOR 300.154;
		LEVEL 1 FOR 60.317;
		LEVEL 0 FOR 631.174;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|S[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.775;
		LEVEL 0 FOR 300.122;
		LEVEL 1 FOR 60.397;
		LEVEL 0 FOR 632.706;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|S[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 6.014;
		LEVEL 0 FOR 300.458;
		LEVEL 1 FOR 60.342;
		LEVEL 0 FOR 633.186;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|op_sel[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.735;
		LEVEL 1 FOR 120.161;
		LEVEL 0 FOR 119.839;
		LEVEL 1 FOR 60.161;
		LEVEL 0 FOR 579.104;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|op_sel[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 240.775;
		LEVEL 1 FOR 180.161;
		LEVEL 0 FOR 579.064;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|B[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.886;
		LEVEL 0 FOR 939.114;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|A[2]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60.886;
		LEVEL 0 FOR 59.839;
		LEVEL 1 FOR 60.161;
		LEVEL 0 FOR 119.839;
		LEVEL 1 FOR 120.161;
		LEVEL 0 FOR 579.114;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|B[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|A[1]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.725;
		LEVEL 1 FOR 60.161;
		LEVEL 0 FOR 119.839;
		LEVEL 1 FOR 120.161;
		LEVEL 0 FOR 579.114;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|A[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.725;
		LEVEL 1 FOR 60.161;
		LEVEL 0 FOR 119.839;
		LEVEL 1 FOR 120.161;
		LEVEL 0 FOR 579.114;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst|inst2|inst6~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.233;
		LEVEL 0 FOR 996.767;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.106;
		LEVEL 1 FOR 61.015;
		LEVEL 0 FOR 935.879;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.019;
		LEVEL 1 FOR 60.424;
		LEVEL 0 FOR 60.099;
		LEVEL 1 FOR 60.123;
		LEVEL 0 FOR 59.686;
		LEVEL 1 FOR 120.248;
		LEVEL 0 FOR 635.401;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst4|inst1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.121;
		LEVEL 0 FOR 240.109;
		LEVEL 1 FOR 0.787;
		LEVEL 0 FOR 59.396;
		LEVEL 1 FOR 60.179;
		LEVEL 0 FOR 635.408;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.501;
		LEVEL 0 FOR 120.457;
		LEVEL 1 FOR 300.439;
		LEVEL 0 FOR 575.603;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.453;
		LEVEL 0 FOR 240.47;
		LEVEL 1 FOR 0.474;
		LEVEL 0 FOR 59.218;
		LEVEL 1 FOR 60.357;
		LEVEL 0 FOR 636.028;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|B[0]~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.901;
		LEVEL 0 FOR 240.438;
		LEVEL 1 FOR 0.506;
		LEVEL 0 FOR 59.186;
		LEVEL 1 FOR 60.389;
		LEVEL 0 FOR 635.58;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst9|inst|inst1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.177;
		LEVEL 0 FOR 240.622;
		LEVEL 1 FOR 0.602;
		LEVEL 0 FOR 59.246;
		LEVEL 1 FOR 60.33;
		LEVEL 0 FOR 636.023;
	}
}

TRANSITION_LIST("ULA4bits_vlg_vec_tst|i1|inst1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 4.599;
		LEVEL 1 FOR 60.463;
		LEVEL 0 FOR 60.06;
		LEVEL 1 FOR 60.162;
		LEVEL 0 FOR 58.967;
		LEVEL 1 FOR 120.967;
		LEVEL 0 FOR 634.782;
	}
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|A";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|A[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|A[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|A[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|A[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|B";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
	CHILDREN = 6, 7, 8, 9;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|B[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|B[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|B[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|B[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 5;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|op_sel";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
	CHILDREN = 11, 12;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|op_sel[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|op_sel[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 10;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|FLAG_N";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|FLAG_Z";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|S[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|S[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|S[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|S[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst4|inst1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|B[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|A[3]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|FLAG_Z~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|FLAG_N~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|S[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|S[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|S[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|S[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|op_sel[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|op_sel[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|B[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|A[2]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|B[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|A[1]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|A[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst|inst2|inst6~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst3|inst1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst4|inst1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|B[0]~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst2|inst1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst9|inst|inst1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA4bits_vlg_vec_tst|i1|inst1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}
;
