

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Thu Feb 23 14:56:00 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%n_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %n_V)" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 3 'read' 'n_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %n_V_read to i13" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 4 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.74ns)   --->   "%ret_V = add i13 %lhs_V, 512" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 5 'add' 'ret_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V, i32 12)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56]   --->   Operation 7 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.49ns)   --->   "%icmp_ln56 = icmp ne i3 %tmp_1, 0" [firmware/nnet_utils/nnet_types.h:56]   --->   Operation 8 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V, i32 12)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 9 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_3, i9 0, i1 %tmp_3)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 10 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i11 %tmp_2 to i12" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 11 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%add_ln55 = add i12 %sext_ln55, 1023" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 12 'add' 'add_ln55' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%sext_ln55_1 = sext i12 %add_ln55 to i13" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 13 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln55 = or i1 %tmp, %icmp_ln56" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 14 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55, i13 %sext_ln55_1, i13 %ret_V" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 15 'select' 'select_ln55' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %select_ln55 to i64" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 16 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 17 'getelementptr' 'sin_lut_samples_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i7* %sin_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 18 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 19 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i7* %sin_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 19 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret i7 %sin_lut_samples_V_load" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.96ns
The critical path consists of the following:
	wire read on port 'n_V' (firmware/nnet_utils/nnet_types.h:54) [4]  (0 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_types.h:54) [6]  (0.745 ns)
	'add' operation ('add_ln55', firmware/nnet_utils/nnet_types.h:55) [13]  (0.735 ns)
	'select' operation ('select_ln55', firmware/nnet_utils/nnet_types.h:55) [16]  (0.321 ns)
	'getelementptr' operation ('sin_lut_samples_V_addr', firmware/nnet_utils/nnet_types.h:57) [18]  (0 ns)
	'load' operation ('sin_lut_samples_V_load', firmware/nnet_utils/nnet_types.h:57) on array 'sin_lut_samples_V' [19]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('sin_lut_samples_V_load', firmware/nnet_utils/nnet_types.h:57) on array 'sin_lut_samples_V' [19]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
