Alam, M. A.2005. Reliability- and process-variation aware design of integrated circuits.Microelectron. Reliabil. 48, 8, 1114--1122.
M. Anis , S. Areibi , M. Elmasry, Design and optimization of multithreshold CMOS (MTCMOS) circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.10, p.1324-1342, November 2006[doi>10.1109/TCAD.2003.818127]
David Atienza , Federico Angiolini , Srinivasan Murali , Antonio Pullini , Luca Benini , Giovanni De Micheli, Invited paper: Network-on-Chip design and synthesis outlook, Integration, the VLSI Journal, v.41 n.3, p.340-359, May, 2008[doi>10.1016/j.vlsi.2007.12.002]
Pietro Babighian , Luca Benini , Alberto Macii , Enrico Macii, Enabling fine-grain leakage management by voltage anchor insertion, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S.2006. Predictive modeling of the NBTI effect for reliable design. InProceedings of the IEEE Custom Integrated Circuits Conference (CICC’06). 9.3.1.--9.3.4.
Boning, D. S. and Nassif, S.2000. Models of process variations in device and interconnect. InDesign of High Performance Microprocessor Circuits. IEEE Press.
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Brglez, F. and Fujiwara, H.1985. A neutral netlist of 10 combinational benchmark circuits. InProceedings of the International Symposium on Circuits and Systems (ISCAS’85). 695--698.
Andrea Calimera , Antonio Pullini , Ashoka Visweswara Sathanur , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228903]
Chen, G., Li, M. F., Ang, C. H., Zheng, J. Z., and Kwong, D. L.2002. Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling.IEEE Electron. Dev. Lett. 23, 12, 734--736.
GNU. 2010. Gnu linear programming kit. http://www.gnu.org/software/glpk/.
Henzler, S., Georgakos, G., Eireiner, M., Nirschl, T., Pacha, C., Berthold, J., and Schmitt-Landsiedel, D.2006. Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead.IEEE J. Solid-State Circ. 41, 7, 1654--1661.
Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., and Horiuchi, T.1999. Impact of bias temperature instability for direct tunneling ultra-thin gate oxide on MOSFET scaling. InProceedings of the Symposium on VLSI Technology. 73--74.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Adaptive techniques for overcoming performance degradation due to aging in digital circuits, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Changbo Long , Lei He, Distributed sleep transistor network for power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.937-946, September 2004[doi>10.1109/TVLSI.2004.832939]
Mahapatra, S., Saha, D., Varghese, D., and Kumar, P. B.2006. On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress.IEEE Trans. Electron. Dev. 53, 7, 1583--1592.
E. Pakbaznia , F. Fallah , M. Pedram, Charge Recycling in Power-Gated CMOS Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1798-1811, October 2008[doi>10.1109/TCAD.2008.2003297]
Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K.2005. Impact of NBTI on the temporal performance degradation of digital circuits.IEEE Electron. Dev. Lett. 26, 8.
Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Ashoka Sathanur , Antonio Pullini , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Timing-driven row-based power gating, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283803]
A. Sathanur , A. Calimera , L. Benini , A. Macii , E. Macii , M. Poncino, Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Wenping Wang , Shengqi Yang , Yu Cao, Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect, Proceedings of the 9th international symposium on Quality Electronic Design, p.763-768, March 17-19, 2008
Yu Wang , Xiaoming Chen , Wenping Wang , Yu Cao , Yuan Xie , Huazhong Yang, Gate replacement techniques for simultaneous leakage and aging optimization, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yu Wang , Xiaoming Chen , Wenping Wang , Varsha Balakrishnan , Yu Cao , Yuan Xie , Huazhong Yang, On the efficacy of input Vector Control to mitigate NBTI effects and leakage power, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.19-26, March 16-18, 2009[doi>10.1109/ISQED.2009.4810264]
