# 8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence
![Screenshot from 20220629 144127](https://user-images.githubusercontent.com/98607828/176440936-61e9271b-eda8-4678-af52-36ebd5f5e471.png)
![Screenshot from 20220629 141554](https://user-images.githubusercontent.com/98607828/176440967-4e7a8eb3-1730-4c13-80a2-ca1ff158277d.png)
![Screenshot from 20220629 141604](https://user-images.githubusercontent.com/98607828/176440996-fa19f355-1eab-4c34-b92d-b5b7c8e4669f.png)
![Screenshot from 20220629 141903](https://user-images.githubusercontent.com/98607828/176441039-3b7f7f0d-1b9f-43a6-92cd-0ac326d047e3.png)
![Screenshot from 20220629 142059](https://user-images.githubusercontent.com/98607828/176441064-54d372e6-0e8d-4686-a56d-1e37193fc02a.png)
