Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 18 14:39:05 2020
| Host         : DESKTOP-3K9CSVV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainBD_wrapper_control_sets_placed.rpt
| Design       : mainBD_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   230 |
|    Minimum number of control sets                        |   230 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   636 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   230 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    69 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |    29 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             506 |          172 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             469 |          193 |
| Yes          | No                    | No                     |            1401 |          401 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             836 |          252 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                                              Enable Signal                                                                                             |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/p_1_out0                                        |                1 |              1 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                        |                1 |              2 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                        |                1 |              2 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                        |                1 |              2 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                        |                1 |              2 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                        |                                                                                                                                                        |                2 |              3 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                    |                                                                                                                                                        |                1 |              3 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                           |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                      |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                            | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                               |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                3 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                        | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                4 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                4 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                4 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                      |                                                                                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                   | mainBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[2].w_issuing_cnt_reg[16][0]          | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]             | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                   | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                            |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                     | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                              | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                     | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                     |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                           |                                                                                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                              | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                        |                1 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                        |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                        |                2 |              4 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                      |                                                                                                                                                        |                1 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                        |                1 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                3 |              5 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                        |                3 |              6 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                        |                2 |              6 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                            | mainBD_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                2 |              6 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                2 |              6 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                      |                2 |              7 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                    | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                          |                6 |              7 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                      | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                     |                2 |              7 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                         | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                5 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                        |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                   | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                   |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                               | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                        |                2 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                        |                                                                                                                                                        |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                    |                                                                                                                                                        |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                              |                                                                                                                                                        |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                            | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                5 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                        |                2 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                        |                4 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                  | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                   |                1 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                4 |              8 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                            | mainBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                      |                3 |              9 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                        |                3 |              9 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                              | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                    |                3 |             10 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                4 |             10 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                          |                                                                                                                                                        |                2 |             11 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                      |                5 |             11 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                   |                3 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_0[0]                                                                                         | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                                                                        |                3 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                        |                2 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                        |                6 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                        |                2 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                6 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                        |                3 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                6 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                        |                3 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                        |                4 |             12 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                        |                4 |             13 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |                3 |             13 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                        |                4 |             13 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]_1[0]                                     |                                                                                                                                                        |                4 |             13 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                        |                4 |             13 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                        |                4 |             13 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen74_in |                                                                                                                                                        |                4 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen66_in |                                                                                                                                                        |                4 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen59_in |                                                                                                                                                        |                5 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen82_in |                                                                                                                                                        |                5 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                        |                2 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                    | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |                8 |             14 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                        |                6 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                        |                3 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                        |                3 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                              |                4 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                        |                3 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_1_in                                          |               13 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                        |                3 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/p_0_in                                          |               11 |             16 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                               |                6 |             17 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                        |                5 |             17 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                        |                3 |             17 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                3 |             17 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |                4 |             17 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |                8 |             18 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                   |                5 |             18 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                        |               10 |             18 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                7 |             19 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                7 |             20 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                        |                5 |             20 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               10 |             20 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |                4 |             21 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                        |                4 |             21 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                6 |             21 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                        |                5 |             21 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |                8 |             22 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                        |                4 |             22 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                5 |             22 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                     |                                                                                                                                                        |                8 |             22 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |               10 |             22 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                        |               10 |             22 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                              | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                8 |             25 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                        |               14 |             26 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                        |               12 |             26 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                8 |             26 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |               11 |             26 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                        |               12 |             26 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                               |                8 |             27 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                9 |             27 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                        |                7 |             27 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                        |                8 |             27 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                7 |             27 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                6 |             28 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                7 |             28 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                        |                6 |             28 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                      | mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                               |                7 |             28 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                        |                6 |             28 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                        |                7 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                        |                7 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                        |                6 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               10 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                7 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                        |                8 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                8 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                9 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                        |                9 |             32 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                        |                7 |             33 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                     |                                                                                                                                                        |               12 |             33 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                        |                8 |             33 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 | mainBD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                        |               10 |             33 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                      |               22 |             48 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        | mainBD_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                               |               35 |            115 |
|  mainBD_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                        |                                                                                                                                                        |              173 |            507 |
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


