

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Mon Jun 26 15:21:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   |   Iteration  |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |    Latency   |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |- main_loop          |       64|  1703500064|  9356 ~ 34070|          -|          -|  0 ~ 50000|        no|
        | + update_vel_pos    |     1251|        1251|           417|          -|          -|          3|        no|
        | + k_outer           |     6599|        6719|   1320 ~ 1344|          -|          -|          5|        no|
        |  ++ k_middle        |       35|          59|        6 ~ 10|          -|          -|          6|        no|
        |  ++ update_vel_pos  |     1254|        1254|           418|          -|          -|          3|        no|
        | + y_new_outer       |       42|          42|             8|          7|          1|          6|       yes|
        | + update_vel_pos    |     1251|        1251|           417|          -|          -|          3|        no|
        | + err_outer         |       43|          43|             9|          7|          1|          6|       yes|
        +---------------------+---------+------------+--------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 8
  * Pipeline-1: initiation interval (II) = 7, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 104
* Pipeline : 2
  Pipeline-0 : II = 7, D = 8, States = { 58 59 60 61 62 63 64 65 }
  Pipeline-1 : II = 7, D = 9, States = { 81 82 83 84 85 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 95 12 
12 --> 13 20 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 35 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 28 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 39 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 55 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 47 
55 --> 56 
56 --> 57 
57 --> 38 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 58 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 78 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 71 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 81 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 12 96 103 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu"   --->   Operation 105 'read' 'mu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min"   --->   Operation 106 'read' 'h_min_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max"   --->   Operation 107 'read' 'h_max_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol"   --->   Operation 108 'read' 'atol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0"   --->   Operation 109 'read' 'h0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf"   --->   Operation 110 'read' 'tf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt"   --->   Operation 111 'read' 'tt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy"   --->   Operation 112 'read' 'yy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%err_squared_sum_V_0_loc = alloca i64 1"   --->   Operation 113 'alloca' 'err_squared_sum_V_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%squared_sum_V_3_0_loc = alloca i64 1"   --->   Operation 114 'alloca' 'squared_sum_V_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%r_in_V_0_4_2_loc = alloca i64 1"   --->   Operation 115 'alloca' 'r_in_V_0_4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%r_in_V_1_4_2_loc = alloca i64 1"   --->   Operation 116 'alloca' 'r_in_V_1_4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%r_in_V_2_4_2_loc = alloca i64 1"   --->   Operation 117 'alloca' 'r_in_V_2_4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%cv_V_0_2_1_loc = alloca i64 1"   --->   Operation 118 'alloca' 'cv_V_0_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%cv_V_1_2_1_loc = alloca i64 1"   --->   Operation 119 'alloca' 'cv_V_1_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%cv_V_2_2_1_loc = alloca i64 1"   --->   Operation 120 'alloca' 'cv_V_2_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%cr_V_0_2_1_loc = alloca i64 1"   --->   Operation 121 'alloca' 'cr_V_0_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%cr_V_1_2_1_loc = alloca i64 1"   --->   Operation 122 'alloca' 'cr_V_1_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%cr_V_2_2_1_loc = alloca i64 1"   --->   Operation 123 'alloca' 'cr_V_2_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%v_in_V_0_2_1_loc = alloca i64 1"   --->   Operation 124 'alloca' 'v_in_V_0_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%v_in_V_1_2_1_loc = alloca i64 1"   --->   Operation 125 'alloca' 'v_in_V_1_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%v_in_V_2_2_1_loc = alloca i64 1"   --->   Operation 126 'alloca' 'v_in_V_2_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%r_in_V_0_5_1_loc = alloca i64 1"   --->   Operation 127 'alloca' 'r_in_V_0_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%r_in_V_1_5_1_loc = alloca i64 1"   --->   Operation 128 'alloca' 'r_in_V_1_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%r_in_V_2_5_1_loc = alloca i64 1"   --->   Operation 129 'alloca' 'r_in_V_2_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%squared_sum_V_4_0_loc = alloca i64 1"   --->   Operation 130 'alloca' 'squared_sum_V_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%r_in_V_0_2_3_loc = alloca i64 1"   --->   Operation 131 'alloca' 'r_in_V_0_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_in_V_1_2_3_loc = alloca i64 1"   --->   Operation 132 'alloca' 'r_in_V_1_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%r_in_V_2_2_3_loc = alloca i64 1"   --->   Operation 133 'alloca' 'r_in_V_2_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%cv_V_0_1_2_loc = alloca i64 1"   --->   Operation 134 'alloca' 'cv_V_0_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%cv_V_1_1_2_loc = alloca i64 1"   --->   Operation 135 'alloca' 'cv_V_1_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%cv_V_2_1_2_loc = alloca i64 1"   --->   Operation 136 'alloca' 'cv_V_2_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%cr_V_0_1_2_loc = alloca i64 1"   --->   Operation 137 'alloca' 'cr_V_0_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%cr_V_1_1_2_loc = alloca i64 1"   --->   Operation 138 'alloca' 'cr_V_1_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%cr_V_2_1_2_loc = alloca i64 1"   --->   Operation 139 'alloca' 'cr_V_2_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%v_in_V_0_1_2_loc = alloca i64 1"   --->   Operation 140 'alloca' 'v_in_V_0_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%v_in_V_1_1_2_loc = alloca i64 1"   --->   Operation 141 'alloca' 'v_in_V_1_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%v_in_V_2_1_2_loc = alloca i64 1"   --->   Operation 142 'alloca' 'v_in_V_2_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%r_in_V_0_3_2_loc = alloca i64 1"   --->   Operation 143 'alloca' 'r_in_V_0_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%r_in_V_1_3_2_loc = alloca i64 1"   --->   Operation 144 'alloca' 'r_in_V_1_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%r_in_V_2_3_2_loc = alloca i64 1"   --->   Operation 145 'alloca' 'r_in_V_2_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sum_V_1_0_loc = alloca i64 1"   --->   Operation 146 'alloca' 'sum_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%squared_sum_V_0_loc = alloca i64 1"   --->   Operation 147 'alloca' 'squared_sum_V_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%r_in_V_0_26_loc = alloca i64 1"   --->   Operation 148 'alloca' 'r_in_V_0_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%r_in_V_1_210_loc = alloca i64 1"   --->   Operation 149 'alloca' 'r_in_V_1_210_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%r_in_V_2_214_loc = alloca i64 1"   --->   Operation 150 'alloca' 'r_in_V_2_214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%cv_V_0_156_loc = alloca i64 1"   --->   Operation 151 'alloca' 'cv_V_0_156_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%cv_V_1_159_loc = alloca i64 1"   --->   Operation 152 'alloca' 'cv_V_1_159_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%cv_V_2_162_loc = alloca i64 1"   --->   Operation 153 'alloca' 'cv_V_2_162_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%cr_V_0_147_loc = alloca i64 1"   --->   Operation 154 'alloca' 'cr_V_0_147_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%cr_V_1_150_loc = alloca i64 1"   --->   Operation 155 'alloca' 'cr_V_1_150_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%cr_V_2_153_loc = alloca i64 1"   --->   Operation 156 'alloca' 'cr_V_2_153_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%v_in_V_0_120_loc = alloca i64 1"   --->   Operation 157 'alloca' 'v_in_V_0_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%v_in_V_1_123_loc = alloca i64 1"   --->   Operation 158 'alloca' 'v_in_V_1_123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%v_in_V_2_126_loc = alloca i64 1"   --->   Operation 159 'alloca' 'v_in_V_2_126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%r_in_V_0_1_1_loc = alloca i64 1"   --->   Operation 160 'alloca' 'r_in_V_0_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%r_in_V_1_1_1_loc = alloca i64 1"   --->   Operation 161 'alloca' 'r_in_V_1_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%r_in_V_2_1_1_loc = alloca i64 1"   --->   Operation 162 'alloca' 'r_in_V_2_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%k_V = alloca i64 1" [src/runge_kutta_45.cpp:113]   --->   Operation 163 'alloca' 'k_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%yy_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:116]   --->   Operation 164 'alloca' 'yy_loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tt_loc_V = alloca i64 1" [src/runge_kutta_45.cpp:117]   --->   Operation 165 'alloca' 'tt_loc_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%c_V = alloca i64 1" [src/runge_kutta_45.cpp:156]   --->   Operation 166 'alloca' 'c_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%e_V = alloca i64 1" [src/runge_kutta_45.cpp:194]   --->   Operation 167 'alloca' 'e_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %yy_read, i32 4, i32 63" [src/runge_kutta_45.cpp:119]   --->   Operation 168 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %tt_read, i32 4, i32 63" [src/runge_kutta_45.cpp:122]   --->   Operation 169 'partselect' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 73.0>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i60 %trunc_ln1" [src/runge_kutta_45.cpp:119]   --->   Operation 170 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln119" [src/runge_kutta_45.cpp:119]   --->   Operation 171 'getelementptr' 'X_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [7/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i60 %trunc_ln122_1" [src/runge_kutta_45.cpp:122]   --->   Operation 173 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i128 %T_BUS, i64 %sext_ln122" [src/runge_kutta_45.cpp:122]   --->   Operation 174 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [7/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 175 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 73.0>
ST_3 : Operation 176 [6/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 177 [6/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 177 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 73.0>
ST_4 : Operation 178 [5/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 179 [5/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 179 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 73.0>
ST_5 : Operation 180 [4/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 181 [4/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 181 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 73.0>
ST_6 : Operation 182 [3/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 183 [3/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 183 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 73.0>
ST_7 : Operation 184 [2/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 185 [2/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 185 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 73.0>
ST_8 : Operation 186 [1/1] (17.4ns)   --->   "%mu_loc_V = call i85 @ap_fixed_base, i64 %mu_read"   --->   Operation 186 'call' 'mu_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [1/1] (17.4ns)   --->   "%atol_loc_V = call i85 @ap_fixed_base, i64 %atol_read"   --->   Operation 187 'call' 'atol_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [1/1] (17.4ns)   --->   "%tf_loc_V = call i85 @ap_fixed_base, i64 %tf_read"   --->   Operation 188 'call' 'tf_loc_V' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [1/7] (73.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3" [src/runge_kutta_45.cpp:119]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 190 [1/7] (73.0ns)   --->   "%T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:122]   --->   Operation 190 'readreq' 'T_BUS_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 73.0>
ST_9 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln119 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_119_1, i128 %X_BUS, i60 %trunc_ln1, i85 %yy_loc_V" [src/runge_kutta_45.cpp:119]   --->   Operation 191 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [1/1] (73.0ns)   --->   "%T_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:122]   --->   Operation 192 'read' 'T_BUS_addr_read' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i128 %T_BUS_addr_read" [src/runge_kutta_45.cpp:122]   --->   Operation 193 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln119 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_119_1, i128 %X_BUS, i60 %trunc_ln1, i85 %yy_loc_V" [src/runge_kutta_45.cpp:119]   --->   Operation 194 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 22.0>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [src/runge_kutta_45.cpp:73]   --->   Operation 195 'spectopmodule' 'spectopmodule_ln73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 12288, void @empty_13, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %T_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 2048, void @empty_12, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %T_BUS"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_33, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 222 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_32, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %flag"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%specresourcelimit_ln75 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function, void @empty_24" [src/runge_kutta_45.cpp:75]   --->   Operation 229 'specresourcelimit' 'specresourcelimit_ln75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%specresourcelimit_ln76 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function8, void @empty_24" [src/runge_kutta_45.cpp:76]   --->   Operation 230 'specresourcelimit' 'specresourcelimit_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %h_max_read"   --->   Operation 231 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 232 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 233 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 234 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 235 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 236 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 237 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_23"   --->   Operation 238 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (3.23ns)   --->   "%man_V_2 = sub i54 0, i54 %zext_ln604"   --->   Operation 239 'sub' 'man_V_2' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.94ns)   --->   "%man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604"   --->   Operation 240 'select' 'man_V_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 241 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 242 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 55"   --->   Operation 243 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4041"   --->   Operation 244 'add' 'add_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 55, i12 %F2"   --->   Operation 245 'sub' 'sub_ln616' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 246 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 55"   --->   Operation 247 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln618 = sext i54 %man_V_9"   --->   Operation 248 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 249 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 85"   --->   Operation 250 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln621 = sext i12 %sh_amt"   --->   Operation 251 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%zext_ln621 = zext i32 %sext_ln621"   --->   Operation 252 'zext' 'zext_ln621' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621"   --->   Operation 253 'ashr' 'h_max_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 254 'bitselect' 'h_max_loc_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%select_ln115 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:115]   --->   Operation 255 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%zext_ln639 = zext i32 %sext_ln621"   --->   Operation 256 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%h_max_loc_3 = shl i85 %sext_ln618, i85 %zext_ln639"   --->   Operation 257 'shl' 'h_max_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 258 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_4)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 259 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln115"   --->   Operation 260 'select' 'h_max_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 261 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 262 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 263 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_5)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 264 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4"   --->   Operation 265 'select' 'h_max_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%sext_ln115 = sext i54 %h_max_loc_5" [src/runge_kutta_45.cpp:115]   --->   Operation 266 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 267 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1"   --->   Operation 268 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_6)   --->   "%and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616"   --->   Operation 269 'and' 'and_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_max_loc_6 = select i1 %and_ln638, i85 %h_max_loc_3, i85 %sext_ln115"   --->   Operation 270 'select' 'h_max_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_slt  i12 %F2, i12 55"   --->   Operation 271 'icmp' 'icmp_ln616_3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%xor_ln638 = xor i1 %icmp_ln638, i1 1"   --->   Operation 272 'xor' 'xor_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638"   --->   Operation 273 'and' 'and_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node h_max_loc_7)   --->   "%or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1"   --->   Operation 274 'or' 'or_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_max_loc_7 = select i1 %or_ln638, i85 0, i85 %h_max_loc_6"   --->   Operation 275 'select' 'h_max_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %h_min_read"   --->   Operation 276 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln590_1 = trunc i64 %ireg_1"   --->   Operation 277 'trunc' 'trunc_ln590_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 278 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 279 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 280 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %ireg_1"   --->   Operation 281 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 282 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %p_Result_25"   --->   Operation 283 'zext' 'zext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (3.23ns)   --->   "%man_V_6 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 284 'sub' 'man_V_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.94ns)   --->   "%man_V_10 = select i1 %p_Result_24, i54 %man_V_6, i54 %zext_ln604_1"   --->   Operation 285 'select' 'man_V_10' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0"   --->   Operation 286 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 287 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 55"   --->   Operation 288 'icmp' 'icmp_ln616_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %F2_1, i12 4041"   --->   Operation 289 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 55, i12 %F2_1"   --->   Operation 290 'sub' 'sub_ln616_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 291 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 55"   --->   Operation 292 'icmp' 'icmp_ln617_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln618_1 = sext i54 %man_V_10"   --->   Operation 293 'sext' 'sext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 294 'icmp' 'icmp_ln620_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 85"   --->   Operation 295 'icmp' 'icmp_ln638_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln621_1 = sext i12 %sh_amt_1"   --->   Operation 296 'sext' 'sext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%zext_ln621_1 = zext i32 %sext_ln621_1"   --->   Operation 297 'zext' 'zext_ln621_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1"   --->   Operation 298 'ashr' 'h_min_loc_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 299 'bitselect' 'h_min_loc_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%select_ln115_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0" [src/runge_kutta_45.cpp:115]   --->   Operation 300 'select' 'select_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%zext_ln639_1 = zext i32 %sext_ln621_1"   --->   Operation 301 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%h_min_loc_3 = shl i85 %sext_ln618_1, i85 %zext_ln639_1"   --->   Operation 302 'shl' 'h_min_loc_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 303 'xor' 'xor_ln606_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_4)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 304 'and' 'and_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (0.99ns) (out node of the LUT)   --->   "%h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln115_1"   --->   Operation 305 'select' 'h_min_loc_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 306 'or' 'or_ln617_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 307 'xor' 'xor_ln617_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1"   --->   Operation 308 'and' 'and_ln620_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_5)   --->   "%and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1"   --->   Operation 309 'and' 'and_ln620_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4"   --->   Operation 310 'select' 'h_min_loc_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%sext_ln115_1 = sext i54 %h_min_loc_5" [src/runge_kutta_45.cpp:115]   --->   Operation 311 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1"   --->   Operation 312 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%xor_ln616_1 = xor i1 %or_ln616_1, i1 1"   --->   Operation 313 'xor' 'xor_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_6)   --->   "%and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1"   --->   Operation 314 'and' 'and_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (4.61ns) (out node of the LUT)   --->   "%h_min_loc_6 = select i1 %and_ln638_2, i85 %h_min_loc_3, i85 %sext_ln115_1"   --->   Operation 315 'select' 'h_min_loc_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 55"   --->   Operation 316 'icmp' 'icmp_ln616_4' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1"   --->   Operation 317 'xor' 'xor_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1"   --->   Operation 318 'and' 'and_ln638_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node h_min_loc_7)   --->   "%or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3"   --->   Operation 319 'or' 'or_ln638_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_min_loc_7 = select i1 %or_ln638_1, i85 0, i85 %h_min_loc_6"   --->   Operation 320 'select' 'h_min_loc_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %h0_read"   --->   Operation 321 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln590_2 = trunc i64 %ireg_2"   --->   Operation 322 'trunc' 'trunc_ln590_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 323 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 324 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 325 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %ireg_2"   --->   Operation 326 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 327 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %p_Result_27"   --->   Operation 328 'zext' 'zext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 329 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.94ns)   --->   "%man_V = select i1 %p_Result_26, i54 %man_V_7, i54 %zext_ln604_2"   --->   Operation 330 'select' 'man_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0"   --->   Operation 331 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 332 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 55"   --->   Operation 333 'icmp' 'icmp_ln616_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %F2_2, i12 4041"   --->   Operation 334 'add' 'add_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 335 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 55, i12 %F2_2"   --->   Operation 335 'sub' 'sub_ln616_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 336 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 336 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 337 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 55"   --->   Operation 337 'icmp' 'icmp_ln617_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln618_2 = sext i54 %man_V"   --->   Operation 338 'sext' 'sext_ln618_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 339 'icmp' 'icmp_ln620_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 340 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 85"   --->   Operation 340 'icmp' 'icmp_ln638_2' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln621_2 = sext i12 %sh_amt_2"   --->   Operation 341 'sext' 'sext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%zext_ln621_2 = zext i32 %sext_ln621_2"   --->   Operation 342 'zext' 'zext_ln621_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_1)   --->   "%h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2"   --->   Operation 343 'ashr' 'h_loc_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 344 'bitselect' 'h_loc_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node h_loc_5)   --->   "%select_ln623 = select i1 %h_loc_3, i85 38685626227668133590597631, i85 0"   --->   Operation 345 'select' 'select_ln623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%zext_ln639_2 = zext i32 %sext_ln621_2"   --->   Operation 346 'zext' 'zext_ln639_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%h_loc_4 = shl i85 %sext_ln618_2, i85 %zext_ln639_2"   --->   Operation 347 'shl' 'h_loc_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 348 'xor' 'xor_ln606_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 349 'and' 'and_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.97ns)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 350 'or' 'or_ln617_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 351 'xor' 'xor_ln617_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_5)   --->   "%and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2"   --->   Operation 352 'and' 'and_ln620_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2"   --->   Operation 353 'and' 'and_ln620_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2"   --->   Operation 354 'or' 'or_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%xor_ln616_2 = xor i1 %or_ln616_2, i1 1"   --->   Operation 355 'xor' 'xor_ln616_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_3)   --->   "%and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2"   --->   Operation 356 'and' 'and_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (1.99ns)   --->   "%icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 55"   --->   Operation 357 'icmp' 'icmp_ln616_5' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1"   --->   Operation 358 'xor' 'xor_ln638_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_2)   --->   "%and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2"   --->   Operation 359 'and' 'and_ln638_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5"   --->   Operation 360 'or' 'or_ln638_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%select_ln638 = select i1 %or_ln638_2, i85 0, i85 %h_loc_4"   --->   Operation 361 'select' 'select_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4"   --->   Operation 362 'or' 'or_ln638_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V"   --->   Operation 363 'select' 'select_ln638_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_2)   --->   "%sext_ln638 = sext i54 %select_ln638_1"   --->   Operation 364 'sext' 'sext_ln638' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_5)   --->   "%or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2"   --->   Operation 365 'or' 'or_ln638_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_2 = select i1 %or_ln638_3, i85 %select_ln638, i85 %sext_ln638"   --->   Operation 366 'select' 'select_ln638_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4"   --->   Operation 367 'or' 'or_ln638_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (1.05ns) (out node of the LUT)   --->   "%h_loc_5 = select i1 %or_ln638_5, i85 %select_ln638_2, i85 %select_ln623"   --->   Operation 368 'select' 'h_loc_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i64 %trunc_ln122" [src/runge_kutta_45.cpp:122]   --->   Operation 369 'bitcast' 'bitcast_ln122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (17.4ns)   --->   "%ref_tmp = call i85 @ap_fixed_base, i64 %bitcast_ln122"   --->   Operation 370 'call' 'ref_tmp' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i85 %tt_loc_V, i64 0, i64 0" [src/runge_kutta_45.cpp:122]   --->   Operation 371 'getelementptr' 'tt_loc_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (3.25ns)   --->   "%store_ln122 = store i85 %ref_tmp, i12 %tt_loc_V_addr" [src/runge_kutta_45.cpp:122]   --->   Operation 372 'store' 'store_ln122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i85 %tf_loc_V"   --->   Operation 373 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 0"   --->   Operation 374 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%c_V_addr_1 = getelementptr i85 %c_V, i64 0, i64 1"   --->   Operation 375 'getelementptr' 'c_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%c_V_addr_2 = getelementptr i85 %c_V, i64 0, i64 2"   --->   Operation 376 'getelementptr' 'c_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%c_V_addr_3 = getelementptr i85 %c_V, i64 0, i64 3"   --->   Operation 377 'getelementptr' 'c_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%c_V_addr_4 = getelementptr i85 %c_V, i64 0, i64 4"   --->   Operation 378 'getelementptr' 'c_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%c_V_addr_5 = getelementptr i85 %c_V, i64 0, i64 5"   --->   Operation 379 'getelementptr' 'c_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%ref_tmp23_i_i_0 = sext i85 %mu_loc_V"   --->   Operation 380 'sext' 'ref_tmp23_i_i_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%e_V_addr_1 = getelementptr i177 %e_V, i64 0, i64 0"   --->   Operation 381 'getelementptr' 'e_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%e_V_addr_2 = getelementptr i177 %e_V, i64 0, i64 1"   --->   Operation 382 'getelementptr' 'e_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%e_V_addr_3 = getelementptr i177 %e_V, i64 0, i64 2"   --->   Operation 383 'getelementptr' 'e_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%e_V_addr_4 = getelementptr i177 %e_V, i64 0, i64 3"   --->   Operation 384 'getelementptr' 'e_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%e_V_addr_5 = getelementptr i177 %e_V, i64 0, i64 4"   --->   Operation 385 'getelementptr' 'e_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%e_V_addr_6 = getelementptr i177 %e_V, i64 0, i64 5"   --->   Operation 386 'getelementptr' 'e_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%conv_i602 = sext i85 %atol_loc_V"   --->   Operation 387 'sext' 'conv_i602' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (3.00ns)   --->   "%icmp_ln1696_2 = icmp_slt  i85 %ref_tmp, i85 %tf_loc_V"   --->   Operation 388 'icmp' 'icmp_ln1696_2' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (1.58ns)   --->   "%br_ln129 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader" [src/runge_kutta_45.cpp:129]   --->   Operation 389 'br' 'br_ln129' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%cv_V_2_2_010566 = alloca i32 1"   --->   Operation 390 'alloca' 'cv_V_2_2_010566' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%cv_V_1_2_010467 = alloca i32 1"   --->   Operation 391 'alloca' 'cv_V_1_2_010467' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%cv_V_0_2_010368 = alloca i32 1"   --->   Operation 392 'alloca' 'cv_V_0_2_010368' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%cr_V_2_2_010269 = alloca i32 1"   --->   Operation 393 'alloca' 'cr_V_2_2_010269' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%cr_V_1_2_010170 = alloca i32 1"   --->   Operation 394 'alloca' 'cr_V_1_2_010170' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%cr_V_0_2_010071 = alloca i32 1"   --->   Operation 395 'alloca' 'cr_V_0_2_010071' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%v_in_V_2_2_09378 = alloca i32 1"   --->   Operation 396 'alloca' 'v_in_V_2_2_09378' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%v_in_V_1_2_09279 = alloca i32 1"   --->   Operation 397 'alloca' 'v_in_V_1_2_09279' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%v_in_V_0_2_09180 = alloca i32 1"   --->   Operation 398 'alloca' 'v_in_V_0_2_09180' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%r_in_V_2_5_09081 = alloca i32 1"   --->   Operation 399 'alloca' 'r_in_V_2_5_09081' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%r_in_V_1_5_08982 = alloca i32 1"   --->   Operation 400 'alloca' 'r_in_V_1_5_08982' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%r_in_V_0_5_08883 = alloca i32 1"   --->   Operation 401 'alloca' 'r_in_V_0_5_08883' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%cv_V_2_061108 = alloca i32 1"   --->   Operation 402 'alloca' 'cv_V_2_061108' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%cv_V_1_058109 = alloca i32 1"   --->   Operation 403 'alloca' 'cv_V_1_058109' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%cv_V_0_055110 = alloca i32 1"   --->   Operation 404 'alloca' 'cv_V_0_055110' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%cr_V_2_052111 = alloca i32 1"   --->   Operation 405 'alloca' 'cr_V_2_052111' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%cr_V_1_049112 = alloca i32 1"   --->   Operation 406 'alloca' 'cr_V_1_049112' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%cr_V_0_046113 = alloca i32 1"   --->   Operation 407 'alloca' 'cr_V_0_046113' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%v_in_V_2_025120 = alloca i32 1"   --->   Operation 408 'alloca' 'v_in_V_2_025120' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%v_in_V_1_022121 = alloca i32 1"   --->   Operation 409 'alloca' 'v_in_V_1_022121' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%v_in_V_0_019122 = alloca i32 1"   --->   Operation 410 'alloca' 'v_in_V_0_019122' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%r_in_V_2_1_018123 = alloca i32 1"   --->   Operation 411 'alloca' 'r_in_V_2_1_018123' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%r_in_V_1_1_017124 = alloca i32 1"   --->   Operation 412 'alloca' 'r_in_V_1_1_017124' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%r_in_V_0_1_016125 = alloca i32 1"   --->   Operation 413 'alloca' 'r_in_V_0_1_016125' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%dv_dt_V_2 = alloca i32 1"   --->   Operation 414 'alloca' 'dv_dt_V_2' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1 = alloca i32 1"   --->   Operation 415 'alloca' 'dv_dt_V_2_1' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%dv_dt_V_2_2 = alloca i32 1"   --->   Operation 416 'alloca' 'dv_dt_V_2_2' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%dr_dt_V_2 = alloca i32 1"   --->   Operation 417 'alloca' 'dr_dt_V_2' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1 = alloca i32 1"   --->   Operation 418 'alloca' 'dr_dt_V_2_1' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%dr_dt_V_2_2 = alloca i32 1"   --->   Operation 419 'alloca' 'dr_dt_V_2_2' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%r_in_V_2_4_08784 = alloca i32 1"   --->   Operation 420 'alloca' 'r_in_V_2_4_08784' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%r_in_V_1_4_08685 = alloca i32 1"   --->   Operation 421 'alloca' 'r_in_V_1_4_08685' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%r_in_V_0_4_08586 = alloca i32 1"   --->   Operation 422 'alloca' 'r_in_V_0_4_08586' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "%cv_V_2_1_08487 = alloca i32 1"   --->   Operation 423 'alloca' 'cv_V_2_1_08487' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%cv_V_1_1_08388 = alloca i32 1"   --->   Operation 424 'alloca' 'cv_V_1_1_08388' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%cv_V_0_1_08289 = alloca i32 1"   --->   Operation 425 'alloca' 'cv_V_0_1_08289' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%cr_V_2_1_08190 = alloca i32 1"   --->   Operation 426 'alloca' 'cr_V_2_1_08190' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%cr_V_1_1_08091 = alloca i32 1"   --->   Operation 427 'alloca' 'cr_V_1_1_08091' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%cr_V_0_1_07992 = alloca i32 1"   --->   Operation 428 'alloca' 'cr_V_0_1_07992' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%dv_dt_V_2_3 = alloca i32 1"   --->   Operation 429 'alloca' 'dv_dt_V_2_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (0.00ns)   --->   "%dv_dt_V_2_4 = alloca i32 1"   --->   Operation 430 'alloca' 'dv_dt_V_2_4' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%dv_dt_V_2_5 = alloca i32 1"   --->   Operation 431 'alloca' 'dv_dt_V_2_5' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%dr_dt_V_2_3 = alloca i32 1"   --->   Operation 432 'alloca' 'dr_dt_V_2_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%dr_dt_V_2_4 = alloca i32 1"   --->   Operation 433 'alloca' 'dr_dt_V_2_4' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%dr_dt_V_2_5 = alloca i32 1"   --->   Operation 434 'alloca' 'dr_dt_V_2_5' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.00ns)   --->   "%v_in_V_2_1_07299 = alloca i32 1"   --->   Operation 435 'alloca' 'v_in_V_2_1_07299' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 436 [1/1] (0.00ns)   --->   "%v_in_V_1_1_071100 = alloca i32 1"   --->   Operation 436 'alloca' 'v_in_V_1_1_071100' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%v_in_V_0_1_070101 = alloca i32 1"   --->   Operation 437 'alloca' 'v_in_V_0_1_070101' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%r_in_V_2_3_069102 = alloca i32 1"   --->   Operation 438 'alloca' 'r_in_V_2_3_069102' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "%r_in_V_1_3_068103 = alloca i32 1"   --->   Operation 439 'alloca' 'r_in_V_1_3_068103' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (0.00ns)   --->   "%r_in_V_0_3_067104 = alloca i32 1"   --->   Operation 440 'alloca' 'r_in_V_0_3_067104' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%r_in_V_2_2_066105 = alloca i32 1"   --->   Operation 441 'alloca' 'r_in_V_2_2_066105' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%r_in_V_1_2_065106 = alloca i32 1"   --->   Operation 442 'alloca' 'r_in_V_1_2_065106' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 443 [1/1] (0.00ns)   --->   "%r_in_V_0_2_064107 = alloca i32 1"   --->   Operation 443 'alloca' 'r_in_V_0_2_064107' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%dv_dt_V_2_6 = alloca i32 1"   --->   Operation 444 'alloca' 'dv_dt_V_2_6' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%dv_dt_V_2_7 = alloca i32 1"   --->   Operation 445 'alloca' 'dv_dt_V_2_7' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%dv_dt_V_2_8 = alloca i32 1"   --->   Operation 446 'alloca' 'dv_dt_V_2_8' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (0.00ns)   --->   "%dr_dt_V_2_6 = alloca i32 1"   --->   Operation 447 'alloca' 'dr_dt_V_2_6' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%dr_dt_V_2_7 = alloca i32 1"   --->   Operation 448 'alloca' 'dr_dt_V_2_7' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%dr_dt_V_2_8 = alloca i32 1"   --->   Operation 449 'alloca' 'dr_dt_V_2_8' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%r_in_V_2_012126 = alloca i32 1"   --->   Operation 450 'alloca' 'r_in_V_2_012126' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%r_in_V_1_08127 = alloca i32 1"   --->   Operation 451 'alloca' 'r_in_V_1_08127' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%r_in_V_0_01128 = alloca i32 1"   --->   Operation 452 'alloca' 'r_in_V_0_01128' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (1.58ns)   --->   "%br_ln116 = br void %while.body" [src/runge_kutta_45.cpp:116]   --->   Operation 453 'br' 'br_ln116' <Predicate = (icmp_ln1696_2)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%lhs_V_6137 = phi i85 %lhs_V, void %update_h.while.body_crit_edge, i85 %ref_tmp, void %while.body.preheader"   --->   Operation 454 'phi' 'lhs_V_6137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%empty_78 = phi i15 %empty_84, void %update_h.while.body_crit_edge, i15 0, void %while.body.preheader" [src/runge_kutta_45.cpp:127]   --->   Operation 455 'phi' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%tk_prev136 = phi i32 %tk_prev, void %update_h.while.body_crit_edge, i32 0, void %while.body.preheader"   --->   Operation 456 'phi' 'tk_prev136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%tk_next135 = phi i32 %tk_next, void %update_h.while.body_crit_edge, i32 0, void %while.body.preheader"   --->   Operation 457 'phi' 'tk_next135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%cycles133 = phi i32 %cycles, void %update_h.while.body_crit_edge, i32 0, void %while.body.preheader"   --->   Operation 458 'phi' 'cycles133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%flag_loc_V130 = phi i1 %flag_loc_V, void %update_h.while.body_crit_edge, i1 1, void %while.body.preheader"   --->   Operation 459 'phi' 'flag_loc_V130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%h_loc_12129 = phi i85 %h_loc, void %update_h.while.body_crit_edge, i85 %h_loc_5, void %while.body.preheader"   --->   Operation 460 'phi' 'h_loc_12129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%cv_V_2_1_08487_load = load i85 %cv_V_2_1_08487"   --->   Operation 461 'load' 'cv_V_2_1_08487_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%cv_V_1_1_08388_load = load i85 %cv_V_1_1_08388"   --->   Operation 462 'load' 'cv_V_1_1_08388_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (0.00ns)   --->   "%cv_V_0_1_08289_load = load i85 %cv_V_0_1_08289"   --->   Operation 463 'load' 'cv_V_0_1_08289_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%cr_V_2_1_08190_load = load i85 %cr_V_2_1_08190"   --->   Operation 464 'load' 'cr_V_2_1_08190_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns)   --->   "%cr_V_1_1_08091_load = load i85 %cr_V_1_1_08091"   --->   Operation 465 'load' 'cr_V_1_1_08091_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 466 [1/1] (0.00ns)   --->   "%cr_V_0_1_07992_load = load i85 %cr_V_0_1_07992"   --->   Operation 466 'load' 'cr_V_0_1_07992_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%dv_dt_V_2_3_load = load i85 %dv_dt_V_2_3"   --->   Operation 467 'load' 'dv_dt_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%dv_dt_V_2_4_load = load i85 %dv_dt_V_2_4"   --->   Operation 468 'load' 'dv_dt_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%dv_dt_V_2_5_load = load i85 %dv_dt_V_2_5"   --->   Operation 469 'load' 'dv_dt_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%dr_dt_V_2_3_load = load i85 %dr_dt_V_2_3"   --->   Operation 470 'load' 'dr_dt_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%dr_dt_V_2_4_load = load i85 %dr_dt_V_2_4"   --->   Operation 471 'load' 'dr_dt_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%dr_dt_V_2_5_load = load i85 %dr_dt_V_2_5"   --->   Operation 472 'load' 'dr_dt_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%v_in_V_2_1_07299_load = load i85 %v_in_V_2_1_07299"   --->   Operation 473 'load' 'v_in_V_2_1_07299_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%v_in_V_1_1_071100_load = load i85 %v_in_V_1_1_071100"   --->   Operation 474 'load' 'v_in_V_1_1_071100_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%v_in_V_0_1_070101_load = load i85 %v_in_V_0_1_070101"   --->   Operation 475 'load' 'v_in_V_0_1_070101_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%r_in_V_2_3_069102_load = load i85 %r_in_V_2_3_069102"   --->   Operation 476 'load' 'r_in_V_2_3_069102_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%r_in_V_1_3_068103_load = load i85 %r_in_V_1_3_068103"   --->   Operation 477 'load' 'r_in_V_1_3_068103_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%r_in_V_0_3_067104_load = load i85 %r_in_V_0_3_067104"   --->   Operation 478 'load' 'r_in_V_0_3_067104_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%r_in_V_2_2_066105_load = load i86 %r_in_V_2_2_066105"   --->   Operation 479 'load' 'r_in_V_2_2_066105_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%r_in_V_1_2_065106_load = load i86 %r_in_V_1_2_065106"   --->   Operation 480 'load' 'r_in_V_1_2_065106_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns)   --->   "%r_in_V_0_2_064107_load = load i86 %r_in_V_0_2_064107"   --->   Operation 481 'load' 'r_in_V_0_2_064107_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 50000, i64 25000" [src/runge_kutta_45.cpp:130]   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/runge_kutta_45.cpp:132]   --->   Operation 483 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (2.47ns)   --->   "%icmp_ln132 = icmp_eq  i32 %tk_prev136, i32 4095" [src/runge_kutta_45.cpp:132]   --->   Operation 484 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 485 [1/1] (2.47ns)   --->   "%icmp_ln132_1 = icmp_ne  i32 %tk_next135, i32 0" [src/runge_kutta_45.cpp:132]   --->   Operation 485 'icmp' 'icmp_ln132_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 486 [1/1] (0.97ns)   --->   "%and_ln132 = and i1 %icmp_ln132, i1 %icmp_ln132_1" [src/runge_kutta_45.cpp:132]   --->   Operation 486 'and' 'and_ln132' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %and_ln132, void %if.else, void %axi_write_yy" [src/runge_kutta_45.cpp:132]   --->   Operation 487 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 488 [1/1] (2.47ns)   --->   "%icmp_ln148 = icmp_ult  i32 %tk_prev136, i32 4095" [src/runge_kutta_45.cpp:148]   --->   Operation 488 'icmp' 'icmp_ln148' <Predicate = (!and_ln132)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (2.55ns)   --->   "%add_ln149 = add i32 %tk_prev136, i32 1" [src/runge_kutta_45.cpp:149]   --->   Operation 489 'add' 'add_ln149' <Predicate = (!and_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 490 [1/1] (0.69ns)   --->   "%tk_next_1 = select i1 %icmp_ln148, i32 %add_ln149, i32 %tk_next135" [src/runge_kutta_45.cpp:148]   --->   Operation 490 'select' 'tk_next_1' <Predicate = (!and_ln132)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 491 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end154"   --->   Operation 491 'br' 'br_ln0' <Predicate = (!and_ln132)> <Delay = 1.58>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %cycles133" [src/runge_kutta_45.cpp:134]   --->   Operation 492 'trunc' 'trunc_ln134' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln135 = shl i32 %cycles133, i32 15" [src/runge_kutta_45.cpp:135]   --->   Operation 493 'shl' 'shl_ln135' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node y_gap_1)   --->   "%shl_ln135_1 = shl i32 %cycles133, i32 13" [src/runge_kutta_45.cpp:135]   --->   Operation 494 'shl' 'shl_ln135_1' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (2.55ns) (out node of the LUT)   --->   "%y_gap_1 = sub i32 %shl_ln135, i32 %shl_ln135_1" [src/runge_kutta_45.cpp:135]   --->   Operation 495 'sub' 'y_gap_1' <Predicate = (and_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0" [src/runge_kutta_45.cpp:137]   --->   Operation 496 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i35 %shl_ln2" [src/runge_kutta_45.cpp:137]   --->   Operation 497 'zext' 'zext_ln137' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (3.52ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %yy_read" [src/runge_kutta_45.cpp:137]   --->   Operation 498 'add' 'add_ln137' <Predicate = (and_ln132)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln137, i32 4, i32 63" [src/runge_kutta_45.cpp:137]   --->   Operation 499 'partselect' 'trunc_ln5' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %trunc_ln134, i15 0" [src/runge_kutta_45.cpp:140]   --->   Operation 500 'bitconcatenate' 'shl_ln4' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i35 %shl_ln4" [src/runge_kutta_45.cpp:140]   --->   Operation 501 'zext' 'zext_ln140' <Predicate = (and_ln132)> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (3.52ns)   --->   "%add_ln140 = add i64 %zext_ln140, i64 %tt_read" [src/runge_kutta_45.cpp:140]   --->   Operation 502 'add' 'add_ln140' <Predicate = (and_ln132)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln140, i32 4, i32 63" [src/runge_kutta_45.cpp:140]   --->   Operation 503 'partselect' 'trunc_ln7' <Predicate = (and_ln132)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 73.0>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i60 %trunc_ln5" [src/runge_kutta_45.cpp:137]   --->   Operation 504 'sext' 'sext_ln137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%X_BUS_addr_1 = getelementptr i128 %X_BUS, i64 %sext_ln137" [src/runge_kutta_45.cpp:137]   --->   Operation 505 'getelementptr' 'X_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (73.0ns)   --->   "%empty_79 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_1, i32 12288" [src/runge_kutta_45.cpp:137]   --->   Operation 506 'writereq' 'empty_79' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i60 %trunc_ln7" [src/runge_kutta_45.cpp:140]   --->   Operation 507 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%T_BUS_addr_1 = getelementptr i128 %T_BUS, i64 %sext_ln140" [src/runge_kutta_45.cpp:140]   --->   Operation 508 'getelementptr' 'T_BUS_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (73.0ns)   --->   "%empty_81 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %T_BUS_addr_1, i32 2048" [src/runge_kutta_45.cpp:140]   --->   Operation 509 'writereq' 'empty_81' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 510 [2/2] (0.00ns)   --->   "%call_ln137 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln5, i85 %yy_loc_V" [src/runge_kutta_45.cpp:137]   --->   Operation 510 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 511 [2/2] (0.00ns)   --->   "%call_ln140 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln7, i85 %tt_loc_V" [src/runge_kutta_45.cpp:140]   --->   Operation 511 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 512 [1/2] (0.00ns)   --->   "%call_ln137 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln5, i85 %yy_loc_V" [src/runge_kutta_45.cpp:137]   --->   Operation 512 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 513 [1/2] (0.00ns)   --->   "%call_ln140 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln7, i85 %tt_loc_V" [src/runge_kutta_45.cpp:140]   --->   Operation 513 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 73.0>
ST_16 : Operation 514 [5/5] (73.0ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 514 'writeresp' 'empty_80' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 515 [5/5] (73.0ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 515 'writeresp' 'empty_82' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 73.0>
ST_17 : Operation 516 [4/5] (73.0ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 516 'writeresp' 'empty_80' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 517 [4/5] (73.0ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 517 'writeresp' 'empty_82' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 73.0>
ST_18 : Operation 518 [3/5] (73.0ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 518 'writeresp' 'empty_80' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 519 [3/5] (73.0ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 519 'writeresp' 'empty_82' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 73.0>
ST_19 : Operation 520 [2/5] (73.0ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 520 'writeresp' 'empty_80' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 521 [2/5] (73.0ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 521 'writeresp' 'empty_82' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 73.0>
ST_20 : Operation 522 [1/5] (73.0ns)   --->   "%empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1" [src/runge_kutta_45.cpp:140]   --->   Operation 522 'writeresp' 'empty_80' <Predicate = (and_ln132)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 523 [1/5] (73.0ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1" [src/runge_kutta_45.cpp:145]   --->   Operation 523 'writeresp' 'empty_82' <Predicate = (and_ln132)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 524 [1/1] (2.55ns)   --->   "%cycles_1 = add i32 %cycles133, i32 1" [src/runge_kutta_45.cpp:145]   --->   Operation 524 'add' 'cycles_1' <Predicate = (and_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 525 [1/1] (1.58ns)   --->   "%br_ln147 = br void %if.end154" [src/runge_kutta_45.cpp:147]   --->   Operation 525 'br' 'br_ln147' <Predicate = (and_ln132)> <Delay = 1.58>
ST_20 : Operation 526 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr"   --->   Operation 526 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_20 : Operation 527 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_1"   --->   Operation 527 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 2.31>
ST_21 : Operation 528 [1/1] (0.00ns)   --->   "%cycles = phi i32 %cycles_1, void %axi_write_yy, i32 %cycles133, void %if.else"   --->   Operation 528 'phi' 'cycles' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %cycles" [src/runge_kutta_45.cpp:125]   --->   Operation 529 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_2"   --->   Operation 530 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_21 : Operation 531 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_3"   --->   Operation 531 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 22 <SV = 21> <Delay = 2.31>
ST_22 : Operation 532 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_4"   --->   Operation 532 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_22 : Operation 533 [1/1] (2.31ns)   --->   "%store_ln191 = store i85 0, i3 %c_V_addr_5"   --->   Operation 533 'store' 'store_ln191' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 23 <SV = 22> <Delay = 5.19>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%cr_V_2_052111_load = load i85 %cr_V_2_052111"   --->   Operation 534 'load' 'cr_V_2_052111_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%cr_V_1_049112_load = load i85 %cr_V_1_049112"   --->   Operation 535 'load' 'cr_V_1_049112_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%cr_V_0_046113_load = load i85 %cr_V_0_046113"   --->   Operation 536 'load' 'cr_V_0_046113_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%r_in_V_2_1_018123_load = load i85 %r_in_V_2_1_018123"   --->   Operation 537 'load' 'r_in_V_2_1_018123_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%r_in_V_1_1_017124_load = load i85 %r_in_V_1_1_017124"   --->   Operation 538 'load' 'r_in_V_1_1_017124_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%r_in_V_0_1_016125_load = load i85 %r_in_V_0_1_016125"   --->   Operation 539 'load' 'r_in_V_0_1_016125_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 540 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_4, i85 %r_in_V_2_1_018123_load, i85 %r_in_V_1_1_017124_load, i85 %r_in_V_0_1_016125_load, i15 %empty_78, i85 %yy_loc_V, i85 %r_in_V_2_1_1_loc, i85 %r_in_V_1_1_1_loc, i85 %r_in_V_0_1_1_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 540 'call' 'call_ln127' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 541 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_6, i85 %cr_V_2_052111_load, i85 %cr_V_1_049112_load, i85 %cr_V_0_046113_load, i85 %c_V, i85 %cr_V_2_153_loc, i85 %cr_V_1_150_loc, i85 %cr_V_0_147_loc"   --->   Operation 541 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.54>
ST_24 : Operation 542 [1/2] (2.54ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_4, i85 %r_in_V_2_1_018123_load, i85 %r_in_V_1_1_017124_load, i85 %r_in_V_0_1_016125_load, i15 %empty_78, i85 %yy_loc_V, i85 %r_in_V_2_1_1_loc, i85 %r_in_V_1_1_1_loc, i85 %r_in_V_0_1_1_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 542 'call' 'call_ln127' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 543 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_6, i85 %cr_V_2_052111_load, i85 %cr_V_1_049112_load, i85 %cr_V_0_046113_load, i85 %c_V, i85 %cr_V_2_153_loc, i85 %cr_V_1_150_loc, i85 %cr_V_0_147_loc"   --->   Operation 543 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.19>
ST_25 : Operation 544 [1/1] (0.00ns)   --->   "%cv_V_2_061108_load = load i85 %cv_V_2_061108"   --->   Operation 544 'load' 'cv_V_2_061108_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 545 [1/1] (0.00ns)   --->   "%cv_V_1_058109_load = load i85 %cv_V_1_058109"   --->   Operation 545 'load' 'cv_V_1_058109_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 546 [1/1] (0.00ns)   --->   "%cv_V_0_055110_load = load i85 %cv_V_0_055110"   --->   Operation 546 'load' 'cv_V_0_055110_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 547 [1/1] (0.00ns)   --->   "%v_in_V_2_025120_load = load i85 %v_in_V_2_025120"   --->   Operation 547 'load' 'v_in_V_2_025120_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 548 [1/1] (0.00ns)   --->   "%v_in_V_1_022121_load = load i85 %v_in_V_1_022121"   --->   Operation 548 'load' 'v_in_V_1_022121_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 549 [1/1] (0.00ns)   --->   "%v_in_V_0_019122_load = load i85 %v_in_V_0_019122"   --->   Operation 549 'load' 'v_in_V_0_019122_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 550 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_5, i85 %v_in_V_2_025120_load, i85 %v_in_V_1_022121_load, i85 %v_in_V_0_019122_load, i15 %empty_78, i85 %yy_loc_V, i85 %v_in_V_2_126_loc, i85 %v_in_V_1_123_loc, i85 %v_in_V_0_120_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 550 'call' 'call_ln127' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 551 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_7, i85 %cv_V_2_061108_load, i85 %cv_V_1_058109_load, i85 %cv_V_0_055110_load, i85 %c_V, i85 %cv_V_2_162_loc, i85 %cv_V_1_159_loc, i85 %cv_V_0_156_loc"   --->   Operation 551 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.54>
ST_26 : Operation 552 [1/2] (2.54ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_5, i85 %v_in_V_2_025120_load, i85 %v_in_V_1_022121_load, i85 %v_in_V_0_019122_load, i15 %empty_78, i85 %yy_loc_V, i85 %v_in_V_2_126_loc, i85 %v_in_V_1_123_loc, i85 %v_in_V_0_120_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 552 'call' 'call_ln127' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 553 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_7, i85 %cv_V_2_061108_load, i85 %cv_V_1_058109_load, i85 %cv_V_0_055110_load, i85 %c_V, i85 %cv_V_2_162_loc, i85 %cv_V_1_159_loc, i85 %cv_V_0_156_loc"   --->   Operation 553 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 4.12>
ST_27 : Operation 554 [1/1] (0.00ns)   --->   "%tk_next = phi i32 0, void %axi_write_yy, i32 %tk_next_1, void %if.else"   --->   Operation 554 'phi' 'tk_next' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:125]   --->   Operation 555 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i32 %tk_next" [src/runge_kutta_45.cpp:125]   --->   Operation 556 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 557 [1/1] (0.00ns)   --->   "%r_in_V_2_1_1_loc_load = load i85 %r_in_V_2_1_1_loc"   --->   Operation 557 'load' 'r_in_V_2_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 558 [1/1] (0.00ns)   --->   "%r_in_V_1_1_1_loc_load = load i85 %r_in_V_1_1_1_loc"   --->   Operation 558 'load' 'r_in_V_1_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 559 [1/1] (0.00ns)   --->   "%r_in_V_0_1_1_loc_load = load i85 %r_in_V_0_1_1_loc"   --->   Operation 559 'load' 'r_in_V_0_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "%v_in_V_2_126_loc_load = load i85 %v_in_V_2_126_loc"   --->   Operation 560 'load' 'v_in_V_2_126_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 561 [1/1] (0.00ns)   --->   "%v_in_V_1_123_loc_load = load i85 %v_in_V_1_123_loc"   --->   Operation 561 'load' 'v_in_V_1_123_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 562 [1/1] (0.00ns)   --->   "%v_in_V_0_120_loc_load = load i85 %v_in_V_0_120_loc"   --->   Operation 562 'load' 'v_in_V_0_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i85 %lhs_V_6137"   --->   Operation 563 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "%cr_V_2_153_loc_load = load i85 %cr_V_2_153_loc"   --->   Operation 564 'load' 'cr_V_2_153_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/1] (0.00ns)   --->   "%cr_V_1_150_loc_load = load i85 %cr_V_1_150_loc"   --->   Operation 565 'load' 'cr_V_1_150_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%cr_V_0_147_loc_load = load i85 %cr_V_0_147_loc"   --->   Operation 566 'load' 'cr_V_0_147_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (4.12ns)   --->   "%h_loc_7 = sub i85 %tf_loc_V, i85 %lhs_V_6137"   --->   Operation 567 'sub' 'h_loc_7' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "%cv_V_2_162_loc_load = load i85 %cv_V_2_162_loc"   --->   Operation 568 'load' 'cv_V_2_162_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%cv_V_1_159_loc_load = load i85 %cv_V_1_159_loc"   --->   Operation 569 'load' 'cv_V_1_159_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 570 [1/1] (0.00ns)   --->   "%cv_V_0_156_loc_load = load i85 %cv_V_0_156_loc"   --->   Operation 570 'load' 'cv_V_0_156_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 571 [1/1] (1.58ns)   --->   "%br_ln63 = br void %for.body.i1862" [src/runge_kutta_45.cpp:63]   --->   Operation 571 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 8.37>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln63, void %for.cond.cleanup11.i.i2023250, i2 0, void %if.end154"   --->   Operation 572 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:63]   --->   Operation 573 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 574 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (1.56ns)   --->   "%add_ln63 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:63]   --->   Operation 575 'add' 'add_ln63' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.body.i1862.split, void %load-store-loop2698.preheader" [src/runge_kutta_45.cpp:63]   --->   Operation 576 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 577 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/runge_kutta_45.cpp:63]   --->   Operation 577 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 578 [1/1] (1.70ns)   --->   "%tmp_s = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %v_in_V_0_120_loc_load, i85 %v_in_V_1_123_loc_load, i85 %v_in_V_2_126_loc_load, i2 %i"   --->   Operation 578 'mux' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [1/1] (1.70ns)   --->   "%tmp_10 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cv_V_0_156_loc_load, i85 %cv_V_1_159_loc_load, i85 %cv_V_2_162_loc_load, i2 %i"   --->   Operation 579 'mux' 'tmp_10' <Predicate = (!icmp_ln63)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 580 [1/1] (4.12ns)   --->   "%dr_dt_V_0 = add i85 %tmp_10, i85 %tmp_s"   --->   Operation 580 'add' 'dr_dt_V_0' <Predicate = (!icmp_ln63)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 581 [1/1] (0.95ns)   --->   "%switch_ln64 = switch i2 %i, void %branch11, i2 0, void %for.body.i1862.split.for.body.i1862.split240_crit_edge, i2 1, void %branch10" [src/runge_kutta_45.cpp:64]   --->   Operation 581 'switch' 'switch_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.95>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_7" [src/runge_kutta_45.cpp:64]   --->   Operation 582 'store' 'store_ln64' <Predicate = (!icmp_ln63 & i == 1)> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i1862.split240" [src/runge_kutta_45.cpp:64]   --->   Operation 583 'br' 'br_ln64' <Predicate = (!icmp_ln63 & i == 1)> <Delay = 0.00>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_8" [src/runge_kutta_45.cpp:64]   --->   Operation 584 'store' 'store_ln64' <Predicate = (!icmp_ln63 & i == 0)> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i1862.split240" [src/runge_kutta_45.cpp:64]   --->   Operation 585 'br' 'br_ln64' <Predicate = (!icmp_ln63 & i == 0)> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_6" [src/runge_kutta_45.cpp:64]   --->   Operation 586 'store' 'store_ln64' <Predicate = (!icmp_ln63 & i != 0 & i != 1)> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i1862.split240" [src/runge_kutta_45.cpp:64]   --->   Operation 587 'br' 'br_ln64' <Predicate = (!icmp_ln63 & i != 0 & i != 1)> <Delay = 0.00>
ST_28 : Operation 588 [1/1] (0.00ns)   --->   "%r_in_V_2_012126_load = load i86 %r_in_V_2_012126"   --->   Operation 588 'load' 'r_in_V_2_012126_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%r_in_V_1_08127_load = load i86 %r_in_V_1_08127"   --->   Operation 589 'load' 'r_in_V_1_08127_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%r_in_V_0_01128_load = load i86 %r_in_V_0_01128"   --->   Operation 590 'load' 'r_in_V_0_01128_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 591 [2/2] (7.41ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_add_constant_loop, i86 %r_in_V_2_012126_load, i86 %r_in_V_1_08127_load, i86 %r_in_V_0_01128_load, i85 %r_in_V_0_1_1_loc_load, i85 %r_in_V_1_1_1_loc_load, i85 %r_in_V_2_1_1_loc_load, i85 %cr_V_0_147_loc_load, i85 %cr_V_1_150_loc_load, i85 %cr_V_2_153_loc_load, i86 %r_in_V_2_214_loc, i86 %r_in_V_1_210_loc, i86 %r_in_V_0_26_loc"   --->   Operation 591 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 7.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 592 [1/1] (0.00ns)   --->   "%dr_dt_V_2_6_load = load i85 %dr_dt_V_2_6"   --->   Operation 592 'load' 'dr_dt_V_2_6_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%dr_dt_V_2_7_load = load i85 %dr_dt_V_2_7"   --->   Operation 593 'load' 'dr_dt_V_2_7_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%dr_dt_V_2_8_load = load i85 %dr_dt_V_2_8"   --->   Operation 594 'load' 'dr_dt_V_2_8_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 595 [2/2] (4.96ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_10, i85 %k_V, i85 %dr_dt_V_2_8_load, i85 %dr_dt_V_2_7_load, i85 %dr_dt_V_2_6_load"   --->   Operation 595 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i85 %h_loc_12129"   --->   Operation 596 'sext' 'sext_ln859_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (4.12ns)   --->   "%ret_V = add i86 %sext_ln859, i86 %sext_ln859_1"   --->   Operation 597 'add' 'ret_V' <Predicate = (icmp_ln63)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [1/1] (3.01ns)   --->   "%icmp_ln1695 = icmp_sgt  i86 %ret_V, i86 %lhs_V_1"   --->   Operation 598 'icmp' 'icmp_ln1695' <Predicate = (icmp_ln63)> <Delay = 3.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 599 [1/1] (1.05ns)   --->   "%h_loc_8 = select i1 %icmp_ln1695, i85 %h_loc_7, i85 %h_loc_12129" [src/runge_kutta_45.cpp:152]   --->   Operation 599 'select' 'h_loc_8' <Predicate = (icmp_ln63)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.54>
ST_29 : Operation 600 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_add_constant_loop, i86 %r_in_V_2_012126_load, i86 %r_in_V_1_08127_load, i86 %r_in_V_0_01128_load, i85 %r_in_V_0_1_1_loc_load, i85 %r_in_V_1_1_1_loc_load, i85 %r_in_V_2_1_1_loc_load, i85 %cr_V_0_147_loc_load, i85 %cr_V_1_150_loc_load, i85 %cr_V_2_153_loc_load, i86 %r_in_V_2_214_loc, i86 %r_in_V_1_210_loc, i86 %r_in_V_0_26_loc"   --->   Operation 600 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 601 [1/1] (0.00ns)   --->   "%r_in_V_2_214_loc_load = load i86 %r_in_V_2_214_loc"   --->   Operation 601 'load' 'r_in_V_2_214_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 602 [1/1] (0.00ns)   --->   "%r_in_V_1_210_loc_load = load i86 %r_in_V_1_210_loc"   --->   Operation 602 'load' 'r_in_V_1_210_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 603 [1/1] (0.00ns)   --->   "%r_in_V_0_26_loc_load = load i86 %r_in_V_0_26_loc"   --->   Operation 603 'load' 'r_in_V_0_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 604 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i86 %r_in_V_0_26_loc_load, i86 %r_in_V_1_210_loc_load, i86 %r_in_V_2_214_loc_load, i177 %squared_sum_V_0_loc"   --->   Operation 604 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.95>
ST_31 : Operation 605 [1/2] (0.95ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i86 %r_in_V_0_26_loc_load, i86 %r_in_V_1_210_loc_load, i86 %r_in_V_2_214_loc_load, i177 %squared_sum_V_0_loc"   --->   Operation 605 'call' 'call_ln0' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 606 [1/1] (0.00ns)   --->   "%squared_sum_V_0_loc_load = load i177 %squared_sum_V_0_loc"   --->   Operation 606 'load' 'squared_sum_V_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 607 [2/2] (1.58ns)   --->   "%norm_r_V = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %squared_sum_V_0_loc_load" [src/runge_kutta_45.cpp:41]   --->   Operation 607 'call' 'norm_r_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 608 [2/2] (5.07ns)   --->   "%mu_over_r_squared_V = call i122 @division, i86 %ref_tmp23_i_i_0, i177 %squared_sum_V_0_loc_load"   --->   Operation 608 'call' 'mu_over_r_squared_V' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.77>
ST_33 : Operation 609 [1/2] (0.00ns)   --->   "%norm_r_V = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %squared_sum_V_0_loc_load" [src/runge_kutta_45.cpp:41]   --->   Operation 609 'call' 'norm_r_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 610 [1/2] (5.07ns)   --->   "%mu_over_r_squared_V = call i122 @division, i86 %ref_tmp23_i_i_0, i177 %squared_sum_V_0_loc_load"   --->   Operation 610 'call' 'mu_over_r_squared_V' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i144 @_ssdm_op_BitConcatenate.i144.i89.i55, i89 %norm_r_V, i55 0"   --->   Operation 611 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i144 %shl_ln7" [src/runge_kutta_45.cpp:45]   --->   Operation 612 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 613 [1/1] (1.70ns)   --->   "%tmp_14 = mux i86 @_ssdm_op_Mux.ap_auto.3i86.i2, i86 %r_in_V_0_26_loc_load, i86 %r_in_V_1_210_loc_load, i86 %r_in_V_2_214_loc_load, i2 %i" [src/runge_kutta_45.cpp:45]   --->   Operation 613 'mux' 'tmp_14' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 614 [2/2] (5.07ns)   --->   "%versor_r_i_V = call i122 @division, i86 %tmp_14, i177 %zext_ln45"   --->   Operation 614 'call' 'versor_r_i_V' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 60.0>
ST_34 : Operation 615 [1/2] (5.07ns)   --->   "%versor_r_i_V = call i122 @division, i86 %tmp_14, i177 %zext_ln45"   --->   Operation 615 'call' 'versor_r_i_V' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %mu_over_r_squared_V, i55 0"   --->   Operation 616 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln887_1 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %versor_r_i_V, i55 0"   --->   Operation 617 'bitconcatenate' 'shl_ln887_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 618 [1/1] (49.2ns)   --->   "%op_V_6 = call i177 @multiply, i177 %shl_ln8, i177 %shl_ln887_1" [src/runge_kutta_45.cpp:47]   --->   Operation 618 'call' 'op_V_6' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln1454 = trunc i177 %op_V_6"   --->   Operation 619 'trunc' 'trunc_ln1454' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 620 [1/1] (5.70ns)   --->   "%r_V = sub i140 0, i140 %trunc_ln1454"   --->   Operation 620 'sub' 'r_V' <Predicate = true> <Delay = 5.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 621 [1/1] (0.00ns)   --->   "%dv_dt_V_0 = partselect i85 @_ssdm_op_PartSelect.i85.i140.i32.i32, i140 %r_V, i32 55, i32 139"   --->   Operation 621 'partselect' 'dv_dt_V_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 622 [1/1] (0.95ns)   --->   "%switch_ln47 = switch i2 %i, void %branch14, i2 0, void %for.body.i1862.split240.for.cond.cleanup11.i.i2023250_crit_edge, i2 1, void %branch13" [src/runge_kutta_45.cpp:47]   --->   Operation 622 'switch' 'switch_ln47' <Predicate = true> <Delay = 0.95>
ST_34 : Operation 623 [1/1] (0.00ns)   --->   "%store_ln47 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_7" [src/runge_kutta_45.cpp:47]   --->   Operation 623 'store' 'store_ln47' <Predicate = (i == 1)> <Delay = 0.00>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i2023250" [src/runge_kutta_45.cpp:47]   --->   Operation 624 'br' 'br_ln47' <Predicate = (i == 1)> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%store_ln47 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_8" [src/runge_kutta_45.cpp:47]   --->   Operation 625 'store' 'store_ln47' <Predicate = (i == 0)> <Delay = 0.00>
ST_34 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i2023250" [src/runge_kutta_45.cpp:47]   --->   Operation 626 'br' 'br_ln47' <Predicate = (i == 0)> <Delay = 0.00>
ST_34 : Operation 627 [1/1] (0.00ns)   --->   "%store_ln47 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_6" [src/runge_kutta_45.cpp:47]   --->   Operation 627 'store' 'store_ln47' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i2023250" [src/runge_kutta_45.cpp:47]   --->   Operation 628 'br' 'br_ln47' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_34 : Operation 629 [1/1] (0.00ns)   --->   "%store_ln63 = store i86 %r_in_V_0_26_loc_load, i86 %r_in_V_0_01128" [src/runge_kutta_45.cpp:63]   --->   Operation 629 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 630 [1/1] (0.00ns)   --->   "%store_ln63 = store i86 %r_in_V_1_210_loc_load, i86 %r_in_V_1_08127" [src/runge_kutta_45.cpp:63]   --->   Operation 630 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln63 = store i86 %r_in_V_2_214_loc_load, i86 %r_in_V_2_012126" [src/runge_kutta_45.cpp:63]   --->   Operation 631 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body.i1862" [src/runge_kutta_45.cpp:63]   --->   Operation 632 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 35 <SV = 28> <Delay = 0.00>
ST_35 : Operation 633 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_10, i85 %k_V, i85 %dr_dt_V_2_8_load, i85 %dr_dt_V_2_7_load, i85 %dr_dt_V_2_6_load"   --->   Operation 633 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 29> <Delay = 4.96>
ST_36 : Operation 634 [1/1] (0.00ns)   --->   "%dv_dt_V_2_6_load = load i85 %dv_dt_V_2_6"   --->   Operation 634 'load' 'dv_dt_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 635 [1/1] (0.00ns)   --->   "%dv_dt_V_2_7_load = load i85 %dv_dt_V_2_7"   --->   Operation 635 'load' 'dv_dt_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 636 [1/1] (0.00ns)   --->   "%dv_dt_V_2_8_load = load i85 %dv_dt_V_2_8"   --->   Operation 636 'load' 'dv_dt_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 637 [2/2] (4.96ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_11, i85 %dv_dt_V_2_8_load, i85 %dv_dt_V_2_7_load, i85 %dv_dt_V_2_6_load, i85 %k_V"   --->   Operation 637 'call' 'call_ln0' <Predicate = true> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 30> <Delay = 1.58>
ST_37 : Operation 638 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_11, i85 %dv_dt_V_2_8_load, i85 %dv_dt_V_2_7_load, i85 %dv_dt_V_2_6_load, i85 %k_V"   --->   Operation 638 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 639 [1/1] (0.00ns)   --->   "%ref_tmp1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %h_loc_8, i55 0" [src/runge_kutta_45.cpp:152]   --->   Operation 639 'bitconcatenate' 'ref_tmp1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i140 %ref_tmp1" [src/runge_kutta_45.cpp:160]   --->   Operation 640 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 641 [1/1] (1.58ns)   --->   "%br_ln160 = br void %k_middle.split" [src/runge_kutta_45.cpp:160]   --->   Operation 641 'br' 'br_ln160' <Predicate = true> <Delay = 1.58>

State 38 <SV = 31> <Delay = 1.82>
ST_38 : Operation 642 [1/1] (0.00ns)   --->   "%i_758 = phi i3 1, void %load-store-loop2698.preheader, i3 %i_12, void %load-store-loop2716.preheader"   --->   Operation 642 'phi' 'i_758' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "%r_in_V_0_2_156 = phi i86 %r_in_V_0_2_064107_load, void %load-store-loop2698.preheader, i86 %r_in_V_0_2_2, void %load-store-loop2716.preheader"   --->   Operation 643 'phi' 'r_in_V_0_2_156' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%r_in_V_1_2_154 = phi i86 %r_in_V_1_2_065106_load, void %load-store-loop2698.preheader, i86 %r_in_V_1_2_2, void %load-store-loop2716.preheader"   --->   Operation 644 'phi' 'r_in_V_1_2_154' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 645 [1/1] (0.00ns)   --->   "%r_in_V_2_2_152 = phi i86 %r_in_V_2_2_066105_load, void %load-store-loop2698.preheader, i86 %r_in_V_2_2_2, void %load-store-loop2716.preheader"   --->   Operation 645 'phi' 'r_in_V_2_2_152' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "%r_in_V_0_3_150 = phi i85 %r_in_V_0_3_067104_load, void %load-store-loop2698.preheader, i85 %r_in_V_0_3_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 646 'phi' 'r_in_V_0_3_150' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 647 [1/1] (0.00ns)   --->   "%r_in_V_1_3_148 = phi i85 %r_in_V_1_3_068103_load, void %load-store-loop2698.preheader, i85 %r_in_V_1_3_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 647 'phi' 'r_in_V_1_3_148' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 648 [1/1] (0.00ns)   --->   "%r_in_V_2_3_146 = phi i85 %r_in_V_2_3_069102_load, void %load-store-loop2698.preheader, i85 %r_in_V_2_3_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 648 'phi' 'r_in_V_2_3_146' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 649 [1/1] (0.00ns)   --->   "%v_in_V_0_1_144 = phi i85 %v_in_V_0_1_070101_load, void %load-store-loop2698.preheader, i85 %v_in_V_0_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 649 'phi' 'v_in_V_0_1_144' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 650 [1/1] (0.00ns)   --->   "%v_in_V_1_1_142 = phi i85 %v_in_V_1_1_071100_load, void %load-store-loop2698.preheader, i85 %v_in_V_1_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 650 'phi' 'v_in_V_1_1_142' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 651 [1/1] (0.00ns)   --->   "%v_in_V_2_1_140 = phi i85 %v_in_V_2_1_07299_load, void %load-store-loop2698.preheader, i85 %v_in_V_2_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 651 'phi' 'v_in_V_2_1_140' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 652 [1/1] (0.00ns)   --->   "%dr_dt_V_0_1_138 = phi i85 %dr_dt_V_2_5_load, void %load-store-loop2698.preheader, i85 %dr_dt_V_0_1_2, void %load-store-loop2716.preheader"   --->   Operation 652 'phi' 'dr_dt_V_0_1_138' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 653 [1/1] (0.00ns)   --->   "%dr_dt_V_1_1_136 = phi i85 %dr_dt_V_2_4_load, void %load-store-loop2698.preheader, i85 %dr_dt_V_1_1_2, void %load-store-loop2716.preheader"   --->   Operation 653 'phi' 'dr_dt_V_1_1_136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 654 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_134 = phi i85 %dr_dt_V_2_3_load, void %load-store-loop2698.preheader, i85 %dr_dt_V_2_1_2, void %load-store-loop2716.preheader"   --->   Operation 654 'phi' 'dr_dt_V_2_1_134' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 655 [1/1] (0.00ns)   --->   "%dv_dt_V_0_1_132 = phi i85 %dv_dt_V_2_5_load, void %load-store-loop2698.preheader, i85 %dv_dt_V_0_1_2, void %load-store-loop2716.preheader"   --->   Operation 655 'phi' 'dv_dt_V_0_1_132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 656 [1/1] (0.00ns)   --->   "%dv_dt_V_1_1_130 = phi i85 %dv_dt_V_2_4_load, void %load-store-loop2698.preheader, i85 %dv_dt_V_1_1_2, void %load-store-loop2716.preheader"   --->   Operation 656 'phi' 'dv_dt_V_1_1_130' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 657 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1_128 = phi i85 %dv_dt_V_2_3_load, void %load-store-loop2698.preheader, i85 %dv_dt_V_2_1_2, void %load-store-loop2716.preheader"   --->   Operation 657 'phi' 'dv_dt_V_2_1_128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 658 [1/1] (0.00ns)   --->   "%cr_V_0_1_126 = phi i85 %cr_V_0_1_07992_load, void %load-store-loop2698.preheader, i85 %cr_V_0_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 658 'phi' 'cr_V_0_1_126' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 659 [1/1] (0.00ns)   --->   "%cr_V_1_1_124 = phi i85 %cr_V_1_1_08091_load, void %load-store-loop2698.preheader, i85 %cr_V_1_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 659 'phi' 'cr_V_1_1_124' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 660 [1/1] (0.00ns)   --->   "%cr_V_2_1_122 = phi i85 %cr_V_2_1_08190_load, void %load-store-loop2698.preheader, i85 %cr_V_2_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 660 'phi' 'cr_V_2_1_122' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 661 [1/1] (0.00ns)   --->   "%cv_V_0_1_120 = phi i85 %cv_V_0_1_08289_load, void %load-store-loop2698.preheader, i85 %cv_V_0_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 661 'phi' 'cv_V_0_1_120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 662 [1/1] (0.00ns)   --->   "%cv_V_1_1_118 = phi i85 %cv_V_1_1_08388_load, void %load-store-loop2698.preheader, i85 %cv_V_1_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 662 'phi' 'cv_V_1_1_118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 663 [1/1] (0.00ns)   --->   "%cv_V_2_1_116 = phi i85 %cv_V_2_1_08487_load, void %load-store-loop2698.preheader, i85 %cv_V_2_1_2_loc_load, void %load-store-loop2716.preheader"   --->   Operation 663 'phi' 'cv_V_2_1_116' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 664 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 664 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i3 %i_758" [src/runge_kutta_45.cpp:170]   --->   Operation 665 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_758, i2 0" [src/runge_kutta_45.cpp:170]   --->   Operation 666 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 667 [1/1] (1.78ns)   --->   "%add_ln170 = add i5 %tmp_11, i5 %zext_ln170" [src/runge_kutta_45.cpp:170]   --->   Operation 667 'add' 'add_ln170' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_758, i3 0" [src/runge_kutta_45.cpp:160]   --->   Operation 668 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_758, i1 0" [src/runge_kutta_45.cpp:160]   --->   Operation 669 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i4 %tmp_13" [src/runge_kutta_45.cpp:160]   --->   Operation 670 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 671 [1/1] (1.82ns)   --->   "%empty_83 = sub i6 %tmp_12, i6 %tmp_57_cast" [src/runge_kutta_45.cpp:160]   --->   Operation 671 'sub' 'empty_83' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 672 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/runge_kutta_45.cpp:160]   --->   Operation 672 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 673 [1/1] (1.58ns)   --->   "%br_ln162 = br void %for.body184.split" [src/runge_kutta_45.cpp:162]   --->   Operation 673 'br' 'br_ln162' <Predicate = true> <Delay = 1.58>

State 39 <SV = 32> <Delay = 6.74>
ST_39 : Operation 674 [1/1] (0.00ns)   --->   "%n_115 = phi i3 0, void %k_middle.split, i3 %n, void %for.body184.split"   --->   Operation 674 'phi' 'n_115' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 675 [1/1] (1.65ns)   --->   "%n = add i3 %n_115, i3 1" [src/runge_kutta_45.cpp:162]   --->   Operation 675 'add' 'n' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 676 [2/2] (6.74ns)   --->   "%call_ln160 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_758, i5 %add_ln170, i3 %n_115, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A" [src/runge_kutta_45.cpp:160]   --->   Operation 676 'call' 'call_ln160' <Predicate = true> <Delay = 6.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 33> <Delay = 2.71>
ST_40 : Operation 677 [1/2] (2.71ns)   --->   "%call_ln160 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_758, i5 %add_ln170, i3 %n_115, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A" [src/runge_kutta_45.cpp:160]   --->   Operation 677 'call' 'call_ln160' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 34> <Delay = 51.6>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 678 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 679 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:163]   --->   Operation 679 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 680 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/runge_kutta_45.cpp:165]   --->   Operation 680 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 681 [1/1] (0.00ns)   --->   "%sum_V_1_0_loc_load = load i177 %sum_V_1_0_loc"   --->   Operation 681 'load' 'sum_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 682 [1/1] (49.2ns)   --->   "%op_V_8 = call i177 @multiply, i177 %sext_ln160, i177 %sum_V_1_0_loc_load" [src/runge_kutta_45.cpp:173]   --->   Operation 682 'call' 'op_V_8' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_8, i32 55, i32 139"   --->   Operation 683 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i3 %n_115" [src/runge_kutta_45.cpp:162]   --->   Operation 684 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 685 [1/1] (0.00ns)   --->   "%c_V_addr_6 = getelementptr i85 %c_V, i64 0, i64 %zext_ln162" [src/runge_kutta_45.cpp:173]   --->   Operation 685 'getelementptr' 'c_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 686 [1/1] (2.31ns)   --->   "%store_ln173 = store i85 %trunc_ln864_1, i3 %c_V_addr_6" [src/runge_kutta_45.cpp:173]   --->   Operation 686 'store' 'store_ln173' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_41 : Operation 687 [1/1] (1.13ns)   --->   "%icmp_ln162 = icmp_eq  i3 %n_115, i3 5" [src/runge_kutta_45.cpp:162]   --->   Operation 687 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %for.body184.split, void %load-store-loop2728.preheader" [src/runge_kutta_45.cpp:162]   --->   Operation 688 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 42 <SV = 35> <Delay = 5.19>
ST_42 : Operation 689 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_13, i85 %r_in_V_2_3_146, i85 %r_in_V_1_3_148, i85 %r_in_V_0_3_150, i15 %empty_78, i85 %yy_loc_V, i85 %r_in_V_2_3_2_loc, i85 %r_in_V_1_3_2_loc, i85 %r_in_V_0_3_2_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 689 'call' 'call_ln127' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 690 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_15, i85 %cr_V_2_1_122, i85 %cr_V_1_1_124, i85 %cr_V_0_1_126, i85 %c_V, i85 %cr_V_2_1_2_loc, i85 %cr_V_1_1_2_loc, i85 %cr_V_0_1_2_loc"   --->   Operation 690 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 36> <Delay = 2.54>
ST_43 : Operation 691 [1/2] (2.54ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_13, i85 %r_in_V_2_3_146, i85 %r_in_V_1_3_148, i85 %r_in_V_0_3_150, i15 %empty_78, i85 %yy_loc_V, i85 %r_in_V_2_3_2_loc, i85 %r_in_V_1_3_2_loc, i85 %r_in_V_0_3_2_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 691 'call' 'call_ln127' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 692 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_15, i85 %cr_V_2_1_122, i85 %cr_V_1_1_124, i85 %cr_V_0_1_126, i85 %c_V, i85 %cr_V_2_1_2_loc, i85 %cr_V_1_1_2_loc, i85 %cr_V_0_1_2_loc"   --->   Operation 692 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 37> <Delay = 5.19>
ST_44 : Operation 693 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_14, i85 %v_in_V_2_1_140, i85 %v_in_V_1_1_142, i85 %v_in_V_0_1_144, i15 %empty_78, i85 %yy_loc_V, i85 %v_in_V_2_1_2_loc, i85 %v_in_V_1_1_2_loc, i85 %v_in_V_0_1_2_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 693 'call' 'call_ln127' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 694 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_16, i85 %cv_V_2_1_116, i85 %cv_V_1_1_118, i85 %cv_V_0_1_120, i85 %c_V, i85 %cv_V_2_1_2_loc, i85 %cv_V_1_1_2_loc, i85 %cv_V_0_1_2_loc"   --->   Operation 694 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 38> <Delay = 2.54>
ST_45 : Operation 695 [1/2] (2.54ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_14, i85 %v_in_V_2_1_140, i85 %v_in_V_1_1_142, i85 %v_in_V_0_1_144, i15 %empty_78, i85 %yy_loc_V, i85 %v_in_V_2_1_2_loc, i85 %v_in_V_1_1_2_loc, i85 %v_in_V_0_1_2_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 695 'call' 'call_ln127' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 696 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_16, i85 %cv_V_2_1_116, i85 %cv_V_1_1_118, i85 %cv_V_0_1_120, i85 %c_V, i85 %cv_V_2_1_2_loc, i85 %cv_V_1_1_2_loc, i85 %cv_V_0_1_2_loc"   --->   Operation 696 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 39> <Delay = 1.58>
ST_46 : Operation 697 [1/1] (0.00ns)   --->   "%r_in_V_2_3_2_loc_load = load i85 %r_in_V_2_3_2_loc"   --->   Operation 697 'load' 'r_in_V_2_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 698 [1/1] (0.00ns)   --->   "%r_in_V_1_3_2_loc_load = load i85 %r_in_V_1_3_2_loc"   --->   Operation 698 'load' 'r_in_V_1_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 699 [1/1] (0.00ns)   --->   "%r_in_V_0_3_2_loc_load = load i85 %r_in_V_0_3_2_loc"   --->   Operation 699 'load' 'r_in_V_0_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 700 [1/1] (0.00ns)   --->   "%v_in_V_2_1_2_loc_load = load i85 %v_in_V_2_1_2_loc"   --->   Operation 700 'load' 'v_in_V_2_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 701 [1/1] (0.00ns)   --->   "%v_in_V_1_1_2_loc_load = load i85 %v_in_V_1_1_2_loc"   --->   Operation 701 'load' 'v_in_V_1_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 702 [1/1] (0.00ns)   --->   "%v_in_V_0_1_2_loc_load = load i85 %v_in_V_0_1_2_loc"   --->   Operation 702 'load' 'v_in_V_0_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 703 [1/1] (0.00ns)   --->   "%cr_V_2_1_2_loc_load = load i85 %cr_V_2_1_2_loc"   --->   Operation 703 'load' 'cr_V_2_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 704 [1/1] (0.00ns)   --->   "%cr_V_1_1_2_loc_load = load i85 %cr_V_1_1_2_loc"   --->   Operation 704 'load' 'cr_V_1_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 705 [1/1] (0.00ns)   --->   "%cr_V_0_1_2_loc_load = load i85 %cr_V_0_1_2_loc"   --->   Operation 705 'load' 'cr_V_0_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 706 [1/1] (0.00ns)   --->   "%cv_V_2_1_2_loc_load = load i85 %cv_V_2_1_2_loc"   --->   Operation 706 'load' 'cv_V_2_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 707 [1/1] (0.00ns)   --->   "%cv_V_1_1_2_loc_load = load i85 %cv_V_1_1_2_loc"   --->   Operation 707 'load' 'cv_V_1_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 708 [1/1] (0.00ns)   --->   "%cv_V_0_1_2_loc_load = load i85 %cv_V_0_1_2_loc"   --->   Operation 708 'load' 'cv_V_0_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 709 [1/1] (1.58ns)   --->   "%br_ln63 = br void %for.body.i1324" [src/runge_kutta_45.cpp:63]   --->   Operation 709 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 47 <SV = 40> <Delay = 8.37>
ST_47 : Operation 710 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1_2 = phi i85 %dv_dt_V_2_1_3, void %for.cond.cleanup11.i.i1485310, i85 %dv_dt_V_2_1_128, void %load-store-loop2728.preheader"   --->   Operation 710 'phi' 'dv_dt_V_2_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 711 [1/1] (0.00ns)   --->   "%dv_dt_V_1_1_2 = phi i85 %dv_dt_V_1_1_3, void %for.cond.cleanup11.i.i1485310, i85 %dv_dt_V_1_1_130, void %load-store-loop2728.preheader"   --->   Operation 711 'phi' 'dv_dt_V_1_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 712 [1/1] (0.00ns)   --->   "%dv_dt_V_0_1_2 = phi i85 %dv_dt_V_0_1_3, void %for.cond.cleanup11.i.i1485310, i85 %dv_dt_V_0_1_132, void %load-store-loop2728.preheader"   --->   Operation 712 'phi' 'dv_dt_V_0_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 713 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_2 = phi i85 %dr_dt_V_2_1_3, void %for.cond.cleanup11.i.i1485310, i85 %dr_dt_V_2_1_134, void %load-store-loop2728.preheader"   --->   Operation 713 'phi' 'dr_dt_V_2_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 714 [1/1] (0.00ns)   --->   "%dr_dt_V_1_1_2 = phi i85 %dr_dt_V_1_1_3, void %for.cond.cleanup11.i.i1485310, i85 %dr_dt_V_1_1_136, void %load-store-loop2728.preheader"   --->   Operation 714 'phi' 'dr_dt_V_1_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 715 [1/1] (0.00ns)   --->   "%dr_dt_V_0_1_2 = phi i85 %dr_dt_V_0_1_3, void %for.cond.cleanup11.i.i1485310, i85 %dr_dt_V_0_1_138, void %load-store-loop2728.preheader"   --->   Operation 715 'phi' 'dr_dt_V_0_1_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 716 [1/1] (0.00ns)   --->   "%r_in_V_2_2_2 = phi i86 %r_in_V_2_2_3_loc_load, void %for.cond.cleanup11.i.i1485310, i86 %r_in_V_2_2_152, void %load-store-loop2728.preheader"   --->   Operation 716 'phi' 'r_in_V_2_2_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 717 [1/1] (0.00ns)   --->   "%r_in_V_1_2_2 = phi i86 %r_in_V_1_2_3_loc_load, void %for.cond.cleanup11.i.i1485310, i86 %r_in_V_1_2_154, void %load-store-loop2728.preheader"   --->   Operation 717 'phi' 'r_in_V_1_2_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 718 [1/1] (0.00ns)   --->   "%r_in_V_0_2_2 = phi i86 %r_in_V_0_2_3_loc_load, void %for.cond.cleanup11.i.i1485310, i86 %r_in_V_0_2_156, void %load-store-loop2728.preheader"   --->   Operation 718 'phi' 'r_in_V_0_2_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 719 [1/1] (0.00ns)   --->   "%i_10 = phi i2 %add_ln63_2, void %for.cond.cleanup11.i.i1485310, i2 0, void %load-store-loop2728.preheader"   --->   Operation 719 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 720 [1/1] (0.95ns)   --->   "%icmp_ln63_2 = icmp_eq  i2 %i_10, i2 3" [src/runge_kutta_45.cpp:63]   --->   Operation 720 'icmp' 'icmp_ln63_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 721 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 721 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 722 [1/1] (1.56ns)   --->   "%add_ln63_2 = add i2 %i_10, i2 1" [src/runge_kutta_45.cpp:63]   --->   Operation 722 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_2, void %for.body.i1324.split, void %load-store-loop2716.preheader" [src/runge_kutta_45.cpp:63]   --->   Operation 723 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 724 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/runge_kutta_45.cpp:63]   --->   Operation 724 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63_2)> <Delay = 0.00>
ST_47 : Operation 725 [1/1] (1.70ns)   --->   "%tmp_15 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %v_in_V_0_1_2_loc_load, i85 %v_in_V_1_1_2_loc_load, i85 %v_in_V_2_1_2_loc_load, i2 %i_10"   --->   Operation 725 'mux' 'tmp_15' <Predicate = (!icmp_ln63_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 726 [1/1] (1.70ns)   --->   "%tmp_16 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cv_V_0_1_2_loc_load, i85 %cv_V_1_1_2_loc_load, i85 %cv_V_2_1_2_loc_load, i2 %i_10"   --->   Operation 726 'mux' 'tmp_16' <Predicate = (!icmp_ln63_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 727 [1/1] (4.12ns)   --->   "%dr_dt_V_0_1 = add i85 %tmp_16, i85 %tmp_15"   --->   Operation 727 'add' 'dr_dt_V_0_1' <Predicate = (!icmp_ln63_2)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 728 [1/1] (1.58ns)   --->   "%switch_ln64 = switch i2 %i_10, void %branch32, i2 0, void %for.body.i1324.split302, i2 1, void %branch31" [src/runge_kutta_45.cpp:64]   --->   Operation 728 'switch' 'switch_ln64' <Predicate = (!icmp_ln63_2)> <Delay = 1.58>
ST_47 : Operation 729 [1/1] (1.58ns)   --->   "%br_ln64 = br void %for.body.i1324.split302" [src/runge_kutta_45.cpp:64]   --->   Operation 729 'br' 'br_ln64' <Predicate = (!icmp_ln63_2 & i_10 == 1)> <Delay = 1.58>
ST_47 : Operation 730 [1/1] (1.58ns)   --->   "%br_ln64 = br void %for.body.i1324.split302" [src/runge_kutta_45.cpp:64]   --->   Operation 730 'br' 'br_ln64' <Predicate = (!icmp_ln63_2 & i_10 != 0 & i_10 != 1)> <Delay = 1.58>
ST_47 : Operation 731 [2/2] (7.41ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_add_constant_loop1, i86 %r_in_V_2_2_2, i86 %r_in_V_1_2_2, i86 %r_in_V_0_2_2, i85 %r_in_V_0_3_2_loc_load, i85 %r_in_V_1_3_2_loc_load, i85 %r_in_V_2_3_2_loc_load, i85 %cr_V_0_1_2_loc_load, i85 %cr_V_1_1_2_loc_load, i85 %cr_V_2_1_2_loc_load, i86 %r_in_V_2_2_3_loc, i86 %r_in_V_1_2_3_loc, i86 %r_in_V_0_2_3_loc"   --->   Operation 731 'call' 'call_ln0' <Predicate = (!icmp_ln63_2)> <Delay = 7.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 732 [2/2] (5.07ns)   --->   "%call_ln160 = call void @runge_kutta_45_Pipeline_19, i6 %empty_83, i85 %k_V, i85 %dr_dt_V_0_1_2, i85 %dr_dt_V_1_1_2, i85 %dr_dt_V_2_1_2" [src/runge_kutta_45.cpp:160]   --->   Operation 732 'call' 'call_ln160' <Predicate = (icmp_ln63_2)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 733 [1/1] (1.65ns)   --->   "%i_12 = add i3 %i_758, i3 1" [src/runge_kutta_45.cpp:160]   --->   Operation 733 'add' 'i_12' <Predicate = (icmp_ln63_2)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 734 [1/1] (1.13ns)   --->   "%icmp_ln160 = icmp_eq  i3 %i_12, i3 6" [src/runge_kutta_45.cpp:160]   --->   Operation 734 'icmp' 'icmp_ln160' <Predicate = (icmp_ln63_2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 2.54>
ST_48 : Operation 735 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_3 = phi i85 %dr_dt_V_0_1, void %branch32, i85 %dr_dt_V_2_1_2, void %branch31, i85 %dr_dt_V_2_1_2, void %for.body.i1324.split"   --->   Operation 735 'phi' 'dr_dt_V_2_1_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 736 [1/1] (0.00ns)   --->   "%dr_dt_V_1_1_3 = phi i85 %dr_dt_V_1_1_2, void %branch32, i85 %dr_dt_V_0_1, void %branch31, i85 %dr_dt_V_1_1_2, void %for.body.i1324.split"   --->   Operation 736 'phi' 'dr_dt_V_1_1_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 737 [1/1] (0.00ns)   --->   "%dr_dt_V_0_1_3 = phi i85 %dr_dt_V_0_1_2, void %branch32, i85 %dr_dt_V_0_1_2, void %branch31, i85 %dr_dt_V_0_1, void %for.body.i1324.split"   --->   Operation 737 'phi' 'dr_dt_V_0_1_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 738 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_add_constant_loop1, i86 %r_in_V_2_2_2, i86 %r_in_V_1_2_2, i86 %r_in_V_0_2_2, i85 %r_in_V_0_3_2_loc_load, i85 %r_in_V_1_3_2_loc_load, i85 %r_in_V_2_3_2_loc_load, i85 %cr_V_0_1_2_loc_load, i85 %cr_V_1_1_2_loc_load, i85 %cr_V_2_1_2_loc_load, i86 %r_in_V_2_2_3_loc, i86 %r_in_V_1_2_3_loc, i86 %r_in_V_0_2_3_loc"   --->   Operation 738 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 42> <Delay = 1.70>
ST_49 : Operation 739 [1/1] (0.00ns)   --->   "%r_in_V_2_2_3_loc_load = load i86 %r_in_V_2_2_3_loc"   --->   Operation 739 'load' 'r_in_V_2_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 740 [1/1] (0.00ns)   --->   "%r_in_V_1_2_3_loc_load = load i86 %r_in_V_1_2_3_loc"   --->   Operation 740 'load' 'r_in_V_1_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 741 [1/1] (0.00ns)   --->   "%r_in_V_0_2_3_loc_load = load i86 %r_in_V_0_2_3_loc"   --->   Operation 741 'load' 'r_in_V_0_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 742 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop2, i86 %r_in_V_0_2_3_loc_load, i86 %r_in_V_1_2_3_loc_load, i86 %r_in_V_2_2_3_loc_load, i177 %squared_sum_V_4_0_loc"   --->   Operation 742 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 743 [1/1] (1.70ns)   --->   "%tmp_18 = mux i86 @_ssdm_op_Mux.ap_auto.3i86.i2, i86 %r_in_V_0_2_3_loc_load, i86 %r_in_V_1_2_3_loc_load, i86 %r_in_V_2_2_3_loc_load, i2 %i_10" [src/runge_kutta_45.cpp:45]   --->   Operation 743 'mux' 'tmp_18' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 0.95>
ST_50 : Operation 744 [1/2] (0.95ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop2, i86 %r_in_V_0_2_3_loc_load, i86 %r_in_V_1_2_3_loc_load, i86 %r_in_V_2_2_3_loc_load, i177 %squared_sum_V_4_0_loc"   --->   Operation 744 'call' 'call_ln0' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 44> <Delay = 5.07>
ST_51 : Operation 745 [1/1] (0.00ns)   --->   "%squared_sum_V_4_0_loc_load = load i177 %squared_sum_V_4_0_loc"   --->   Operation 745 'load' 'squared_sum_V_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 746 [2/2] (1.58ns)   --->   "%norm_r_V_2 = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %squared_sum_V_4_0_loc_load" [src/runge_kutta_45.cpp:41]   --->   Operation 746 'call' 'norm_r_V_2' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 747 [2/2] (5.07ns)   --->   "%mu_over_r_squared_V_2 = call i122 @division, i86 %ref_tmp23_i_i_0, i177 %squared_sum_V_4_0_loc_load"   --->   Operation 747 'call' 'mu_over_r_squared_V_2' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 45> <Delay = 5.07>
ST_52 : Operation 748 [1/2] (0.00ns)   --->   "%norm_r_V_2 = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %squared_sum_V_4_0_loc_load" [src/runge_kutta_45.cpp:41]   --->   Operation 748 'call' 'norm_r_V_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 749 [1/2] (5.07ns)   --->   "%mu_over_r_squared_V_2 = call i122 @division, i86 %ref_tmp23_i_i_0, i177 %squared_sum_V_4_0_loc_load"   --->   Operation 749 'call' 'mu_over_r_squared_V_2' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln884_2 = bitconcatenate i144 @_ssdm_op_BitConcatenate.i144.i89.i55, i89 %norm_r_V_2, i55 0"   --->   Operation 750 'bitconcatenate' 'shl_ln884_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i144 %shl_ln884_2" [src/runge_kutta_45.cpp:45]   --->   Operation 751 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 752 [2/2] (5.07ns)   --->   "%versor_r_i_V_2 = call i122 @division, i86 %tmp_18, i177 %zext_ln45_2"   --->   Operation 752 'call' 'versor_r_i_V_2' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 46> <Delay = 60.0>
ST_53 : Operation 753 [1/2] (5.07ns)   --->   "%versor_r_i_V_2 = call i122 @division, i86 %tmp_18, i177 %zext_ln45_2"   --->   Operation 753 'call' 'versor_r_i_V_2' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln887_4 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %mu_over_r_squared_V_2, i55 0"   --->   Operation 754 'bitconcatenate' 'shl_ln887_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln887_5 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %versor_r_i_V_2, i55 0"   --->   Operation 755 'bitconcatenate' 'shl_ln887_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 756 [1/1] (49.2ns)   --->   "%op_V_1 = call i177 @multiply, i177 %shl_ln887_4, i177 %shl_ln887_5" [src/runge_kutta_45.cpp:47]   --->   Operation 756 'call' 'op_V_1' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln1454_1 = trunc i177 %op_V_1"   --->   Operation 757 'trunc' 'trunc_ln1454_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 758 [1/1] (5.70ns)   --->   "%r_V_2 = sub i140 0, i140 %trunc_ln1454_1"   --->   Operation 758 'sub' 'r_V_2' <Predicate = true> <Delay = 5.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 759 [1/1] (0.00ns)   --->   "%dv_dt_V_0_1 = partselect i85 @_ssdm_op_PartSelect.i85.i140.i32.i32, i140 %r_V_2, i32 55, i32 139"   --->   Operation 759 'partselect' 'dv_dt_V_0_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 760 [1/1] (1.58ns)   --->   "%switch_ln47 = switch i2 %i_10, void %branch35, i2 0, void %for.cond.cleanup11.i.i1485310, i2 1, void %branch34" [src/runge_kutta_45.cpp:47]   --->   Operation 760 'switch' 'switch_ln47' <Predicate = true> <Delay = 1.58>
ST_53 : Operation 761 [1/1] (1.58ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i1485310" [src/runge_kutta_45.cpp:47]   --->   Operation 761 'br' 'br_ln47' <Predicate = (i_10 == 1)> <Delay = 1.58>
ST_53 : Operation 762 [1/1] (1.58ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i1485310" [src/runge_kutta_45.cpp:47]   --->   Operation 762 'br' 'br_ln47' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 1.58>

State 54 <SV = 47> <Delay = 0.00>
ST_54 : Operation 763 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1_3 = phi i85 %dv_dt_V_0_1, void %branch35, i85 %dv_dt_V_2_1_2, void %branch34, i85 %dv_dt_V_2_1_2, void %for.body.i1324.split302"   --->   Operation 763 'phi' 'dv_dt_V_2_1_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 764 [1/1] (0.00ns)   --->   "%dv_dt_V_1_1_3 = phi i85 %dv_dt_V_1_1_2, void %branch35, i85 %dv_dt_V_0_1, void %branch34, i85 %dv_dt_V_1_1_2, void %for.body.i1324.split302"   --->   Operation 764 'phi' 'dv_dt_V_1_1_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 765 [1/1] (0.00ns)   --->   "%dv_dt_V_0_1_3 = phi i85 %dv_dt_V_0_1_2, void %branch35, i85 %dv_dt_V_0_1_2, void %branch34, i85 %dv_dt_V_0_1, void %for.body.i1324.split302"   --->   Operation 765 'phi' 'dv_dt_V_0_1_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body.i1324" [src/runge_kutta_45.cpp:63]   --->   Operation 766 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 55 <SV = 41> <Delay = 0.00>
ST_55 : Operation 767 [1/2] (0.00ns)   --->   "%call_ln160 = call void @runge_kutta_45_Pipeline_19, i6 %empty_83, i85 %k_V, i85 %dr_dt_V_0_1_2, i85 %dr_dt_V_1_1_2, i85 %dr_dt_V_2_1_2" [src/runge_kutta_45.cpp:160]   --->   Operation 767 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 42> <Delay = 5.07>
ST_56 : Operation 768 [2/2] (5.07ns)   --->   "%call_ln864 = call void @runge_kutta_45_Pipeline_20, i85 %dv_dt_V_0_1_2, i85 %dv_dt_V_1_1_2, i85 %dv_dt_V_2_1_2, i6 %empty_83, i85 %k_V"   --->   Operation 768 'call' 'call_ln864' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 43> <Delay = 1.58>
ST_57 : Operation 769 [1/2] (0.00ns)   --->   "%call_ln864 = call void @runge_kutta_45_Pipeline_20, i85 %dv_dt_V_0_1_2, i85 %dv_dt_V_1_1_2, i85 %dv_dt_V_2_1_2, i6 %empty_83, i85 %k_V"   --->   Operation 769 'call' 'call_ln864' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %k_middle.split, void %for.body222.split.preheader" [src/runge_kutta_45.cpp:160]   --->   Operation 770 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 771 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body222.split"   --->   Operation 771 'br' 'br_ln0' <Predicate = (icmp_ln160)> <Delay = 1.58>

State 58 <SV = 44> <Delay = 4.98>
ST_58 : Operation 772 [1/1] (0.00ns)   --->   "%n14 = phi i3 %n_3, void %for.body222.split, i3 0, void %for.body222.split.preheader"   --->   Operation 772 'phi' 'n14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %n14" [src/runge_kutta_45.cpp:180]   --->   Operation 773 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i3 %n14" [src/runge_kutta_45.cpp:187]   --->   Operation 774 'zext' 'zext_ln187_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 775 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln180" [src/runge_kutta_45.cpp:187]   --->   Operation 775 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 776 [1/1] (1.73ns)   --->   "%add_ln187 = add i4 %zext_ln187_2, i4 6" [src/runge_kutta_45.cpp:187]   --->   Operation 776 'add' 'add_ln187' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln187_3 = zext i4 %add_ln187" [src/runge_kutta_45.cpp:187]   --->   Operation 777 'zext' 'zext_ln187_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 778 [1/1] (0.00ns)   --->   "%out_V_addr_1 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_3" [src/runge_kutta_45.cpp:187]   --->   Operation 778 'getelementptr' 'out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 779 [2/2] (3.25ns)   --->   "%out_V_load = load i6 %out_V_addr" [src/runge_kutta_45.cpp:187]   --->   Operation 779 'load' 'out_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_58 : Operation 780 [2/2] (3.25ns)   --->   "%out_V_load_1 = load i6 %out_V_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 780 'load' 'out_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 59 <SV = 45> <Delay = 24.6>
ST_59 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i3 %n14" [src/runge_kutta_45.cpp:187]   --->   Operation 781 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 782 [1/1] (1.78ns)   --->   "%add_ln187_1 = add i5 %zext_ln187_1, i5 12" [src/runge_kutta_45.cpp:187]   --->   Operation 782 'add' 'add_ln187_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln187_4 = zext i5 %add_ln187_1" [src/runge_kutta_45.cpp:187]   --->   Operation 783 'zext' 'zext_ln187_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 784 [1/1] (0.00ns)   --->   "%out_V_addr_2 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_4" [src/runge_kutta_45.cpp:187]   --->   Operation 784 'getelementptr' 'out_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 785 [1/1] (1.78ns)   --->   "%add_ln187_2 = add i5 %zext_ln187_1, i5 18" [src/runge_kutta_45.cpp:187]   --->   Operation 785 'add' 'add_ln187_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln187_5 = zext i5 %add_ln187_2" [src/runge_kutta_45.cpp:187]   --->   Operation 786 'zext' 'zext_ln187_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 787 [1/1] (0.00ns)   --->   "%out_V_addr_3 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_5" [src/runge_kutta_45.cpp:187]   --->   Operation 787 'getelementptr' 'out_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 788 [1/2] (3.25ns)   --->   "%out_V_load = load i6 %out_V_addr" [src/runge_kutta_45.cpp:187]   --->   Operation 788 'load' 'out_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_59 : Operation 789 [1/1] (21.3ns)   --->   "%sum_V = call i177 @macply, i177 0, i85 3283874728290986, i85 %out_V_load" [src/runge_kutta_45.cpp:187]   --->   Operation 789 'call' 'sum_V' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 790 [1/2] (3.25ns)   --->   "%out_V_load_1 = load i6 %out_V_addr_1" [src/runge_kutta_45.cpp:187]   --->   Operation 790 'load' 'out_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_59 : Operation 791 [2/2] (3.25ns)   --->   "%out_V_load_2 = load i6 %out_V_addr_2" [src/runge_kutta_45.cpp:187]   --->   Operation 791 'load' 'out_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_59 : Operation 792 [2/2] (3.25ns)   --->   "%out_V_load_3 = load i6 %out_V_addr_3" [src/runge_kutta_45.cpp:187]   --->   Operation 792 'load' 'out_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 60 <SV = 46> <Delay = 21.3>
ST_60 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i3 %n14" [src/runge_kutta_45.cpp:187]   --->   Operation 793 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n14" [src/runge_kutta_45.cpp:187]   --->   Operation 794 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i4 %tmp_17" [src/runge_kutta_45.cpp:187]   --->   Operation 795 'sext' 'sext_ln187' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln187_6 = zext i5 %sext_ln187" [src/runge_kutta_45.cpp:187]   --->   Operation 796 'zext' 'zext_ln187_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 797 [1/1] (0.00ns)   --->   "%out_V_addr_4 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_6" [src/runge_kutta_45.cpp:187]   --->   Operation 797 'getelementptr' 'out_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 798 [1/1] (1.82ns)   --->   "%add_ln187_3 = add i6 %zext_ln187, i6 30" [src/runge_kutta_45.cpp:187]   --->   Operation 798 'add' 'add_ln187_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln187_7 = zext i6 %add_ln187_3" [src/runge_kutta_45.cpp:187]   --->   Operation 799 'zext' 'zext_ln187_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 800 [1/1] (0.00ns)   --->   "%out_V_addr_5 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_7" [src/runge_kutta_45.cpp:187]   --->   Operation 800 'getelementptr' 'out_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 801 [1/1] (21.3ns)   --->   "%sum_V_1 = call i177 @macply, i177 %sum_V, i85 0, i85 %out_V_load_1" [src/runge_kutta_45.cpp:187]   --->   Operation 801 'call' 'sum_V_1' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 802 [1/2] (3.25ns)   --->   "%out_V_load_2 = load i6 %out_V_addr_2" [src/runge_kutta_45.cpp:187]   --->   Operation 802 'load' 'out_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_60 : Operation 803 [1/2] (3.25ns)   --->   "%out_V_load_3 = load i6 %out_V_addr_3" [src/runge_kutta_45.cpp:187]   --->   Operation 803 'load' 'out_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_60 : Operation 804 [2/2] (3.25ns)   --->   "%out_V_load_4 = load i6 %out_V_addr_4" [src/runge_kutta_45.cpp:187]   --->   Operation 804 'load' 'out_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_60 : Operation 805 [2/2] (3.25ns)   --->   "%out_V_load_5 = load i6 %out_V_addr_5" [src/runge_kutta_45.cpp:187]   --->   Operation 805 'load' 'out_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_60 : Operation 806 [1/1] (1.65ns)   --->   "%n_3 = add i3 %n14, i3 1" [src/runge_kutta_45.cpp:180]   --->   Operation 806 'add' 'n_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 807 [1/1] (1.13ns)   --->   "%icmp_ln180 = icmp_eq  i3 %n14, i3 5" [src/runge_kutta_45.cpp:180]   --->   Operation 807 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.body222.split, void %load-store-loop2746.preheader" [src/runge_kutta_45.cpp:180]   --->   Operation 808 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 61 <SV = 47> <Delay = 21.3>
ST_61 : Operation 809 [1/1] (1.82ns)   --->   "%add_ln187_4 = add i6 %zext_ln187, i6 36" [src/runge_kutta_45.cpp:187]   --->   Operation 809 'add' 'add_ln187_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln187_8 = zext i6 %add_ln187_4" [src/runge_kutta_45.cpp:187]   --->   Operation 810 'zext' 'zext_ln187_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 811 [1/1] (0.00ns)   --->   "%out_V_addr_6 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_8" [src/runge_kutta_45.cpp:187]   --->   Operation 811 'getelementptr' 'out_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 812 [1/1] (21.3ns)   --->   "%sum_V_2 = call i177 @macply, i177 %sum_V_1, i85 16185443404745718, i85 %out_V_load_2" [src/runge_kutta_45.cpp:187]   --->   Operation 812 'call' 'sum_V_2' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 813 [1/2] (3.25ns)   --->   "%out_V_load_4 = load i6 %out_V_addr_4" [src/runge_kutta_45.cpp:187]   --->   Operation 813 'load' 'out_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_61 : Operation 814 [1/2] (3.25ns)   --->   "%out_V_load_5 = load i6 %out_V_addr_5" [src/runge_kutta_45.cpp:187]   --->   Operation 814 'load' 'out_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_61 : Operation 815 [2/2] (3.25ns)   --->   "%out_V_load_6 = load i6 %out_V_addr_6" [src/runge_kutta_45.cpp:187]   --->   Operation 815 'load' 'out_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 62 <SV = 48> <Delay = 21.3>
ST_62 : Operation 816 [1/1] (21.3ns)   --->   "%sum_V_3 = call i177 @macply, i177 %sum_V_2, i85 23456248059221332, i85 %out_V_load_3" [src/runge_kutta_45.cpp:187]   --->   Operation 816 'call' 'sum_V_3' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 817 [1/2] (3.25ns)   --->   "%out_V_load_6 = load i6 %out_V_addr_6" [src/runge_kutta_45.cpp:187]   --->   Operation 817 'load' 'out_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 63 <SV = 49> <Delay = 21.3>
ST_63 : Operation 818 [1/1] (21.3ns)   --->   "%sum_V_4 = call i177 @macply, i177 %sum_V_3, i85 38685626216053307664820186, i85 %out_V_load_4" [src/runge_kutta_45.cpp:187]   --->   Operation 818 'call' 'sum_V_4' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 50> <Delay = 21.3>
ST_64 : Operation 819 [1/1] (21.3ns)   --->   "%sum_V_5 = call i177 @macply, i177 %sum_V_4, i85 4718056752483377, i85 %out_V_load_5" [src/runge_kutta_45.cpp:187]   --->   Operation 819 'call' 'sum_V_5' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 51> <Delay = 72.9>
ST_65 : Operation 820 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 820 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 821 [1/1] (0.00ns)   --->   "%specpipeline_ln181 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:181]   --->   Operation 821 'specpipeline' 'specpipeline_ln181' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 822 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/runge_kutta_45.cpp:183]   --->   Operation 822 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 823 [1/1] (21.3ns)   --->   "%sum_V_6 = call i177 @macply, i177 %sum_V_5, i85 0, i85 %out_V_load_6" [src/runge_kutta_45.cpp:187]   --->   Operation 823 'call' 'sum_V_6' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 824 [1/1] (49.2ns)   --->   "%op_V_7 = call i177 @multiply, i177 %sext_ln160, i177 %sum_V_6" [src/runge_kutta_45.cpp:190]   --->   Operation 824 'call' 'op_V_7' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_7, i32 55, i32 139"   --->   Operation 825 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 826 [1/1] (0.00ns)   --->   "%c_V_addr_7 = getelementptr i85 %c_V, i64 0, i64 %zext_ln180" [src/runge_kutta_45.cpp:190]   --->   Operation 826 'getelementptr' 'c_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 827 [1/1] (2.31ns)   --->   "%store_ln190 = store i85 %trunc_ln, i3 %c_V_addr_7" [src/runge_kutta_45.cpp:190]   --->   Operation 827 'store' 'store_ln190' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>

State 66 <SV = 52> <Delay = 5.19>
ST_66 : Operation 828 [1/1] (0.00ns)   --->   "%cr_V_2_2_010269_load = load i85 %cr_V_2_2_010269"   --->   Operation 828 'load' 'cr_V_2_2_010269_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 829 [1/1] (0.00ns)   --->   "%cr_V_1_2_010170_load = load i85 %cr_V_1_2_010170"   --->   Operation 829 'load' 'cr_V_1_2_010170_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 830 [1/1] (0.00ns)   --->   "%cr_V_0_2_010071_load = load i85 %cr_V_0_2_010071"   --->   Operation 830 'load' 'cr_V_0_2_010071_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 831 [1/1] (0.00ns)   --->   "%r_in_V_2_5_09081_load = load i85 %r_in_V_2_5_09081"   --->   Operation 831 'load' 'r_in_V_2_5_09081_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 832 [1/1] (0.00ns)   --->   "%r_in_V_1_5_08982_load = load i85 %r_in_V_1_5_08982"   --->   Operation 832 'load' 'r_in_V_1_5_08982_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 833 [1/1] (0.00ns)   --->   "%r_in_V_0_5_08883_load = load i85 %r_in_V_0_5_08883"   --->   Operation 833 'load' 'r_in_V_0_5_08883_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 834 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_21, i85 %r_in_V_2_5_09081_load, i85 %r_in_V_1_5_08982_load, i85 %r_in_V_0_5_08883_load, i15 %empty_78, i85 %yy_loc_V, i85 %r_in_V_2_5_1_loc, i85 %r_in_V_1_5_1_loc, i85 %r_in_V_0_5_1_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 834 'call' 'call_ln127' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 835 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_23, i85 %cr_V_2_2_010269_load, i85 %cr_V_1_2_010170_load, i85 %cr_V_0_2_010071_load, i85 %c_V, i85 %cr_V_2_2_1_loc, i85 %cr_V_1_2_1_loc, i85 %cr_V_0_2_1_loc"   --->   Operation 835 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 53> <Delay = 2.54>
ST_67 : Operation 836 [1/2] (2.54ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_21, i85 %r_in_V_2_5_09081_load, i85 %r_in_V_1_5_08982_load, i85 %r_in_V_0_5_08883_load, i15 %empty_78, i85 %yy_loc_V, i85 %r_in_V_2_5_1_loc, i85 %r_in_V_1_5_1_loc, i85 %r_in_V_0_5_1_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 836 'call' 'call_ln127' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 837 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_23, i85 %cr_V_2_2_010269_load, i85 %cr_V_1_2_010170_load, i85 %cr_V_0_2_010071_load, i85 %c_V, i85 %cr_V_2_2_1_loc, i85 %cr_V_1_2_1_loc, i85 %cr_V_0_2_1_loc"   --->   Operation 837 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 54> <Delay = 5.19>
ST_68 : Operation 838 [1/1] (0.00ns)   --->   "%cv_V_2_2_010566_load = load i85 %cv_V_2_2_010566"   --->   Operation 838 'load' 'cv_V_2_2_010566_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 839 [1/1] (0.00ns)   --->   "%cv_V_1_2_010467_load = load i85 %cv_V_1_2_010467"   --->   Operation 839 'load' 'cv_V_1_2_010467_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 840 [1/1] (0.00ns)   --->   "%cv_V_0_2_010368_load = load i85 %cv_V_0_2_010368"   --->   Operation 840 'load' 'cv_V_0_2_010368_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 841 [1/1] (0.00ns)   --->   "%v_in_V_2_2_09378_load = load i85 %v_in_V_2_2_09378"   --->   Operation 841 'load' 'v_in_V_2_2_09378_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 842 [1/1] (0.00ns)   --->   "%v_in_V_1_2_09279_load = load i85 %v_in_V_1_2_09279"   --->   Operation 842 'load' 'v_in_V_1_2_09279_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 843 [1/1] (0.00ns)   --->   "%v_in_V_0_2_09180_load = load i85 %v_in_V_0_2_09180"   --->   Operation 843 'load' 'v_in_V_0_2_09180_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 844 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_22, i85 %v_in_V_2_2_09378_load, i85 %v_in_V_1_2_09279_load, i85 %v_in_V_0_2_09180_load, i15 %empty_78, i85 %yy_loc_V, i85 %v_in_V_2_2_1_loc, i85 %v_in_V_1_2_1_loc, i85 %v_in_V_0_2_1_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 844 'call' 'call_ln127' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 845 [2/2] (1.58ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_24, i85 %cv_V_2_2_010566_load, i85 %cv_V_1_2_010467_load, i85 %cv_V_0_2_010368_load, i85 %c_V, i85 %cv_V_2_2_1_loc, i85 %cv_V_1_2_1_loc, i85 %cv_V_0_2_1_loc"   --->   Operation 845 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 55> <Delay = 2.54>
ST_69 : Operation 846 [1/2] (2.54ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_22, i85 %v_in_V_2_2_09378_load, i85 %v_in_V_1_2_09279_load, i85 %v_in_V_0_2_09180_load, i15 %empty_78, i85 %yy_loc_V, i85 %v_in_V_2_2_1_loc, i85 %v_in_V_1_2_1_loc, i85 %v_in_V_0_2_1_loc" [src/runge_kutta_45.cpp:127]   --->   Operation 846 'call' 'call_ln127' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 847 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_24, i85 %cv_V_2_2_010566_load, i85 %cv_V_1_2_010467_load, i85 %cv_V_0_2_010368_load, i85 %c_V, i85 %cv_V_2_2_1_loc, i85 %cv_V_1_2_1_loc, i85 %cv_V_0_2_1_loc"   --->   Operation 847 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 56> <Delay = 1.58>
ST_70 : Operation 848 [1/1] (0.00ns)   --->   "%r_in_V_2_5_1_loc_load = load i85 %r_in_V_2_5_1_loc"   --->   Operation 848 'load' 'r_in_V_2_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 849 [1/1] (0.00ns)   --->   "%r_in_V_1_5_1_loc_load = load i85 %r_in_V_1_5_1_loc"   --->   Operation 849 'load' 'r_in_V_1_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 850 [1/1] (0.00ns)   --->   "%r_in_V_0_5_1_loc_load = load i85 %r_in_V_0_5_1_loc"   --->   Operation 850 'load' 'r_in_V_0_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 851 [1/1] (0.00ns)   --->   "%v_in_V_2_2_1_loc_load = load i85 %v_in_V_2_2_1_loc"   --->   Operation 851 'load' 'v_in_V_2_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 852 [1/1] (0.00ns)   --->   "%v_in_V_1_2_1_loc_load = load i85 %v_in_V_1_2_1_loc"   --->   Operation 852 'load' 'v_in_V_1_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 853 [1/1] (0.00ns)   --->   "%v_in_V_0_2_1_loc_load = load i85 %v_in_V_0_2_1_loc"   --->   Operation 853 'load' 'v_in_V_0_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 854 [1/1] (0.00ns)   --->   "%cr_V_2_2_1_loc_load = load i85 %cr_V_2_2_1_loc"   --->   Operation 854 'load' 'cr_V_2_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 855 [1/1] (0.00ns)   --->   "%cr_V_1_2_1_loc_load = load i85 %cr_V_1_2_1_loc"   --->   Operation 855 'load' 'cr_V_1_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 856 [1/1] (0.00ns)   --->   "%cr_V_0_2_1_loc_load = load i85 %cr_V_0_2_1_loc"   --->   Operation 856 'load' 'cr_V_0_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 857 [1/1] (0.00ns)   --->   "%cv_V_2_2_1_loc_load = load i85 %cv_V_2_2_1_loc"   --->   Operation 857 'load' 'cv_V_2_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 858 [1/1] (0.00ns)   --->   "%cv_V_1_2_1_loc_load = load i85 %cv_V_1_2_1_loc"   --->   Operation 858 'load' 'cv_V_1_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 859 [1/1] (0.00ns)   --->   "%cv_V_0_2_1_loc_load = load i85 %cv_V_0_2_1_loc"   --->   Operation 859 'load' 'cv_V_0_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 860 [1/1] (1.58ns)   --->   "%br_ln63 = br void %for.body.i" [src/runge_kutta_45.cpp:63]   --->   Operation 860 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 71 <SV = 57> <Delay = 8.37>
ST_71 : Operation 861 [1/1] (0.00ns)   --->   "%i_11 = phi i2 %add_ln63_1, void %for.cond.cleanup11.i.i368, i2 0, void %load-store-loop2746.preheader"   --->   Operation 861 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 862 [1/1] (0.95ns)   --->   "%icmp_ln63_1 = icmp_eq  i2 %i_11, i2 3" [src/runge_kutta_45.cpp:63]   --->   Operation 862 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 863 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 863 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 864 [1/1] (1.56ns)   --->   "%add_ln63_1 = add i2 %i_11, i2 1" [src/runge_kutta_45.cpp:63]   --->   Operation 864 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %for.body.i.split, void %load-store-loop2734.preheader" [src/runge_kutta_45.cpp:63]   --->   Operation 865 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 866 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/runge_kutta_45.cpp:63]   --->   Operation 866 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 867 [1/1] (1.70ns)   --->   "%tmp_19 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %v_in_V_0_2_1_loc_load, i85 %v_in_V_1_2_1_loc_load, i85 %v_in_V_2_2_1_loc_load, i2 %i_11"   --->   Operation 867 'mux' 'tmp_19' <Predicate = (!icmp_ln63_1)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 868 [1/1] (1.70ns)   --->   "%tmp_20 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cv_V_0_2_1_loc_load, i85 %cv_V_1_2_1_loc_load, i85 %cv_V_2_2_1_loc_load, i2 %i_11"   --->   Operation 868 'mux' 'tmp_20' <Predicate = (!icmp_ln63_1)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 869 [1/1] (4.12ns)   --->   "%dr_dt_V_0_2 = add i85 %tmp_20, i85 %tmp_19"   --->   Operation 869 'add' 'dr_dt_V_0_2' <Predicate = (!icmp_ln63_1)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 870 [1/1] (0.95ns)   --->   "%switch_ln64 = switch i2 %i_11, void %branch53, i2 0, void %for.body.i.split.for.body.i.split360_crit_edge, i2 1, void %branch52" [src/runge_kutta_45.cpp:64]   --->   Operation 870 'switch' 'switch_ln64' <Predicate = (!icmp_ln63_1)> <Delay = 0.95>
ST_71 : Operation 871 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0_2, i85 %dr_dt_V_2_1" [src/runge_kutta_45.cpp:64]   --->   Operation 871 'store' 'store_ln64' <Predicate = (!icmp_ln63_1 & i_11 == 1)> <Delay = 0.00>
ST_71 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i.split360" [src/runge_kutta_45.cpp:64]   --->   Operation 872 'br' 'br_ln64' <Predicate = (!icmp_ln63_1 & i_11 == 1)> <Delay = 0.00>
ST_71 : Operation 873 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0_2, i85 %dr_dt_V_2_2" [src/runge_kutta_45.cpp:64]   --->   Operation 873 'store' 'store_ln64' <Predicate = (!icmp_ln63_1 & i_11 == 0)> <Delay = 0.00>
ST_71 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i.split360" [src/runge_kutta_45.cpp:64]   --->   Operation 874 'br' 'br_ln64' <Predicate = (!icmp_ln63_1 & i_11 == 0)> <Delay = 0.00>
ST_71 : Operation 875 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0_2, i85 %dr_dt_V_2" [src/runge_kutta_45.cpp:64]   --->   Operation 875 'store' 'store_ln64' <Predicate = (!icmp_ln63_1 & i_11 != 0 & i_11 != 1)> <Delay = 0.00>
ST_71 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i.split360" [src/runge_kutta_45.cpp:64]   --->   Operation 876 'br' 'br_ln64' <Predicate = (!icmp_ln63_1 & i_11 != 0 & i_11 != 1)> <Delay = 0.00>
ST_71 : Operation 877 [1/1] (0.00ns)   --->   "%r_in_V_2_4_08784_load = load i86 %r_in_V_2_4_08784"   --->   Operation 877 'load' 'r_in_V_2_4_08784_load' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 878 [1/1] (0.00ns)   --->   "%r_in_V_1_4_08685_load = load i86 %r_in_V_1_4_08685"   --->   Operation 878 'load' 'r_in_V_1_4_08685_load' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 879 [1/1] (0.00ns)   --->   "%r_in_V_0_4_08586_load = load i86 %r_in_V_0_4_08586"   --->   Operation 879 'load' 'r_in_V_0_4_08586_load' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 880 [2/2] (7.41ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_add_constant_loop3, i86 %r_in_V_2_4_08784_load, i86 %r_in_V_1_4_08685_load, i86 %r_in_V_0_4_08586_load, i85 %r_in_V_0_5_1_loc_load, i85 %r_in_V_1_5_1_loc_load, i85 %r_in_V_2_5_1_loc_load, i85 %cr_V_0_2_1_loc_load, i85 %cr_V_1_2_1_loc_load, i85 %cr_V_2_2_1_loc_load, i86 %r_in_V_2_4_2_loc, i86 %r_in_V_1_4_2_loc, i86 %r_in_V_0_4_2_loc"   --->   Operation 880 'call' 'call_ln0' <Predicate = (!icmp_ln63_1)> <Delay = 7.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 881 [1/1] (0.00ns)   --->   "%dr_dt_V_2_load = load i85 %dr_dt_V_2"   --->   Operation 881 'load' 'dr_dt_V_2_load' <Predicate = (icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 882 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_load = load i85 %dr_dt_V_2_1"   --->   Operation 882 'load' 'dr_dt_V_2_1_load' <Predicate = (icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 883 [1/1] (0.00ns)   --->   "%dr_dt_V_2_2_load = load i85 %dr_dt_V_2_2"   --->   Operation 883 'load' 'dr_dt_V_2_2_load' <Predicate = (icmp_ln63_1)> <Delay = 0.00>
ST_71 : Operation 884 [2/2] (4.96ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_27, i85 %k_V, i85 %dr_dt_V_2_2_load, i85 %dr_dt_V_2_1_load, i85 %dr_dt_V_2_load"   --->   Operation 884 'call' 'call_ln0' <Predicate = (icmp_ln63_1)> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 885 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_1"   --->   Operation 885 'store' 'store_ln884' <Predicate = (icmp_ln63_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_71 : Operation 886 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_2"   --->   Operation 886 'store' 'store_ln884' <Predicate = (icmp_ln63_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 72 <SV = 58> <Delay = 2.54>
ST_72 : Operation 887 [1/2] (2.54ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_add_constant_loop3, i86 %r_in_V_2_4_08784_load, i86 %r_in_V_1_4_08685_load, i86 %r_in_V_0_4_08586_load, i85 %r_in_V_0_5_1_loc_load, i85 %r_in_V_1_5_1_loc_load, i85 %r_in_V_2_5_1_loc_load, i85 %cr_V_0_2_1_loc_load, i85 %cr_V_1_2_1_loc_load, i85 %cr_V_2_2_1_loc_load, i86 %r_in_V_2_4_2_loc, i86 %r_in_V_1_4_2_loc, i86 %r_in_V_0_4_2_loc"   --->   Operation 887 'call' 'call_ln0' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 59> <Delay = 0.00>
ST_73 : Operation 888 [1/1] (0.00ns)   --->   "%r_in_V_2_4_2_loc_load = load i86 %r_in_V_2_4_2_loc"   --->   Operation 888 'load' 'r_in_V_2_4_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 889 [1/1] (0.00ns)   --->   "%r_in_V_1_4_2_loc_load = load i86 %r_in_V_1_4_2_loc"   --->   Operation 889 'load' 'r_in_V_1_4_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 890 [1/1] (0.00ns)   --->   "%r_in_V_0_4_2_loc_load = load i86 %r_in_V_0_4_2_loc"   --->   Operation 890 'load' 'r_in_V_0_4_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 891 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop4, i86 %r_in_V_0_4_2_loc_load, i86 %r_in_V_1_4_2_loc_load, i86 %r_in_V_2_4_2_loc_load, i177 %squared_sum_V_3_0_loc"   --->   Operation 891 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 60> <Delay = 0.95>
ST_74 : Operation 892 [1/2] (0.95ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop4, i86 %r_in_V_0_4_2_loc_load, i86 %r_in_V_1_4_2_loc_load, i86 %r_in_V_2_4_2_loc_load, i177 %squared_sum_V_3_0_loc"   --->   Operation 892 'call' 'call_ln0' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 61> <Delay = 5.07>
ST_75 : Operation 893 [1/1] (0.00ns)   --->   "%squared_sum_V_3_0_loc_load = load i177 %squared_sum_V_3_0_loc"   --->   Operation 893 'load' 'squared_sum_V_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 894 [2/2] (1.58ns)   --->   "%norm_r_V_1 = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %squared_sum_V_3_0_loc_load" [src/runge_kutta_45.cpp:41]   --->   Operation 894 'call' 'norm_r_V_1' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 895 [2/2] (5.07ns)   --->   "%mu_over_r_squared_V_1 = call i122 @division, i86 %ref_tmp23_i_i_0, i177 %squared_sum_V_3_0_loc_load"   --->   Operation 895 'call' 'mu_over_r_squared_V_1' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 62> <Delay = 6.77>
ST_76 : Operation 896 [1/2] (0.00ns)   --->   "%norm_r_V_1 = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %squared_sum_V_3_0_loc_load" [src/runge_kutta_45.cpp:41]   --->   Operation 896 'call' 'norm_r_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 897 [1/2] (5.07ns)   --->   "%mu_over_r_squared_V_1 = call i122 @division, i86 %ref_tmp23_i_i_0, i177 %squared_sum_V_3_0_loc_load"   --->   Operation 897 'call' 'mu_over_r_squared_V_1' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i144 @_ssdm_op_BitConcatenate.i144.i89.i55, i89 %norm_r_V_1, i55 0"   --->   Operation 898 'bitconcatenate' 'shl_ln884_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i144 %shl_ln884_1" [src/runge_kutta_45.cpp:45]   --->   Operation 899 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 900 [1/1] (1.70ns)   --->   "%tmp_24 = mux i86 @_ssdm_op_Mux.ap_auto.3i86.i2, i86 %r_in_V_0_4_2_loc_load, i86 %r_in_V_1_4_2_loc_load, i86 %r_in_V_2_4_2_loc_load, i2 %i_11" [src/runge_kutta_45.cpp:45]   --->   Operation 900 'mux' 'tmp_24' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 901 [2/2] (5.07ns)   --->   "%versor_r_i_V_1 = call i122 @division, i86 %tmp_24, i177 %zext_ln45_1"   --->   Operation 901 'call' 'versor_r_i_V_1' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 63> <Delay = 60.0>
ST_77 : Operation 902 [1/2] (5.07ns)   --->   "%versor_r_i_V_1 = call i122 @division, i86 %tmp_24, i177 %zext_ln45_1"   --->   Operation 902 'call' 'versor_r_i_V_1' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln887_2 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %mu_over_r_squared_V_1, i55 0"   --->   Operation 903 'bitconcatenate' 'shl_ln887_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln887_3 = bitconcatenate i177 @_ssdm_op_BitConcatenate.i177.i122.i55, i122 %versor_r_i_V_1, i55 0"   --->   Operation 904 'bitconcatenate' 'shl_ln887_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 905 [1/1] (49.2ns)   --->   "%op_V_s = call i177 @multiply, i177 %shl_ln887_2, i177 %shl_ln887_3" [src/runge_kutta_45.cpp:47]   --->   Operation 905 'call' 'op_V_s' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln1454_2 = trunc i177 %op_V_s"   --->   Operation 906 'trunc' 'trunc_ln1454_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 907 [1/1] (5.70ns)   --->   "%r_V_3 = sub i140 0, i140 %trunc_ln1454_2"   --->   Operation 907 'sub' 'r_V_3' <Predicate = true> <Delay = 5.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 908 [1/1] (0.00ns)   --->   "%dv_dt_V_0_2 = partselect i85 @_ssdm_op_PartSelect.i85.i140.i32.i32, i140 %r_V_3, i32 55, i32 139"   --->   Operation 908 'partselect' 'dv_dt_V_0_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 909 [1/1] (0.95ns)   --->   "%switch_ln47 = switch i2 %i_11, void %branch56, i2 0, void %for.body.i.split360.for.cond.cleanup11.i.i368_crit_edge, i2 1, void %branch55" [src/runge_kutta_45.cpp:47]   --->   Operation 909 'switch' 'switch_ln47' <Predicate = true> <Delay = 0.95>
ST_77 : Operation 910 [1/1] (0.00ns)   --->   "%store_ln47 = store i85 %dv_dt_V_0_2, i85 %dv_dt_V_2_1" [src/runge_kutta_45.cpp:47]   --->   Operation 910 'store' 'store_ln47' <Predicate = (i_11 == 1)> <Delay = 0.00>
ST_77 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i368" [src/runge_kutta_45.cpp:47]   --->   Operation 911 'br' 'br_ln47' <Predicate = (i_11 == 1)> <Delay = 0.00>
ST_77 : Operation 912 [1/1] (0.00ns)   --->   "%store_ln47 = store i85 %dv_dt_V_0_2, i85 %dv_dt_V_2_2" [src/runge_kutta_45.cpp:47]   --->   Operation 912 'store' 'store_ln47' <Predicate = (i_11 == 0)> <Delay = 0.00>
ST_77 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i368" [src/runge_kutta_45.cpp:47]   --->   Operation 913 'br' 'br_ln47' <Predicate = (i_11 == 0)> <Delay = 0.00>
ST_77 : Operation 914 [1/1] (0.00ns)   --->   "%store_ln47 = store i85 %dv_dt_V_0_2, i85 %dv_dt_V_2" [src/runge_kutta_45.cpp:47]   --->   Operation 914 'store' 'store_ln47' <Predicate = (i_11 != 0 & i_11 != 1)> <Delay = 0.00>
ST_77 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond.cleanup11.i.i368" [src/runge_kutta_45.cpp:47]   --->   Operation 915 'br' 'br_ln47' <Predicate = (i_11 != 0 & i_11 != 1)> <Delay = 0.00>
ST_77 : Operation 916 [1/1] (0.00ns)   --->   "%store_ln63 = store i86 %r_in_V_0_4_2_loc_load, i86 %r_in_V_0_4_08586" [src/runge_kutta_45.cpp:63]   --->   Operation 916 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 917 [1/1] (0.00ns)   --->   "%store_ln63 = store i86 %r_in_V_1_4_2_loc_load, i86 %r_in_V_1_4_08685" [src/runge_kutta_45.cpp:63]   --->   Operation 917 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 918 [1/1] (0.00ns)   --->   "%store_ln63 = store i86 %r_in_V_2_4_2_loc_load, i86 %r_in_V_2_4_08784" [src/runge_kutta_45.cpp:63]   --->   Operation 918 'store' 'store_ln63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body.i" [src/runge_kutta_45.cpp:63]   --->   Operation 919 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 78 <SV = 58> <Delay = 3.25>
ST_78 : Operation 920 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_27, i85 %k_V, i85 %dr_dt_V_2_2_load, i85 %dr_dt_V_2_1_load, i85 %dr_dt_V_2_load"   --->   Operation 920 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 921 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_3"   --->   Operation 921 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_78 : Operation 922 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_4"   --->   Operation 922 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 79 <SV = 59> <Delay = 4.96>
ST_79 : Operation 923 [1/1] (0.00ns)   --->   "%dv_dt_V_2_load = load i85 %dv_dt_V_2"   --->   Operation 923 'load' 'dv_dt_V_2_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 924 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1_load = load i85 %dv_dt_V_2_1"   --->   Operation 924 'load' 'dv_dt_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 925 [1/1] (0.00ns)   --->   "%dv_dt_V_2_2_load = load i85 %dv_dt_V_2_2"   --->   Operation 925 'load' 'dv_dt_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 926 [2/2] (4.96ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_28, i85 %dv_dt_V_2_2_load, i85 %dv_dt_V_2_1_load, i85 %dv_dt_V_2_load, i85 %k_V"   --->   Operation 926 'call' 'call_ln0' <Predicate = true> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 927 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_5"   --->   Operation 927 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_79 : Operation 928 [1/1] (3.25ns)   --->   "%store_ln884 = store i177 0, i3 %e_V_addr_6"   --->   Operation 928 'store' 'store_ln884' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 80 <SV = 60> <Delay = 1.58>
ST_80 : Operation 929 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_28, i85 %dv_dt_V_2_2_load, i85 %dv_dt_V_2_1_load, i85 %dv_dt_V_2_load, i85 %k_V"   --->   Operation 929 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 930 [1/1] (1.58ns)   --->   "%br_ln195 = br void %for.inc276.split" [src/runge_kutta_45.cpp:195]   --->   Operation 930 'br' 'br_ln195' <Predicate = true> <Delay = 1.58>

State 81 <SV = 61> <Delay = 4.98>
ST_81 : Operation 931 [1/1] (0.00ns)   --->   "%n_213 = phi i3 0, void %load-store-loop2734.preheader, i3 %n_4, void %for.inc276.split"   --->   Operation 931 'phi' 'n_213' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i3 %n_213" [src/runge_kutta_45.cpp:195]   --->   Operation 932 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i3 %n_213" [src/runge_kutta_45.cpp:201]   --->   Operation 933 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 934 [1/1] (0.00ns)   --->   "%out_V_addr_7 = getelementptr i85 %k_V, i64 0, i64 %zext_ln195" [src/runge_kutta_45.cpp:201]   --->   Operation 934 'getelementptr' 'out_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 935 [1/1] (1.73ns)   --->   "%add_ln201 = add i4 %zext_ln201_2, i4 6" [src/runge_kutta_45.cpp:201]   --->   Operation 935 'add' 'add_ln201' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i4 %add_ln201" [src/runge_kutta_45.cpp:201]   --->   Operation 936 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 937 [1/1] (0.00ns)   --->   "%out_V_addr_8 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_3" [src/runge_kutta_45.cpp:201]   --->   Operation 937 'getelementptr' 'out_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 938 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln195" [src/runge_kutta_45.cpp:195]   --->   Operation 938 'getelementptr' 'e_V_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 939 [2/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:201]   --->   Operation 939 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_81 : Operation 940 [2/2] (3.25ns)   --->   "%out_V_load_7 = load i6 %out_V_addr_7" [src/runge_kutta_45.cpp:201]   --->   Operation 940 'load' 'out_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_81 : Operation 941 [2/2] (3.25ns)   --->   "%out_V_load_8 = load i6 %out_V_addr_8" [src/runge_kutta_45.cpp:201]   --->   Operation 941 'load' 'out_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 82 <SV = 62> <Delay = 24.6>
ST_82 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i3 %n_213" [src/runge_kutta_45.cpp:201]   --->   Operation 942 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 943 [1/1] (1.78ns)   --->   "%add_ln201_1 = add i5 %zext_ln201_1, i5 12" [src/runge_kutta_45.cpp:201]   --->   Operation 943 'add' 'add_ln201_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln201_4 = zext i5 %add_ln201_1" [src/runge_kutta_45.cpp:201]   --->   Operation 944 'zext' 'zext_ln201_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 945 [1/1] (0.00ns)   --->   "%out_V_addr_9 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_4" [src/runge_kutta_45.cpp:201]   --->   Operation 945 'getelementptr' 'out_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 946 [1/1] (1.78ns)   --->   "%add_ln201_2 = add i5 %zext_ln201_1, i5 18" [src/runge_kutta_45.cpp:201]   --->   Operation 946 'add' 'add_ln201_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln201_5 = zext i5 %add_ln201_2" [src/runge_kutta_45.cpp:201]   --->   Operation 947 'zext' 'zext_ln201_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 948 [1/1] (0.00ns)   --->   "%out_V_addr_10 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_5" [src/runge_kutta_45.cpp:201]   --->   Operation 948 'getelementptr' 'out_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 949 [1/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr" [src/runge_kutta_45.cpp:201]   --->   Operation 949 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_82 : Operation 950 [1/2] (3.25ns)   --->   "%out_V_load_7 = load i6 %out_V_addr_7" [src/runge_kutta_45.cpp:201]   --->   Operation 950 'load' 'out_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_82 : Operation 951 [1/1] (21.3ns)   --->   "%macply_ret = call i177 @macply, i177 %e_V_load, i85 44410496325459, i85 %out_V_load_7" [src/runge_kutta_45.cpp:201]   --->   Operation 951 'call' 'macply_ret' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 952 [1/2] (3.25ns)   --->   "%out_V_load_8 = load i6 %out_V_addr_8" [src/runge_kutta_45.cpp:201]   --->   Operation 952 'load' 'out_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_82 : Operation 953 [2/2] (3.25ns)   --->   "%out_V_load_9 = load i6 %out_V_addr_9" [src/runge_kutta_45.cpp:201]   --->   Operation 953 'load' 'out_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_82 : Operation 954 [2/2] (3.25ns)   --->   "%out_V_load_10 = load i6 %out_V_addr_10" [src/runge_kutta_45.cpp:201]   --->   Operation 954 'load' 'out_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 83 <SV = 63> <Delay = 21.3>
ST_83 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i3 %n_213" [src/runge_kutta_45.cpp:201]   --->   Operation 955 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n_213" [src/runge_kutta_45.cpp:201]   --->   Operation 956 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i4 %tmp_21" [src/runge_kutta_45.cpp:201]   --->   Operation 957 'sext' 'sext_ln201' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln201_6 = zext i5 %sext_ln201" [src/runge_kutta_45.cpp:201]   --->   Operation 958 'zext' 'zext_ln201_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 959 [1/1] (0.00ns)   --->   "%out_V_addr_11 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_6" [src/runge_kutta_45.cpp:201]   --->   Operation 959 'getelementptr' 'out_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 960 [1/1] (1.82ns)   --->   "%add_ln201_3 = add i6 %zext_ln201, i6 30" [src/runge_kutta_45.cpp:201]   --->   Operation 960 'add' 'add_ln201_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln201_7 = zext i6 %add_ln201_3" [src/runge_kutta_45.cpp:201]   --->   Operation 961 'zext' 'zext_ln201_7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 962 [1/1] (0.00ns)   --->   "%out_V_addr_12 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_7" [src/runge_kutta_45.cpp:201]   --->   Operation 962 'getelementptr' 'out_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 963 [1/1] (21.3ns)   --->   "%macply_ret1 = call i177 @macply, i177 %macply_ret, i85 0, i85 %out_V_load_8" [src/runge_kutta_45.cpp:201]   --->   Operation 963 'call' 'macply_ret1' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 964 [1/2] (3.25ns)   --->   "%out_V_load_9 = load i6 %out_V_addr_9" [src/runge_kutta_45.cpp:201]   --->   Operation 964 'load' 'out_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_83 : Operation 965 [1/2] (3.25ns)   --->   "%out_V_load_10 = load i6 %out_V_addr_10" [src/runge_kutta_45.cpp:201]   --->   Operation 965 'load' 'out_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_83 : Operation 966 [2/2] (3.25ns)   --->   "%out_V_load_11 = load i6 %out_V_addr_11" [src/runge_kutta_45.cpp:201]   --->   Operation 966 'load' 'out_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_83 : Operation 967 [2/2] (3.25ns)   --->   "%out_V_load_12 = load i6 %out_V_addr_12" [src/runge_kutta_45.cpp:201]   --->   Operation 967 'load' 'out_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_83 : Operation 968 [1/1] (1.13ns)   --->   "%icmp_ln195 = icmp_eq  i3 %n_213, i3 5" [src/runge_kutta_45.cpp:195]   --->   Operation 968 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc276.split, void %for.body292.preheader" [src/runge_kutta_45.cpp:195]   --->   Operation 969 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>

State 84 <SV = 64> <Delay = 21.3>
ST_84 : Operation 970 [1/1] (1.82ns)   --->   "%add_ln201_4 = add i6 %zext_ln201, i6 36" [src/runge_kutta_45.cpp:201]   --->   Operation 970 'add' 'add_ln201_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln201_8 = zext i6 %add_ln201_4" [src/runge_kutta_45.cpp:201]   --->   Operation 971 'zext' 'zext_ln201_8' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 972 [1/1] (0.00ns)   --->   "%out_V_addr_13 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_8" [src/runge_kutta_45.cpp:201]   --->   Operation 972 'getelementptr' 'out_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 973 [1/1] (21.3ns)   --->   "%macply_ret2 = call i177 @macply, i177 %macply_ret1, i85 38685626227514911393032706, i85 %out_V_load_9" [src/runge_kutta_45.cpp:201]   --->   Operation 973 'call' 'macply_ret2' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 974 [1/2] (3.25ns)   --->   "%out_V_load_11 = load i6 %out_V_addr_11" [src/runge_kutta_45.cpp:201]   --->   Operation 974 'load' 'out_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_84 : Operation 975 [1/2] (3.25ns)   --->   "%out_V_load_12 = load i6 %out_V_addr_12" [src/runge_kutta_45.cpp:201]   --->   Operation 975 'load' 'out_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_84 : Operation 976 [2/2] (3.25ns)   --->   "%out_V_load_13 = load i6 %out_V_addr_13" [src/runge_kutta_45.cpp:201]   --->   Operation 976 'load' 'out_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 85 <SV = 65> <Delay = 21.3>
ST_85 : Operation 977 [1/1] (21.3ns)   --->   "%macply_ret3 = call i177 @macply, i177 %macply_ret2, i85 1332314889763772, i85 %out_V_load_10" [src/runge_kutta_45.cpp:201]   --->   Operation 977 'call' 'macply_ret3' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 978 [1/2] (3.25ns)   --->   "%out_V_load_13 = load i6 %out_V_addr_13" [src/runge_kutta_45.cpp:201]   --->   Operation 978 'load' 'out_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>

State 86 <SV = 66> <Delay = 21.3>
ST_86 : Operation 979 [1/1] (21.3ns)   --->   "%macply_ret4 = call i177 @macply, i177 %macply_ret3, i85 38685626225835572166752746, i85 %out_V_load_11" [src/runge_kutta_45.cpp:201]   --->   Operation 979 'call' 'macply_ret4' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 67> <Delay = 21.3>
ST_87 : Operation 980 [1/1] (21.3ns)   --->   "%macply_ret5 = call i177 @macply, i177 %macply_ret4, i85 1509778160794681, i85 %out_V_load_12" [src/runge_kutta_45.cpp:201]   --->   Operation 980 'call' 'macply_ret5' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 981 [1/1] (1.65ns)   --->   "%n_4 = add i3 %n_213, i3 1" [src/runge_kutta_45.cpp:195]   --->   Operation 981 'add' 'n_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 68> <Delay = 21.3>
ST_88 : Operation 982 [1/1] (21.3ns)   --->   "%macply_ret6 = call i177 @macply, i177 %macply_ret5, i85 38685626226767413665123533, i85 %out_V_load_13" [src/runge_kutta_45.cpp:201]   --->   Operation 982 'call' 'macply_ret6' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 69> <Delay = 52.5>
ST_89 : Operation 983 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 983 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 984 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:196]   --->   Operation 984 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 985 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/runge_kutta_45.cpp:195]   --->   Operation 985 'specloopname' 'specloopname_ln195' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 986 [1/1] (49.2ns)   --->   "%ref_tmp2 = call i177 @multiply, i177 %sext_ln160, i177 %macply_ret6" [src/runge_kutta_45.cpp:204]   --->   Operation 986 'call' 'ref_tmp2' <Predicate = true> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 987 [1/1] (3.25ns)   --->   "%store_ln204 = store i177 %ref_tmp2, i3 %e_V_addr" [src/runge_kutta_45.cpp:204]   --->   Operation 987 'store' 'store_ln204' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>

State 90 <SV = 70> <Delay = 0.00>
ST_90 : Operation 988 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop5, i177 %e_V, i177 %err_squared_sum_V_0_loc"   --->   Operation 988 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 71> <Delay = 2.71>
ST_91 : Operation 989 [1/2] (2.71ns)   --->   "%call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop5, i177 %e_V, i177 %err_squared_sum_V_0_loc"   --->   Operation 989 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 72> <Delay = 1.58>
ST_92 : Operation 990 [1/1] (0.00ns)   --->   "%err_squared_sum_V_0_loc_load = load i177 %err_squared_sum_V_0_loc"   --->   Operation 990 'load' 'err_squared_sum_V_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 991 [2/2] (1.58ns)   --->   "%err_V = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %err_squared_sum_V_0_loc_load" [src/runge_kutta_45.cpp:212]   --->   Operation 991 'call' 'err_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 73> <Delay = 8.24>
ST_93 : Operation 992 [1/2] (0.00ns)   --->   "%err_V = call i89 @fxp_sqrt<89, 34, 177, 67>, i177 %err_squared_sum_V_0_loc_load" [src/runge_kutta_45.cpp:212]   --->   Operation 992 'call' 'err_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 993 [1/1] (3.04ns)   --->   "%icmp_ln1698 = icmp_ugt  i89 %err_V, i89 %conv_i602"   --->   Operation 993 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 994 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln1698, void %update_1, void %if.else332" [src/runge_kutta_45.cpp:216]   --->   Operation 994 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 995 [1/1] (0.00ns)   --->   "%idxprom318 = zext i32 %tk_next" [src/runge_kutta_45.cpp:148]   --->   Operation 995 'zext' 'idxprom318' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_93 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln125_2, i3 0" [src/runge_kutta_45.cpp:220]   --->   Operation 996 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_93 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln125_1, i1 0" [src/runge_kutta_45.cpp:220]   --->   Operation 997 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_93 : Operation 998 [1/1] (1.94ns)   --->   "%sub_ln220 = sub i15 %tmp_25, i15 %tmp_26" [src/runge_kutta_45.cpp:220]   --->   Operation 998 'sub' 'sub_ln220' <Predicate = (!icmp_ln1698)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 999 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_update_1, i15 %empty_78, i85 %yy_loc_V, i15 %sub_ln220, i85 %c_V" [src/runge_kutta_45.cpp:127]   --->   Operation 999 'call' 'call_ln127' <Predicate = (!icmp_ln1698)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1000 [1/1] (4.12ns)   --->   "%add_ln859 = add i85 %lhs_V_6137, i85 %h_loc_8"   --->   Operation 1000 'add' 'add_ln859' <Predicate = (!icmp_ln1698)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1001 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_2 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom318" [src/runge_kutta_45.cpp:222]   --->   Operation 1001 'getelementptr' 'tt_loc_V_addr_2' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_93 : Operation 1002 [1/1] (3.25ns)   --->   "%store_ln222 = store i85 %add_ln859, i12 %tt_loc_V_addr_2" [src/runge_kutta_45.cpp:222]   --->   Operation 1002 'store' 'store_ln222' <Predicate = (!icmp_ln1698)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_93 : Operation 1003 [1/1] (3.00ns)   --->   "%icmp_ln1698_1 = icmp_sgt  i85 %h_loc_8, i85 %h_min_loc_7"   --->   Operation 1003 'icmp' 'icmp_ln1698_1' <Predicate = (icmp_ln1698)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1004 [1/1] (1.70ns)   --->   "%br_ln228 = br i1 %icmp_ln1698_1, void %update_2, void %update_h" [src/runge_kutta_45.cpp:228]   --->   Operation 1004 'br' 'br_ln228' <Predicate = (icmp_ln1698)> <Delay = 1.70>
ST_93 : Operation 1005 [1/1] (0.00ns)   --->   "%idxprom348 = zext i32 %tk_next" [src/runge_kutta_45.cpp:148]   --->   Operation 1005 'zext' 'idxprom348' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_93 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln125_2, i3 0" [src/runge_kutta_45.cpp:231]   --->   Operation 1006 'bitconcatenate' 'tmp_27' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_93 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln125_1, i1 0" [src/runge_kutta_45.cpp:231]   --->   Operation 1007 'bitconcatenate' 'tmp_28' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_93 : Operation 1008 [1/1] (1.94ns)   --->   "%sub_ln231 = sub i15 %tmp_27, i15 %tmp_28" [src/runge_kutta_45.cpp:231]   --->   Operation 1008 'sub' 'sub_ln231' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1009 [2/2] (5.19ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_update_2, i15 %empty_78, i85 %yy_loc_V, i15 %sub_ln231, i85 %c_V" [src/runge_kutta_45.cpp:127]   --->   Operation 1009 'call' 'call_ln127' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1010 [1/1] (4.12ns)   --->   "%add_ln859_3 = add i85 %lhs_V_6137, i85 %h_loc_8"   --->   Operation 1010 'add' 'add_ln859_3' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1011 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_3 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom348" [src/runge_kutta_45.cpp:233]   --->   Operation 1011 'getelementptr' 'tt_loc_V_addr_3' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00>
ST_93 : Operation 1012 [1/1] (3.25ns)   --->   "%store_ln233 = store i85 %add_ln859_3, i12 %tt_loc_V_addr_3" [src/runge_kutta_45.cpp:233]   --->   Operation 1012 'store' 'store_ln233' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>

State 94 <SV = 74> <Delay = 4.96>
ST_94 : Operation 1013 [1/2] (0.00ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_update_1, i15 %empty_78, i85 %yy_loc_V, i15 %sub_ln220, i85 %c_V" [src/runge_kutta_45.cpp:127]   --->   Operation 1013 'call' 'call_ln127' <Predicate = (!icmp_ln1698)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1014 [1/1] (1.70ns)   --->   "%br_ln227 = br void %update_h" [src/runge_kutta_45.cpp:227]   --->   Operation 1014 'br' 'br_ln227' <Predicate = (!icmp_ln1698)> <Delay = 1.70>
ST_94 : Operation 1015 [1/2] (0.00ns)   --->   "%call_ln127 = call void @runge_kutta_45_Pipeline_update_2, i15 %empty_78, i85 %yy_loc_V, i15 %sub_ln231, i85 %c_V" [src/runge_kutta_45.cpp:127]   --->   Operation 1015 'call' 'call_ln127' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1016 [1/1] (1.70ns)   --->   "%br_ln238 = br void %update_h" [src/runge_kutta_45.cpp:238]   --->   Operation 1016 'br' 'br_ln238' <Predicate = (icmp_ln1698 & !icmp_ln1698_1)> <Delay = 1.70>
ST_94 : Operation 1017 [1/1] (0.00ns)   --->   "%tk_prev = phi i32 %tk_next, void %update_2, i32 %tk_next, void %update_1, i32 %tk_prev136, void %if.else332"   --->   Operation 1017 'phi' 'tk_prev' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:127]   --->   Operation 1018 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i32 %tk_prev" [src/runge_kutta_45.cpp:127]   --->   Operation 1019 'trunc' 'trunc_ln127_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i32 %tk_prev" [src/runge_kutta_45.cpp:129]   --->   Operation 1020 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln127_1, i3 0" [src/runge_kutta_45.cpp:127]   --->   Operation 1021 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln127, i1 0" [src/runge_kutta_45.cpp:127]   --->   Operation 1022 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1023 [1/1] (1.94ns)   --->   "%empty_84 = sub i15 %tmp_22, i15 %tmp_23" [src/runge_kutta_45.cpp:127]   --->   Operation 1023 'sub' 'empty_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1024 [1/1] (0.00ns)   --->   "%tt_loc_V_addr_1 = getelementptr i85 %tt_loc_V, i64 0, i64 %zext_ln129"   --->   Operation 1024 'getelementptr' 'tt_loc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1025 [2/2] (3.25ns)   --->   "%lhs_V = load i12 %tt_loc_V_addr_1"   --->   Operation 1025 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>

State 95 <SV = 75> <Delay = 57.4>
ST_95 : Operation 1026 [1/1] (0.00ns)   --->   "%scale_V_1 = phi i56 36028797018963968, void %update_2, i56 39991964691050008, void %update_1, i56 35668509048774328, void %if.else332"   --->   Operation 1026 'phi' 'scale_V_1' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1027 [1/1] (0.00ns)   --->   "%flag_loc_V = phi i1 0, void %update_2, i1 %flag_loc_V130, void %update_1, i1 %flag_loc_V130, void %if.else332"   --->   Operation 1027 'phi' 'flag_loc_V' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1028 [1/1] (0.00ns)   --->   "%shl_ln884_3 = bitconcatenate i111 @_ssdm_op_BitConcatenate.i111.i56.i55, i56 %scale_V_1, i55 0"   --->   Operation 1028 'bitconcatenate' 'shl_ln884_3' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i111 %shl_ln884_3" [src/runge_kutta_45.cpp:243]   --->   Operation 1029 'zext' 'zext_ln243' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1030 [1/1] (49.2ns)   --->   "%op_V_2 = call i177 @multiply, i177 %sext_ln160, i177 %zext_ln243" [src/runge_kutta_45.cpp:243]   --->   Operation 1030 'call' 'op_V_2' <Predicate = (icmp_ln1696_2)> <Delay = 49.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_2, i32 55, i32 139"   --->   Operation 1031 'partselect' 'trunc_ln864_5' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1032 [1/1] (3.00ns)   --->   "%icmp_ln1696_1 = icmp_slt  i85 %trunc_ln864_5, i85 %h_max_loc_7"   --->   Operation 1032 'icmp' 'icmp_ln1696_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1033 [1/1] (1.05ns)   --->   "%select_ln244 = select i1 %icmp_ln1696_1, i85 %trunc_ln864_5, i85 %h_max_loc_7" [src/runge_kutta_45.cpp:244]   --->   Operation 1033 'select' 'select_ln244' <Predicate = (icmp_ln1696_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1034 [1/1] (3.00ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i85 %select_ln244, i85 %h_min_loc_7"   --->   Operation 1034 'icmp' 'icmp_ln1695_1' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1035 [1/1] (1.05ns)   --->   "%h_loc = select i1 %icmp_ln1695_1, i85 %select_ln244, i85 %h_min_loc_7" [src/runge_kutta_45.cpp:245]   --->   Operation 1035 'select' 'h_loc' <Predicate = (icmp_ln1696_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1036 [1/2] (3.25ns)   --->   "%lhs_V = load i12 %tt_loc_V_addr_1"   --->   Operation 1036 'load' 'lhs_V' <Predicate = (icmp_ln1696_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_95 : Operation 1037 [1/1] (3.00ns)   --->   "%icmp_ln1696 = icmp_slt  i85 %lhs_V, i85 %tf_loc_V"   --->   Operation 1037 'icmp' 'icmp_ln1696' <Predicate = (icmp_ln1696_2)> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln1696, void %while.end.loopexit, void %update_h.while.body_crit_edge" [src/runge_kutta_45.cpp:129]   --->   Operation 1038 'br' 'br_ln129' <Predicate = (icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1039 [1/1] (0.00ns)   --->   "%store_ln129 = store i86 %r_in_V_0_2_2, i86 %r_in_V_0_2_064107" [src/runge_kutta_45.cpp:129]   --->   Operation 1039 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1040 [1/1] (0.00ns)   --->   "%store_ln129 = store i86 %r_in_V_1_2_2, i86 %r_in_V_1_2_065106" [src/runge_kutta_45.cpp:129]   --->   Operation 1040 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1041 [1/1] (0.00ns)   --->   "%store_ln129 = store i86 %r_in_V_2_2_2, i86 %r_in_V_2_2_066105" [src/runge_kutta_45.cpp:129]   --->   Operation 1041 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1042 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_0_3_2_loc_load, i85 %r_in_V_0_3_067104" [src/runge_kutta_45.cpp:129]   --->   Operation 1042 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1043 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_1_3_2_loc_load, i85 %r_in_V_1_3_068103" [src/runge_kutta_45.cpp:129]   --->   Operation 1043 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1044 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_2_3_2_loc_load, i85 %r_in_V_2_3_069102" [src/runge_kutta_45.cpp:129]   --->   Operation 1044 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1045 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_0_1_2_loc_load, i85 %v_in_V_0_1_070101" [src/runge_kutta_45.cpp:129]   --->   Operation 1045 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1046 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_1_1_2_loc_load, i85 %v_in_V_1_1_071100" [src/runge_kutta_45.cpp:129]   --->   Operation 1046 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1047 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_2_1_2_loc_load, i85 %v_in_V_2_1_07299" [src/runge_kutta_45.cpp:129]   --->   Operation 1047 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1048 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %dr_dt_V_0_1_2, i85 %dr_dt_V_2_5" [src/runge_kutta_45.cpp:129]   --->   Operation 1048 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1049 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %dr_dt_V_1_1_2, i85 %dr_dt_V_2_4" [src/runge_kutta_45.cpp:129]   --->   Operation 1049 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1050 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %dr_dt_V_2_1_2, i85 %dr_dt_V_2_3" [src/runge_kutta_45.cpp:129]   --->   Operation 1050 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1051 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %dv_dt_V_0_1_2, i85 %dv_dt_V_2_5" [src/runge_kutta_45.cpp:129]   --->   Operation 1051 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1052 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %dv_dt_V_1_1_2, i85 %dv_dt_V_2_4" [src/runge_kutta_45.cpp:129]   --->   Operation 1052 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1053 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %dv_dt_V_2_1_2, i85 %dv_dt_V_2_3" [src/runge_kutta_45.cpp:129]   --->   Operation 1053 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1054 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_0_1_2_loc_load, i85 %cr_V_0_1_07992" [src/runge_kutta_45.cpp:129]   --->   Operation 1054 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1055 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_1_1_2_loc_load, i85 %cr_V_1_1_08091" [src/runge_kutta_45.cpp:129]   --->   Operation 1055 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1056 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_2_1_2_loc_load, i85 %cr_V_2_1_08190" [src/runge_kutta_45.cpp:129]   --->   Operation 1056 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1057 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_0_1_2_loc_load, i85 %cv_V_0_1_08289" [src/runge_kutta_45.cpp:129]   --->   Operation 1057 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1058 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_1_1_2_loc_load, i85 %cv_V_1_1_08388" [src/runge_kutta_45.cpp:129]   --->   Operation 1058 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1059 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_2_1_2_loc_load, i85 %cv_V_2_1_08487" [src/runge_kutta_45.cpp:129]   --->   Operation 1059 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1060 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_0_1_1_loc_load, i85 %r_in_V_0_1_016125" [src/runge_kutta_45.cpp:129]   --->   Operation 1060 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1061 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_1_1_1_loc_load, i85 %r_in_V_1_1_017124" [src/runge_kutta_45.cpp:129]   --->   Operation 1061 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1062 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_2_1_1_loc_load, i85 %r_in_V_2_1_018123" [src/runge_kutta_45.cpp:129]   --->   Operation 1062 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1063 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_0_120_loc_load, i85 %v_in_V_0_019122" [src/runge_kutta_45.cpp:129]   --->   Operation 1063 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1064 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_1_123_loc_load, i85 %v_in_V_1_022121" [src/runge_kutta_45.cpp:129]   --->   Operation 1064 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1065 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_2_126_loc_load, i85 %v_in_V_2_025120" [src/runge_kutta_45.cpp:129]   --->   Operation 1065 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1066 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_0_147_loc_load, i85 %cr_V_0_046113" [src/runge_kutta_45.cpp:129]   --->   Operation 1066 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1067 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_1_150_loc_load, i85 %cr_V_1_049112" [src/runge_kutta_45.cpp:129]   --->   Operation 1067 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1068 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_2_153_loc_load, i85 %cr_V_2_052111" [src/runge_kutta_45.cpp:129]   --->   Operation 1068 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1069 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_0_156_loc_load, i85 %cv_V_0_055110" [src/runge_kutta_45.cpp:129]   --->   Operation 1069 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1070 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_1_159_loc_load, i85 %cv_V_1_058109" [src/runge_kutta_45.cpp:129]   --->   Operation 1070 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1071 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_2_162_loc_load, i85 %cv_V_2_061108" [src/runge_kutta_45.cpp:129]   --->   Operation 1071 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1072 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_0_5_1_loc_load, i85 %r_in_V_0_5_08883" [src/runge_kutta_45.cpp:129]   --->   Operation 1072 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1073 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_1_5_1_loc_load, i85 %r_in_V_1_5_08982" [src/runge_kutta_45.cpp:129]   --->   Operation 1073 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1074 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %r_in_V_2_5_1_loc_load, i85 %r_in_V_2_5_09081" [src/runge_kutta_45.cpp:129]   --->   Operation 1074 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1075 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_0_2_1_loc_load, i85 %v_in_V_0_2_09180" [src/runge_kutta_45.cpp:129]   --->   Operation 1075 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1076 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_1_2_1_loc_load, i85 %v_in_V_1_2_09279" [src/runge_kutta_45.cpp:129]   --->   Operation 1076 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1077 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %v_in_V_2_2_1_loc_load, i85 %v_in_V_2_2_09378" [src/runge_kutta_45.cpp:129]   --->   Operation 1077 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1078 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_0_2_1_loc_load, i85 %cr_V_0_2_010071" [src/runge_kutta_45.cpp:129]   --->   Operation 1078 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1079 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_1_2_1_loc_load, i85 %cr_V_1_2_010170" [src/runge_kutta_45.cpp:129]   --->   Operation 1079 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1080 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cr_V_2_2_1_loc_load, i85 %cr_V_2_2_010269" [src/runge_kutta_45.cpp:129]   --->   Operation 1080 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1081 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_0_2_1_loc_load, i85 %cv_V_0_2_010368" [src/runge_kutta_45.cpp:129]   --->   Operation 1081 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1082 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_1_2_1_loc_load, i85 %cv_V_1_2_010467" [src/runge_kutta_45.cpp:129]   --->   Operation 1082 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1083 [1/1] (0.00ns)   --->   "%store_ln129 = store i85 %cv_V_2_2_1_loc_load, i85 %cv_V_2_2_010566" [src/runge_kutta_45.cpp:129]   --->   Operation 1083 'store' 'store_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1084 [1/1] (0.00ns)   --->   "%br_ln129 = br void %while.body" [src/runge_kutta_45.cpp:129]   --->   Operation 1084 'br' 'br_ln129' <Predicate = (icmp_ln1696_2 & icmp_ln1696)> <Delay = 0.00>
ST_95 : Operation 1085 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 1085 'br' 'br_ln0' <Predicate = (icmp_ln1696_2 & !icmp_ln1696)> <Delay = 1.58>
ST_95 : Operation 1086 [1/1] (0.00ns)   --->   "%tk_next134 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit"   --->   Operation 1086 'phi' 'tk_next134' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1087 [1/1] (0.00ns)   --->   "%cycles132 = phi i20 0, void %entry_ifconv, i20 %trunc_ln125, void %while.end.loopexit" [src/runge_kutta_45.cpp:125]   --->   Operation 1087 'phi' 'cycles132' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1088 [1/1] (0.00ns)   --->   "%flag_loc_V131 = phi i1 1, void %entry_ifconv, i1 %flag_loc_V, void %while.end.loopexit"   --->   Operation 1088 'phi' 'flag_loc_V131' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1089 [1/1] (0.00ns)   --->   "%t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %cycles132, i12 0" [src/runge_kutta_45.cpp:251]   --->   Operation 1089 'bitconcatenate' 't_gap' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i20 %cycles132" [src/runge_kutta_45.cpp:252]   --->   Operation 1090 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1091 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln252, i15 0" [src/runge_kutta_45.cpp:252]   --->   Operation 1091 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln252_1 = trunc i20 %cycles132" [src/runge_kutta_45.cpp:252]   --->   Operation 1092 'trunc' 'trunc_ln252_1' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1093 [1/1] (0.00ns)   --->   "%shl_ln252_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln252_1, i13 0" [src/runge_kutta_45.cpp:252]   --->   Operation 1093 'bitconcatenate' 'shl_ln252_1' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1094 [1/1] (2.55ns)   --->   "%y_gap = sub i32 %shl_ln, i32 %shl_ln252_1" [src/runge_kutta_45.cpp:252]   --->   Operation 1094 'sub' 'y_gap' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1095 [1/1] (0.00ns)   --->   "%empty_85 = shl i32 %tk_next134, i32 3" [src/runge_kutta_45.cpp:148]   --->   Operation 1095 'shl' 'empty_85' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1096 [1/1] (0.00ns)   --->   "%empty_86 = shl i32 %tk_next134, i32 1" [src/runge_kutta_45.cpp:148]   --->   Operation 1096 'shl' 'empty_86' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_87 = sub i32 %empty_85, i32 %empty_86" [src/runge_kutta_45.cpp:148]   --->   Operation 1097 'sub' 'empty_87' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1098 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%mul389 = add i32 %empty_87, i32 6" [src/runge_kutta_45.cpp:148]   --->   Operation 1098 'add' 'mul389' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1099 [1/1] (2.47ns)   --->   "%icmp_ln254 = icmp_eq  i32 %mul389, i32 0" [src/runge_kutta_45.cpp:254]   --->   Operation 1099 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %for.body392.lr.ph, void %last_axi_write_tt" [src/runge_kutta_45.cpp:254]   --->   Operation 1100 'br' 'br_ln254' <Predicate = (!icmp_ln1696) | (!icmp_ln1696_2)> <Delay = 0.00>
ST_95 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0" [src/runge_kutta_45.cpp:254]   --->   Operation 1101 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 0.00>
ST_95 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i35 %shl_ln3" [src/runge_kutta_45.cpp:254]   --->   Operation 1102 'zext' 'zext_ln254' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 0.00>
ST_95 : Operation 1103 [1/1] (3.52ns)   --->   "%add_ln254 = add i64 %zext_ln254, i64 %yy_read" [src/runge_kutta_45.cpp:254]   --->   Operation 1103 'add' 'add_ln254' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln254, i32 4, i32 63" [src/runge_kutta_45.cpp:254]   --->   Operation 1104 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln1696 & !icmp_ln254) | (!icmp_ln1696_2 & !icmp_ln254)> <Delay = 0.00>

State 96 <SV = 76> <Delay = 73.0>
ST_96 : Operation 1105 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mul389, i32 1, i32 31" [src/runge_kutta_45.cpp:254]   --->   Operation 1105 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i31 %lshr_ln" [src/runge_kutta_45.cpp:254]   --->   Operation 1106 'zext' 'zext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i60 %trunc_ln6" [src/runge_kutta_45.cpp:254]   --->   Operation 1107 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1108 [1/1] (0.00ns)   --->   "%X_BUS_addr_2 = getelementptr i128 %X_BUS, i64 %sext_ln254" [src/runge_kutta_45.cpp:254]   --->   Operation 1108 'getelementptr' 'X_BUS_addr_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1109 [1/1] (73.0ns)   --->   "%empty_88 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_2, i32 %zext_ln254_1" [src/runge_kutta_45.cpp:254]   --->   Operation 1109 'writereq' 'empty_88' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 77> <Delay = 4.06>
ST_97 : Operation 1110 [2/2] (4.06ns)   --->   "%call_ln254 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln6, i32 %mul389, i85 %yy_loc_V" [src/runge_kutta_45.cpp:254]   --->   Operation 1110 'call' 'call_ln254' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 78> <Delay = 0.00>
ST_98 : Operation 1111 [1/2] (0.00ns)   --->   "%call_ln254 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln6, i32 %mul389, i85 %yy_loc_V" [src/runge_kutta_45.cpp:254]   --->   Operation 1111 'call' 'call_ln254' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 79> <Delay = 73.0>
ST_99 : Operation 1112 [5/5] (73.0ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 1112 'writeresp' 'empty_89' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 80> <Delay = 73.0>
ST_100 : Operation 1113 [4/5] (73.0ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 1113 'writeresp' 'empty_89' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 81> <Delay = 73.0>
ST_101 : Operation 1114 [3/5] (73.0ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 1114 'writeresp' 'empty_89' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 82> <Delay = 73.0>
ST_102 : Operation 1115 [2/5] (73.0ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 1115 'writeresp' 'empty_89' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 83> <Delay = 73.0>
ST_103 : Operation 1116 [1/5] (73.0ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2" [src/runge_kutta_45.cpp:254]   --->   Operation 1116 'writeresp' 'empty_89' <Predicate = (!icmp_ln254)> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %last_axi_write_tt"   --->   Operation 1117 'br' 'br_ln0' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_103 : Operation 1118 [1/1] (2.55ns)   --->   "%add405 = add i32 %tk_next134, i32 1" [src/runge_kutta_45.cpp:148]   --->   Operation 1118 'add' 'add405' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1119 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %cycles132, i15 0" [src/runge_kutta_45.cpp:257]   --->   Operation 1119 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i64 %tt_read" [src/runge_kutta_45.cpp:257]   --->   Operation 1120 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1121 [2/2] (5.30ns)   --->   "%call_ln148 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add405, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln5, i4 %trunc_ln257" [src/runge_kutta_45.cpp:148]   --->   Operation 1121 'call' 'call_ln148' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 1122 [1/1] (2.55ns)   --->   "%add_ln260 = add i32 %t_gap, i32 %add405" [src/runge_kutta_45.cpp:260]   --->   Operation 1122 'add' 'add_ln260' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1123 [1/1] (1.00ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln260" [src/runge_kutta_45.cpp:260]   --->   Operation 1123 'write' 'write_ln260' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_103 : Operation 1124 [1/1] (1.00ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %flag, i1 %flag_loc_V131" [src/runge_kutta_45.cpp:261]   --->   Operation 1124 'write' 'write_ln261' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 104 <SV = 84> <Delay = 0.00>
ST_104 : Operation 1125 [1/2] (0.00ns)   --->   "%call_ln148 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add405, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln5, i4 %trunc_ln257" [src/runge_kutta_45.cpp:148]   --->   Operation 1125 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 1126 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [src/runge_kutta_45.cpp:262]   --->   Operation 1126 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('mu') on port 'mu' [14]  (1 ns)

 <State 2>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr', src/runge_kutta_45.cpp:119) [256]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 3>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 4>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 5>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 6>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 7>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 8>: 73ns
The critical path consists of the following:
	bus request operation ('empty', src/runge_kutta_45.cpp:119) on port 'X_BUS' (src/runge_kutta_45.cpp:119) [257]  (73 ns)

 <State 9>: 73ns
The critical path consists of the following:
	bus read operation ('T_BUS_addr_read', src/runge_kutta_45.cpp:122) on port 'T_BUS' (src/runge_kutta_45.cpp:122) [263]  (73 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 22.1ns
The critical path consists of the following:
	'call' operation ('ref_tmp') to 'ap_fixed_base' [266]  (17.5 ns)
	'icmp' operation ('icmp_ln1696_2') [284]  (3.01 ns)
	multiplexor before 'phi' operation ('tk_next') with incoming values : ('tk_next', src/runge_kutta_45.cpp:148) [969]  (1.59 ns)

 <State 12>: 6.07ns
The critical path consists of the following:
	'phi' operation ('cycles') with incoming values : ('cycles', src/runge_kutta_45.cpp:145) [356]  (0 ns)
	'shl' operation ('shl_ln135', src/runge_kutta_45.cpp:135) [393]  (0 ns)
	'sub' operation ('y_gap', src/runge_kutta_45.cpp:135) [395]  (2.55 ns)
	'add' operation ('add_ln137', src/runge_kutta_45.cpp:137) [398]  (3.52 ns)

 <State 13>: 73ns
The critical path consists of the following:
	'getelementptr' operation ('X_BUS_addr_1', src/runge_kutta_45.cpp:137) [401]  (0 ns)
	bus request operation ('empty_79', src/runge_kutta_45.cpp:137) on port 'X_BUS' (src/runge_kutta_45.cpp:137) [402]  (73 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 73ns
The critical path consists of the following:
	bus response operation ('empty_80', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [404]  (73 ns)

 <State 17>: 73ns
The critical path consists of the following:
	bus response operation ('empty_80', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [404]  (73 ns)

 <State 18>: 73ns
The critical path consists of the following:
	bus response operation ('empty_80', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [404]  (73 ns)

 <State 19>: 73ns
The critical path consists of the following:
	bus response operation ('empty_80', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [404]  (73 ns)

 <State 20>: 73ns
The critical path consists of the following:
	bus response operation ('empty_80', src/runge_kutta_45.cpp:140) on port 'X_BUS' (src/runge_kutta_45.cpp:140) [404]  (73 ns)

 <State 21>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:156 [436]  (2.31 ns)

 <State 22>: 2.31ns
The critical path consists of the following:
	'store' operation ('store_ln191') of constant 0 on array 'c.V', src/runge_kutta_45.cpp:156 [438]  (2.31 ns)

 <State 23>: 5.2ns
The critical path consists of the following:
	'load' operation ('r_in_V_2_1_018123_load') on local variable 'r_in_V_2_1_018123' [428]  (0 ns)
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_4' [440]  (5.2 ns)

 <State 24>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_4' [440]  (2.55 ns)

 <State 25>: 5.2ns
The critical path consists of the following:
	'load' operation ('v_in_V_2_025120_load') on local variable 'v_in_V_2_025120' [425]  (0 ns)
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_5' [444]  (5.2 ns)

 <State 26>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_5' [444]  (2.55 ns)

 <State 27>: 4.12ns
The critical path consists of the following:
	'sub' operation ('h_loc_7') [453]  (4.12 ns)

 <State 28>: 8.38ns
The critical path consists of the following:
	'add' operation ('ret_V') [527]  (4.12 ns)
	'icmp' operation ('icmp_ln1695') [528]  (3.02 ns)
	'select' operation ('h_loc_8', src/runge_kutta_45.cpp:152) [529]  (1.05 ns)
	blocking operation 0.186 ns on control path)

 <State 29>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_add_constant_loop' [484]  (2.55 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0.959ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop' [488]  (0.959 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'load' operation ('squared_sum_V_0_loc_load') on local variable 'squared_sum_V_0_loc' [489]  (0 ns)
	'call' operation ('mu_over_r_squared.V') to 'division' [491]  (5.07 ns)

 <State 33>: 6.78ns
The critical path consists of the following:
	'mux' operation ('tmp_14', src/runge_kutta_45.cpp:45) [494]  (1.71 ns)
	'call' operation ('versor_r_i.V') to 'division' [495]  (5.07 ns)

 <State 34>: 60.1ns
The critical path consists of the following:
	'call' operation ('versor_r_i.V') to 'division' [495]  (5.07 ns)
	'call' operation ('op_V_6', src/runge_kutta_45.cpp:47) to 'multiply' [498]  (49.3 ns)
	'sub' operation ('r.V') [500]  (5.7 ns)
	'store' operation ('store_ln47', src/runge_kutta_45.cpp:47) of variable 'dv_dt.V[0]' on local variable 'dv_dt.V[2]' [504]  (0 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 4.96ns
The critical path consists of the following:
	'load' operation ('dv_dt_V_2_6_load') on local variable 'dv_dt.V[2]' [518]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_11' [525]  (4.96 ns)

 <State 37>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i_12', src/runge_kutta_45.cpp:160) [534]  (1.59 ns)

 <State 38>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i_12', src/runge_kutta_45.cpp:160) [534]  (0 ns)
	'sub' operation ('empty_83', src/runge_kutta_45.cpp:160) [563]  (1.83 ns)

 <State 39>: 6.75ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', src/runge_kutta_45.cpp:162) [567]  (0 ns)
	'call' operation ('call_ln160', src/runge_kutta_45.cpp:160) to 'runge_kutta_45_Pipeline_k_inner' [572]  (6.75 ns)

 <State 40>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln160', src/runge_kutta_45.cpp:160) to 'runge_kutta_45_Pipeline_k_inner' [572]  (2.72 ns)

 <State 41>: 51.6ns
The critical path consists of the following:
	'load' operation ('sum_V_1_0_loc_load') on local variable 'sum_V_1_0_loc' [573]  (0 ns)
	'call' operation ('op_V_8', src/runge_kutta_45.cpp:173) to 'multiply' [574]  (49.3 ns)
	'store' operation ('store_ln173', src/runge_kutta_45.cpp:173) of variable 'trunc_ln864_1' on array 'c.V', src/runge_kutta_45.cpp:156 [578]  (2.31 ns)

 <State 42>: 5.2ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_13' [582]  (5.2 ns)

 <State 43>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_13' [582]  (2.55 ns)

 <State 44>: 5.2ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_14' [586]  (5.2 ns)

 <State 45>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_14' [586]  (2.55 ns)

 <State 46>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dv_dt_V_2_1_2') with incoming values : ('dv_dt_V_2_3_load') ('dv_dt.V[0]') [600]  (1.59 ns)

 <State 47>: 8.38ns
The critical path consists of the following:
	'phi' operation ('r_in_V_2_2_2') with incoming values : ('r_in_V_2_2_066105_load') ('r_in_V_2_2_3_loc_load') [606]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_add_constant_loop1' [628]  (7.42 ns)
	blocking operation 0.959 ns on control path)

 <State 48>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_add_constant_loop1' [628]  (2.55 ns)

 <State 49>: 1.71ns
The critical path consists of the following:
	'load' operation ('r_in_V_2_2_3_loc_load') on local variable 'r_in_V_2_2_3_loc' [629]  (0 ns)
	'mux' operation ('tmp_18', src/runge_kutta_45.cpp:45) [638]  (1.71 ns)

 <State 50>: 0.959ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop2' [632]  (0.959 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'load' operation ('squared_sum_V_4_0_loc_load') on local variable 'squared_sum_V_4_0_loc' [633]  (0 ns)
	'call' operation ('mu_over_r_squared.V') to 'division' [635]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'call' operation ('mu_over_r_squared.V') to 'division' [635]  (5.07 ns)

 <State 53>: 60.1ns
The critical path consists of the following:
	'call' operation ('versor_r_i.V') to 'division' [639]  (5.07 ns)
	'call' operation ('op_V_1', src/runge_kutta_45.cpp:47) to 'multiply' [642]  (49.3 ns)
	'sub' operation ('r.V') [644]  (5.7 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 5.08ns
The critical path consists of the following:
	'call' operation ('call_ln864') to 'runge_kutta_45_Pipeline_20' [658]  (5.08 ns)

 <State 57>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:180) [665]  (1.59 ns)

 <State 58>: 4.99ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_3', src/runge_kutta_45.cpp:180) [665]  (0 ns)
	'add' operation ('add_ln187', src/runge_kutta_45.cpp:187) [672]  (1.74 ns)
	'getelementptr' operation ('out_V_addr_1', src/runge_kutta_45.cpp:187) [674]  (0 ns)
	'load' operation ('out_V_load_1', src/runge_kutta_45.cpp:187) on array 'out.V', src/runge_kutta_45.cpp:113 [695]  (3.25 ns)

 <State 59>: 24.6ns
The critical path consists of the following:
	'load' operation ('out_V_load', src/runge_kutta_45.cpp:187) on array 'out.V', src/runge_kutta_45.cpp:113 [693]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [694]  (21.4 ns)

 <State 60>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [696]  (21.4 ns)

 <State 61>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [698]  (21.4 ns)

 <State 62>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [700]  (21.4 ns)

 <State 63>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [702]  (21.4 ns)

 <State 64>: 21.4ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [704]  (21.4 ns)

 <State 65>: 73ns
The critical path consists of the following:
	'call' operation ('sum.V', src/runge_kutta_45.cpp:187) to 'macply' [706]  (21.4 ns)
	'call' operation ('op_V_7', src/runge_kutta_45.cpp:190) to 'multiply' [707]  (49.3 ns)
	'store' operation ('store_ln190', src/runge_kutta_45.cpp:190) of variable 'trunc_ln' on array 'c.V', src/runge_kutta_45.cpp:156 [710]  (2.31 ns)

 <State 66>: 5.2ns
The critical path consists of the following:
	'load' operation ('r_in_V_2_5_09081_load') on local variable 'r_in_V_2_5_09081' [724]  (0 ns)
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_21' [727]  (5.2 ns)

 <State 67>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_21' [727]  (2.55 ns)

 <State 68>: 5.2ns
The critical path consists of the following:
	'load' operation ('v_in_V_2_2_09378_load') on local variable 'v_in_V_2_2_09378' [721]  (0 ns)
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_22' [731]  (5.2 ns)

 <State 69>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln127', src/runge_kutta_45.cpp:127) to 'runge_kutta_45_Pipeline_22' [731]  (2.55 ns)

 <State 70>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln63_1', src/runge_kutta_45.cpp:63) [745]  (1.59 ns)

 <State 71>: 8.38ns
The critical path consists of the following:
	'load' operation ('r_in_V_2_4_08784_load') on local variable 'r_in_V_2_4_08784' [766]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_add_constant_loop3' [769]  (7.42 ns)
	blocking operation 0.959 ns on control path)

 <State 72>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_add_constant_loop3' [769]  (2.55 ns)

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0.959ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop4' [773]  (0.959 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'load' operation ('squared_sum_V_3_0_loc_load') on local variable 'squared_sum_V_3_0_loc' [774]  (0 ns)
	'call' operation ('mu_over_r_squared.V') to 'division' [776]  (5.07 ns)

 <State 76>: 6.78ns
The critical path consists of the following:
	'mux' operation ('tmp_24', src/runge_kutta_45.cpp:45) [779]  (1.71 ns)
	'call' operation ('versor_r_i.V') to 'division' [780]  (5.07 ns)

 <State 77>: 60.1ns
The critical path consists of the following:
	'call' operation ('versor_r_i.V') to 'division' [780]  (5.07 ns)
	'call' operation ('op_V_s', src/runge_kutta_45.cpp:47) to 'multiply' [783]  (49.3 ns)
	'sub' operation ('r.V') [785]  (5.7 ns)
	'store' operation ('store_ln47', src/runge_kutta_45.cpp:47) of variable 'dv_dt.V[0]' on local variable 'dv_dt.V[2]' [789]  (0 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln884') of constant 0 on array 'e.V', src/runge_kutta_45.cpp:194 [813]  (3.25 ns)

 <State 79>: 4.96ns
The critical path consists of the following:
	'load' operation ('dv_dt_V_2_load') on local variable 'dv_dt.V[2]' [803]  (0 ns)
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_28' [810]  (4.96 ns)

 <State 80>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n_4', src/runge_kutta_45.cpp:195) [819]  (1.59 ns)

 <State 81>: 4.99ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n_4', src/runge_kutta_45.cpp:195) [819]  (0 ns)
	'add' operation ('add_ln201', src/runge_kutta_45.cpp:201) [826]  (1.74 ns)
	'getelementptr' operation ('out_V_addr_8', src/runge_kutta_45.cpp:201) [828]  (0 ns)
	'load' operation ('out_V_load_8', src/runge_kutta_45.cpp:201) on array 'out.V', src/runge_kutta_45.cpp:113 [851]  (3.25 ns)

 <State 82>: 24.6ns
The critical path consists of the following:
	'load' operation ('e_V_load', src/runge_kutta_45.cpp:201) on array 'e.V', src/runge_kutta_45.cpp:194 [848]  (3.25 ns)
	'call' operation ('macply_ret', src/runge_kutta_45.cpp:201) to 'macply' [850]  (21.4 ns)

 <State 83>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret1', src/runge_kutta_45.cpp:201) to 'macply' [852]  (21.4 ns)

 <State 84>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret2', src/runge_kutta_45.cpp:201) to 'macply' [854]  (21.4 ns)

 <State 85>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret3', src/runge_kutta_45.cpp:201) to 'macply' [856]  (21.4 ns)

 <State 86>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret4', src/runge_kutta_45.cpp:201) to 'macply' [858]  (21.4 ns)

 <State 87>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret5', src/runge_kutta_45.cpp:201) to 'macply' [860]  (21.4 ns)

 <State 88>: 21.4ns
The critical path consists of the following:
	'call' operation ('macply_ret6', src/runge_kutta_45.cpp:201) to 'macply' [862]  (21.4 ns)

 <State 89>: 52.5ns
The critical path consists of the following:
	'call' operation ('ref_tmp2', src/runge_kutta_45.cpp:204) to 'multiply' [863]  (49.3 ns)
	'store' operation ('store_ln204', src/runge_kutta_45.cpp:204) of variable 'ref_tmp2', src/runge_kutta_45.cpp:204 on array 'e.V', src/runge_kutta_45.cpp:194 [864]  (3.25 ns)

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 2.72ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'runge_kutta_45_Pipeline_sq_sum_loop5' [869]  (2.72 ns)

 <State 92>: 1.59ns
The critical path consists of the following:
	'load' operation ('err_squared_sum_V_0_loc_load') on local variable 'err_squared_sum_V_0_loc' [870]  (0 ns)
	'call' operation ('err.V', src/runge_kutta_45.cpp:212) to 'fxp_sqrt<89, 34, 177, 67>' [871]  (1.59 ns)

 <State 93>: 8.25ns
The critical path consists of the following:
	'add' operation ('add_ln859') [880]  (4.12 ns)
	'store' operation ('store_ln222', src/runge_kutta_45.cpp:222) of variable 'add_ln859' on array 'tt_loc.V', src/runge_kutta_45.cpp:117 [882]  (3.25 ns)
	blocking operation 0.873 ns on control path)

 <State 94>: 4.96ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:148) [900]  (1.71 ns)
	'phi' operation ('tk_prev') with incoming values : ('tk_next', src/runge_kutta_45.cpp:148) [900]  (0 ns)
	'getelementptr' operation ('tt_loc_V_addr_1') [915]  (0 ns)
	'load' operation ('lhs_V') on array 'tt_loc.V', src/runge_kutta_45.cpp:117 [916]  (3.25 ns)

 <State 95>: 57.4ns
The critical path consists of the following:
	'phi' operation ('scale_V_1') [898]  (0 ns)
	'call' operation ('op_V_2', src/runge_kutta_45.cpp:243) to 'multiply' [905]  (49.3 ns)
	'icmp' operation ('icmp_ln1696_1') [907]  (3.01 ns)
	'select' operation ('select_ln244', src/runge_kutta_45.cpp:244) [908]  (1.05 ns)
	'icmp' operation ('icmp_ln1695_1') [909]  (3.01 ns)
	'select' operation ('h_loc', src/runge_kutta_45.cpp:245) [910]  (1.05 ns)

 <State 96>: 73ns
The critical path consists of the following:
	bus request operation ('empty_88', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [993]  (73 ns)

 <State 97>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln254', src/runge_kutta_45.cpp:254) to 'runge_kutta_45_Pipeline_last_axi_write_yy' [994]  (4.06 ns)

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 73ns
The critical path consists of the following:
	bus response operation ('empty_89', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [995]  (73 ns)

 <State 100>: 73ns
The critical path consists of the following:
	bus response operation ('empty_89', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [995]  (73 ns)

 <State 101>: 73ns
The critical path consists of the following:
	bus response operation ('empty_89', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [995]  (73 ns)

 <State 102>: 73ns
The critical path consists of the following:
	bus response operation ('empty_89', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [995]  (73 ns)

 <State 103>: 73ns
The critical path consists of the following:
	bus response operation ('empty_89', src/runge_kutta_45.cpp:254) on port 'X_BUS' (src/runge_kutta_45.cpp:254) [995]  (73 ns)

 <State 104>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
