v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2,
