module datasend_tb();


	
	reg clk;
	reg rst_n;
	
	wire tx;
	
	datasend datasend(

		.clk(clk),
		.rst_n(rst_n),
		.tx(tx)
	);
	
	initial clk = 0;
	always #10 clk = ~clk;
	
	
	initial begin
		#200
		rst_n = 0;
		#201
		rst_n = 1;
		
		#200
		data = 8'b 10110101;
		
		#120000
		data = 8'b 11101001;
		#1000
		
		
	end
endmodule