Command: /home/user16/work/klngan/hdl_labs/lab8/sim/./top_simv -l top_sim.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP2_Full64; Runtime version W-2024.09-SP2_Full64;  Jul 25 09:33 2025
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP2, Linux x86_64/64bit, 03/03/2025
(C) 1996 - 2025 by Synopsys, Inc.
*Verdi* : Create FSDB file 'top_sim.fsdb'
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : End of traversing.
clk=0 r=1 c=  0 e=  0
clk=1 r=1 c=  0 e=  0
clk=0 r=1 c=  0 e=  0
clk=0 r=0 c=  0 e=  0
clk=1 r=0 c=  0 e=  0
clk=0 r=0 c=  0 e=  0
clk=1 r=0 c=  1 e=  0
clk=0 r=0 c=  1 e=  0
clk=1 r=0 c=  1 e=  1
clk=0 r=0 c=  1 e=  1
clk=1 r=0 c=  2 e=  1
clk=0 r=0 c=  2 e=  1
clk=1 r=0 c=  2 e=  2
clk=0 r=0 c=  2 e=  2
clk=1 r=0 c=  3 e=  2
clk=0 r=0 c=  3 e=  2
clk=1 r=0 c=  3 e=  3
clk=0 r=0 c=  3 e=  3
clk=1 r=0 c=  4 e=  3
clk=0 r=0 c=  4 e=  3
clk=1 r=0 c=  4 e=  4
clk=0 r=0 c=  4 e=  4
clk=1 r=0 c=  5 e=  4
clk=0 r=0 c=  5 e=  4
clk=1 r=0 c=  5 e=  5
clk=0 r=0 c=  5 e=  5
clk=1 r=0 c=  6 e=  5
clk=0 r=0 c=  6 e=  5
clk=1 r=0 c=  6 e=  6
clk=0 r=0 c=  6 e=  6
clk=1 r=0 c=  7 e=  6
clk=0 r=0 c=  7 e=  6
clk=1 r=0 c=  7 e=  7
clk=0 r=0 c=  7 e=  7
clk=1 r=0 c=  8 e=  7
clk=0 r=0 c=  8 e=  7
clk=1 r=0 c=  8 e=  8
clk=0 r=0 c=  8 e=  8
clk=1 r=0 c=  9 e=  8
clk=0 r=0 c=  9 e=  8
clk=1 r=0 c=  9 e=  9
clk=0 r=0 c=  9 e=  9
clk=1 r=0 c= 10 e=  9
clk=0 r=0 c= 10 e=  9
clk=1 r=0 c= 10 e= 10
clk=0 r=0 c= 10 e= 10
clk=1 r=0 c= 11 e= 10
clk=0 r=0 c= 11 e= 10
clk=1 r=0 c= 11 e= 11
clk=0 r=0 c= 11 e= 11
clk=1 r=0 c= 12 e= 11
clk=0 r=0 c= 12 e= 11
clk=1 r=0 c= 12 e= 12
clk=0 r=0 c= 12 e= 12
clk=1 r=0 c= 13 e= 12
clk=0 r=0 c= 13 e= 12
clk=1 r=0 c= 13 e= 13
clk=0 r=0 c= 13 e= 13
clk=1 r=0 c= 14 e= 13
clk=0 r=0 c= 14 e= 13
clk=1 r=0 c= 14 e= 14
clk=0 r=0 c= 14 e= 14
clk=1 r=0 c= 15 e= 14
clk=0 r=0 c= 15 e= 14
clk=1 r=0 c= 15 e= 15
clk=0 r=0 c= 15 e= 15
clk=1 r=0 c= 16 e= 15
clk=0 r=0 c= 16 e= 15
clk=1 r=0 c= 16 e= 16
clk=0 r=0 c= 16 e= 16
clk=1 r=0 c= 17 e= 16
clk=0 r=0 c= 17 e= 16
clk=1 r=0 c= 17 e= 17
clk=0 r=0 c= 17 e= 17
clk=1 r=0 c= 18 e= 17
clk=0 r=0 c= 18 e= 17
clk=1 r=0 c= 18 e= 18
clk=0 r=0 c= 18 e= 18
clk=1 r=0 c= 19 e= 18
clk=0 r=0 c= 19 e= 18
clk=1 r=0 c= 19 e= 19
clk=0 r=0 c= 19 e= 19
clk=1 r=0 c= 20 e= 19
clk=0 r=0 c= 20 e= 19
clk=1 r=0 c= 20 e= 20
clk=0 r=0 c= 20 e= 20
clk=1 r=0 c= 21 e= 20
clk=0 r=0 c= 21 e= 20
clk=1 r=0 c= 21 e= 21
clk=0 r=0 c= 21 e= 21
clk=1 r=0 c= 22 e= 21
clk=0 r=0 c= 22 e= 21
clk=1 r=0 c= 22 e= 22
clk=0 r=0 c= 22 e= 22
clk=1 r=0 c= 23 e= 22
clk=0 r=0 c= 23 e= 22
clk=1 r=0 c= 23 e= 23
clk=0 r=0 c= 23 e= 23
clk=1 r=0 c= 24 e= 23
clk=0 r=0 c= 24 e= 23
clk=1 r=0 c= 24 e= 24
>>>>>>>>>>>TEST PASSED: count = 24 matches expected_count = 24
$finish called from file "/home/user16/work/klngan/hdl_labs/lab8/design/top_tb.sv", line 51.
$finish at simulation time               500000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 500000 ps
CPU Time:      0.170 seconds;       Data structure size:   0.0Mb
Fri Jul 25 09:33:33 2025
