

================================================================
== Vivado HLS Report for 'merge_Loop_Read_Mat_s'
================================================================
* Date:           Wed Mar 18 11:34:49 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        7|   115205| 0.350 us | 5.760 ms |    7|  115205|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Read_Mat_Loop_L  |        2|   115200|         3|          2|          1| 1 ~ 57600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_src1_cols_load7_loc_2 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src1_cols_load7_loc)"   --->   Operation 9 'read' 'p_src1_cols_load7_loc_2' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %p_src1_cols_load7_loc_out, i10 %p_src1_cols_load7_loc_2)"   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cast1 = zext i10 %p_src1_cols_load7_loc_2 to i18"   --->   Operation 11 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [4/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 12 'mul' 'bound' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [3/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 14 [2/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 23 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i18 [ 0, %entry ], [ %add_ln317, %hls_label_70 ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (2.43ns)   --->   "%icmp_ln317 = icmp eq i18 %indvar_flatten, %bound" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 25 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (2.13ns)   --->   "%add_ln317 = add i18 %indvar_flatten, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 26 'add' 'add_ln317' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %.exit, label %hls_label_70" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V = call fastcc i8 @read(i8* %p_src1_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:324]   --->   Operation 28 'call' 'tmp_V' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V_4 = call fastcc i8 @read(i8* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:325]   --->   Operation 29 'call' 'tmp_V_4' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @Read_Mat_Loop_L_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 57600, i64 0)"   --->   Operation 31 'speclooptripcount' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str83)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:321]   --->   Operation 32 'specregionbegin' 'tmp_25_i_i' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:323]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_in1_V_V, i8 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:324]   --->   Operation 34 'write' <Predicate = (!icmp_ln317)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_7 : Operation 35 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_in2_V_V, i8 %tmp_V_4)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:325]   --->   Operation 35 'write' <Predicate = (!icmp_ln317)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_5 = call fastcc i8 @read(i8* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:326]   --->   Operation 36 'call' 'tmp_V_5' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_in3_V_V, i8 %tmp_V_5)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:326]   --->   Operation 37 'write' <Predicate = (!icmp_ln317)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str83, i32 %tmp_25_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:327]   --->   Operation 38 'specregionend' 'empty' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:320]   --->   Operation 39 'br' <Predicate = (!icmp_ln317)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'p_src1_cols_load7_loc' [14]  (3.63 ns)
	fifo write on port 'p_src1_cols_load7_loc_out' [16]  (3.63 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[18] ('bound') [18]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[18] ('bound') [18]  (2.15 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317) with incoming values : ('add_ln317', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317) [21]  (1.77 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317) with incoming values : ('add_ln317', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317) [21]  (0 ns)
	'icmp' operation ('icmp_ln317', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317) [22]  (2.43 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo write on port 'p_in1_V_V' (D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:324) [31]  (3.63 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
