

================================================================
== Vitis HLS Report for 'Write_Output_F_Pipeline_5'
================================================================
* Date:           Thu May  9 17:19:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Conv_Tile129
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.80 ns|  2.642 ns|     1.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty_257 = alloca i32 1"   --->   Operation 4 'alloca' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Out_Tc_Min_cast_cast_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %Out_Tc_Min_cast_cast_cast"   --->   Operation 5 'read' 'Out_Tc_Min_cast_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_4 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %empty_84"   --->   Operation 7 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Out_Tc_Min_cast_cast_cast_cast = sext i31 %Out_Tc_Min_cast_cast_cast_read"   --->   Operation 8 'sext' 'Out_Tc_Min_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Out_Tc_Min_cast_cast_cast_cast_cast = zext i63 %Out_Tc_Min_cast_cast_cast_cast"   --->   Operation 9 'zext' 'Out_Tc_Min_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %empty_257"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop130"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_257"   --->   Operation 20 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_258 = trunc i64 %p_load"   --->   Operation 22 'trunc' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i64.i32.i32, i64 %p_load, i32 1, i32 9"   --->   Operation 23 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.77ns)   --->   "%empty_259 = add i9 %tmp_4, i9 %tmp_s"   --->   Operation 24 'add' 'empty_259' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_259"   --->   Operation 25 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%output_buffer_0_addr = getelementptr i32 %output_buffer_0, i64 0, i64 %p_cast"   --->   Operation 26 'getelementptr' 'output_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%output_buffer_4_addr = getelementptr i32 %output_buffer_4, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'output_buffer_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%output_buffer_8_addr = getelementptr i32 %output_buffer_8, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'output_buffer_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_buffer_12_addr = getelementptr i32 %output_buffer_12, i64 0, i64 %p_cast"   --->   Operation 29 'getelementptr' 'output_buffer_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_buffer_16_addr = getelementptr i32 %output_buffer_16, i64 0, i64 %p_cast"   --->   Operation 30 'getelementptr' 'output_buffer_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%output_buffer_20_addr = getelementptr i32 %output_buffer_20, i64 0, i64 %p_cast"   --->   Operation 31 'getelementptr' 'output_buffer_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_buffer_24_addr = getelementptr i32 %output_buffer_24, i64 0, i64 %p_cast"   --->   Operation 32 'getelementptr' 'output_buffer_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_buffer_28_addr = getelementptr i32 %output_buffer_28, i64 0, i64 %p_cast"   --->   Operation 33 'getelementptr' 'output_buffer_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.08ns)   --->   "%empty_260 = add i64 %p_load, i64 1"   --->   Operation 34 'add' 'empty_260' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%switch_ln0 = switch i3 %tmp, void %.0.0.014311.case.28, i3 4, void %.0.0.014311.case.0, i3 5, void %.0.0.014311.case.4, i3 6, void %.0.0.014311.case.8, i3 7, void %.0.0.014311.case.12, i3 0, void %.0.0.014311.case.16, i3 1, void %.0.0.014311.case.20, i3 2, void %.0.0.014311.case.24"   --->   Operation 35 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.44>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_24"   --->   Operation 36 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%udiv675_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 37 'bitconcatenate' 'udiv675_cast_cast' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_268 = zext i2 %udiv675_cast_cast"   --->   Operation 38 'zext' 'empty_268' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.56ns)   --->   "%mask676 = shl i4 3, i4 %empty_268"   --->   Operation 39 'shl' 'mask676' <Predicate = (tmp == 2)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_24_addr, i32 0, i4 %mask676"   --->   Operation 40 'store' 'store_ln0' <Predicate = (tmp == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_20"   --->   Operation 42 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%udiv673_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 43 'bitconcatenate' 'udiv673_cast_cast' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_267 = zext i2 %udiv673_cast_cast"   --->   Operation 44 'zext' 'empty_267' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.56ns)   --->   "%mask674 = shl i4 3, i4 %empty_267"   --->   Operation 45 'shl' 'mask674' <Predicate = (tmp == 1)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_20_addr, i32 0, i4 %mask674"   --->   Operation 46 'store' 'store_ln0' <Predicate = (tmp == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_16"   --->   Operation 48 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%udiv671_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 49 'bitconcatenate' 'udiv671_cast_cast' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_266 = zext i2 %udiv671_cast_cast"   --->   Operation 50 'zext' 'empty_266' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.56ns)   --->   "%mask672 = shl i4 3, i4 %empty_266"   --->   Operation 51 'shl' 'mask672' <Predicate = (tmp == 0)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_16_addr, i32 0, i4 %mask672"   --->   Operation 52 'store' 'store_ln0' <Predicate = (tmp == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_12"   --->   Operation 54 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%udiv669_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 55 'bitconcatenate' 'udiv669_cast_cast' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_265 = zext i2 %udiv669_cast_cast"   --->   Operation 56 'zext' 'empty_265' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.56ns)   --->   "%mask670 = shl i4 3, i4 %empty_265"   --->   Operation 57 'shl' 'mask670' <Predicate = (tmp == 7)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_12_addr, i32 0, i4 %mask670"   --->   Operation 58 'store' 'store_ln0' <Predicate = (tmp == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_8"   --->   Operation 60 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%udiv667_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 61 'bitconcatenate' 'udiv667_cast_cast' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_264 = zext i2 %udiv667_cast_cast"   --->   Operation 62 'zext' 'empty_264' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.56ns)   --->   "%mask668 = shl i4 3, i4 %empty_264"   --->   Operation 63 'shl' 'mask668' <Predicate = (tmp == 6)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_8_addr, i32 0, i4 %mask668"   --->   Operation 64 'store' 'store_ln0' <Predicate = (tmp == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_4"   --->   Operation 66 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%udiv665_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 67 'bitconcatenate' 'udiv665_cast_cast' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_263 = zext i2 %udiv665_cast_cast"   --->   Operation 68 'zext' 'empty_263' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.56ns)   --->   "%mask666 = shl i4 3, i4 %empty_263"   --->   Operation 69 'shl' 'mask666' <Predicate = (tmp == 5)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_4_addr, i32 0, i4 %mask666"   --->   Operation 70 'store' 'store_ln0' <Predicate = (tmp == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_0"   --->   Operation 72 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%udiv663_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 73 'bitconcatenate' 'udiv663_cast_cast' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_262 = zext i2 %udiv663_cast_cast"   --->   Operation 74 'zext' 'empty_262' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.56ns)   --->   "%mask664 = shl i4 3, i4 %empty_262"   --->   Operation 75 'shl' 'mask664' <Predicate = (tmp == 4)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_0_addr, i32 0, i4 %mask664"   --->   Operation 76 'store' 'store_ln0' <Predicate = (tmp == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 77 'br' 'br_ln0' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_28"   --->   Operation 78 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%udiv677_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_258, i1 0"   --->   Operation 79 'bitconcatenate' 'udiv677_cast_cast' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_269 = zext i2 %udiv677_cast_cast"   --->   Operation 80 'zext' 'empty_269' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.56ns)   --->   "%mask678 = shl i4 3, i4 %empty_269"   --->   Operation 81 'shl' 'mask678' <Predicate = (tmp == 3)> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_28_addr, i32 0, i4 %mask678"   --->   Operation 82 'store' 'store_ln0' <Predicate = (tmp == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.0.0.014311.exit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.13ns)   --->   "%empty_261 = icmp_ult  i64 %empty_260, i64 %Out_Tc_Min_cast_cast_cast_cast_cast"   --->   Operation 84 'icmp' 'empty_261' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_261, void %memset.loop128.preheader.exitStub, void %.0.0.014311.exit.memset.loop130_crit_edge"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %empty_260, i64 %empty_257"   --->   Operation 86 'store' 'store_ln0' <Predicate = (empty_261)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop130"   --->   Operation 87 'br' 'br_ln0' <Predicate = (empty_261)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (!empty_261)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.8ns, clock uncertainty: 1.3ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('empty_257') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'empty_257' [26]  (0.427 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty_257' [29]  (0 ns)
	'add' operation ('empty_260') [43]  (1.08 ns)
	'icmp' operation ('empty_261') [102]  (1.13 ns)
	blocking operation 0.427 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
