#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfe8660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfe87f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xff27e0 .functor NOT 1, L_0x101c790, C4<0>, C4<0>, C4<0>;
L_0x101c4f0 .functor XOR 1, L_0x101c390, L_0x101c450, C4<0>, C4<0>;
L_0x101c680 .functor XOR 1, L_0x101c4f0, L_0x101c5b0, C4<0>, C4<0>;
v0x1018dd0_0 .net *"_ivl_10", 0 0, L_0x101c5b0;  1 drivers
v0x1018ed0_0 .net *"_ivl_12", 0 0, L_0x101c680;  1 drivers
v0x1018fb0_0 .net *"_ivl_2", 0 0, L_0x101acb0;  1 drivers
v0x1019070_0 .net *"_ivl_4", 0 0, L_0x101c390;  1 drivers
v0x1019150_0 .net *"_ivl_6", 0 0, L_0x101c450;  1 drivers
v0x1019280_0 .net *"_ivl_8", 0 0, L_0x101c4f0;  1 drivers
v0x1019360_0 .net "a", 0 0, v0x1016010_0;  1 drivers
v0x1019400_0 .net "b", 0 0, v0x10160b0_0;  1 drivers
v0x10194a0_0 .net "c", 0 0, v0x1016150_0;  1 drivers
v0x1019540_0 .var "clk", 0 0;
v0x10195e0_0 .net "d", 0 0, v0x1016290_0;  1 drivers
v0x1019680_0 .net "q_dut", 0 0, L_0x101c230;  1 drivers
v0x1019720_0 .net "q_ref", 0 0, L_0xff2850;  1 drivers
v0x10197c0_0 .var/2u "stats1", 159 0;
v0x1019860_0 .var/2u "strobe", 0 0;
v0x1019900_0 .net "tb_match", 0 0, L_0x101c790;  1 drivers
v0x10199c0_0 .net "tb_mismatch", 0 0, L_0xff27e0;  1 drivers
v0x1019a80_0 .net "wavedrom_enable", 0 0, v0x1016380_0;  1 drivers
v0x1019b20_0 .net "wavedrom_title", 511 0, v0x1016420_0;  1 drivers
L_0x101acb0 .concat [ 1 0 0 0], L_0xff2850;
L_0x101c390 .concat [ 1 0 0 0], L_0xff2850;
L_0x101c450 .concat [ 1 0 0 0], L_0x101c230;
L_0x101c5b0 .concat [ 1 0 0 0], L_0xff2850;
L_0x101c790 .cmp/eeq 1, L_0x101acb0, L_0x101c680;
S_0xfe8980 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xfe87f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xfd4ea0 .functor OR 1, v0x1016010_0, v0x10160b0_0, C4<0>, C4<0>;
L_0xfe90e0 .functor OR 1, v0x1016150_0, v0x1016290_0, C4<0>, C4<0>;
L_0xff2850 .functor AND 1, L_0xfd4ea0, L_0xfe90e0, C4<1>, C4<1>;
v0xff2a50_0 .net *"_ivl_0", 0 0, L_0xfd4ea0;  1 drivers
v0xff2af0_0 .net *"_ivl_2", 0 0, L_0xfe90e0;  1 drivers
v0xfd4ff0_0 .net "a", 0 0, v0x1016010_0;  alias, 1 drivers
v0xfd5090_0 .net "b", 0 0, v0x10160b0_0;  alias, 1 drivers
v0x1015490_0 .net "c", 0 0, v0x1016150_0;  alias, 1 drivers
v0x10155a0_0 .net "d", 0 0, v0x1016290_0;  alias, 1 drivers
v0x1015660_0 .net "q", 0 0, L_0xff2850;  alias, 1 drivers
S_0x10157c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xfe87f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1016010_0 .var "a", 0 0;
v0x10160b0_0 .var "b", 0 0;
v0x1016150_0 .var "c", 0 0;
v0x10161f0_0 .net "clk", 0 0, v0x1019540_0;  1 drivers
v0x1016290_0 .var "d", 0 0;
v0x1016380_0 .var "wavedrom_enable", 0 0;
v0x1016420_0 .var "wavedrom_title", 511 0;
E_0xfe3600/0 .event negedge, v0x10161f0_0;
E_0xfe3600/1 .event posedge, v0x10161f0_0;
E_0xfe3600 .event/or E_0xfe3600/0, E_0xfe3600/1;
E_0xfe3850 .event posedge, v0x10161f0_0;
E_0xfcd9f0 .event negedge, v0x10161f0_0;
S_0x1015b10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x10157c0;
 .timescale -12 -12;
v0x1015d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1015e10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x10157c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1016580 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xfe87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1019e50 .functor NOT 1, v0x1016010_0, C4<0>, C4<0>, C4<0>;
L_0x1019ee0 .functor NOT 1, v0x10160b0_0, C4<0>, C4<0>, C4<0>;
L_0x1019f70 .functor AND 1, L_0x1019e50, L_0x1019ee0, C4<1>, C4<1>;
L_0x1019fe0 .functor NOT 1, v0x1016150_0, C4<0>, C4<0>, C4<0>;
L_0x101a080 .functor AND 1, L_0x1019f70, L_0x1019fe0, C4<1>, C4<1>;
L_0x101a190 .functor NOT 1, v0x1016290_0, C4<0>, C4<0>, C4<0>;
L_0x101a240 .functor AND 1, L_0x101a080, L_0x101a190, C4<1>, C4<1>;
L_0x101a350 .functor NOT 1, v0x1016010_0, C4<0>, C4<0>, C4<0>;
L_0x101a410 .functor NOT 1, v0x10160b0_0, C4<0>, C4<0>, C4<0>;
L_0x101a480 .functor AND 1, L_0x101a350, L_0x101a410, C4<1>, C4<1>;
L_0x101a5f0 .functor AND 1, L_0x101a480, v0x1016150_0, C4<1>, C4<1>;
L_0x101a660 .functor NOT 1, v0x1016290_0, C4<0>, C4<0>, C4<0>;
L_0x101a740 .functor AND 1, L_0x101a5f0, L_0x101a660, C4<1>, C4<1>;
L_0x101a850 .functor OR 1, L_0x101a240, L_0x101a740, C4<0>, C4<0>;
L_0x101a6d0 .functor NOT 1, v0x1016010_0, C4<0>, C4<0>, C4<0>;
L_0x101a9e0 .functor AND 1, L_0x101a6d0, v0x10160b0_0, C4<1>, C4<1>;
L_0x101ab30 .functor NOT 1, v0x1016150_0, C4<0>, C4<0>, C4<0>;
L_0x101aba0 .functor AND 1, L_0x101a9e0, L_0x101ab30, C4<1>, C4<1>;
L_0x101ad50 .functor NOT 1, v0x1016290_0, C4<0>, C4<0>, C4<0>;
L_0x101adc0 .functor AND 1, L_0x101aba0, L_0x101ad50, C4<1>, C4<1>;
L_0x101af80 .functor OR 1, L_0x101a850, L_0x101adc0, C4<0>, C4<0>;
L_0x101b090 .functor NOT 1, v0x1016010_0, C4<0>, C4<0>, C4<0>;
L_0x101b2d0 .functor AND 1, L_0x101b090, v0x10160b0_0, C4<1>, C4<1>;
L_0x101b4a0 .functor AND 1, L_0x101b2d0, v0x1016150_0, C4<1>, C4<1>;
L_0x101b740 .functor AND 1, L_0x101b4a0, v0x1016290_0, C4<1>, C4<1>;
L_0x101b910 .functor OR 1, L_0x101af80, L_0x101b740, C4<0>, C4<0>;
L_0x101bb00 .functor NOT 1, v0x10160b0_0, C4<0>, C4<0>, C4<0>;
L_0x101bb70 .functor AND 1, v0x1016010_0, L_0x101bb00, C4<1>, C4<1>;
L_0x101bd20 .functor NOT 1, v0x1016150_0, C4<0>, C4<0>, C4<0>;
L_0x101bd90 .functor AND 1, L_0x101bb70, L_0x101bd20, C4<1>, C4<1>;
L_0x101bfa0 .functor NOT 1, v0x1016290_0, C4<0>, C4<0>, C4<0>;
L_0x101c010 .functor AND 1, L_0x101bd90, L_0x101bfa0, C4<1>, C4<1>;
L_0x101c230 .functor OR 1, L_0x101b910, L_0x101c010, C4<0>, C4<0>;
v0x1016870_0 .net *"_ivl_0", 0 0, L_0x1019e50;  1 drivers
v0x1016950_0 .net *"_ivl_10", 0 0, L_0x101a190;  1 drivers
v0x1016a30_0 .net *"_ivl_12", 0 0, L_0x101a240;  1 drivers
v0x1016b20_0 .net *"_ivl_14", 0 0, L_0x101a350;  1 drivers
v0x1016c00_0 .net *"_ivl_16", 0 0, L_0x101a410;  1 drivers
v0x1016d30_0 .net *"_ivl_18", 0 0, L_0x101a480;  1 drivers
v0x1016e10_0 .net *"_ivl_2", 0 0, L_0x1019ee0;  1 drivers
v0x1016ef0_0 .net *"_ivl_20", 0 0, L_0x101a5f0;  1 drivers
v0x1016fd0_0 .net *"_ivl_22", 0 0, L_0x101a660;  1 drivers
v0x10170b0_0 .net *"_ivl_24", 0 0, L_0x101a740;  1 drivers
v0x1017190_0 .net *"_ivl_26", 0 0, L_0x101a850;  1 drivers
v0x1017270_0 .net *"_ivl_28", 0 0, L_0x101a6d0;  1 drivers
v0x1017350_0 .net *"_ivl_30", 0 0, L_0x101a9e0;  1 drivers
v0x1017430_0 .net *"_ivl_32", 0 0, L_0x101ab30;  1 drivers
v0x1017510_0 .net *"_ivl_34", 0 0, L_0x101aba0;  1 drivers
v0x10175f0_0 .net *"_ivl_36", 0 0, L_0x101ad50;  1 drivers
v0x10176d0_0 .net *"_ivl_38", 0 0, L_0x101adc0;  1 drivers
v0x10177b0_0 .net *"_ivl_4", 0 0, L_0x1019f70;  1 drivers
v0x1017890_0 .net *"_ivl_40", 0 0, L_0x101af80;  1 drivers
v0x1017970_0 .net *"_ivl_42", 0 0, L_0x101b090;  1 drivers
v0x1017a50_0 .net *"_ivl_44", 0 0, L_0x101b2d0;  1 drivers
v0x1017b30_0 .net *"_ivl_46", 0 0, L_0x101b4a0;  1 drivers
v0x1017c10_0 .net *"_ivl_48", 0 0, L_0x101b740;  1 drivers
v0x1017cf0_0 .net *"_ivl_50", 0 0, L_0x101b910;  1 drivers
v0x1017dd0_0 .net *"_ivl_52", 0 0, L_0x101bb00;  1 drivers
v0x1017eb0_0 .net *"_ivl_54", 0 0, L_0x101bb70;  1 drivers
v0x1017f90_0 .net *"_ivl_56", 0 0, L_0x101bd20;  1 drivers
v0x1018070_0 .net *"_ivl_58", 0 0, L_0x101bd90;  1 drivers
v0x1018150_0 .net *"_ivl_6", 0 0, L_0x1019fe0;  1 drivers
v0x1018230_0 .net *"_ivl_60", 0 0, L_0x101bfa0;  1 drivers
v0x1018310_0 .net *"_ivl_62", 0 0, L_0x101c010;  1 drivers
v0x10183f0_0 .net *"_ivl_8", 0 0, L_0x101a080;  1 drivers
v0x10184d0_0 .net "a", 0 0, v0x1016010_0;  alias, 1 drivers
v0x1018780_0 .net "b", 0 0, v0x10160b0_0;  alias, 1 drivers
v0x1018870_0 .net "c", 0 0, v0x1016150_0;  alias, 1 drivers
v0x1018960_0 .net "d", 0 0, v0x1016290_0;  alias, 1 drivers
v0x1018a50_0 .net "q", 0 0, L_0x101c230;  alias, 1 drivers
S_0x1018bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xfe87f0;
 .timescale -12 -12;
E_0xfe33a0 .event anyedge, v0x1019860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1019860_0;
    %nor/r;
    %assign/vec4 v0x1019860_0, 0;
    %wait E_0xfe33a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10157c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10160b0_0, 0;
    %assign/vec4 v0x1016010_0, 0;
    %wait E_0xfcd9f0;
    %wait E_0xfe3850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10160b0_0, 0;
    %assign/vec4 v0x1016010_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfe3600;
    %load/vec4 v0x1016010_0;
    %load/vec4 v0x10160b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1016150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1016290_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10160b0_0, 0;
    %assign/vec4 v0x1016010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1015e10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfe3600;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1016290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10160b0_0, 0;
    %assign/vec4 v0x1016010_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xfe87f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1019540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1019860_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xfe87f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1019540_0;
    %inv;
    %store/vec4 v0x1019540_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xfe87f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10161f0_0, v0x10199c0_0, v0x1019360_0, v0x1019400_0, v0x10194a0_0, v0x10195e0_0, v0x1019720_0, v0x1019680_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xfe87f0;
T_7 ;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xfe87f0;
T_8 ;
    %wait E_0xfe3600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10197c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10197c0_0, 4, 32;
    %load/vec4 v0x1019900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10197c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10197c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10197c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1019720_0;
    %load/vec4 v0x1019720_0;
    %load/vec4 v0x1019680_0;
    %xor;
    %load/vec4 v0x1019720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10197c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x10197c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10197c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit3/iter0/response8/top_module.sv";
