__I/O__
__high_performance__
__high-performance__
__embedded_systems__.
__general-purpose__
__shared_memory__
__general_purpose__
__parallel_processing__
__FPGA-based__
__high_throughput__
__virtual_machines__
__multimedia_applications__.
__mapped_onto__
__parallel_computing__
__parallel_algorithms__
__parallel_applications__
__front-end__
__functional_units__
__high-end__
__processing_elements__
__multi-core__
__commercially_available__
__embedded_system__
__coarse-grained__
__scientific_applications__
__user-level__
__fine-grain__
__interconnection_networks__
__application_specific__
__power-aware__
__computationally_intensive__
__instruction_set__
__High_performance__
__32-bit__
__reconfigurable_hardware__
__multi-threaded__
__multiprocessor_systems__.
__massively_parallel__
__software-based__
__Network-on-Chip__
__parallel_applications__.
__low-latency__
__virtual_memory__
__back-end__
__multiprocessor_systems__
__64-bit__
__embedded_applications__
__computer_architecture__
__digital_signal_processing__
__embedded_applications__.
__scientific_applications__.
__special-purpose__
__hardware-based__
__storage_systems__.
__embedded_processors__
__message-passing__
__shared-memory__
__High-performance__
__embedded_processors__.
__power-efficient__
__memory_hierarchy__
__parallel_processing__.
__parallel_systems__
__scientific_computing__
__interconnection_networks__.
__virtual_machines__.
__interconnection_network__
__tightly_coupled__
__parallel_machines__
__Performance_results__
__dynamic_voltage_scaling__
__MIPS__
__parallel_computing__.
__hardware_components__
__I/O__.
__parallel_computers__
__parallel_computation__
__hardware/software__
__Time_Warp__
__processing_units__
__parallel_systems__.
__multiple_processors__
__parallel_computers__.
__Gigabit_Ethernet__
__dynamically_reconfigurable__
__highly_parallel__
__parallel_architectures__.
__special_purpose__
__architectural_features__
__processor_architecture__
__coarse-grain__
__single-chip__
__stream_processing__
__packet_processing__
__Field_Programmable_Gate_Arrays__
__PC-based__
__file_systems__.
__parallel_machines__.
__laid_out__
__parallel_architectures__
__chip_multiprocessors__
__power_efficient__
__memory_systems__
__parallel_simulation__
__reconfigurable_hardware__.
__scientific_computing__.
__multicore_processors__
__reconfigurable_computing__
__processor_cores__
__embedded_processor__
__multi-core_processors__
__distributed_shared_memory__
__multi-processor__
__scheduling_techniques__
__streaming_applications__
__streaming_applications__.
__Dynamic_Voltage_Scaling__
__dedicated_hardware__
__array-based__
__highly_optimized__
__memory_modules__
__register_files__
__AMD__
__HW/SW__
__cache_coherence__
__data_paths__
__multi-threading__
__distributed_memory__
__network_interface__
__functional_units__.
__memory_architecture__
__collective_communication__
__Xen__
__task_graphs__
__parallel_algorithms__.
__multi-tasking__
__hardware_architecture__
__an_FPGA-based__
__network-on-chip__
__network_processors__
__computer_architectures__
__processor_design__
__parallel_computation__.
__parallel_machine__
__processor_core__
__Myrinet__
__communication_architecture__
__parallel_processors__.
__process_migration__
__parallel_processors__
__cluster_computing__
__benchmark_suite__.
__flash_memory__.
__parallel_architecture__
__multiple_cores__
__high-performance__,
__parallel_implementation__
__processing_elements__.
__Transactional_Memory__
__processor_architectures__
__parallel_computations__
__many-core__
__chip_multiprocessors__.
__hardware_platform__
__FPGA_implementation__
__parallel_I/O__
__cache_memories__
__instruction_sets__
__embedded_system__.
__algorithm_design__
__custom_hardware__
__multi-core_processors__.
__address_translation__
__processing_unit__
__storage_devices__.
__network_processor__
__processing_nodes__
__multiprocessor_system__
__processing_element__
__single-threaded__
__fine_grain__
__hardware_platforms__
__interconnection_network__.
__cluster_systems__
__high_performance_computing__.
__memory_organization__
__compute-intensive__
__multicore_systems__.
__memory_systems__.
__bus-based__
__co-processor__
__dual-core__
__DSP_applications__
__specialized_hardware__
__custom_instructions__
__Performance_measurements__
__Networks-on-Chip__
__design_tradeoffs__
__parallel_processing__,
__network_processors__.
__functional_units__,
__hardware_accelerators__
__memory_subsystem__
__NAND_flash_memory__
__control_unit__
__Parallel_processing__
__scientific_applications__,
__instruction_set_architecture__
__digital_signal_processors__
__hardware_implementations__
__instruction_set__.
__trace-driven__
__communication_architectures__
__parallel_application__
__embedded_system_design__.
__serial_and_parallel__
__Message_Passing_Interface__
__MPI-IO__
__event_driven__
__reconfigurable_architectures__
__branch_predictors__
__design_options__
__re-configurable__
__parallel_performance__
__disk_storage__
__superscalar_processors__
__hardware_configuration__
__barrier_synchronization__
__multi-core_architectures__.
__signal_processing_algorithms__
__disk_drive__
__single_processor__
__cache_architecture__
__multicore_processors__.
__hardware_architectures__
__data_prefetching__
__communication_models__
__field-programmable_gate_arrays__
__NoC-based__
__compiler_technology__
__MPI_programs__
__parallel_computer__
__protocol_processing__
__MPI_implementations__
__computer_architecture__.
__multicore_architectures__.
__computing_platform__.
__computer_architectures__.
__Graphics_Processing_Units__
__reconfigurable_computing__.
__DSP_applications__.
__reconfigurable_architecture__
__reconfigurable_systems__
__computation-intensive__
__media_processing__
__parallel_tasks__
__chip_multiprocessor__
__signal_processing_applications__.
__disk_arrays__
__reconfigurable_logic__
__processor_architectures__.
__Fibre_Channel__
__interconnection_networks__,
__hardware_platforms__.
__data-parallel__
__cache-based__
__cluster_computing__.
__kernel-level__
__workload_characteristics__
__multi-core_systems__.
__graphics_processing_units__
__memory_hierarchies__
__compilation_techniques__
__Application-specific__
__parallel_implementations__
__tightly-coupled__
__software_implementations__
__processing_elements__,
__memory_hierarchy__.
__paper_evaluates__
__parallel_computer__.
__switch_architecture__
__hardware-assisted__
__parallel_and_distributed_systems__.
__cache_design__
__multicore_architectures__
__VLIW_processors__.
__hardware_modules__
__collective_operations__
__software_based__
__software_implementation__.
__micro-benchmarks__
__distributed-memory__
__dynamic_reconfiguration__.
__FPGA_devices__
__multicore_systems__
__hardware_platform__.
__multistage_interconnection_networks__
__time-multiplexed__
__hardware_acceleration__
__SPARC__
__SIMD_instructions__
__detailed_simulation__
__code_compression__
__parallel_processor__
__scalable_performance__
__arithmetic_units__
__superscalar_processors__.
__parallel_applications__,
__programmable_logic__
__VLIW_processor__
__digital_signal_processor__
__compute_nodes__
__partitioning_algorithms__
__PC_clusters__
__embedded_processors__,
__NoC_architecture__
__FPGA_technology__
__memory_blocks__
__hardware_components__.
__switch-based__
__instruction_set__,
__computational_units__
__multiprocessor_architectures__
__IA-32__
__multi-thread__
__memory-intensive__
__coarse_grain__
__processor_design__.
__processor_cores__.
__disk_drives__.
__high-performance_computing__.
__commodity_hardware__
__MPI_applications__
__reconfigurable_architectures__.
__loop_scheduling__
__NAND_flash__
__parallelizing_compilers__
__zero-copy__
__processing_units__.
__distributed_architectures__.
__co-scheduling__
__leading-edge__
__graphics_processors__
__compiler-directed__
__control_units__
__multiprocessor_architectures__.
__communication_structure__
__single-processor__
__simultaneous_multithreading__
__processor_architecture__.
__heterogeneous_processors__
__demand_paging__
__dynamic_voltage_and_frequency_scaling__
__cache_organization__
__based_systems__.
__general-purpose_processors__
__reconfigurable_devices__
__CC-NUMA__
__application-driven__
__server_applications__
__embedded_applications__,
__MPI_implementation__
__disk_array__
__hard-ware__
__heterogeneous_clusters__.
__Chip_Multiprocessors__
__Parallel_programming__
__shared_cache__
__scratchpad_memory__
__distributed_embedded_systems__
__compute_intensive__
__collective_communication_operations__
__transaction-based__
__multi-core_architectures__
__collective_I/O__
__collective_communications__
__parallel_and_distributed_systems__
__medium-scale__
__parallel_machine__.
__signal_processing_applications__
__cluster_systems__.
__coarse_grained__
__embedded_processor__.
__multiprocessor_systems__,
__performance_counters__
__memory_controller__
__hard_real-time_systems__.
__stream_processing__.
__architectural_support__
__function_units__
__RISC_processor__
__multi-chip__
__frame_buffer__
__image_processing_applications__.
__network_interfaces__.
__programming_models__.
__vector_processing__
__multiple_disks__
__execution_units__
__hard-wired__
__multiprocessor_architecture__
__quantum_chemistry__
__bioinformatics_applications__.
__workload_characterization__
__data_parallel__
__HPC_applications__
__parallel_file_systems__
__networks-on-chip__
__shared-memory_multiprocessors__
__Fault-tolerance__
__FPGA_devices__.
__memory_architecture__.
__graphics_pipeline__
__parallel_file_system__
__processing_cores__
__memory-bound__
__networking_applications__.
__scientific_computation__
__DSP_algorithms__
__processing_units__,
__Texas_Instruments__
__programming_models__,
__concurrent_applications__
__Myrinet__.
__Task_scheduling__
__a_4__-way
__hardware-software__
__heterogeneous_computing__
__IntelÂ®__
__modern_processors__.
__self-repairing__
__general_purpose_processors__
__register_files__,
__heterogeneous_platforms__.
__memory_devices__
__I/O_subsystem__
__master-worker__
__cryptographic_algorithms__.
__crossbar_switches__
__Pentium_4__
__networked_embedded_systems__.
__communication_library__
__video_decoding__
__image_processing_applications__
__multicore_processor__
__server_systems__
__multiprocessor_system__.
__work_stealing__
__Intel_Xeon__
__FPGA_device__
__Dynamic_Voltage_and_Frequency_Scaling__
__scientific_codes__
__CPU_and_GPU__
__real-time_operating_systems__
__gang_scheduling__
__multithreaded_applications__.
__register_renaming__
__parallel_systems__,
__Gigabit_Ethernet__.
__task_parallelism__
__superscalar_processor__
__mapping_strategies__
__multi-core_systems__
__parallel_programming_models__
__single-core__
__large_capacity__
__general-purpose__,
__Linux_cluster__
__heterogeneous_clusters__
__PC_clusters__.
__parallel_simulations__
__SPEC_CPU2000__
__memory_architectures__
__graphics_cards__
__processor_designs__
__multi-core_processor__
__MP-SoC__
__memory_intensive__
__multithreaded_applications__
__cache_coherence_protocols__
__virtual_memory__.
__dynamically_reconfigured__
__VLIW_processors__
__Network_Processors__
__memory_hierarchy__,
__auto-tuning__
__Xilinx_FPGAs__.
__stream_programs__
__hardware_based__
__TPC-C__
__matrix-matrix_multiplication__
__multi-processors__
__coherence_protocols__
__CPU_cores__
__CPU-GPU__
__shared-memory_multiprocessors__.
__HPC_systems__.
__symmetric_multiprocessor__
__memory_modules__.
__NoC_architectures__
__embedded_system__,
__run-time_reconfiguration__
__scientific_application__
__parallel_software__
__SMT_processors__.
__parallel_computers__,
__PC_cluster__
__magnetic_tape__
__programmable_processors__
__vector_processors__
__register_file__.
__modern_microprocessors__.
__DSP_core__
__current_generation__
__efficient_execution__
__binary_translation__
__instruction_sets__.
__DSM_systems__
__commercial_workloads__
__MPI_applications__.
__thread_migration__
__processor_core__.
__digital_signal_processors__.
__very_high_speed__
__S/390__
__computation_intensive__
__RAID-5__
__networks_of_workstations__
__Fine-grain__
__general-purpose_processors__.
__microprocessor-based__
__optical_interconnect__
__Blue_Gene/L__
__NAND_flash_memory__.
__high-performance_processors__
__on_chip__.
__hardware_accelerator__
__shared_bus__
__server_applications__.
__network_processor__.
__hardware/software_co-design__
__network_processing__
__crossbar_switch__
__software_radio__
__address_generation__
__hardware_components__,
__modern_processors__,
__processor_arrays__.
__hardware_accelerators__.
__Software-based__
__functional_simulation__
__hardware_architecture__.
__micro-controller__
__branch_prediction__,
__one-sided_communication__
__processor_cores__,
__VLIW_architectures__
__BlueGene/L__
__instruction_set_extensions__
__reconfigurable_architecture__.
__cluster_environments__.
__AMD_Opteron__
__network_interface_cards__
__parallel_codes__
__memory_module__
__modern_FPGAs__
__Operating_system__
__Fast_Ethernet__
__custom_designed__
__run-time_reconfigurable__
__decimal_floating-point__
__HPC_systems__
__embedded_platforms__.
__PCI_Express__
__checkpoint/restart__
__target_architecture__
__cache-coherent__
__numerical_computations__.
__software-managed__
__memory_mapping__
__branch_prediction__.
__irregular_applications__
__architectural_features__.
__wire-speed__
__CPU-intensive__
__task_scheduler__
__graphics_processors__.
__memory_hierarchies__.
__CAM-based__
__power-hungry__
__Simultaneous_Multithreading__
__multiple_processors__,
__dynamic_scheduling__.
__Pentium_III__
__memory_modules__,
__Network_Processor__
__parallel_hardware__
__VLSI_technology__.
__mesh-connected__
__live_migration__
__reconfigurable_devices__.
__local_memory__,
__parallel_platforms__
__MPI_programs__.
__numerical_applications__
__mid-range__
__flash_memories__
__parallel_rendering__
__High_performance_computing__
__processing_nodes__.
__floating-point_operations__
__graphics_processing_unit__
__Demand-driven__
__Java_threads__
__value_prediction__.
__networks_of_workstations__.
__task_mapping__
__virtualization_technology__
__server_systems__.
__commodity_processors__
__Field-Programmable_Gate_Arrays__
__scientific_computations__.
__computational_kernels__
__shared-memory_multiprocessor__
__RAM-based__
__SMT_processors__
__software_transactional_memory__.
__communication_architecture__.
__FPGA_technology__.
__an_FPGA_based__
__GRAPE__
__commodity_hardware__.
__reconfigurable_hardware__,
__processing_systems__.
__Java_Virtual_Machines__
__flexible_architecture__
__software-controlled__
__dense_linear_algebra__
__General-purpose__
__CPU-bound__
__programmable_hardware__
__shared-nothing__
__shared_memory_multiprocessors__
__parallel_processing_systems__
__numerically_intensive__
__mapping_schemes__
__processor_architecture__,
__statically_scheduled__
__irregular_applications__.
__VLIW_architectures__.
__hardware_device__
__processor-based__
__data_intensive_applications__.
__HPC_applications__.
__GPU_computing__
__processor_nodes__
__performance_and_power_consumption__.
__shared_virtual_memory__
__test_programs__.
__hardware_platform__,
__profile-guided__
__garbage_collectors__.
__vector_processors__.
__MIPS__,
__image_processing_algorithms__.
__multithreaded_architectures__.
__many-core_architectures__.
__Modern_processors__
__intra-node__
__efficiently_implement__
__application_benchmarks__
__memory_interface__
__hardware_architectures__.
__cache_designs__
__optimistic_simulation__
__Very_Long_Instruction_Word__
__FPGA_hardware__
__cache_organizations__
__communication-intensive__
__Performance_improvements__
__SIMD_architectures__.
__Compiler-directed__
__parallel_architecture__.
__quad-core__
__hardware_transactional_memory__
__server_cluster__
__deeply_pipelined__
__scalable_architecture__
__TCP/IP__,
__hardware_structure__
__image_processing_tasks__
__cache_architectures__
__application-specific_integrated_circuits__
__efficient_implementation__,
__distributed_computer_systems__
__Multi-threading__
__graphics_processor__
__massive_parallelism__
__micro-architectures__
__network_interfaces__,
__MPI-based__
__application_mapping__
__function_unit__
__error_detection_and_recovery__
__distributed_implementations__
__significantly_accelerate__
__symmetric_multiprocessors__
__alternative_implementations__
__parallel_platforms__.
__VLIW_DSP__
__media_applications__.
__reconfigurable_logic__.
__memory_allocation__.
__Trace-based__
__I/O_subsystems__
__scratch-pad_memory__
__dynamically_scheduled__
__parallelization_strategies__
__cluster_nodes__.
__dynamically_configured__
__simulation_kernel__
__highly_tuned__
__specific_hardware__
__I/O-intensive__
__vector_processor__
__single-thread__
(__HW/SW__)
__real-time_control_systems__.
__media_applications__
__multi-core_processors__,
__flash-based__
__signal_processing_systems__.
__graphics_card__
__smart_camera__
__parallel_file_systems__.
__multiple_cores__.
__target_architectures__.
__preliminary_performance_results__
__Nios_II__
__PA-RISC__
__multi-core_platforms__.
__configurable_logic__
__throughput-oriented__
__workstation_clusters__
__architecture_supporting__
__packet_processing__.
__IA-64__
__control_store__
__FPGA_chips__
__Thread-Level_Speculation__
__real-time_garbage_collection__
__processor-memory__
__heterogeneous_multiprocessor__
__microprocessor_designs__
__architectural_features__,
__multimedia_extensions__
__Hardware-based__
__graphics_pipeline__.
__scalable_parallel__
__workstation_clusters__.
__parallel_architectures__,
__Cell_Broadband_Engine__
__MPI_and_OpenMP__
__database_machine__
__parallelization_strategy__
__software/hardware__
__software_solution__
__massively_parallel_processing__
__multi-ported__
__TCAM-based__
__virtual_platform__
__numerical_applications__.
__parallel_hardware__.
__computational_intensive__
__DSP_processors__
__VLSI_technology__,
__BG/L__
__massively_parallel_computers__
__Chip_Multiprocessor__
__high_performances__
__interconnection_structure__
__hybrid_architectures__
__hand-optimized__
__Message-passing__
__floating-point_units__
__FPGA_board__
__computational_Grids__.
__signal_processing_systems__
__concurrent_processing__
__shared_memory_multiprocessors__.
__MPI-I/O__
__multi-processor_systems__
__independent_tasks__.
__storage_subsystem__
__hardware_units__
__embedded_systems_design__.
__thread-level_speculation__
__computing_nodes__.
__simulation_codes__
__DSP_processors__.
__switching_fabrics__
__clusters_of_workstations__.
__video_encoders__
__multi-cores__
__chip_designs__
__software_DSM__
__previously_designed__
__on-chip_bus__
__heterogeneous_architectures__
__DSM_systems__.
__memory_consistency_models__
__file_I/O__
__hardware_devices__.
__high-performance_systems__.
__CPU_core__
__dual-processor__
__parameter_sweep__
__Resource_sharing__
__OS_services__
__performance_portability__
__detailed_measurements__
__multiprocessor_platforms__
__compute_nodes__.
__32_bit__
__Lattice_QCD__
__material_science__
__MD_simulations__
__inter-task_communication__
__SIMD_architecture__
__User-level__
__target_architectures__
__scientific_programs__
__multithreaded_execution__
__Beowulf_cluster__
__machine_architecture__
__shared_caches__
__real_hardware__.
__heterogeneous_architectures__.
__stream_processors__.
__excellent_scalability__
__parallel_scientific_applications__.
__Cell-based__
__RAID_systems__
__dedicated_hardware__.
__NoC_based__
__cycle-by-cycle__
__SoC_architecture__
__distributed_memory__,
__transactional_memory__,
__pipelined_processor__
__network_interface__.
__soft_processors__
__user-level_communication__
__exploiting_parallelism__
__Speed-up__
__multi-processor_systems__.
__Software_pipelining__
__Intel_Pentium__
__parallel_access__
__instruction-set__
__highly-parallel__
__multi-threaded__,
__Distributed_shared_memory__
__custom_hardware__.
__VM-based__
__computationally-intensive__
__embedded_Linux__
__multiprocessor_architecture__.
__GPU_implementation__
__IP_router__
__multi-threaded_applications__
__many-core_processors__.
__job_scheduler__
__visual_computing__
__RISC-based__
__shared_memory_systems__
__map-reduce__
__interconnection_architecture__
__embedded_architectures__
__code_restructuring__
__hardware_architecture__,
__data_cache__,
__x86-64__
__PC_cluster__.
__peta-scale__
__scientific_computation__.
__high-throughput__,
__interconnection_scheme__
__wide-issue__
__superscalar_microprocessors__
__high-bandwidth__,
__embedded_microprocessor__
__Parallel_algorithms__
__distributed_memory__.
__Scheduling_algorithms__
__stream_processors__
__hardware_counters__
__network_of_workstations__
__cycle_stealing__
__micro-processor__
__memory_units__
__hardware_unit__
__fail-silent__
__active_memory__
__chip-multiprocessor__
__processor_designs__.
__modern_architectures__
__UDP/IP__
__memory-constrained__
__Memory_management__
__linear_solvers__
__FPGA_chip__
__MPI_communication__
__communication_architectures__.
__Myrinet__,
__runtime_library__
__instruction_sets__,
__task-level_parallelism__
__shared_memory_systems__.
__SMP_nodes__
__multi-zone__
__co-processor__.
__cluster_architecture__
__data-level_parallelism__
__memory_disambiguation__
__application-specific__,
__parallel_computing_systems__.
__hardware_performance__
__partially_reconfigurable__
__collective_operations__.
__chip-multiprocessors__
__DEC_Alpha__
__memory_based__
__Shared_memory__
__communication_traces__
__shared_memory_multiprocessor__
__DSP_processor__
__Digital_Signal_Processors__
__SoC_platform__
__distributed_memory_machines__.
__coarse-grained__,
__DSP_systems__
__workstation_cluster__
__uni-processor__
__performance_enhancing__
__Blue_Gene/L__.
__application_kernels__
__programmable_logic_devices__
__architectural_extensions__
__fully_programmable__
__general_purpose_processors__.
__memory_subsystems__
__file_caching__
__Processing_Units__
__programmable_devices__
__processor_array__.
__FPGA-accelerated__
__OpenMP_and_MPI__
__on-line_transaction_processing__
__execution_unit__
__MPI_implementations__.
__interconnection_network__,
__heterogeneous_processors__.
__bus_architecture__.
__dynamic_binary_translation__
__trace_compression__
__modern_computers__
__core_processor__
__optimizing_compiler__.
__commercial_application__
__basic_modules__
__multicore_platforms__.
__memory_architectures__.
__media_processing__.
__instruction_set_architectures__
__cluster_environment__.
__RDMA-based__
__Compute_Unified_Device_Architecture__
__bus_systems__
__Active_Messages__
__distributed-memory_machines__.
__message_passing_systems__
__Blue_Gene/P__
__cost/performance__
__multiprocessor_systems-on-chip__
__commodity_operating_systems__
__active_messages__
__AES_encryption__
__memory_optimization__
__single-issue__
__crossbar-based__
__reconfigurable_platforms__.
__Silicon_Graphics__
__cache_architecture__.
__software_distributed_shared_memory__
__Execution_time__
__memory_organization__.
__parallel_simulator__
__direct_execution__
__emulation_environment__
__instruction_set_architecture__.
__memory_systems__,
__conventional_processors__
__Networks_on_Chip__
__Direct_Memory_Access__
__network_adapter__
__time_warp__
__PCI-Express__
__parallel_computer__,
__high_performance_systems__
__configurable_hardware__
__message_passing_interface__
__Simultaneous_multithreading__
__remote_memory_access__
__processing_unit__,
__superscalar_processor__.
__integer_benchmarks__
__reconfigurable_datapath__
__hardware_performance_counters__
__crossbar_switches__.
__multiple_processor__
__caching_mechanisms__
__small_to_medium_sized__
__parallel_processing_systems__.
__hardware_configurations__
__distributed_file_system__.
__multiple-issue__
__Pentium_II__
__embedded_application__
__high-performance_applications__.
__low-latency__,
__multi-core_platforms__
__power_measurement__
__memory_architecture__,
__architectural_enhancements__
__Benchmark_results__
__compute_nodes__,
__server-class__
__multi-core_CPUs__.
__cluster_environments__
__data_cache__.
__running_Linux__
__exploits_parallelism__
__partial_reconfiguration__.
__modern_architectures__.
__parallelizing_compilers__.
__online_transaction_processing__
__sensor_platform__
__interconnect_fabric__
__string_matching_algorithms__
__memory_sharing__
__multiprocessor_system-on-chip__
__DRAM_memory__
__motion_estimation_algorithms__
__SIMD_instructions__.
__distributed_memory_machines__
__reduction_operations__
__branch_predictor__.
__Analog_Devices__
__SIMD_and_MIMD__
__global_address_space__
__database_machines__
__signal_and_image_processing__.
__shared_address_space__
__hardware_acceleration__.
__fine-grain_synchronization__
__Sparc__
__software_controlled__
__multi-bank__
__fault_resilience__
__memory_allocator__
__bus_protocol__
__Network_of_Workstations__
__heterogeneous_machines__.
__OSF/1__
__protocol_processing__.
__communication_libraries__
__on-chip__,
__multithreaded_architectures__
__modern_operating_systems__
__numerical_codes__
__processing_nodes__,
__on-chip_interconnection_networks__
__super-scalar__
__micro-architecture__.
__adaptive_computing__
__massively_parallel_systems__.
__stream_processor__
__multi-module__
__Networks-on-chip__
__high-performance_and_low-power__
__VLIW_architecture__
__interconnection_structures__
__simulation_platform__,
__processor_architectures__,
__molecular_scale__
__Hyper-Threading__
__Fortran_D__
__shared-memory__,
__multiprocessor_SoC__
__RISC_processors__
__network_intrusion_detection_system__
__small_to_medium_size__
__parallel_programming_models__.
__Remote_Direct_Memory_Access__
__MPI-IO__.
__MPICH-G2__
__Designing_efficient__
__large-capacity__
__multithreaded_processors__
__real-time_operating_systems__.
__Code_compression__
__non-uniform_memory_access__
__hardware_parallelism__
__Delta_Execution__
__commodity_PCs__
__processing_engine__
__cache_design__.
__network_processing__.
__Hardware-assisted__
__shared-memory_systems__
__RISC_processor__.
__instructions_per_cycle__.
__multiprocessor_platform__.
__FPGA_devices__,
__configurable_computing__
__irregular_problems__
__VLSI_architectures__
__Single_Instruction_Multiple_Data__
__SIMD_processor__
__soft-core__
__hardware_accelerator__.
__alternative_architectures__
__modern_high-performance__
__SystemC_simulation__
__Instruction_scheduling__
__direct_memory_access__
__multi-core_CPUs__
__speculative_parallelization__
__distributed-memory_parallel__
__FPGA_synthesis__
__very_long_instruction_word__
__non-volatile_memory__.
__Origin_2000__
__digital_signal_processing_applications__.
__FPGA_platform__
__disk_storage__.
__compiled_simulation__
__memory_compression__
__CMP_architectures__.
__many-core_architectures__
__flash_storage__
__processing_architecture__
__server_applications__,
__storage_hierarchy__
__multiprocessor_platform__
__development_board__
__Parallel_simulation__
__design_consideration__
__parallel_processors__,
__Software_Distributed_Shared_Memory__
(__BG/L__)
__10-Gigabit_Ethernet__
__GPU_architecture__
__hardware_prototype__
__Linux_kernel__.
__task_and_data_parallelism__
__massive_parallelism__.
__interconnection_schemes__
__hard_disks__.
__graphics_cards__.
__GRAPE-6__
__cluster_environment__
__local_memories__.
__network-attached_storage__
__cache_hierarchies__
__simulation_engines__
__Multi-Processor_System-on-Chip__
__thermal_management__.
__distributed_storage_system__
__video_codecs__.
__Giga__
__hard_drives__.
__cache_structures__
__SMP_clusters__.
__shared_caches__.
__SIMD_architectures__
__last-level_cache__
__high_parallelism__
__multi-core__,
__instruction_set_extensions__.
__sensor_network_nodes__
__power/performance__
__general-purpose_processor__
__Memory_access__
__performance_oriented__
__statically_configured__
__hardware_tasks__
__parallel_programming_model__.
__memory-aware__
__HTTP_server__
__high_performance_applications__
__parallel_architecture__,
__BlueGene/L__.
__LDPC_decoders__
__distributed_memory_parallel_computers__.
__heterogeneous_multicore__
__faster_execution__
__collective_operation__
__Linux_cluster__.
__reconfigurable_processors__
__FPGA_chip__.
__SMP_systems__.
__embedded_platform__
__ARM-based__
__vector_instructions__
__data-dominated__
__hardware_realization__
__compute_node__
H.__264/AVC_decoder__
__NVIDIA_GeForce__
__array_architecture__
__SGI_Altix__
__high_throughput_computing__
__software-implemented__
__multiple_cores__,
__communication_layers__
__sequential_simulation__
__multi-processors__.
__parallelization_techniques__.
__general_purpose_processor__
__computing_clusters__.
__processor_design__,
__processor_microarchitecture__
__sparse_matrix-vector_multiplication__
__storage_hierarchies__
__Jikes_RVM__
__communication_topologies__
__decimal_arithmetic__
__data_logging__
__soft_processor__
__multithreaded_architecture__
__realistic_workloads__
__target_platforms__.
__specific_optimizations__
__microprocessor_architecture__
__hierarchical_memory__
__reconfigurable_processor__
__stream-oriented__
__high_performance_computing_systems__.
__SIMD/MIMD__
__FPGA_platform__.
__high-performance_computers__.
__networks_on_chip__
__RISC_core__
__Java_virtual_machines__.
__multiple_processing_units__
__power_grid_analysis__
__general-purpose_processors__,
__floating-point_unit__
__globally_synchronous__
__multiprocessing_systems__.
__commercial_processors__
__massively_parallel_computers__.
__fast_execution__
__hardware_monitors__
__programmable_devices__.
__disk_systems__
__server_architectures__
__SoC_platforms__
__remote_sensing_applications__.
__massive_parallel__
__SMT_processor__
__commercial_workloads__.
__virtual_memory_management__
__commodity_components__.
__processor_models__
__data-access__
__CM-5__
__packet_capture__
__linear_algebra_algorithms__
__telecommunication_applications__.
__scratchpad_memories__
__Graphics_Processing_Unit__
__EDA_tools__.
__vector_supercomputers__.
__high-speed_interconnects__
__text_searching__
__massively_parallel_processor__
__application-specific_integrated_circuit__
__AMBA_bus__
__native_execution__
__parallel_disk_systems__
__programmable_logic__.
__Tile-based__
__dynamic_binary_translator__
__memory_subsystem__.
__SMP_clusters__
__virtual_routers__
__memory_hierarchies__,
__multiprocessor_platforms__.
__embedded_computing_systems__.
__network_adapters__
__commodity_components__
__irregular_problems__.
__parallel_application__.
__mobile_embedded_systems__
__bus_interface__
__communication_fabric__
__KSR-1__
__global_scheduling__
__many-core_processors__
__IBM_SP2__
__FPGA_area__
__level_parallelism__
__GPU_architectures__.
__intensive_applications__.
__Performance_estimation__
__RS/6000__
__multimedia_application__,
__write_buffer__
__compilation_framework__
__RISC_microprocessor__
__target_architecture__.
__cache_hierarchies__.
__processor_elements__
__custom-designed__
__memory-mapped__
__timing_measurements__
__highly_parallel__,
__SIMD_machines__
__memory_controllers__
__coherent_caches__
__Pentium_IV__
__gigabit_Ethernet__
__shared_memory_abstraction__
__execution_platform__.
__massively_parallel_systems__
__Performance_tests__
__array_processor__.
__memory_chips__.
__machine_architectures__
__lattice_QCD__
__multithreaded_processors__.
__binary_compatibility__
__server_workloads__
__Non-Uniform_Memory_Access__
__Linux_clusters__
__RISC_processors__.
__run-time_scheduling__
__traffic_generators__
__SPARC__,
__non-volatile_memories__
__mass_storage_system__
__multi-core_processor__.
__I/O-intensive_applications__
__commercial_workloads__,
__Parallel_Virtual_Machine__
__ARM_processor__
__multicore_platforms__
__LDPC_decoders__.
__networked_workstations__
__HPF_compiler__
__cluster_systems__,
__collective_communication_algorithms__
__adaptive_meshing__
__commodity-based__
__structured_adaptive_mesh_refinement__
__power_profiling__
__microcontroller-based__
__DVS-enabled__
__cluster_architectures__.
__Gigabit_Ethernet__,
__Network_File_System__
__heterogeneous_cluster__
__embedded_multiprocessors__.
__digital_microfluidics__
__application_workloads__.
__dynamically_reconfigurable_systems__.
__execution-driven__
__parallel_environment__
__digital_signal_processor__.
__zSeriesÂ®__
__glue_logic__
__configurable_processors__
__Lock-free__
__reconfigurable_processors__.
__Dynamic_voltage_and_frequency_scaling__
__high_memory_bandwidth__
__Partitioned_Global_Address_Space__
__chip_multiprocessor__.
__Fast_Ethernet__.
__simultaneous_multithreaded__
__compiler_support__.
__hardware_implementations__,
__central_processing_unit__
__arithmetic_logic_unit__
__embedded_processor__,
__hard_real-time_applications__
__interconnect_architectures__
__network_protocol_stack__
__embedded_hardware__
__Xilinx_Virtex-II_Pro__
__instruction_cache__,
__MPEG-2_decoder__
__array_based__
__multithreaded_processor__
__Xilinx_FPGAs__
__SMP_machine__
__heterogeneous_machines__
__shared-memory_multiprocessor__.
__distributed_memory_systems__.
__FPGA_logic__
__graphics_card__.
__network_servers__.
__Alpha_AXP__
(__Single_Instruction_Multiple_Data__)
__TPC-C__,
__hardware_supported__
__block_RAMs__
__multi-threaded_applications__.
__Xilinx_Virtex-5_FPGA__
__latency-insensitive__
__Cray_T3E__
__single-instruction_multiple-data__
__DSP_architectures__
__programming_styles__.
__power_management_policies__
__realistic_workloads__.
__GPU_architecture__.
__vertex_shader__
__64_bit__
__SPEC_CPU2006__
__CPUs_and_GPUs__.
__real-time_video_processing__
__reconfigurable_resources__
__data_path__,
__structural_redundancy__
__network_of_workstations__.
__SPLASH-2__
__FPGA_board__.
__fat-tree__
__Symmetric_Multiprocessor__
__SIMD_extensions__
__GPU_programming__
__embedded_multimedia_systems__.
__cache_coherence_protocol__.
__Intel_Paragon__
__PowerPCÂ®__
__embedded_environments__.
__tightly_couples__
__communication_subsystem__
__synchronous_design__
__multi-FPGA__
__current-generation__
__large_speedups__
__dataflow_architectures__
__processor_core__,
__video_processing_applications__.
__DSP_cores__
__CFD_applications__
__memory_units__.
__NVIDIA_CUDA__
__processing_platform__
__Performance_tuning__
__network_on_chip__.
__scientific_computing_applications__.
__page_replacement_algorithms__
__forwarding_engine__
__PCI_bus__
__multiply-accumulate__
__instruction_set_extension__
__vector_computers__
__MP3_decoder__
__graphic_cards__
__heterogeneous_MPSoCs__.
__collective_communication__.
__parallel_file_system__.
__compute_clusters__
__LDPC_decoder__.
__parallel_programming_paradigm__
__embedded_memory_blocks__
__PCI-X__
__commodity_PCs__.
__multiple-data__
__disk_systems__.
__superscalar_microprocessors__.
__extreme-scale__
__multi-core_architecture__
__Java_processor__
__Kendall_Square_Research__
__IBM_SP-2__
__parallel_benchmarks__
__TCP/IP_protocol__
__parallel_discrete-event_simulation__
__signal_processors__.
__processor_nodes__.
__Cray_XT4__
__massively_multithreaded__
__computationally_intense__
__multi-cores__.
__reconfigurable_platform__
__high_performance_computers__.
__shared_and_distributed_memory__
__massively_parallel_processors__
__memory_organizations__
__highly_pipelined__
__software_stacks__
__regularly_structured__
__flow_solver__
__high_performance_processors__
__SoC_platform__.
__communication_subsystems__.
__superscalar_architecture__
__cache_coherent__
__many-core_processor__
__superscalar_and_VLIW__
__SoC_architectures__
__reconfigurable_computers__.
__shared-memory_systems__.
__single_instruction_multiple_data__
__commodity_operating_systems__.
__Instruction_Level_Parallelism__
__embedded_Java__
__biomolecular_simulations__
__pipeline_stages__,
__multi-engine__
__MPSoC_platforms__.
__hardware_threads__
__multi-processor_architecture__
__object_inlining__
__legacy_codes__
__massively-parallel__
__scientific_applications__:
__PowerPC_microprocessor__
__double_precision__.
__IBM_SP__
__i/o__
__numerical_algorithms__,
__massively_parallel_machines__
__system_area_networks__.
__Scalable_Coherent_Interface__
__fault_detection_and_recovery__
__Fast_Ethernet__,
__Static_scheduling__
__SMP_cluster__
__Xen-based__
__voltage-scalable__
__execution-driven_simulation__
__distributed_memory_parallel_computers__
__primary_memory__.
__multi-GPU_systems__.
__symmetric_multiprocessors__.
__concurrent_data_structures__.
__TCP/IP_stack__
__configurable_cache__
__latency_tolerant__
__independent_threads__
__Level_3_BLAS__
__shared-memory_multiprocessors__,
__IBM_System_z10__
__general_purpose_computing__
__optical_disk__
__I/O_ports__
__multiprocessor_environments__.
__MIMD_parallel__
__Bluetooth_radio__
__run-time_reconfiguration__.
__tertiary_storage__.
__chip-multiprocessors__.
__processor_based__
__NoC_designs__
__cache_based__
__software-defined__
__soft-core_processor__
__NAND_flash-based__
__parallel_FFT__
__reconfigurable_array__
__algorithmic_features__
__interactive_ray_tracing__
__sparse_matrix_computations__.
__computing_intensive__
__Pentium_Pro__
__Barnes-Hut__
__SGI_Origin_2000__
__distributed_memory_architectures__.
__CFD_code__
__Java_Virtual_Machines__.
__Intel_Core_2__
__coarse-grain_reconfigurable__
__FPGA_hardware__.
__heterogeneous_cores__
__Log-based__
__dual-ported__
__shared_buses__
__bus_networks__
__checkpoint_and_restart__
__code_scheduling__
__bus_architectures__
__compiled_communication__
__MPI-based_parallel__
__main_memories__
__embedded_memories__,
__packet_classifiers__
__cache_design__,
__single_core__
__latency_insensitive__
__write-invalidate__
__DSP_architecture__
__private_caches__.
__compiler_directives__
__stream_programming__
__processing_cores__.
__Dynamic_partitioning__
__speculative_multithreading__
__FPGA_platforms__.
__scratch-pad_memories__
__JPEG_encoder__
__general-purpose_computers__.
__digital_signal_processors__,
__fabrication_technology__.
__VLSI_implementation__,
__recently_announced__
__PDE_solver__
__multi-processor_system-on-chip__
__Trace-driven__
__register_file_architecture__
__control_units__.
__GPU-CPU__
__deep_pipeline__
__cache_simulator__
__SPEC_OMP__
__sparse_LU_factorization__
__cc-NUMA__
__vector_computers__.
__multi-level_parallelism__
__quantum_Monte_Carlo__
__log-structured__
__scientific_simulations__.
__data_acquisition_systems__.
__bus_protocols__
__cluster_interconnect__
__floating-point_operations__.
__chip_multiprocessing__
__FPGA_prototyping__
__multicore_CPUs__.
__on-chip_interconnection_network__
__Compiler-assisted__
__RTL_simulation__
__High-performance__,
__RISC_architecture__
__reconfigurable_computing_systems__.
__heterogeneous_MPSoC__
__power_optimizations__
__heterogeneous_computing__.
__inter-module_communication__
__architectural_trade-offs__
__architectural_mechanisms__
__IBM_BlueGene/L__
__level_3_BLAS__
__multiple_virtual_machines__
__pipeline_processing__
__modern_FPGAs__.
__modern_graphics_processing_units__
__CPU_cores__.
__concurrent_garbage_collection__
__processor_clusters__
__multicore_processor__.
__hardware_acceleration__,
__irregular_applications__,
__network_stack__.
__thread-level_speculation__.
__multiple_processor_cores__
__graphics_workstations__.
__distributed_memory_computers__
__memory_mapped__
__page_tables__
__MIMD_architectures__.
__Alpha_21264__
__shared-memory_machines__
__Java_workloads__
__OpenMP_implementation__
__pipelined_applications__
__parallel_programming_model__,
__throughput-optimized__
__FPGA_fabric__
__cache_hierarchy__.
__SDRAM_memory__
__SGI_Origin2000__
__memory_controller__.
__parallel_codes__.
__split-phase__
__register_bank__
__Streaming_SIMD_Extensions__
__disk_cache__
__protocol_processor__
__Xilinx_Virtex-5__
__Ternary_Content_Addressable_Memory__
__cache_architectures__.
__memory_accessing__
__MMU-less__
__simulation_speed__.
__parallel_data_mining__
__parallel_supercomputers__
__multi-CPU__
__Cache_coherence__
__shared_memory_systems__,
__execution_paradigm__
__multithreaded_architecture__.
__global_memory__.
__multi-core_architecture__.
__interconnection_architectures__
__Java_processors__.
__graphics_processors__,
__hardware_virtualization__
__MIMD_machines__.
__dataflow_architecture__
__instruction_set_architecture__,
__Ethernet_based__
__processor_chips__
__multi-processor_architectures__.
__massively_parallel_architectures__
__hardware_accelerators__,
__SPEC_CPU_2000__
__magnetic_disk__
__MIPS_processor__
__pipeline_design__
__embedded_multimedia__
__SPARC_V8__
__routing_fabric__
__Fortran_compiler__
__architecture_template__
__microarchitectural_features__
__multi-grained__
__voltage_scalable__
__Virtual_Interface_Architecture__
__GPU_architectures__
__high-performance_parallel__
__optical_computing__
__MPI_library__
__MIPS__.
__HPC_environments__.
__parallel_file_system__,
__performance_considerations__.
__commodity_PC__
__message-passing_libraries__
__heterogeneous_architecture__
__SMP_nodes__.
__Linux_clusters__.
__computational_platforms__.
__simulation_code__.
__server_platforms__.
__FPGA-based_systems__.
__DMA_controller__
__Parallel_computation__
__profile_information__.
__circuit_switching__.
__CPU_and_GPU__.
__reconfigurable_fabric__
__DSP_processors__,
__domain_partitioning__
__serial_code__
__multicore_architecture__.
__FFT_implementation__
__multicore_CPUs__
__software_execution__.
__virtual_memory_support__
__wire_speed__
__graphical_processing_units__
__large-scale_parallel__
__latency-tolerant__
__reconfigurable_logic__,
__Intel&reg__;
__Parallel_performance__
__Shared-memory__
__CPU_based__
__hybrid_MPI/OpenMP__
__memory_controllers__.
(__Very_Long_Instruction_Word__)
__Loop_scheduling__
__instruction_window__.
__message_passing_systems__.
__DSP_architectures__.
__hardware_primitives__
__Application_Specific_Instruction_Set_Processors__
__micro-architecture__,
__software_routers__.
__IA-64__.
__CMP_architectures__
__multimedia_workloads__.
__multi-bank_memory__
__register-level__
__distributed_memory_parallel__
__FPGA_chips__.
__array-intensive_embedded__
__reconfigurable_resources__.
__target_machines__
__coherence_protocols__.
__dense_linear_algebra_algorithms__
__locality_optimizations__
__Instruction_Set_Architectures__
__scientific_workloads__
__multi-programmed__
__data_level_parallelism__
__medium-grain__
__set_associative__
__multicore_and_manycore__
__on_chip__,
__multicore_architectures__,
__Instruction_Set_Architecture__
__multiple_CPUs__
__content-addressable__
__general_purpose_computers__.
__Highly_parallel__
__SIMD_array__
__SR-IOV__
__symmetric_multiprocessing__
__architectural_optimizations__
__industry-strength__
__serial_links__
__multi-processor_SoC__
__shared_memory_machines__
__shared_nothing__
__modern_GPUs__
__pipelined_processing__
__data-intensive_computing__.
__multicore_machines__.
__IBM_S/390Â®__
__memory_organisation__
__control_module__.
__commodity_802.11__
__Xilinx_Virtex-II__
__prototyping_board__.
__functional_unit__,
__graphics_accelerators__
__active_storage__
__packet_capturing__
__NAS_benchmarks__
__dynamic_and_partial_reconfiguration__
__heterogeneous_computers__.
__collective_communication_operations__.
__host_processor__
__control-intensive__
__Energy_reduction__
__DEVS_formalism__
__platform_FPGAs__.
__switched_network__
__SPMD_applications__
__dedicated_processors__
__message-passing_systems__.
__tera-scale__
__linear_system_solver__
__reconfigurable_computers__
__parallel_programming_environments__
__line_card__
__multi-socket__
__switching_fabrics__.
__control_units__,
__computing_cluster__
__IBM_RS/6000__
__flash_file_system__
__chip_architecture__
__embedded_application__.
__IBM_RS/6000_SP__
__OpenMP_applications__.
__interconnection_fabric__
__WSN_nodes__.
__resource-driven__
__WCET-aware__
__multimedia_processors__.
__optical_bus__
__million_gates__
__Verilog_HDL__.
__biological_sequence_alignment__
__IBM_3090__
__biomolecular_simulation__
__root_of_trust__
__bit_slice__
__software_layers__.
__Sun_Fire__
__HPC_clusters__.
__synchronous/asynchronous__
__interconnection_technology__
__polygon_rendering__
__superscalar_microprocessor__.
__programmable_logic_devices__.
__bare-metal__
__architectural_innovations__
__sensor_network_platform__.
__PDE_solvers__
__processing_strategies__.
__high-performance_clusters__.
__GeForce_8800_GTX__
__multiple_memory_banks__
__MPSoC_architectures__
__highly_parallelized__
__2.8_GHz__
__embedded_platforms__,
__heterogeneous_multiprocessor_systems__.
__multiprocessor_machines__.
__dynamic_reconfigurable__
__shared_address_space__.
__Task_migration__
__multi-processor_architectures__
__hardware_circuits__.
__stream_programs__.
__hardware_performance_counter__
__hardware_counter__
__heterogeneous_multiprocessors__.
__cache-coherence__
__software_defined_radio__.
__Intel_and_AMD__
__graphics_processor__.
__fine_grain_parallelism__
__thread_contexts__
__significant_runtime_savings__
__atomistic_simulation__
__commodity_graphics_hardware__
__deeply_pipelined__,
__efficient_parallelization__
__IBM_SP2__,
__PC_cluster__,
__a_4__-node
__Quad-Core__
__Thread-level_speculation__
__IBM_System/390__
__SMP_node__
__BlueGene/P__
__programmable_hardware__.
__optimistic_parallel_simulation__
__chip_multi-processor__
__nonuniform_memory_access__
__supercomputing_applications__
__batch_job__
__virtual_shared_memory__
__parallel_scientific_applications__
__wormhole_routed__
__DSP_processor__.
__register_stack__
__algorithmic_optimizations__
__cache_coherence_protocol__,
__FPGA_technology__,
__shared_memory_architectures__.
__storage_architecture__.
__virtualization_technologies__.
__parallel_computer_architectures__.
__programmable_processors__.
__distributed_shared__
__sensor_node_platform__
__Predicated_execution__
__running_concurrently__.
__NoC-based_MPSoC__
__thread_level_parallelism__
__shared-memory_architectures__
__concurrent_computing__
__acoustic_sensing__
__modern_hardware__.
__L3_cache__
__Virtex-II__
__shared_memory_architectures__
__code_partitioning__
__multi-rail__
__S-820__
__Fine_grain__
__pointer-chasing__
__hierarchical_ring__
__cloud_platforms__.
__processor_units__
__multiprocessor_machine__
__image_and_signal_processing__
__Linux_operating_system__.
__memory_management_unit__
__array-dominated__
__memory_interface__.
__soft_processors__.
__RT-Linux__
__Instruction_Set_Extensions__
__protocol_engine__
__MPSoC_architectures__.
__hard_realtime__
__VLIW_processor__.
__scratchpad_memory__.
__embedded_microprocessors__
__VLIW_DSP__.
__commercial_FPGAs__.
__CPU_architecture__
__dynamic_binary_translation__.
__custom_processors__
__data_flow_graphs__.
__cluster_interconnects__.
__disk_subsystem__
__SoC_design__,
__parallelism_exploitation__
__application_benchmarks__.
__block_device__
__wireless_protocols__.
__Active_Message__
__VHDL_simulation__
__VLIW-based__
__DSP_core__.
__vector_processing__.
__HW/SW_cosimulation__
__energy_demands__
__load_scheduling__
__memory_controllers__,
__data-centers__
__GTX_280__
__dataflow-based__
__PentiumÂ®_4__
__interconnect_topology__
__global_communication__.
__MPSoC_platform__
__cluster_computers__
__graphics_accelerators__.
__central_processor__
__IBM_Power__
__Beowulf_clusters__.
__multimedia_workloads__
__commodity_processors__.
__Cray_XT__
__massively_parallel_machines__.
__scientific_computing_applications__
(__CC-NUMA__)
__coarse-grained_reconfigurable_architectures__.
__cache_prefetching__
__Application_Specific_Integrated_Circuits__
__processor_element__
__multicomputer_networks__
__multi-core_computers__.
__packet_classification_algorithms__
__Tflop/s__
__network_processor__,
__media_processors__
__Red_Storm__
__memory-intensive_applications__
__signal_processors__
__Data_partitioning__
__graphics_cards__,
__parallel_pipeline__
__disk_array__.
__multiprocessor_server__
__desktop_PC__.
__MIPS_R3000__
__PowerPC_processor__
__parallel_workloads__
__data-intensive_computing__
__parallel_matrix_multiplication__
__superscalar_architectures__
__maintaining_cache_coherence__
__virtual_router__
__irregular_computations__
__CFD_applications__.
__optimized_parallel__
__earthquake_simulation__
__OpenMP_programs__.
__vector_multiprocessors__.
__System_Area_Networks__
__parallel_graph_algorithms__
__Ethernet_network__.
__I/O_intensive_applications__
__Modern_GPUs__
__simultaneous_multithreading__,
__Performance_estimates__
__communication_stack__
__message_passing_communication__
__power-awareness__
__remote_file__
__CCD_memory__
__Network_interface__
__microprogrammed_control__
__fast_reconfiguration__
__particle_simulations__
__scalable_parallel_computers__.
__TCP/IP_stack__.
__processing_modules__.
__Linux_platform__
__benchmark_program__
__parallel_computation_model__
__high_performance_parallel__
__lightweight_threads__
__Parallel_discrete_event_simulation__
__multiple_instruction_multiple_data__
__conservative_parallel_discrete_event_simulation__
__parallel_computer_architectures__
__current_microprocessors__
__distributed_shared_memory_systems__
__MPI+OpenMP__
__MPI/OpenMP__
__fine-grained_and_coarse-grained__
__partial_bitstreams__
__embedded_architectures__.
__microprocessor_chip__
__segmented_bus__
__custom_circuits__
__parallel_image_processing__
__32-bit_RISC__
__power_breakdown__
__cryptographic_processor__
__RISC_processor__,
__parallel_processor__.
__SoC_architectures__.
__Reference_counting__
__Spartan-3__
__MPSoC_architecture__.
__application-specific_architectures__
__programmable_cores__
__IP_core__.
__hardware/software_partitioning__,
__clustered_VLIW__
__DSP_architecture__.
__RISC_and_CISC__
__instruction_prefetch__
__shared_memory_multiprocessor__.
__instruction_pipeline__
__Intel_Paragon__,
__application_benchmarks__,
__SIMD_architecture__.
__a_4__-core
__Simultaneous_Multithreaded__
__sensor_network_nodes__.
__watchdog_processor__
__coherence_protocols__,
__executing_parallel_programs__
__Multi-Processor_Systems-on-Chip__
__network_simulations__,
__hardware_architectures__,
__Code_optimization__
__running_Linux__,
__Parallel_Virtual_File_System__
__cluster_computers__.
__cluster_interconnects__
__dual-CPU__
__vector_supercomputers__
__non-blocking_collective_operations__
__Cyclops-64__
__hash_join_algorithm__
__multi-banked__
__graphics_workstations__
__AMD_Athlon__
__RISC-style__
__ESA/390__
__embedded_VLIW_processors__.
__OS_support__
__Memory_bandwidth__
__programmable_processor__
__target_machines__.
__memory_organizations__.
__Software_Defined_Radios__
__Multiprocessor_Systems-on-Chip__
__parallel_computing_environments__.
__Cell_processor__
__hardware_modules__.
__massively_parallel_architectures__.
__Special-purpose__
__IXP_2400__
__a_4__-issue
__dynamic_voltage_and_frequency_scaling__.
__computational_clusters__.
__code_parallelization__
__instruction_set_simulators__
__execution_unit__.
__platform_FPGAs__
__data-paths__.
__VLIW_architecture__.
__warp_processor__
__tightly_and_loosely_coupled__
__multicore_CPU__
__based_architecture__.
__massively_parallel__,
__parallel_computing__:
__multimedia_processors__
__runtime_reconfigurable__
__inter-communication__
__crossbar_network__
__architectural_trends__
__fault-tolerant_programs__
__x86_processors__.
__hardware-software_co-design__.
__reconfigurable_fabrics__.
__virtual_processor__
__multi-core_embedded_systems__.
__PowerXCell_8i__
__highly-tuned__
__ISA_extensions__
__integer_and_floating-point__
__modern_commodity__
__clustered_architectures__
__loop-level__
__globally_coherent__
__Coarse-grain__
__ILP_processors__.
__interconnect_architecture__,
__CMP_systems__.
__SPLASH-2_benchmarks__
__instruction_decoding__
__instruction_traces__
__hyper-threading__
__MPI_collective_operations__
__power-efficient__,
__storage_hierarchy__.
__heterogeneous_multi-core_architecture__
__parallel_algorithm_design__
__software_speculation__
__PGAS_languages__
__graphics_processing__
__MapReduce_framework__
__Threading_Building_Blocks__
__processor-in-memory__
__data-parallel_applications__
__MasPar_MP-1__
__workstation_networks__.
__VLIW_DSP_processors__
__network_stacks__
__modern_CPUs__.
__MIMD_architectures__
__RAPID-Cache__
__distributed_shared-memory__
__thread_placement__
__coherence_controllers__
__multiprocessor_computers__
__disk-directed__
__floating-point_units__.
__multiple_buses__
__Sequent_Balance__
__fine-grained_sharing__
__mass_produced__
__commodity_clusters__.
__InfiniBand_Architecture__
__Myrinet-based__
__Preliminary_performance_measurements__
__commodity_cluster__
__cluster_file_system__
__Graphical_Processing_Units__
__shared_memory_machines__.
__SGI_Altix_3700__
__process_arrival_patterns__
__massively_parallel_architecture__
__multiple_FPGAs__.
__View-Oriented_Parallel_Programming__
__data_mapping__,
__micro-controllers__
__OpenMP_program__
__clusters_of_SMPs__.
__real-time_schedulers__
__manycore_architectures__.
__heterogeneous_parallel_systems__.
__Instruction-Set_Extensions__
__parallel_supercomputers__.
__Altera's_Stratix__
__conditional_execution__
__multiply-add_fused__
__double-buffered__
__logic_simulators__
__general_purpose_processors__,
__dynamic_information_flow_tracking__
__vector_supercomputer__
__digital_signal_processing_applications__,
__dataflow_architecture__.
__application-specific_processors__
__commercial_FPGAs__
__hardware_scheduler__
__Data_locality__
__EARTH-MANNA__
__embedded_operating_system__.
__soft_vector_processor__
__theoretical_peak_performance__
__Run-time_reconfigurable__
__general_purpose_computing__.
__parallel_computer_architecture__
__high-end_server__
__disk-based_storage__
__soft_processors__,
__code_injection_attacks__
__Ethernet-connected__
__register-file__
__Task-level__
__64-bit__,
__array-intensive_applications__
__instruction_schedulers__
__on-chip_interconnection_networks__.
__frequency_and_voltage_scaling__
__parallel_memory_architecture__
__Orca__
__shared-memory_architectures__.
__continuous-flow__
__custom_computing__
__design_exploration_framework__
__bulk-synchronous_parallel__
__IBM_POWER6__
__vector_processor__.
__mirror-based__
__multi-core_CPU__
__UltraSPARC_T2__
__Memory_Expansion_Technology__
__Cray_T3D__
__workload_decomposition__
__MPI_library__.
__Cray_Research__
"__off_the_shelf__"
__fast_context_switching__
__Jacobi_iteration__
__processing_engines__
__memory-centric__
__BG/P__
__performance_monitoring_hardware__
__operating_mode__.
__running_Linux__.
__microprocessor_architectures__.
__power-managed__
__processor_networks__.
__FPGA_accelerator__
__shared_memory_architecture__.
__reconfigurable_cache__
__block_RAM__
__microprocessor_design__,
__sparse_matrix-vector_multiply__
__data_prefetch__
__disk_encryption__
__AES-CCM__
__IBM_SP3__
__simulation_approach__,
__temperature_management__
__Sun_Fire_Link__
__coprocessor_architecture__
__dual-thread__
(__MP-SoC__)
__virtual_address_space__.
__register_renaming__,
__PC_hardware__.
__block_storage__.
__packet-processing__
__multiple_heterogenous__
__mobile_processors__.
__virus_scanning__
__wide_SIMD__
__multimedia_instructions__
__architecturally_visible__
__Block-structured__
__multi-tasking__,
__dynamically_reconfigurable_systems__
__reconfigurable_SoC__
__shared_bus__,
__core_components__.
__Compaq_Alpha__
__workstation_cluster__.
__multi-mode_multi-task__
__network_interface_controller__
__address_traces__,
__cache_hierarchy__,
__Simultaneous_Multi-Threading__
__wide_issue__
__processing_architecture__.
__parallel_computing_platforms__.
__processor/memory__
__bottle-neck__
__storage_arrays__.
__closely-related__
__automatically_parallelized__
__crossbar_switch__.
__event_tracing__
__Compiler_optimization__
__statically-scheduled__
__Virtex-5__
__multi-processor_systems-on-chip__
(__Field_Programmable_Gate_Arrays__)
__IBM_Cell__
__address_shuffler__
__HPC_applications__,
__link_aggregation__
__parallel_computing_platforms__
__computational_steering__.
__scientific_simulation__.
__multi-streaming_SIMD__
__supercomputing_applications__.
__Intel_Pentium_4__
__transactional_memory_systems__.
__high-performance_processors__,
__InfiniBand_clusters__.
__nonshared_memory__
__cache-coherent_shared_memory__
__Godson-T__
__non-dedicated_clusters__.
__Compiler_optimizations__
__communication_controller__
__Simultaneous_MultiThreading__
__transaction_oriented__
__using_graphics_processing_units__
__RSA_and_ECC__
__global_memory__,
__multimedia_extensions__.
__multithreaded_workloads__.
__message-passing_applications__
__dual-issue__
__reconfigurable_platform__.
__hard-ware__.
__processor_family__
__large_clusters__,
__silicon_chip__.
__SMT_architectures__.
__data_base_machine__
__architectural_levels__.
__IBM_POWER6â¢__
__vertical_migration__
__dynamically_reconfigurable_hardware__
__deep_memory_hierarchies__.
__high_speed_interconnects__
__File_Transfer_Protocol__
__memory-level_parallelism__
__multiprocessor_system__,
__rapidly_reconfigurable__
__multi-core__.
__NUMA_machines__.
__mixed-clock__
__large-scale_parallel_applications__.
__register_architecture__
__fine-grain__,
__central_processing_units__
__workload_scheduling__
__reconfigurable_FPGAs__.
__CPUs_and_GPUs__
__SMP_systems__
__NVIDIA_Tesla__
__Efficient_memory_management__
__DRAM_controller__
__IBM_9076__
__physical_planning__
__simultaneous_multithreading__.
__chip_multi-processors__
__flash_memory_devices__.
__IBM_pSeries__
__address_traces__.
__instruction_caches__,
__32-bits__
__architectural_template__
__sensor_network_simulator__
__microarchitecture_level__
__climate_simulation__
__integer_and_floating_point__
__deeply_integrated__
__dual_core__
__CMP_architecture__
__cache_controller__
__multiple_issue__
__parallel_disks__,
__Core_2__
__media_processors__.
__cycle_accounting__
__distributed_shared_memory_system__.
__packet_processing_systems__.
__distributed_memory_architectures__
__parallel_loop_scheduling__
__pipeline_architectures__
__SoC_platforms__.
__memory_allocator__.
__scratch_pad_memory__
__FPGA_boards__
__fetch_mechanism__
__shared-memory_multiprocessor_systems__.
__stream-based_applications__
__mesh/torus__
__reconfigurable_fabrics__
__Parallel_architectures__
__prefetch_mechanism__
__MPEG-2_decoder__.
__FPGA_families__
__byte-addressable__
__fault_injection_techniques__.
__Âµ-SIMD__
__distributed_memory_multiprocessors__.
__processor_chip__,
__disk_file__
__low_implementation_cost__.
__overset_grid__
__keyword_match__
__algorithmic_skeletons__.
__Processor_Element__
__GPU_clusters__.
__3.2_GHz__
__instruction_word__
__long_instruction_word__
__floating-point_instructions__
__high-end__,
__dynamically_and_partially_reconfigurable__
__NVIDIA's_CUDA__
__multi-cores__,
__application-specific_instructions__
__memory_race__
__programmable_architectures__
__scientific_code__
__Static_program_analysis__
__virtual_platforms__
__Reduced_Instruction_Set_Computer__
__hardware_interface__
__consistency_protocols__.
__SRAM_cache__
__soft_cores__
__data_dominated__
__configurable_logic__.
__Feedback-directed__
__server_platform__.
__PowerPC_processors__.
__VHDL_simulation__.
__multicore_embedded_systems__.
__energy_profiling__
__Collective_operations__
__inherent_concurrency__
__programmable_components__
__BCS-MPI__
__multi-core_cluster__
__register_architectures__
__SIMD_machine__
__register_file_architectures__
__array-intensive__
__vision_systems__,
__forwarding_engines__
__heterogeneous_workstations__.
__execution-driven_simulator__
__checkpoint/rollback__
__floating-point_unit__.
__virtual_routers__.
__Software-controlled__
__pattern_matching_engine__
__commodity_multi-core__
__multi-core_machines__.
__Fujitsu_AP3000__
__Turbo_decoder__
__microfluidic_chips__
__single-CPU__
__memory_limited__
__at_Sandia_National_Laboratories__.
__shared_memory_and_message_passing__
__Virtex-II_Pro__
__SIMD_processor__.
__Unix_workstations__.
__real_time_image_processing__
__bus_arbiter__
__RAID_storage__
__real-time_operating_system__.
__data-level_parallelism__.
__last-level_caches__.
__Cydra_5__
__RISC_architecture__.
__FPGA-based_hardware__
__cost-conscious__
__PVM_applications__
__Open_Research_Compiler__
__disk_array__,
__Flash_memory__,
__parallel-pipelined__
__multi-processors__,
__MPI_based__
__parallel_logic_simulation__.
__streaming_architectures__
__processing_platform__.
__embedded_controllers__.
__communication_scheduling__
__Sun_workstations__.
__host_machine__.
__hypercube_computers__.
__experiment_platform__
__processor_clusters__.
__paged_virtual_memory__
__Bus-based__
__SPARC_V9__
__multidimensional_signal_processing__
__configurable_processors__.
__cycle_based__
__FPGA-based_reconfigurable_computing__
__Data-Driven_Multithreading__
__floating-point_units__,
__shared-memory_programs__
__future-generation__
__Translation_Lookaside_Buffer__
__SiGe_FPGA__
__RISC_System/6000__
__PowerPC_604__
__Connection_Machine__.
__industry-leading__
__IBM_zEnterprise__
__distributed_shared_memory_system__
__memory-intensive_applications__.
__fabrication_processes__.
__massively_parallel_computing__
__UNIX_workstations__.
__cycle-accurate_energy__
__parallel_supercomputer__.
__heterogeneous_distributed_environments__.
__Graphic_Processing_Unit__
__performance_portability__.
__precise_exceptions__
__embedded_FPGA__
__fully_flexible__
__microprogram_control__
__disk_systems__,
__distributed_memory_computers__.
__Register_file__
__Cray_X1__
__Core2_Duo__
__Intel_P4__
__I/O_subsystems__.
__multi-processor_systems-on-chip__.
__high-performance_embedded__
__HP_iPAQ__
__simple_cores__
__article_compares__
__Multi-core_architectures__
__range_comparison__
__custom_ASIC__
__asynchronous_processor__
__header_processing__
__messaging_layer__
__high-speed_interconnect__
__light_weight__.
__Execution_replay__
__dynamic_memory_allocators__
__SMP_machines__
__criticality-based__
__reconfigurable_coprocessor__
__linear_algebra_routines__
__Memory_latency__
__Xilinx_Virtex4__
__memory_constrained__
__fetch_unit__
__parallel_numerical__
__application_profiling__
__digital_signal_processing_applications__
__shared_disks__
__Synergistic_Processing_Elements__
__Cache-aware__
__power-performance_tradeoffs__
__MPI_libraries__.
__intra-node_communication__
__computing_engines__.
__Instruction_Set_Computer__
__memory_hierarchy_performance__
__lock-based_synchronization__.
__PowerPC_601__
__computing_architecture__.
__Multiprocessor_system-on-chip__
__vendor-provided__
__dynamic_binary_translator__.
__computing_cluster__.
__interconnect_resources__.
__hybrid_CPU/FPGA__
__Software_thread_integration__
__speedup_versus__
__memory_subsystems__,
__data_parallel_applications__
__RISC_cores__
__Intel_XScale__
__Java_Grande_Forum__
__test_platform__.
__NAND_flash-based_storage__
__MPICH-V__
__parallel_mesh_generation__
__shift_registers__,
__application-specific_processor__
__broadcast_bus__
__Platform-based_design__
__multiprogrammed_workloads__.
__SCI-based__
__future_chip_multiprocessors__
__multigrid_algorithms__
__partial_dynamic_reconfiguration__
__prototyping_platform__.
__arithmetic_units__,
__sensor_platform__.
__task_level__.
__Multiprocessor_scheduling__
__embedded_multimedia_applications__.
__CPU_cores__,
__irregular_reductions__
__specialized_processors__
__Pentium_4_processor__
__physically_secure__
__stencil-based__
__TPC-C__.
__power_saving_techniques__
__SPEC_OMPM2001__
__zero-overhead__
__voltage-frequency__
__CPU_architectures__
__database_machine__.
__warp_processing__
__CMP_systems__
__stack_based__
__high-end_and_low-end__
__storage_subsystem__.
__Tesla_C870__
__CMP_architecture__,
__write_caches__
__heterogeneous_MPSoC__.
__hard_real-time_embedded_systems__
__enterprise_storage__
__hybrid_nano/CMOS__
__VHDL_simulator__
__DRAM_main_memory__
__stream_processor__.
__multicore_designs__
__Execution-driven__
__reconfigurable_processor__.
__gather_and_scatter__
__GHz_Pentium_4__
__relational_database_operations__
__Data_path__
__job_scheduling_algorithms__
__remote_storage__.
__multi-processor__.
__OSI_layer__
__application_specific_processors__
__application_specific_instruction_set_processors__
__FPGA_chip__,
H.__264/AVC_deblocking_filter__
__configurable_architectures__
__scalar_processor__
__unified_shader__
__lockup-free__
__host_CPU__
__nested_loop_programs__
__dataflow_machine__
__solid_state_drives__.
__deep_pipelines__
__ARM_processor__,
__CELL_processor__.
__memory_buffers__,
__CABAC_encoder__
__Intel_IXP2800__
__vector_architectures__.
__pipeline_processors__
__bitstream_parsing__
__network_processing_applications__
__medium_grain__
__Memory_hierarchy__
__directory-based_cache_coherence_protocols__
__journaling_file_system__
__air_pollution_model__
__Dynamic_memory__
__multiprocessor_simulation__
__network_packet_processing__
__CONFLEX-G__
__SoC_architecture__.
__multi-core_architecture__,
__Level-3_BLAS__
__parallel_port__
__rack-mounted__
__sparse_linear_solver__
__high-definition_video__.
__GPU_acceleration__
__network_emulator__.
__multithreaded_applications__,
__MPEG-2_encoder__
__shared-memory_programming__
__motion_estimators__
__line_cards__.
__video_processing_applications__
__Modern_embedded_processors__
__scalability_analysis__.
__virtual-memory__
__static_mapping__
__identical_units__
__logic_simulators__.
__SHA-3_candidates__
__shared-memory_multiprocessor_systems__
__network_processing_applications__.
__Linux_OS__.
__dynamic_instruction_scheduling__
__scalable_multiprocessor__
__virtual_machine_scheduling__
__mainframe_computers__.
__multi-core_platform__
__multi-processor_platforms__.
__multiple-processor__
__port_scan_detection__
__multiple_clock_domains__.
__Sony-Toshiba-IBM__
__computational_intensive_applications__
__parallel_logic_simulation__
__PCI-based__
__TCP_stack__
__application-specific_instruction-set_processors__
__I/O-intensive_workloads__
__thermally_constrained__
__NoC_topologies__
__Intel_Delta__
__reconfigurable_architectures__,
__Encore_Multimax__
__Xilinx_MicroBlaze__
__direct-access__
__shared_memories__
__Motion-JPEG__
__distributed-memory_machines__
__vector_architecture__
__custom_computing_machines__
__software_managed__
__multiple_FPGAs__
__elliptic_curve_processor__
__FPGA_coprocessor__
__memory-hierarchy__
__evaluation_board__
__general_purpose_microprocessors__.
__Smith-Waterman_algorithm__
__node_controller__
__poor_data_locality__
__SPEC-FP__
__network-on-chip__,
__remote_visualization__.
__multiple_replications__
__communication_bus__
__shared-memory_machines__.
__point-to-point_links__.
__crossbar_based__
__MIMD_architecture__
__Compiler-based__
__MPEG-4_video_encoder__
__multiprocessor_cache__
__Communication_performance__
__Sun_Ultra__
__workload_execution__
__irregular_reductions__.
__processing_array__
__coarse-grained_parallelism__.
__MP-SoCs__
__massively_parallel_processors__.
__computing_element__
__custom_VLSI__
__dual_port__
__small-memory__
__astrophysical_N-body__
__serial_programs__
__associative_processors__
__quantum_chromodynamics__
__speculative_multithreading__.
__parallel_processor__,
__TCP/IP_and_UDP/IP__
__floating_point_unit__
__solid-state_disks__
__embedded_device__.
__router_microarchitecture__
__IBM_RISC_System/6000__
__multiprocessor_configurations__
__key-value_store__.
__Hardware_transactional_memory__
__optically_connected__
__thread_level_parallelism__.
__Pentium_M__
__communication_subsystem__.
__multimedia_kernels__
__solid_state_drives__
__NVIDIA_GPUs__.
__simulation_engines__.
__Functional_validation__
__multicore_systems__,
__biological_sequence_comparison__.
__loop_accelerators__
__multiprogramming_systems__
__MPEG4_decoder__
__Intel_Itanium__
__ASICs_and_FPGAs__.
__single-chip_multiprocessor__
__back-ends__.
__dynamically-scheduled_superscalar__
__RISC_processors__,
__GRAPE__-DR
__million_vertices__
__multi-core_chips__.
__commercial_and_scientific_workloads__
__Digital_Unix__
__micro-architectures__.
__compute_engines__
__Meiko_CS-2__,
__Loop_transformations__
__raster_display__
__Non-Uniform_Cache_Architectures__
__an_analog_VLSI__
__Pentium_4_processor__.
__reconfigurable_meshes__.
__multilevel_parallelism__
__one-sided_communication__,
__distributed-memory_systems__.
__communication_contention__
__performance_counters__.
__highly_programmable__
__shared_memory_programs__.
__hardware_assists__
__development_boards__
__user-level__.
__multicore_chips__.
__Thread_Level_Parallelism__
__SMP_node__.
__scientific_application__.
__write-optimized__
__heterogeneous_parallelism__
__independent_disks__
__computational-intensive__
__SGI_Challenge__
__multimedia_applications__:
__coarse-grained_components__
__SDRAM_controller__
__RT-Linux__.
__sensor_platform__,
__specialized_functional_units__
__efficiently_parallelizing__
__throughput_computing__
__collective_communication_routines__
__MPI_collective_communication__
__Intel_architecture__
__PC-cluster__
__Thread_Checker__
__single-instruction__,
__FPGA_routing__.
__Scheduling_tasks__
__parallel_iterative_methods__
__SGI_Origin__
__task_pool__
__NoC_platform__
__MIMD_machines__
__memory_controller__,
__NoC_designs__.
__vertically_and_horizontally__
__giga-scale__
__scalable_architectures__.
__superscalar_microprocessor__
__reconfigurable_computing_platforms__
__virtual_reconfigurable_circuit__
__network_attached_storage__
__CC-NUMA_multiprocessors__.
__video_signal_processor__
__Cray_XT5__
__communicating_tasks__.
__adiabatic_logic__.
__marching_pixels__
__Xilinx_4000__
__instruction_cache_performance__
__MIPS_R10000__
__XML_filtering__.
__smart_disks__
__thread_mapping__
__parallel_task_graphs__
__runtime_adaptive__
__modern_GPUs__.
__parallel_asynchronous__
__parallel_languages__,
__arbitration_algorithms__
__SoC_bus__
__dual_quad-core__
__SMP-aware__
__Chip_Multi-Processors__
__variable-precision__,
__embedded_DRAM__.
__read-optimized__
__superscalar_architectures__.
__heterogeneous_multiprocessors__
__job_scheduler__.
__Dynamic_thermal_management__
__voltage_domains__
__NUMA_systems__.
__fragment_shaders__.
__runtime_parallelization__
__multiprocessor_configuration__
__emulated_WAN__
__multicore_nodes__
__power-proportional__
__shared_memory_parallel__
__single_and_double_precision__
__cluster_file_systems__.
__PE_array__.
__computational_electromagnetics__
__processing_element__.
__FDDI_network__
__a_4__-__core_CMP__
__Application-Specific_Integrated_Circuits__
__dynamically_reconfigurable_processors__.
__constant_multipliers__
__application_partitioning__
__Hardware_support__
__MPEG_RVC__
__server_architectures__.
__floating-point_calculations__
__massively_parallel_SIMD__
__UltraSPARC_III__
__NAS_parallel_benchmarks__
__SIMD_vector__
__code-copying__
__early_release__
__Linux_PC__
__cache_coherence_schemes__
__Itanium_processor__
__DSP_platform__
__fine-grain_multithreading__
__DSP_implementation__.
__desktop_workstations__
__highly_parallel_architecture__
__soft-core_processors__
__datacenter_network__
__general-purpose_microprocessors__
__100_Mbps_Ethernet__
__L1_cache__,
__DVS_processor__
__x86_processors__
__Chip_Multi-Processor__
__interconnection_structures__.
(__Flash_Translation_Layer__)
__multi-core_platform__.
__routing_topologies__.
__multi-level_memory_hierarchies__.
__hardware_pipeline__
__Pixel-Planes__
__compute-intensive_tasks__
__discrete-event_simulators__
__resource-constrained_embedded_systems__.
__MIPS_architecture__
__level_simulator__
__dataflow_computing__
__floating_point_units__
__DVFS-enabled__
__accelerator-based__
__cache-coherent_shared-memory__
__shared-nothing_parallel__
__multi-DSP__
__multiprocessor_environment__.
__reconfigurable_instruction_cell__
__TI_DSP__
__critical_kernels__
__Multiple_Data__)
__mesh_routing__
__Satisfiability_Modulo_Theory__
__weakly_programmable__
__host_PC__.
__dynamic_memory_allocator__
__SIMD_architecture__,
__testing_frameworks__
__spacecraft_formation__
__Xilinx_Virtex-II_FPGA__
__message-passing_communication__
__RISC_microprocessor__.
__shared-everything__
__lookup_engine__
__storage_technology__.
__serial_codes__
__carry_logic__
__Intel_processors__
__transient_fault_tolerance__
__host_bus__
__data_parallel_languages__
__The_Cell_Broadband_Engineâ¢__
__local_bus__
__rapid_reconfiguration__
__Interprocess_communication__
__bubble_memories__
__shared-resource__
__bus_topology__.
__multiprocessor_environment__
__control_store__.
__communication_characteristics__.
__event_synchronization__
__massively_parallel_processing__.
__PC_platform__.
__processor_simulators__.
__instruction_set_simulator__
__cache_simulator__.
__shared_memory_architecture__
__general-purpose_microprocessors__.
__parallel_processing_architectures__.
__disk_buffer__
__compiler_controlled__
__SIMD_processors__.
__VLIW_processors__,
__MIPS__-like
(__Short_communication__).
__floating-point_operators__
__shared-memory_programming_model__
__memory_architectures__,
__micro-threading__
__Broadcom__
__message_driven__
__shared_memory_multi-processor__
__based_solution__,
__hierarchical_memories__.
__Data_redistribution__
__multiple-clock__
__data-parallel__,
__medium_range__
__Synergistic_Processor_Element__
__massively_parallel_computer__
__SIMD_processing__
__decompression_unit__
__kernel-space__
__self-timed__,
__microprocessor_chips__
__VLIW_compiler__
__multiple_instruction__
__ASIC_implementation__.
__embedded_CPU__
__MP-SOC__
__DSP_chips__.
__instruction_encodings__
__32-bit_RISC_processor__
__programmable_processors__,
__customizable_processors__.
__wear-leveling_algorithm__
__flash_memory_storage__
__interprocessor_communications__.
__soft_processor__.
__multicore_microprocessors__
__Full_Search_Block_Matching_Algorithm__
__custom_ASICs__.
__loop-intensive__
__Explicitly_Parallel_Instruction_Computing__
__profiling_techniques__.
__directory_scheme__
__synchronous_parallel__
__prototype_board__
__wavefront_array__
__a_4__-processor
__single-chip_multiprocessors__
__SCSI_bus__
__single_bus__
__soft_core_processor__
__function_units__,
__heterogeneous_multi-processor__
__MPEG2_encoder__
__multicore_machines__
__grid_architectures__.
__parallel_discrete_event_simulations__
__reconfigurable_devices__,
__FPGA-based_reconfigurable_systems__.
__manycore_systems__.
__graphic_processing_units__
__IO_performance__
__loop-level_parallelism__
__pipelined_functional_units__.
__AES_cryptographic__
__neuromorphic_computing__
__parallel_compilation__
__queue_wait_times__
__SMP_machine__.
__collective_I/O__,
__Gobelins__
__GeForce_8800__
__data_distribution_strategies__
__reducing_disk_power_consumption__
__Parallel_implementations__
__modern_interconnects__
__Linux_cluster__,
__VMM-bypass__
__multi-microprocessor__
__graphics_card__,
__short_messages__,
__multimedia_SoC__
__elliptic_curve_cryptographic_processor__
__interconnect_topologies__
__heterogeneous_MPSoCs__
__complexity_grows__,
__coarse-grain_parallel__
__ASIC_technology__.
__ultra-scale__
__voltage/frequency_scaling__
__1024-point_FFT__
__media_processor__
__Intel_Core2__
__outer_level__
__layout_optimization__,
__task_mapping__.
__based_designs__.
__RISC_architectures__.
__heterogeneous_grid_environment__.
__delay_insensitive__
__NoC-based_MPSoCs__
__data-dominated_applications__.
__Java_Optimized_Processor__
__multicore_hardware__.
__multi-programmed_workloads__
__isosurface_visualization__
__multicomputer_systems__,
__dense_wavelength_division_multiplexing__
__low-level_parallelism__
__pipelined_computers__
__real-time_video_processing__.
__selective_dynamic_compilation__
__Delaunay_mesh_generation__
__HW/SW_co-simulation__
__server_environments__
__issue_queue_design__
__modern_embedded_processors__
__voltage_scaled__
__transaction_processing_workloads__.
__transaction_level_models__.
__GPU_platforms__.
__smart_disk__
__data_parallel_programs__
__PIM_architecture__
__parallel_ray_tracing__
__MPEG-4_video_decoding__
__iSCSI_target__
__TFlop/s__
__GPU_using_CUDA__.
__Work-stealing__
__superscalar_machine__
__high_throughput_rate__
__Decoupled_Software_Pipelining__
__CC-NUMA_systems__
__dynamically_reconfigurable_FPGAs__
__embedded_processor_architectures__
__instruction_folding__
__Rijndael_algorithm__
__checkpoint-restart__
__load/store_unit__
__many-core_processor__.
__MIMD_computers__.
__Scratchpad_memory__
__cluster_platforms__.
__parallel_platforms__,
__homogeneous_multiprocessor__
__remote_direct_memory_access__
__word_sizes__.
__solid_state_disks__.
__emulation_framework__
__microprocessor_designs__,
__Intel_iPSC/2_hypercube__
__single-instruction-multiple-data__
__data-parallel_programs__
__bus_architectures__.
__OS_scheduler__
__compute_cluster__
__Sun_Enterprise__
__thermal_characterization__
__single-chip_multi-processor__
__HPC_architectures__
__parallel_FFT_algorithm__
__CELL_processor__
__VLSI_processor_array__
__Java_card__
__crossbar_array__
__network_of_workstations__,
__future_CMPs__.
__pipelined_instruction__
__DSP_functions__
__partial_reconfigurability__
__BBN_Butterfly__
__SMP_nodes__,
__deeply_embedded_systems__
__parallel_query_processing__.
__modern_graphics__
__intensive_workloads__.
__gate_density__
__dynamically_reconfigurable_embedded_systems__.
__Optimizing_communication__
__FPGA_fabric__.
__synchronous_dataflow_graphs__
__custom_designs__
__application-specific_customization__
__shared_buses__.
__media-processing__
__instruction_set_processor__.
__SIMD_instruction__
__workload_assignment__
__transaction-level_model__
__log-structured_file_systems__
__virtual_memory_support__.
__POSIX_threads__.
__machine_configuration__.
__Intel_Core_2_Duo__
__Redundant_Arrays_of_Inexpensive_Disks__
__GPUs_using_CUDA__.
__CPU_core__.
__Radeon__
__multiple_GPUs__.
__desktop_machines__.
__SPARC__.
__Restricted_Data_Flow__
__Cray_XD1__.
__Cray_XT3__
__HPC_workloads__.
__OpenMP_parallelization__
__distributed-memory_computers__.
__multiple_instruction_stream__
__SMP_architectures__
__SGI_Power_Challenge__
__I/O_intensive_applications__.
__WAM-based_Prolog__
__hardware_performance_counters__,
__digital_signal_processor__,
__reconfigurable_device__
__Reconfigurable_logic__
__carry_chains__
__particle_graphics__
__data_flow_architecture__
__coherent_caches__.
__CM-5__,
__OpenMP_runtime__
__self_organising__
__write-buffer__
__exploiting_thread-level_parallelism__
__iPSC/860__
__write_buffers__.
__tightly_coupled_multiprocessor__
__SimpleScalar_tool_set__.
__performance_monitoring_unit__
__floating-point_operations_per_second__
__multifrontal_solver__
__pipeline_processing__.
__media_applications__,
__fine-grain_parallelism__,
__shared_memory_multiprocessor_systems__
__Internet_router__
__SIMD_machines__.
__MasPar_MP-1__,
__instruction_fetch_unit__
__unified_architecture__,
__processing_architecture__,
__Intel_Paragon__.
__CMP_cache__
__Performance-aware__
__CMP_platforms__.
__Wisconsin_Wind_Tunnel__
__transputer_network__.
__primary_or_secondary__
__two-level_cache_hierarchy__
__nested_parallel_loops__.
__banded_systems__
__scalability_bottlenecks__
__cellular_computing__
__CPU_version__
__batch_oriented__
__IBM_7090__.
__flash_memory_SSD__
__hardware_performance_monitoring__
__single_chip__,
__library_design__
__memory_manager__.
__Scalable_packet_classification__
__parallel_processor_systems__.
__multiprocessor_systems-on-chip__.
__distributed_memory_multiprocessors__
__intensive_computation__.
__Kahn_process_networks__
__custom_logic__
__high-performance_applications__,
__RHU__
__vector_supercomputers__,
Pentium__&reg__;
__field_programmable_gate_array__.
__sparse_matrix_operations__.
__Buffer_minimization__
__acceleration_engines__
__FPGA_circuit__
__metro_network__
__single_processor__.
__Beowulf_cluster__.
__clustered_VLIW_processors__
__SAT_Modulo_Theories__
__general_purpose_processor__.
__Reed/Solomon__
__programmable_gate_array__
__SGI_Altix_4700__
__instruction_set_computer__
__processor_virtualization__
__embedded_chip_multiprocessors__.
__molecular_dynamics_code__
(__ns-2__).
__vector_processing__,
__ItaniumÂ®__
__shared_memory_architectures__,
__message-passing_applications__.
__shared-memory_multiprocessor__,
__single-chip__,
__loop_accelerator__
__Efficient_implementations__
__texture_mapping_hardware__
__digital_signal_processing_algorithms__.
__instruction_issue__.
__data_plane__.
__middle-scale__
(__very_long_instruction_word__)
__custom_designs__.
__field-programmable_gate_arrays__,
__Preemptive_scheduling__
__blade_servers__
__master-slave_platforms__.
__CUDA_compatible__
__local_store__.
__Intel_IXP2400__
__FPGA_board__,
__hybrid_parallelization__
__scratch-pad_memory__.
inter-__SMP_node__
intra-__SMP_node__
__Hitachi_SR8000__
__network-on-chips__
__CUDA-compatible__
__micro-processor__.
__shared-memory_parallelism__
__DNA_sequence_alignment__
__graphics_processor_units__
__shared-address-space__
__scratchpad_memory_management__
__distributed_memory_machine__.
__hypercube_multiprocessors__
__large-scale_parallel_machines__
__processor_designs__,
__hardware_units__.
__solid-state_disks__.
__Verilog_simulation__
__design_space_explorations__
__multiprocessor_system-on-chip__.
__MPICH-G2__.
__Finding_flaws__
__bus_architectures__,
__multicomputer_architecture__
__graphics_processor__,
__single-board__
__micro-programmed__
__shared_memory_multiprocessor_systems__.
__superscalar_machine__.
__processor_interconnection__
__graphics_pipelines__.
__wafer-scale_integration__
__analog_hardware__
__IBM_POWER4__
__Blue_GeneÂ®/L__
__DEC_VAX__
__cycle-accurate__,
__cache_kernel__
__multiple_instruction_streams__
__CMOS_microprocessor__
__completely_decentralized__.
__execution_profile__.
__programmable_GPU__
__Image_processing_applications__
__smaller_subsystems__.
__high-level_optimizations__
__partial_and_dynamic_reconfiguration__.
__Prolog_compiler__
__Alpha_21164__
__helper_threading__
__Media_processing__
__numerical_libraries__,
__ARM_processor__.
__server_machines__.
__platform-based_SoC__
__distributed_RAID__
__IBM_Blue_Gene__
__Cray_XT3__.
__redundancy_management__
__research_compiler__.
__associative_processing__.
__skeleton_library__
__multi-GPU__
__large-scale_parallel_applications__
__numerical_computing__,
__GNU_Scientific_Library__
__multiprocessor_SoCs__.
__shared_queues__.
__hardware_reuse__.
__high_ILP__
__NoC_interconnect__
__gigabit_Ethernet__.
__optically_interconnected__
__single-ported__
__Power-delay__
__Apache_Tomcat__
__message-passing_multicomputers__.
__multiple_levels_of_parallelism__
__java_applications__.
__helper_threads__.
__cache-coherent__,
__sort-last_parallel_rendering__
__message_passing_libraries__.
__IXP2400_network_processor__.
__Front_Side_Bus__
__on-chip_bus__.
__parallel_job_scheduling__.
__MPP_systems__
__optimistic_parallel_discrete_event_simulation__
__heterogeneous_cluster__.
__parallel_I/O__,
__linear_array__.
__multithreaded_workloads__
__heterogeneous_multiprocessor_architectures__.
__Simultaneous_Multi-threading__
__heterogeneous_multi-core__
__bulk_synchronous__
__Single_Program_Multiple_Data__
__Xen_virtualization__
__hardware_threads__.
__high_speed_memory__
__Berkeley_UNIX__
__fine-grain_communication__
__shared-memory_parallel__
__hardware_monitor__
__TPC-W__.
__address_generators__
__Intel_Atom__
__InfiniBand_cluster__.
__private-cache__
__multiprocessor_simulations__
__massively_parallel_supercomputers__.
__EIC_Message__.
__programmable_interconnects__
__Altera_Stratix_II__
__embedded_microprocessor__,
__parallel_volume_rendering__
(__Message_Passing_Interface__).
__high_performance_computing_platforms__.
__high_data_throughput__.
__high-resolution_color__
__multicore_CPUs__,
__high_defect_densities__.
__communication_transceivers__.
__programmable_logic_cores__.
__multi-core_systems__,
__digital_chips__.
__multi-core_microprocessors__.
__configurable_processors__,
__the_Stanford_FLASH_Multiprocessor__.
__message-passing_and_shared-memory__
__register_banks__.
__commodity_graphics_processing_units__
__Monte_Carlo_computations__
__huge-capacity__
__Athlon_64__
__commodity_microprocessors__.
__workstation_environments__.
__cache-coherent_NUMA__
__Cache_partitioning__
__WCET_computation__
__preemptive_multitasking__
__micro_architecture__
__CPU_architectures__.
__hyper-threaded__
__mesh-based_NoC__
__programmable_logic__,
__extensible_processors__
__gather/scatter__
__video/image__
__IntelÂ®_ItaniumÂ®__
__motion_estimator__.
__flash_translation_layer__.
__instruction-set_simulators__
__cycle-accurate_simulators__
__superscalar_architecture__.
__mesh_NoC__
__reconfigurable_processing__
__global_instruction_scheduling__
__sparse_solver__
__x86-compatible__
__Detailed_measurements__
__MiBench_benchmarks__
__Termination_detection__
__TPC-H__,
__micro_kernel__
__multicore_performance__
__circuit_techniques__,
__Parallel_application__
__branch_target_buffers__
__MPEG-2_video_decoder__
__field-programmable_gate_array__.
__heterogeneous_cluster_systems__
__software_radios__
__GPGPU_applications__
__GPU_platform__.
__Core_2_Duo__
__dynamically_reconfigurable_processor__.
__parallel_environments__,
__multicore_designs__.
__cyclic_reference_counting__.
__loop_constructs__
__hardware_/_software__
__instruction-set_simulation__.
__graphics_subsystem__
__massively_parallel_supercomputer__
__flow-shops__.
__frame_buffer__.
__IBM_RS6000__
__particle-in-cell_code__
__industry_leading__
__serial_programs__.
__atmospheric_modeling__
__multimedia_processor__
__Dyn-MPI__
__one-sided_communication__.
__Circuit-switched__
__static_schedules__
__IA-64__,
__Benchmark_suite__
__reconfigurable_fabric__.
__commodity_servers__.
__APL_compiler__
__parallel_heap__
__programmable_architectures__,
__Myrinet_network__.
__MIMD_computers__
__Message-driven__
__transputer-based__
__post-silicon_bug_localization__
__atmospheric_general_circulation_model__
__commodity_DRAM__
__MPP_systems__.
__MasPar_MP-1__.
__333_MHz__
__user-space__,
__embedded_Java_virtual_machines__.
__parallel_logic_programming__
__distributed-shared-memory__
__bio-sequence__
__virtual_platform__.
__Graphic_Processing_Units__
__distributed-memory_machine__
__coherent_caches__,
__sparse_linear_algebra__
__parallel_matrix_computations__
__partial_dynamic_reconfiguration__.
__forwarding_engines__.
__programmable_accelerators__
__multiple_data__)
__Hardware_acceleration__
__configuration_bit__
__Sequent_Symmetry__
__hardware_engines__
__computing_engine__.
__OpenMP_and_MPI__.
__reconfigurable_router__
__video_signal_processors__.
__DECstation_5000__/200
__FPGA-based_platforms__
__OpenMP_codes__
__fast_Ethernet__
__Sony_PlayStation_3__
__communication_protocols__:
__Lisp_systems__
(__Graphics_Processing_Unit__)
__symmetric_multiprocessor_systems__
__vector_processors__,
__memory-intensive_benchmarks__
__WCET-driven__
__Component-based_design__
__Benchmark_circuits__
__MPSoC_platform__.
__multi-processor_architecture__.
__test_lab__
__instruction_set_extension__.
__coarse-grained_reconfigurable_architecture__
__chip_multithreaded__
__ARM_microprocessor__
__cache-only_memory_architecture__
__Programmable_Gate_Arrays__
(__Single_Instruction__,
__thread_library__.
__code_decompression__
__differential_equation_solver__.
__iPSC/860_hypercube__
__hardwired_logic__
__AMBA_AHB_bus__.
__FPGA_platforms__
__global_communication__,
__memory_compression__.
__write_caching__
__Optical_interconnects__
__parallel_supercomputer__
__storage_manager__.
__dimension-order__
__synergistic_processor_element__
__tape_drives__,
__future_CMP__
__vector_architecture__.
__memory_allocators__
__MPI_collectives__
__Parallel_simulations__
__workstation_network__.
__arbitration_schemes__.
__loop_tiling__.
__UPC_compiler__
__multi-core_machines__
__guest_operating_systems__.
__vector_multiprocessors__
__heterogeneous_multicore_processor__
__checkpointing_and_migration__
__Cell_blade__
__LU_factorization_algorithm__
__array_blocks__
__microcontroller_core__
__ODE_solvers__.
__RISC_based__
__Cell_processors__.
__multiple_data_stream__
__NUMA_multiprocessors__.
__Alpha_21364__
__supercomputer_architectures__
__P1500_compliant__
__multicore_clusters__
__Earth_Simulator__
__Proximity-aware__
__interconnect_fabrics__.
__VLIW_machine__,
__decoupled_access/execute__
__Pentium_4__.
__IP-lookup__
__unified_cache__
__embedded_microprocessor__.
__vector_multiprocessor__.
__Channel_Adapter__
__loop_accelerators__.
__off_chip__
__embedded_microcontroller__
__deep_pipelines__.
__Hardware_compilation__
__hardware_engine__
__SIMD_extensions__.
__embedded_MPSoCs__.
__negligible_hardware_overhead__.
__arithmetic_logic_units__
__SPECint_2000__
__computational_units__,
__application-specific_NoCs__
non-__cache-coherent__
__OLTP_workload__
__Real-time_operating_systems__
__Mips__
__subword_parallelism__
__HPF_programs__
__combined_input-crosspoint__
__image_convolution__
__coarse-grained_reconfigurable_array__
__GHz_Intel_Xeon__
__fat-tree_network__
__coprocessor_board__
__embedded_DRAM__,
__uniform_memory_access__
__SGI_Origin_2000__.
__implicit_parallelism__.
__Linux_machine__
__mapping_schemes__.
__dataflow_machines__,
__core_processors__
__local_memories__,
__frames_per_second__)
__instruction_systolic_array__
__vector_multiprocessor__
__scalable_computing__.
__symmetric_multi-processor__
__parallel_applications__:
__SIMD_processors__
__hardware_virtualization__.
__supply-voltage_scaling__
__transport_triggered_architecture__
__Process_networks__
__vision_processing__.
__locality_optimizations__.
__energy_measurement__
__sparse_matrix-vector_product__
__multicore_architecture__,
__multiple_voltages__.
__noncontiguous_I/O__
__decimal_multipliers__.
__Parallel_program__
__OpenMP_API__
__Gbps_throughput__
__FPGA-based_accelerators__
__FPGA-based_reconfigurable__
__reconfigurable_Viterbi_decoder__
__high_throughput_computing__.
__UltraSPARC_T1__
__Cell_processors__
__large-scale_parallel_machines__.
__Graph_reduction__
__data-flow_oriented__
__partial_run-time_reconfiguration__.
__remote_visualization__,
__strong_migration__
__data-intensive_workflows__
__block-access__
__SDF_graphs__.
__cellular_architecture__.
__graphic_processor__
__perfor-mance__
__chip-multiprocessor__.
__virtual_memory_systems__.
__bus_architecture__,
__ultra_high_throughput__
__arithmetic_coprocessor__
__Pentium-M__
__large-scale_parallel_computing__
__self-timed_pipeline__
__FPGA_platform__,
__instruction_queues__.
__CPU_hours__.
__disk_controller__
__virtualized_environments__
__topology_for_interconnection_networks__
__multiprocessor_systems-on-chips__
__blade_server__
__virtualization_environments__
__astrophysical_simulations__
__Cache_conscious__
__Space-sharing__
__secondary_cache__.
__multithreaded_processor__,
__communication_optimization__.
__packaging_technology__,
__virtualized_servers__
__FPGA-based_accelerator__
__heterogeneous_reconfigurable__
__single_precision_floating_point__
__metacomputing_environment__.
__user-level_threads__.
__hw/sw__
__highly_parallel_processing__
__distributed_cache__,
__embedded_control_applications__
__FPGA_router__
__scratch_pad__
(__FPGA-based__)
__RISC_machines__.
__heterogeneous_computing__,
__on-chip_interconnection_network__,
cache-__coherent_shared_address_space__
__interpretive_simulation__
__parallelizing_programs__
__CPU_architectures__,
__deep_memory_hierarchies__
__special-purpose_accelerators__
__Unix_utility__
__on-chip_interconnects__,
__floating_point_units__.
__multiple_voltage_levels__.
__MIMD_architectures__,
__floating-point_computation__.
__VLIW_processor__,
__heterogeneous_pipelined__
__DMA_transfers__.
__NUCA_cache__
__I/O_subsystem__.
__communication_centric__
__last_level_caches__.
__L2_caches__,
Î¼C/__OS-II__
__reservoir_simulator__
__optimal_pipeline_depth__
__private_L2_caches__
__multiphysics_simulation__
__heterogeneous_multicore_processor__.
__hierarchical_memories__
__movable-head__
__scalable_video_codec__.
__instruction_set_extension__,
__CMP_platforms__
__unimodular_transformations__.
__Input_Queued__
__idle_cores__
__reconfigurable_data_path__
__heterogeneous_architecture__.
__highly_threaded__
__technical_computing__.
__high_performance_storage_systems__.
__redundant_array_of_independent_disks__
__RDMA_operations__.
__cosmological_simulations__
__Low_cost__,
__lifting-based_DWT__
__node_architecture__.
__High_performance_architectures__
__fully_featured__
__loosely_coupled_processors__.
__multiprocessor_workstations__.
__distributed-memory__,
__Delaunay_mesh_refinement__
__superscalar_pipeline__
__memory_interface__,
__inter-core_communication__.
__gravity_calculation__
__parallel_computer_architecture__.
__large_scale_PC_cluster__
__heterogeneous_reconfigurable_systems__
__forwarding_plane__.
__VLIW_instructions__
__cache_prefetching__.
__symmetric_multiprocessor__.
__Compaq_iPAQ__
__Victoria_Falls__
__heterogeneous_NoC__
__multicore_platform__
__highly_associative__
__custom_logic__.
__geometry_engine__
__based_architectures__
__nanoscale_architectures__.
__SIMD_implementation__
__Gaussian_random_number_generator__
__LINPACK_benchmark__
__computational_accelerators__
__single-ISA__
__Special_features__
__HPC_platforms__.
__performance-monitoring__
__IP_router__.
__software_Distributed_Shared_Memory__
__thread_level_speculation__
__intensive_applications__,
__Pentium_Pro_processor__
__execution_cores__.
__execution_cores__
__Memory_Management_Unit__.
__Web-crawling__
__vacuum_tube__
__reconfigurable_interconnect__.
__SliM__-II
__power_simulator__,
__VLIW_DSPs__
__KSR-1__,
__scalable_high-performance__
__digital_chips__
__CMOS_imaging__
__MapReduce_workloads__
__ARM_instruction_set__.
__processor_elements__.
__desktop_processors__.
__ASICs_and_FPGAs__
__PowerPC_620__
__multithreaded_architectures__,
__graphics_pipelines__
__access_efficiency__.
__manycore_chips__
__collective_MPI__
__heterogeneous_multiprocessor_platforms__
__Hyper-Threading_technology__
__N-body_simulations__.
__Platform_FPGAs__
__clock_scaling__
__event_counters__.
__Centrino__
__multiple_CPUs__.
__manycore_systems__
__photonic_network-on-chip__
__photonic_networks-on-chip__
__Cray_XT4__.
__MicroBlaze_soft_processor__
__network_fabric__.
__Dynamic_binary_instrumentation__
__higher-performance__
__soft-core_processor__.
__Global_register_allocation__
(__64-bit__)
__MPI-OpenMP__
__reconfigurable_device__.
__manycore_processors__.
__Duo_processor__
__dynamic_array__
__I/O_subsystems__,
__job_scheduler__,
__message_passing_library__.
__relaxation-based_circuit__
__Intermediate_results__
__frequency_islands__
__TUX__
__commodity_PCs__,
__secondary_cache__
__partial_reconfiguration__,
__stacked_DRAM__
__IXP_network__
__I/O_subsystem__,
__parallel_hardware__,
__distributed_memory_machines__,
__ASCI_Blue__
__IBM_Power3__
__Opteron_processors__.
__Blue_Gene/P__,
__reconfigurable_logic_devices__
__wavefront_algorithms__
__vector_registers__.
__interleaved_cache__
__chip_multithreading__
__the_Cell_Broadband_Engineâ¢__
__resource_optimisation__
__on-chip_interconnection_network__.
__multicore_architecture__
__MIMD_computer__
__co-processor__,
__parallel_discrete-event_simulation__.
__Architectural_simulation__
__Parallel_architecture__
__multicast_ATM_switch__.
__GPU-enabled__
__multiprocessor_DSP__
__storage_architectures__.
__Log-structured_File_Systems__
__Splash-2__
__crossbar_networks__.
__graphical_processing_unit__
__application-specific_architectures__.
__pixel_shaders__
__ALU_array__
__at_NASA's_Goddard_Space_Flight_Center__.
__application-driven__,
__configurable_computing__.
__high_memory_bandwidth__,
__Supply_voltage__
__reliability-aware_power_management__
__Altera_Stratix_II_FPGA__.
__multiprocessor_machine__.
__multicore-aware__
__distributed-shared_memory__
__Energy_dissipation__
__Application_requirements__
__SPEC2000_integer_benchmarks__.
__high_performance_communication__
__shared-cache__
__thread_pool__.
__parallel_database_processing__
__64_MB__
__transaction_monitor__
__Hardware_accelerators__
__distributed-memory_architectures__.
__VME_bus__
__interconnection_network_topologies__
__parallel_encoder__
__associative_string__
__basic_modules__,
__instruction_set_extensions__,
__scatter_and_gather__
__high_performance_interconnects__
__Synergistic_Processor_Elements__
__coherent_shared_memory__
__IBM_Power5__
__relaxed_memory_models__
__issue-width__
__NUMA_multiprocessors__
__commodity_based__
__message-passing_programming_model__
__message-passing_multicomputer__.
__compute_node__.
__division/square_root__
__Dynamic_spectrum_management__
__BlueGene/L_supercomputer__.
__cluster_file_system__,
__Traditional_schedulers__
__synchronization_methods__.
__Chip-Multiprocessors__
__voltage-frequency_islands__
__AC_drive__
__distributed_shared_memory_multiprocessor__.
__reprogrammable_hardware__
__chip_multiprocessor__,
__shared_memory_parallel_computer__
__processor_unit__
__image/video_processing__,
__Architectural_requirements__
__fine-grain_sharing__.
__multithreaded_runtime__
__shared_memory_multiple_SIMD__
__tridiagonal_solver__
__Parallel_iterative_solvers__
__address_generation_unit__
__embedded_applications__:
__multiple_memory_banks__.
__at_NASA's_Goddard_Space_Flight_Center__
__artificial_neuron__.
__programmable_systolic__
__partitioned_cache__
__cryptographic_engine__
__Cray-1S__
__distributed-memory_parallel_computers__.
__bus-based__,
__multi-processor_system-on-chip__.
__advanced_control__
__Open_MPI__,
__Perfect_Benchmarks__
__table-lookup__-coding
__internet_servers__
__memory_cards__
__application_specific_architectures__.
__Execution_times__
__linear_threshold_elements__
__extensible_processors__,
__Fortran_compiler__.
__image-understanding__
__micro-computers__.
__wide-issue_superscalar_processors__.
__router_nodes__.
__computation-intensive_applications__.
__virtual_machine_environment__.
__irregular_algorithms__
__shared_memory_computers__.
__PS2__
__Community_Climate_System_Model__
__strong-scaling__
__IBM_Blue_Gene/Lâ¢__
__distributed_memory_systems__,
__Gb/sec__
__Xilinx_Spartan-3__
__hard_cores__
__POWER6_processor__
__directory_management__
__embedded_DSP_processors__
__multiple-data-stream__)
__Multiprocessor_system__
__DSP_programs__
__functional_validation__,
__memory-intensive__,
__systolic_algorithms__.
__Parallel_Sysplex__Â®
__external_memories__.
__Intel_Xeon_processor__
__FPGA-based_custom_computing__
__shared_memory_multiprocessors__,
__MD_simulations__,
__dual_bank__
__Snap-stabilization__
__reconfigurable_supercomputing__
__accelerator_architectures__
__instruction_encodings__.
__transputer_networks__
__multi-core_SoC__
__SIMD_computers__
__FPGA-based_configurable__
__AES_processor__
__interconnect_topologies__.
__Level_3_BLAS__.
__Intel_i860__
__double_precision_floating-point__
__coherent_cache__
__nCUBE_2__
__low-power_portable__
Core__&trade__;
__column_major__
__irregular_computation__
__configurable_hardware__,
__Custom_Computing_Machines__.
__NEC_SX-8__
__hardware_simulator__.
__particle_physics_experiments__.
__interconnect_fabric__.
__I/O_virtualization__.
__buffering_strategies__
__medium-speed__
__custom-hardware__
__reconfigurable_platform__,
__embedded_microcontroller__.
__embedded_multicore__
__bus-connected__
__Memory_access_latency__
__Communication_architectures__
__static-priority_scheduling__
__asynchronous/synchronous__
__virtual_synchronization__
__silicon_die__,
__Compiler-controlled__
__dynamic_voltage/frequency_scaling__.
__area-IO_DRAM__
__sparse_direct_solver__
__arithmetic_processor__
__VLSI_architecture__,
__Linear_array__
__Systolic_arrays__
(__Network-on-Chip__)
__Virtex-II_FPGA__
__Linux_PCs__
__holistic_twig_joins__.
__mixed-granularity__
__load-balancer__
__commodity_graphics__
(__Compute_Unified_Device_Architecture__)
__graphics_accelerator__
__dataflow_computers__
__cluster_of_SMP_nodes__,
__line-rate__
__Intel_quad-core__
__Optimal_broadcast__
cluster/__distributed_computing_environments__.
__sparse_solvers__.
__timed_model_checking__
__seismic_data_processing__.
__placement_problems__,
__parallel_programming_environments__,
__digital_film__
__Intrinsic_and_extrinsic__
__physically_distributed_memory__
__sparse_direct_solver__.
__stack_machines__
__Simulation_environment__
__dual-core_architectures__.
__transaction_level_modelling__
__hardware_interfaces__,
__host_interface__.
__parallel_architectures__:
__NVIDIA_GPUs__
__parallel_machines__:
__dense_communication_patterns__
__pipeline_structure__.
__floating_point_instructions__
__Address_translation__
(__shared_memory__)
__Trace_data__
__reducing_leakage_energy__
__cache-coherent_multiprocessor__
__column-oriented_database__
__Cray_XD1__
__array_structures__,
__redundancy_based__
__NAND_Flash__.
(__input/output__)
__data_layout_optimizations__
__multi-core_CPU__.
__dual-core_processors__
__Computation_and_communication__
__multiple_CPUs__,
multi-__ported_register_file__
__mixed-timing__
__L4_microkernel__
__RISC_machine__,
__IPSec_and_SSL__
__geoscience_data__
__architectural_optimizations__.
__video-processing__
__soft_real_time__
__accurate_performance_estimation__
__virtual_hardware__.
__Linux_Virtual_Server__
__Processor_allocation__
__SPARC-V9__
__synchronous_counterpart__
__SIMD_instruction_set__
__high_performance_microprocessors__,
__message-passing_multicomputer__
__exploitation_of_instruction-level_parallelism__
__ARM_processors__
__register_set__.
__server_platforms__,
__processor_arrays__,
__stream-oriented_applications__.
__InfiniBand-based__
__multimedia_platforms__.
__coarse-grained_reconfigurable__
__application_acceleration__
__virtual_address_translation__
__Design_alternatives__
__LAN_protocols__
__processor_units__.
__Dual-core__
__encryption/authentication__
__single_precision_floating-point__
__SIMD_computers__.
__floating_point__.
__loop_programs__.
__myrinet_clusters__.
__VLIW_DSPs__.
__binary_translation__.
__ASCI_Red__,
__shared-storage__
__page_placement__.
__one_sided_communication__
__cluster_computing_environment__
__sDMA__
__Java_processor__.
__industry-standard_architecture__
__heterogeneous_chip_multiprocessors__.
__private_memory__.
__high_performance_clusters__.
__lock-free_concurrent__
__modern_superscalar__
__architecture_synthesis__
__quad-core_Xeon__
__bus_protocols__.
__interconnection_network_topology__
__processing_engines__.
__dataflow_computers__.
__vision_processor__
__microprocessor_architecture__,
__task_level_parallelism__
__Vector_Facility__.
__single-chip_multiprocessors__.
__cluster_scheduling__.
__Titan__,
__pipelined_datapath__
__order-of-magnitude_speedups__
__SGI_Power_Challenge__.
__commercial_microprocessors__.
__Software-managed__
__IBM_SP-2__,
__BLAST_service__
__IBM_RISC__
__CPU-FPGA__
__packet-switching__,
__stream_processor__,
__MicroBlaze_processor__
__high-performance_computing__:
__thousand-core__
__surface_mount_technology__
__task-partitioning__
__multithreaded_programs__:
__Pentium_IV_PC__
__FPGA-based_reconfigurable_computers__.
__VLSI_chip__,
__cache-coherent_non-uniform_memory_access__
__mesh_architectures__
__large_FPGAs__
__shared-memory_architecture__.
__CLUSTAL_W__
(__Basic_Linear_Algebra_Subprograms__)
__Xilinx_Virtex-II_Pro_FPGA__
__Xilinx_Microblaze__
__Future_generation__
(__Very_Large__
__Hardware_virtualization__
(__MP-SoCs__),
__PM/Ethernet__-HXB
__island_style__
__reconfigurable_computers__,
__IBM_POWER5__
__lower-latency__
__multithreaded_version__
__Memory_testing__
__reconfigurable_units__
__reconfigurable_systems__:
__fully_programmable__,
__Dedicated_hardware__
__camera_module__
__single-chip_microprocessor__
__packet_buffers__.
__programmable_graphics_processing_units__
__datatype_communication__
__soft_processor_cores__
__hardware_coprocessor__
__high-level_language_compilers__
__ARM_processors__.
__Linux_OS__,
Xeon__&reg__;
__architectural_simulator__
__SWN_models__.
__direct-execution__
__billion-atom__
__VFX__
__embedded_SoC__
__multimedia_processors__,
__VLIW_DSP_processors__.
