{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 14:34:42 2024 " "Info: Processing started: Sat May 11 14:34:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-group -c register-group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-group -c register-group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IR1 " "Info: Assuming node \"IR1\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 480 -544 -376 496 "IR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPACC " "Info: Assuming node \"CPACC\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 32 -584 -416 48 "CPACC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPACC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 144 -584 -416 160 "CPR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR2 " "Info: Assuming node \"IR2\" is an undefined clock" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 496 -544 -376 512 "IR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR1 " "Info: No valid register-to-register data paths exist for clock \"IR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPACC " "Info: No valid register-to-register data paths exist for clock \"CPACC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR2 " "Info: No valid register-to-register data paths exist for clock \"IR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MAR-8:inst3\|inst5 D5 IR1 3.644 ns register " "Info: tsu for register \"MAR-8:inst3\|inst5\" (data pin = \"D5\", clock pin = \"IR1\") is 3.644 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.431 ns + Longest pin register " "Info: + Longest pin to register delay is 9.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D5 1 PIN PIN_86 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 4; PIN Node = 'D5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 368 -584 -416 384 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.153 ns) + CELL(0.206 ns) 9.323 ns MAR-8:inst3\|inst5~feeder 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(8.153 ns) + CELL(0.206 ns) = 9.323 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'MAR-8:inst3\|inst5~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { D5 MAR-8:inst3|inst5~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.431 ns MAR-8:inst3\|inst5 3 REG LCFF_X33_Y12_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.431 ns; Loc. = LCFF_X33_Y12_N19; Fanout = 1; REG Node = 'MAR-8:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MAR-8:inst3|inst5~feeder MAR-8:inst3|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 13.55 % ) " "Info: Total cell delay = 1.278 ns ( 13.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.153 ns ( 86.45 % ) " "Info: Total interconnect delay = 8.153 ns ( 86.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.431 ns" { D5 MAR-8:inst3|inst5~feeder MAR-8:inst3|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.431 ns" { D5 {} D5~combout {} MAR-8:inst3|inst5~feeder {} MAR-8:inst3|inst5 {} } { 0.000ns 0.000ns 8.153ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR1 destination 5.747 ns - Shortest register " "Info: - Shortest clock path from clock \"IR1\" to destination register is 5.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR1 1 CLK PIN_110 15 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 15; CLK Node = 'IR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 480 -544 -376 496 "IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.206 ns) 2.635 ns inst14 2 COMB LCCOMB_X33_Y5_N4 1 " "Info: 2: + IC(1.444 ns) + CELL(0.206 ns) = 2.635 ns; Loc. = LCCOMB_X33_Y5_N4; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { IR1 inst14 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.000 ns) 4.173 ns inst14~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.538 ns) + CELL(0.000 ns) = 4.173 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { inst14 inst14~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 5.747 ns MAR-8:inst3\|inst5 4 REG LCFF_X33_Y12_N19 1 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 5.747 ns; Loc. = LCFF_X33_Y12_N19; Fanout = 1; REG Node = 'MAR-8:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst14~clkctrl MAR-8:inst3|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 32.31 % ) " "Info: Total cell delay = 1.857 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 67.69 % ) " "Info: Total interconnect delay = 3.890 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { IR1 inst14 inst14~clkctrl MAR-8:inst3|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { IR1 {} IR1~combout {} inst14 {} inst14~clkctrl {} MAR-8:inst3|inst5 {} } { 0.000ns 0.000ns 1.444ns 1.538ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.431 ns" { D5 MAR-8:inst3|inst5~feeder MAR-8:inst3|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.431 ns" { D5 {} D5~combout {} MAR-8:inst3|inst5~feeder {} MAR-8:inst3|inst5 {} } { 0.000ns 0.000ns 8.153ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.747 ns" { IR1 inst14 inst14~clkctrl MAR-8:inst3|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.747 ns" { IR1 {} IR1~combout {} inst14 {} inst14~clkctrl {} MAR-8:inst3|inst5 {} } { 0.000ns 0.000ns 1.444ns 1.538ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR B2 MAR-8:inst\|inst2 17.531 ns register " "Info: tco from clock \"CPR\" to destination pin \"B2\" through register \"MAR-8:inst\|inst2\" is 17.531 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR source 8.128 ns + Longest register " "Info: + Longest clock path from clock \"CPR\" to source register is 8.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CPR 1 CLK PIN_168 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_168; Fanout = 4; CLK Node = 'CPR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 144 -584 -416 160 "CPR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.624 ns) 3.638 ns inst21 2 COMB LCCOMB_X33_Y5_N8 1 " "Info: 2: + IC(2.050 ns) + CELL(0.624 ns) = 3.638 ns; Loc. = LCCOMB_X33_Y5_N8; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CPR inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.916 ns) + CELL(0.000 ns) 6.554 ns inst21~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.916 ns) + CELL(0.000 ns) = 6.554 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 8.128 ns MAR-8:inst\|inst2 4 REG LCFF_X33_Y12_N5 2 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 8.128 ns; Loc. = LCFF_X33_Y12_N5; Fanout = 2; REG Node = 'MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst21~clkctrl MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 27.73 % ) " "Info: Total cell delay = 2.254 ns ( 27.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 72.27 % ) " "Info: Total interconnect delay = 5.874 ns ( 72.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { CPR inst21 inst21~clkctrl MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { CPR {} CPR~combout {} inst21 {} inst21~clkctrl {} MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.050ns 2.916ns 0.908ns } { 0.000ns 0.964ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.099 ns + Longest register pin " "Info: + Longest register to pin delay is 9.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:inst\|inst2 1 REG LCFF_X33_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N5; Fanout = 2; REG Node = 'MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.651 ns) 2.637 ns select8-4:inst4\|select1-4:inst2\|inst4~36 2 COMB LCCOMB_X33_Y5_N26 1 " "Info: 2: + IC(1.986 ns) + CELL(0.651 ns) = 2.637 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst2\|inst4~36'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { MAR-8:inst|inst2 select8-4:inst4|select1-4:inst2|inst4~36 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 3.627 ns select8-4:inst4\|select1-4:inst2\|inst4 3 COMB LCCOMB_X33_Y5_N16 1 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 3.627 ns; Loc. = LCCOMB_X33_Y5_N16; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst2\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { select8-4:inst4|select1-4:inst2|inst4~36 select8-4:inst4|select1-4:inst2|inst4 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(3.266 ns) 9.099 ns B2 4 PIN PIN_160 0 " "Info: 4: + IC(2.206 ns) + CELL(3.266 ns) = 9.099 ns; Loc. = PIN_160; Fanout = 0; PIN Node = 'B2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.472 ns" { select8-4:inst4|select1-4:inst2|inst4 B2 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 304 1400 1576 320 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.541 ns ( 49.91 % ) " "Info: Total cell delay = 4.541 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.558 ns ( 50.09 % ) " "Info: Total interconnect delay = 4.558 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { MAR-8:inst|inst2 select8-4:inst4|select1-4:inst2|inst4~36 select8-4:inst4|select1-4:inst2|inst4 B2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { MAR-8:inst|inst2 {} select8-4:inst4|select1-4:inst2|inst4~36 {} select8-4:inst4|select1-4:inst2|inst4 {} B2 {} } { 0.000ns 1.986ns 0.366ns 2.206ns } { 0.000ns 0.651ns 0.624ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { CPR inst21 inst21~clkctrl MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { CPR {} CPR~combout {} inst21 {} inst21~clkctrl {} MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.050ns 2.916ns 0.908ns } { 0.000ns 0.964ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.099 ns" { MAR-8:inst|inst2 select8-4:inst4|select1-4:inst2|inst4~36 select8-4:inst4|select1-4:inst2|inst4 B2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.099 ns" { MAR-8:inst|inst2 {} select8-4:inst4|select1-4:inst2|inst4~36 {} select8-4:inst4|select1-4:inst2|inst4 {} B2 {} } { 0.000ns 1.986ns 0.366ns 2.206ns } { 0.000ns 0.651ns 0.624ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR1 B7 15.527 ns Longest " "Info: Longest tpd from source pin \"IR1\" to destination pin \"B7\" is 15.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR1 1 CLK PIN_110 15 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 15; CLK Node = 'IR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 480 -544 -376 496 "IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.561 ns) + CELL(0.624 ns) 8.170 ns select8-4:inst4\|select1-4:inst7\|inst4~37 2 COMB LCCOMB_X33_Y12_N6 1 " "Info: 2: + IC(6.561 ns) + CELL(0.624 ns) = 8.170 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst7\|inst4~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.185 ns" { IR1 select8-4:inst4|select1-4:inst7|inst4~37 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.624 ns) 10.656 ns select8-4:inst4\|select1-4:inst7\|inst4~38 3 COMB LCCOMB_X30_Y4_N20 1 " "Info: 3: + IC(1.862 ns) + CELL(0.624 ns) = 10.656 ns; Loc. = LCCOMB_X30_Y4_N20; Fanout = 1; COMB Node = 'select8-4:inst4\|select1-4:inst7\|inst4~38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { select8-4:inst4|select1-4:inst7|inst4~37 select8-4:inst4|select1-4:inst7|inst4~38 } "NODE_NAME" } } { "../select1-4/select1-4.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/select1-4/select1-4.bdf" { { 120 608 672 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(3.276 ns) 15.527 ns B7 4 PIN PIN_165 0 " "Info: 4: + IC(1.595 ns) + CELL(3.276 ns) = 15.527 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'B7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.871 ns" { select8-4:inst4|select1-4:inst7|inst4~38 B7 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 384 1400 1576 400 "B7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.509 ns ( 35.48 % ) " "Info: Total cell delay = 5.509 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.018 ns ( 64.52 % ) " "Info: Total interconnect delay = 10.018 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.527 ns" { IR1 select8-4:inst4|select1-4:inst7|inst4~37 select8-4:inst4|select1-4:inst7|inst4~38 B7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.527 ns" { IR1 {} IR1~combout {} select8-4:inst4|select1-4:inst7|inst4~37 {} select8-4:inst4|select1-4:inst7|inst4~38 {} B7 {} } { 0.000ns 0.000ns 6.561ns 1.862ns 1.595ns } { 0.000ns 0.985ns 0.624ns 0.624ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MAR-8:inst\|inst3 D3 CPR -0.064 ns register " "Info: th for register \"MAR-8:inst\|inst3\" (data pin = \"D3\", clock pin = \"CPR\") is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR destination 8.128 ns + Longest register " "Info: + Longest clock path from clock \"CPR\" to destination register is 8.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CPR 1 CLK PIN_168 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_168; Fanout = 4; CLK Node = 'CPR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 144 -584 -416 160 "CPR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.624 ns) 3.638 ns inst21 2 COMB LCCOMB_X33_Y5_N8 1 " "Info: 2: + IC(2.050 ns) + CELL(0.624 ns) = 3.638 ns; Loc. = LCCOMB_X33_Y5_N8; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CPR inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.916 ns) + CELL(0.000 ns) 6.554 ns inst21~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.916 ns) + CELL(0.000 ns) = 6.554 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 8.128 ns MAR-8:inst\|inst3 4 REG LCFF_X33_Y12_N23 2 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 8.128 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 2; REG Node = 'MAR-8:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst21~clkctrl MAR-8:inst|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 27.73 % ) " "Info: Total cell delay = 2.254 ns ( 27.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 72.27 % ) " "Info: Total interconnect delay = 5.874 ns ( 72.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { CPR inst21 inst21~clkctrl MAR-8:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { CPR {} CPR~combout {} inst21 {} inst21~clkctrl {} MAR-8:inst|inst3 {} } { 0.000ns 0.000ns 2.050ns 2.916ns 0.908ns } { 0.000ns 0.964ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.498 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D3 1 PIN PIN_82 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 4; PIN Node = 'D3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/register-group.bdf" { { 336 -584 -416 352 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.210 ns) + CELL(0.206 ns) 8.390 ns MAR-8:inst\|inst3~feeder 2 COMB LCCOMB_X33_Y12_N22 1 " "Info: 2: + IC(7.210 ns) + CELL(0.206 ns) = 8.390 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'MAR-8:inst\|inst3~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { D3 MAR-8:inst|inst3~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.498 ns MAR-8:inst\|inst3 3 REG LCFF_X33_Y12_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.498 ns; Loc. = LCFF_X33_Y12_N23; Fanout = 2; REG Node = 'MAR-8:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MAR-8:inst|inst3~feeder MAR-8:inst|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/register-group/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 15.16 % ) " "Info: Total cell delay = 1.288 ns ( 15.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.210 ns ( 84.84 % ) " "Info: Total interconnect delay = 7.210 ns ( 84.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { D3 MAR-8:inst|inst3~feeder MAR-8:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.498 ns" { D3 {} D3~combout {} MAR-8:inst|inst3~feeder {} MAR-8:inst|inst3 {} } { 0.000ns 0.000ns 7.210ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.128 ns" { CPR inst21 inst21~clkctrl MAR-8:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.128 ns" { CPR {} CPR~combout {} inst21 {} inst21~clkctrl {} MAR-8:inst|inst3 {} } { 0.000ns 0.000ns 2.050ns 2.916ns 0.908ns } { 0.000ns 0.964ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { D3 MAR-8:inst|inst3~feeder MAR-8:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.498 ns" { D3 {} D3~combout {} MAR-8:inst|inst3~feeder {} MAR-8:inst|inst3 {} } { 0.000ns 0.000ns 7.210ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 14:34:43 2024 " "Info: Processing ended: Sat May 11 14:34:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
