vendor_name = ModelSim
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/test.mif
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MUL_mmiop.mif
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM.mif
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/db/altsyncram_hrs3.tdf
design_name = hard_block
design_name = slsRISC_vhdl
instance = comp, \LEDs[0]~output\, LEDs[0]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[1]~output\, LEDs[1]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[2]~output\, LEDs[2]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[3]~output\, LEDs[3]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[4]~output\, LEDs[4]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[5]~output\, LEDs[5]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[6]~output\, LEDs[6]~output, slsRISC_vhdl, 1
instance = comp, \LEDs[7]~output\, LEDs[7]~output, slsRISC_vhdl, 1
instance = comp, \ICis[0]~output\, ICis[0]~output, slsRISC_vhdl, 1
instance = comp, \ICis[1]~output\, ICis[1]~output, slsRISC_vhdl, 1
instance = comp, \ICis[2]~output\, ICis[2]~output, slsRISC_vhdl, 1
instance = comp, \ICis[3]~output\, ICis[3]~output, slsRISC_vhdl, 1
instance = comp, \ICis[4]~output\, ICis[4]~output, slsRISC_vhdl, 1
instance = comp, \ICis[5]~output\, ICis[5]~output, slsRISC_vhdl, 1
instance = comp, \ICis[6]~output\, ICis[6]~output, slsRISC_vhdl, 1
instance = comp, \ICis[7]~output\, ICis[7]~output, slsRISC_vhdl, 1
instance = comp, \ICis[8]~output\, ICis[8]~output, slsRISC_vhdl, 1
instance = comp, \ICis[9]~output\, ICis[9]~output, slsRISC_vhdl, 1
instance = comp, \ICis[10]~output\, ICis[10]~output, slsRISC_vhdl, 1
instance = comp, \ICis[11]~output\, ICis[11]~output, slsRISC_vhdl, 1
instance = comp, \ICis[12]~output\, ICis[12]~output, slsRISC_vhdl, 1
instance = comp, \ICis[13]~output\, ICis[13]~output, slsRISC_vhdl, 1
instance = comp, \ICis[14]~output\, ICis[14]~output, slsRISC_vhdl, 1
instance = comp, \ICis[15]~output\, ICis[15]~output, slsRISC_vhdl, 1
instance = comp, \ICis[16]~output\, ICis[16]~output, slsRISC_vhdl, 1
instance = comp, \ICis[17]~output\, ICis[17]~output, slsRISC_vhdl, 1
instance = comp, \ICis[18]~output\, ICis[18]~output, slsRISC_vhdl, 1
instance = comp, \ICis[19]~output\, ICis[19]~output, slsRISC_vhdl, 1
instance = comp, \ICis[20]~output\, ICis[20]~output, slsRISC_vhdl, 1
instance = comp, \ICis[21]~output\, ICis[21]~output, slsRISC_vhdl, 1
instance = comp, \ICis[22]~output\, ICis[22]~output, slsRISC_vhdl, 1
instance = comp, \ICis[23]~output\, ICis[23]~output, slsRISC_vhdl, 1
instance = comp, \ICis[24]~output\, ICis[24]~output, slsRISC_vhdl, 1
instance = comp, \ICis[25]~output\, ICis[25]~output, slsRISC_vhdl, 1
instance = comp, \ICis[26]~output\, ICis[26]~output, slsRISC_vhdl, 1
instance = comp, \ICis[27]~output\, ICis[27]~output, slsRISC_vhdl, 1
instance = comp, \ICis[28]~output\, ICis[28]~output, slsRISC_vhdl, 1
instance = comp, \ICis[29]~output\, ICis[29]~output, slsRISC_vhdl, 1
instance = comp, \ICis[30]~output\, ICis[30]~output, slsRISC_vhdl, 1
instance = comp, \ICis[31]~output\, ICis[31]~output, slsRISC_vhdl, 1
instance = comp, \ICis[32]~output\, ICis[32]~output, slsRISC_vhdl, 1
instance = comp, \ICis[33]~output\, ICis[33]~output, slsRISC_vhdl, 1
instance = comp, \ICis[34]~output\, ICis[34]~output, slsRISC_vhdl, 1
instance = comp, \ICis[35]~output\, ICis[35]~output, slsRISC_vhdl, 1
instance = comp, \ICis[36]~output\, ICis[36]~output, slsRISC_vhdl, 1
instance = comp, \ICis[37]~output\, ICis[37]~output, slsRISC_vhdl, 1
instance = comp, \ICis[38]~output\, ICis[38]~output, slsRISC_vhdl, 1
instance = comp, \ICis[39]~output\, ICis[39]~output, slsRISC_vhdl, 1
instance = comp, \ICis[40]~output\, ICis[40]~output, slsRISC_vhdl, 1
instance = comp, \ICis[41]~output\, ICis[41]~output, slsRISC_vhdl, 1
instance = comp, \ICis[42]~output\, ICis[42]~output, slsRISC_vhdl, 1
instance = comp, \ICis[43]~output\, ICis[43]~output, slsRISC_vhdl, 1
instance = comp, \ICis[44]~output\, ICis[44]~output, slsRISC_vhdl, 1
instance = comp, \ICis[45]~output\, ICis[45]~output, slsRISC_vhdl, 1
instance = comp, \ICis[46]~output\, ICis[46]~output, slsRISC_vhdl, 1
instance = comp, \ICis[47]~output\, ICis[47]~output, slsRISC_vhdl, 1
instance = comp, \ICis[48]~output\, ICis[48]~output, slsRISC_vhdl, 1
instance = comp, \ICis[49]~output\, ICis[49]~output, slsRISC_vhdl, 1
instance = comp, \ICis[50]~output\, ICis[50]~output, slsRISC_vhdl, 1
instance = comp, \ICis[51]~output\, ICis[51]~output, slsRISC_vhdl, 1
instance = comp, \ICis[52]~output\, ICis[52]~output, slsRISC_vhdl, 1
instance = comp, \ICis[53]~output\, ICis[53]~output, slsRISC_vhdl, 1
instance = comp, \ICis[54]~output\, ICis[54]~output, slsRISC_vhdl, 1
instance = comp, \ICis[55]~output\, ICis[55]~output, slsRISC_vhdl, 1
instance = comp, \ICis[56]~output\, ICis[56]~output, slsRISC_vhdl, 1
instance = comp, \ICis[57]~output\, ICis[57]~output, slsRISC_vhdl, 1
instance = comp, \ICis[58]~output\, ICis[58]~output, slsRISC_vhdl, 1
instance = comp, \ICis[59]~output\, ICis[59]~output, slsRISC_vhdl, 1
instance = comp, \ICis[60]~output\, ICis[60]~output, slsRISC_vhdl, 1
instance = comp, \ICis[61]~output\, ICis[61]~output, slsRISC_vhdl, 1
instance = comp, \ICis[62]~output\, ICis[62]~output, slsRISC_vhdl, 1
instance = comp, \ICis[63]~output\, ICis[63]~output, slsRISC_vhdl, 1
instance = comp, \ICis[64]~output\, ICis[64]~output, slsRISC_vhdl, 1
instance = comp, \ICis[65]~output\, ICis[65]~output, slsRISC_vhdl, 1
instance = comp, \ICis[66]~output\, ICis[66]~output, slsRISC_vhdl, 1
instance = comp, \ICis[67]~output\, ICis[67]~output, slsRISC_vhdl, 1
instance = comp, \ICis[68]~output\, ICis[68]~output, slsRISC_vhdl, 1
instance = comp, \ICis[69]~output\, ICis[69]~output, slsRISC_vhdl, 1
instance = comp, \ICis[70]~output\, ICis[70]~output, slsRISC_vhdl, 1
instance = comp, \ICis[71]~output\, ICis[71]~output, slsRISC_vhdl, 1
instance = comp, \ICis[72]~output\, ICis[72]~output, slsRISC_vhdl, 1
instance = comp, \ICis[73]~output\, ICis[73]~output, slsRISC_vhdl, 1
instance = comp, \ICis[74]~output\, ICis[74]~output, slsRISC_vhdl, 1
instance = comp, \ICis[75]~output\, ICis[75]~output, slsRISC_vhdl, 1
instance = comp, \ICis[76]~output\, ICis[76]~output, slsRISC_vhdl, 1
instance = comp, \ICis[77]~output\, ICis[77]~output, slsRISC_vhdl, 1
instance = comp, \ICis[78]~output\, ICis[78]~output, slsRISC_vhdl, 1
instance = comp, \ICis[79]~output\, ICis[79]~output, slsRISC_vhdl, 1
instance = comp, \ICis[80]~output\, ICis[80]~output, slsRISC_vhdl, 1
instance = comp, \ICis[81]~output\, ICis[81]~output, slsRISC_vhdl, 1
instance = comp, \ICis[82]~output\, ICis[82]~output, slsRISC_vhdl, 1
instance = comp, \ICis[83]~output\, ICis[83]~output, slsRISC_vhdl, 1
instance = comp, \ICis[84]~output\, ICis[84]~output, slsRISC_vhdl, 1
instance = comp, \ICis[85]~output\, ICis[85]~output, slsRISC_vhdl, 1
instance = comp, \ICis[86]~output\, ICis[86]~output, slsRISC_vhdl, 1
instance = comp, \ICis[87]~output\, ICis[87]~output, slsRISC_vhdl, 1
instance = comp, \ICis[88]~output\, ICis[88]~output, slsRISC_vhdl, 1
instance = comp, \ICis[89]~output\, ICis[89]~output, slsRISC_vhdl, 1
instance = comp, \ICis[90]~output\, ICis[90]~output, slsRISC_vhdl, 1
instance = comp, \ICis[91]~output\, ICis[91]~output, slsRISC_vhdl, 1
instance = comp, \ICis[92]~output\, ICis[92]~output, slsRISC_vhdl, 1
instance = comp, \ICis[93]~output\, ICis[93]~output, slsRISC_vhdl, 1
instance = comp, \ICis[94]~output\, ICis[94]~output, slsRISC_vhdl, 1
instance = comp, \ICis[95]~output\, ICis[95]~output, slsRISC_vhdl, 1
instance = comp, \crtMCis[0]~output\, crtMCis[0]~output, slsRISC_vhdl, 1
instance = comp, \crtMCis[1]~output\, crtMCis[1]~output, slsRISC_vhdl, 1
instance = comp, \crtMCis[2]~output\, crtMCis[2]~output, slsRISC_vhdl, 1
instance = comp, \Clock~input\, Clock~input, slsRISC_vhdl, 1
instance = comp, \Clock~inputclkctrl\, Clock~inputclkctrl, slsRISC_vhdl, 1
instance = comp, \Reset~input\, Reset~input, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~6\, DP|IR|q~6, slsRISC_vhdl, 1
instance = comp, \CU|MC[2]~6\, CU|MC[2]~6, slsRISC_vhdl, 1
instance = comp, \CU|MC[2]\, CU|MC[2], slsRISC_vhdl, 1
instance = comp, \CU|Equal0~2\, CU|Equal0~2, slsRISC_vhdl, 1
instance = comp, \CU|process_0~0\, CU|process_0~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_MABR~0\, CU|LD_MABR~0, slsRISC_vhdl, 1
instance = comp, \CU|Equal0~3\, CU|Equal0~3, slsRISC_vhdl, 1
instance = comp, \CU|CNT_PC~0\, CU|CNT_PC~0, slsRISC_vhdl, 1
instance = comp, \CU|CNT_PC\, CU|CNT_PC, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~0\, DP|PC|Add0~0, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~2\, DP|PC|Add0~2, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[1]~0\, DP|PC|Count[1]~0, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[0]\, DP|PC|Count[0], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~3\, DP|PC|Add0~3, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~5\, DP|PC|Add0~5, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[1]\, DP|PC|Count[1], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~6\, DP|PC|Add0~6, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~9\, DP|PC|Add0~9, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~11\, DP|PC|Add0~11, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[3]\, DP|PC|Count[3], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~12\, DP|PC|Add0~12, slsRISC_vhdl, 1
instance = comp, \CU|ipstksel~9\, CU|ipstksel~9, slsRISC_vhdl, 1
instance = comp, \CU|Equal3~2\, CU|Equal3~2, slsRISC_vhdl, 1
instance = comp, \CU|WB_SEL~0\, CU|WB_SEL~0, slsRISC_vhdl, 1
instance = comp, \CU|Equal3~3\, CU|Equal3~3, slsRISC_vhdl, 1
instance = comp, \CU|pop~4\, CU|pop~4, slsRISC_vhdl, 1
instance = comp, \CU|WB_SEL~1\, CU|WB_SEL~1, slsRISC_vhdl, 1
instance = comp, \CU|WB_SEL[1]\, CU|WB_SEL[1], slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~5\, DP|MABR|q~5, slsRISC_vhdl, 1
instance = comp, \CU|LD_MABR~1\, CU|LD_MABR~1, slsRISC_vhdl, 1
instance = comp, \CU|LD_MABR\, CU|LD_MABR, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[6]~0\, DP|MAXR|q[6]~0, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[5]\, DP|MABR|q[5], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~15\, DP|PC|Add0~15, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~6\, DP|MAR|q~6, slsRISC_vhdl, 1
instance = comp, \CU|LD_MAR~0\, CU|LD_MAR~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_MAR\, CU|LD_MAR, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[2]~1\, DP|MAR|q[2]~1, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[5]\, DP|MAR|q[5], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~17\, DP|PC|Add0~17, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[5]\, DP|PC|Count[5], slsRISC_vhdl, 1
instance = comp, \CU|RF_S_OS[1]\, CU|RF_S_OS[1], slsRISC_vhdl, 1
instance = comp, \CU|ALU_FS[2]\, CU|ALU_FS[2], slsRISC_vhdl, 1
instance = comp, \CU|ALU_FS[1]\, CU|ALU_FS[1], slsRISC_vhdl, 1
instance = comp, \DP|IR|q~7\, DP|IR|q~7, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[3]\, DP|IR|q[3], slsRISC_vhdl, 1
instance = comp, \CU|MMASel~0\, CU|MMASel~0, slsRISC_vhdl, 1
instance = comp, \CU|Equal0~1\, CU|Equal0~1, slsRISC_vhdl, 1
instance = comp, \CU|MMASel~1\, CU|MMASel~1, slsRISC_vhdl, 1
instance = comp, \CU|MMASel\, CU|MMASel, slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[5]~5\, DP|MMA_in[5]~5, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~18\, DP|PC|Add0~18, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~7\, DP|MAR|q~7, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[6]\, DP|MAR|q[6], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~20\, DP|PC|Add0~20, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[6]\, DP|PC|Count[6], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[6]~6\, DP|MMA_in[6]~6, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~21\, DP|PC|Add0~21, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~7\, DP|MABR|q~7, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[7]\, DP|MABR|q[7], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~17\, DP|r0|q~17, slsRISC_vhdl, 1
instance = comp, \CU|Equal3~0\, CU|Equal3~0, slsRISC_vhdl, 1
instance = comp, \CU|RF_SD_OS~1\, CU|RF_SD_OS~1, slsRISC_vhdl, 1
instance = comp, \CU|RF_SD_OS[1]\, CU|RF_SD_OS[1], slsRISC_vhdl, 1
instance = comp, \CU|LD_R3~8\, CU|LD_R3~8, slsRISC_vhdl, 1
instance = comp, \CU|LD_R3~5\, CU|LD_R3~5, slsRISC_vhdl, 1
instance = comp, \CU|LD_R3~6\, CU|LD_R3~6, slsRISC_vhdl, 1
instance = comp, \CU|LD_R2~0\, CU|LD_R2~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_R2\, CU|LD_R2, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[6]~0\, DP|r2|q[6]~0, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[7]\, DP|r2|q[7], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~24\, DP|PC|Add0~24, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~9\, DP|MAXR|q~9, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[8]\, DP|MAXR|q[8], slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~8\, DP|MABR|q~8, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[8]\, DP|MABR|q[8], slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~6\, DP|MABR|q~6, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[6]\, DP|MABR|q[6], slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~4\, DP|MABR|q~4, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[4]\, DP|MABR|q[4], slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|combined|f[3]~1\, DP|wbBusMux|combined|f[3]~1, slsRISC_vhdl, 1
instance = comp, \CU|LD_R3~7\, CU|LD_R3~7, slsRISC_vhdl, 1
instance = comp, \CU|LD_R3\, CU|LD_R3, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[4]~0\, DP|r3|q[4]~0, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[3]\, DP|r3|q[3], slsRISC_vhdl, 1
instance = comp, \DP|r2|q[3]\, DP|r2|q[3], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[3]~2\, DP|rfout_sd_mux|upper_bits|f[3]~2, slsRISC_vhdl, 1
instance = comp, \DP|r0|q[3]\, DP|r0|q[3], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[3]~2\, DP|rfout_sd_mux|lower_bits|f[3]~2, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[3]~2\, DP|stack|dout[3]~2, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[3]~feeder\, DP|stack|dout[3]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~3\, DP|stack|tos3~3, slsRISC_vhdl, 1
instance = comp, \CU|pop~5\, CU|pop~5, slsRISC_vhdl, 1
instance = comp, \CU|pop\, CU|pop, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[5]~0\, DP|stack|tos2[5]~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[3]\, DP|stack|tos3[3], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~4\, DP|stack|tos2~4, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[3]\, DP|stack|tos2[3], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~3\, DP|stack|tos1~3, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[3]\, DP|stack|tos1[3], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~3\, DP|stack|tos~3, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[3]\, DP|stack|tos[3], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[3]\, DP|stack|dout[3], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~8\, DP|r0|q~8, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[2]\, DP|r2|q[2], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[2]~1\, DP|rfout_sd_mux|upper_bits|f[2]~1, slsRISC_vhdl, 1
instance = comp, \CU|ipstksel~11\, CU|ipstksel~11, slsRISC_vhdl, 1
instance = comp, \CU|LD_R1~0\, CU|LD_R1~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_R1~1\, CU|LD_R1~1, slsRISC_vhdl, 1
instance = comp, \CU|LD_R1\, CU|LD_R1, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[4]~0\, DP|r1|q[4]~0, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[2]\, DP|r1|q[2], slsRISC_vhdl, 1
instance = comp, \DP|r0|q[2]\, DP|r0|q[2], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[2]~1\, DP|rfout_sd_mux|lower_bits|f[2]~1, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[2]~1\, DP|stack|dout[2]~1, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[2]~feeder\, DP|stack|dout[2]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~2\, DP|stack|tos3~2, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[2]\, DP|stack|tos3[2], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~3\, DP|stack|tos2~3, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[2]\, DP|stack|tos2[2], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~2\, DP|stack|tos1~2, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[2]\, DP|stack|tos1[2], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~2\, DP|stack|tos~2, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[2]\, DP|stack|tos[2], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[2]\, DP|stack|dout[2], slsRISC_vhdl, 1
instance = comp, \SW[2]~input\, SW[2]~input, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q~3\, DP|IPDR|q~3, slsRISC_vhdl, 1
instance = comp, \CU|Equal0~0\, CU|Equal0~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_IPDR~0\, CU|LD_IPDR~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_IPDR\, CU|LD_IPDR, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q[4]~1\, DP|IPDR|q[4]~1, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q[2]\, DP|IPDR|q[2], slsRISC_vhdl, 1
instance = comp, \CU|ALU_FS[3]\, CU|ALU_FS[3], slsRISC_vhdl, 1
instance = comp, \DP|r0|q[1]\, DP|r0|q[1], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[1]~0\, DP|rfout_sd_mux|lower_bits|f[1]~0, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[1]\, DP|r3|q[1], slsRISC_vhdl, 1
instance = comp, \DP|r2|q[1]~feeder\, DP|r2|q[1]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[1]\, DP|r2|q[1], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[1]~0\, DP|rfout_sd_mux|upper_bits|f[1]~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[1]~0\, DP|stack|dout[1]~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[1]~feeder\, DP|stack|dout[1]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~1\, DP|stack|tos3~1, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[1]\, DP|stack|tos3[1], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~2\, DP|stack|tos2~2, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[1]\, DP|stack|tos2[1], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~1\, DP|stack|tos1~1, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[1]\, DP|stack|tos1[1], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~1\, DP|stack|tos~1, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[1]\, DP|stack|tos[1], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[1]\, DP|stack|dout[1], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~4\, DP|r0|q~4, slsRISC_vhdl, 1
instance = comp, \CU|ALU_FS[0]\, CU|ALU_FS[0], slsRISC_vhdl, 1
instance = comp, \DP|r2|q[0]\, DP|r2|q[0], slsRISC_vhdl, 1
instance = comp, \CU|RF_S_OS[0]\, CU|RF_S_OS[0], slsRISC_vhdl, 1
instance = comp, \DP|r1|q[0]\, DP|r1|q[0], slsRISC_vhdl, 1
instance = comp, \DP|r0|q[0]\, DP|r0|q[0], slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[0]~0\, DP|rfout_s_mux|combined|f[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[0]~1\, DP|rfout_s_mux|combined|f[0]~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|yselect_mux|f[0]~0\, DP|ALU|arith_unit|yselect_mux|f[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[1]~0\, DP|ALU|arith_unit|adder|c[1]~0, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[1]~2\, DP|rfout_s_mux|combined|f[1]~2, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[1]~3\, DP|rfout_s_mux|combined|f[1]~3, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c~1\, DP|ALU|arith_unit|adder|c~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[1]~1\, DP|ALU|arith_unit|adder|sum[1]~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[1]~1\, DP|ALU|logic_unit|logic_mux|combined|f[1]~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[1]~0\, DP|ALU|result_mux|combined|f[1]~0, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[4]\, DP|r3|q[4], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[4]~3\, DP|rfout_sd_mux|upper_bits|f[4]~3, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[4]\, DP|r1|q[4], slsRISC_vhdl, 1
instance = comp, \DP|r0|q[4]\, DP|r0|q[4], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[4]~3\, DP|rfout_sd_mux|lower_bits|f[4]~3, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[4]~3\, DP|stack|dout[4]~3, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~2\, DP|ALU|sr_unit|Mux13~2, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[2]~8\, DP|ALU|sr_unit|sr_mux|combined|f[2]~8, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~1\, DP|ALU|sr_unit|Mux13~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~0\, DP|ALU|sr_unit|Mux13~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[3]~1\, DP|ALU|cnvz_mux|combined|f[3]~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[3]~3\, DP|ALU|cnvz_mux|combined|f[3]~3, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[6]\, DP|r3|q[6], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[6]~5\, DP|rfout_sd_mux|upper_bits|f[6]~5, slsRISC_vhdl, 1
instance = comp, \DP|r0|q[6]\, DP|r0|q[6], slsRISC_vhdl, 1
instance = comp, \DP|r1|q[6]\, DP|r1|q[6], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[6]~5\, DP|rfout_sd_mux|lower_bits|f[6]~5, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[6]~5\, DP|stack|dout[6]~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[3]~2\, DP|ALU|cnvz_mux|combined|f[3]~2, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[3]~4\, DP|ALU|cnvz_mux|combined|f[3]~4, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[7]\, DP|r1|q[7], slsRISC_vhdl, 1
instance = comp, \DP|r0|q[7]\, DP|r0|q[7], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~12\, DP|rfout_sd_mux|combined|f~12, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~13\, DP|rfout_sd_mux|combined|f~13, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum~2\, DP|ALU|arith_unit|adder|sum~2, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c~10\, DP|ALU|arith_unit|adder|c~10, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[7]~12\, DP|ALU|arith_unit|adder|c[7]~12, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[7]~13\, DP|ALU|arith_unit|adder|c[7]~13, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[5]\, DP|r1|q[5], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~10\, DP|rfout_sd_mux|combined|f~10, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[5]\, DP|r3|q[5], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~11\, DP|rfout_sd_mux|combined|f~11, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c~8\, DP|ALU|arith_unit|adder|c~8, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~8\, DP|rfout_sd_mux|combined|f~8, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c~6\, DP|ALU|arith_unit|adder|c~6, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~9\, DP|rfout_sd_mux|combined|f~9, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~7\, DP|rfout_sd_mux|combined|f~7, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~6\, DP|rfout_sd_mux|combined|f~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c~4\, DP|ALU|arith_unit|adder|c~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[4]~7\, DP|ALU|arith_unit|adder|c[4]~7, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[5]~9\, DP|ALU|arith_unit|adder|c[5]~9, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[7]~14\, DP|ALU|arith_unit|adder|c[7]~14, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[7]~15\, DP|ALU|arith_unit|adder|c[7]~15, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|cout~0\, DP|ALU|arith_unit|adder|cout~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[3]~5\, DP|ALU|cnvz_mux|combined|f[3]~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[1]~9\, DP|ALU|sr_unit|sr_mux|combined|f[1]~9, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[1]~10\, DP|ALU|sr_unit|sr_mux|combined|f[1]~10, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[1]~11\, DP|ALU|sr_unit|sr_mux|combined|f[1]~11, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[1]~12\, DP|ALU|sr_unit|sr_mux|combined|f[1]~12, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[1]~1\, DP|ALU|result_mux|combined|f[1]~1, slsRISC_vhdl, 1
instance = comp, \SW[1]~input\, SW[1]~input, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q~2\, DP|IPDR|q~2, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q[1]\, DP|IPDR|q[1], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~5\, DP|r0|q~5, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~6\, DP|r0|q~6, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[1]~feeder\, DP|r1|q[1]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[1]\, DP|r1|q[1], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~2\, DP|rfout_sd_mux|combined|f~2, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~3\, DP|rfout_sd_mux|combined|f~3, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[2]~3\, DP|ALU|arith_unit|adder|c[2]~3, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[2]~4\, DP|rfout_s_mux|combined|f[2]~4, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[2]~5\, DP|rfout_s_mux|combined|f[2]~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c~2\, DP|ALU|arith_unit|adder|c~2, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[2]\, DP|ALU|arith_unit|adder|sum[2], slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[2]~2\, DP|ALU|logic_unit|logic_mux|combined|f[2]~2, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|lower_bits|f~3\, DP|wbBusMux|lower_bits|f~3, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|lower_bits|f~4\, DP|wbBusMux|lower_bits|f~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~5\, DP|ALU|sr_unit|Mux13~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[2]~13\, DP|ALU|sr_unit|sr_mux|combined|f[2]~13, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~4\, DP|ALU|sr_unit|Mux13~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~3\, DP|ALU|sr_unit|Mux13~3, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[2]~14\, DP|ALU|sr_unit|sr_mux|combined|f[2]~14, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[2]~15\, DP|ALU|sr_unit|sr_mux|combined|f[2]~15, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|lower_bits|f~5\, DP|wbBusMux|lower_bits|f~5, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|combined|f[2]~4\, DP|wbBusMux|combined|f[2]~4, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|combined|f[2]~5\, DP|wbBusMux|combined|f[2]~5, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~7\, DP|r0|q~7, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[2]\, DP|r3|q[2], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~5\, DP|rfout_sd_mux|combined|f~5, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f~4\, DP|rfout_sd_mux|combined|f~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[3]~5\, DP|ALU|arith_unit|adder|c[3]~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[3]\, DP|ALU|arith_unit|adder|sum[3], slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~6\, DP|ALU|sr_unit|Mux13~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[3]~16\, DP|ALU|sr_unit|sr_mux|combined|f[3]~16, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[3]~17\, DP|ALU|sr_unit|sr_mux|combined|f[3]~17, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~7\, DP|ALU|sr_unit|Mux13~7, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[3]~18\, DP|ALU|sr_unit|sr_mux|combined|f[3]~18, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[3]~2\, DP|ALU|result_mux|combined|f[3]~2, slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[3]~3\, DP|ALU|logic_unit|logic_mux|combined|f[3]~3, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[3]~3\, DP|ALU|result_mux|combined|f[3]~3, slsRISC_vhdl, 1
instance = comp, \SW[3]~input\, SW[3]~input, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q~4\, DP|IPDR|q~4, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q[3]\, DP|IPDR|q[3], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~9\, DP|r0|q~9, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~10\, DP|r0|q~10, slsRISC_vhdl, 1
instance = comp, \DP|r1|q[3]\, DP|r1|q[3], slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[3]~6\, DP|rfout_s_mux|combined|f[3]~6, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[3]~7\, DP|rfout_s_mux|combined|f[3]~7, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~4\, DP|MAXR|q~4, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[3]\, DP|MAXR|q[3], slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~1\, DP|MAXR|q~1, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[2]\, DP|MAXR|q[2], slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~0\, DP|MABR|q~0, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[2]\, DP|MABR|q[2], slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~2\, DP|MAXR|q~2, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[1]\, DP|MAXR|q[1], slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~3\, DP|MAXR|q~3, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[0]\, DP|MAXR|q[0], slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[0]~0\, DP|MAR_in[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[1]~2\, DP|MAR_in[1]~2, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[2]~4\, DP|MAR_in[2]~4, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[3]~6\, DP|MAR_in[3]~6, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[4]~8\, DP|MAR_in[4]~8, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[5]~10\, DP|MAR_in[5]~10, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[6]~12\, DP|MAR_in[6]~12, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[7]~14\, DP|MAR_in[7]~14, slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[8]~16\, DP|MAR_in[8]~16, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~9\, DP|MAR|q~9, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[8]\, DP|MAR|q[8], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~26\, DP|PC|Add0~26, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[8]\, DP|PC|Count[8], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[8]~8\, DP|MMA_in[8]~8, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~9\, DP|MABR|q~9, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[9]\, DP|MABR|q[9], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~27\, DP|PC|Add0~27, slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~29\, DP|PC|Add0~29, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[9]\, DP|PC|Count[9], slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~10\, DP|MAXR|q~10, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[9]\, DP|MAXR|q[9], slsRISC_vhdl, 1
instance = comp, \DP|MAR_in[9]~18\, DP|MAR_in[9]~18, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~10\, DP|MAR|q~10, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[9]\, DP|MAR|q[9], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[9]~9\, DP|MMA_in[9]~9, slsRISC_vhdl, 1
instance = comp, \DP|MM|altsyncram_component|auto_generated|ram_block1a0\, DP|MM|altsyncram_component|auto_generated|ram_block1a0, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~5\, DP|IR|q~5, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[0]\, DP|IR|q[0], slsRISC_vhdl, 1
instance = comp, \CU|RF_SD_OS~0\, CU|RF_SD_OS~0, slsRISC_vhdl, 1
instance = comp, \CU|RF_SD_OS[0]\, CU|RF_SD_OS[0], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[7]~6\, DP|rfout_sd_mux|upper_bits|f[7]~6, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[7]~6\, DP|rfout_sd_mux|lower_bits|f[7]~6, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[7]~6\, DP|stack|dout[7]~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[7]~7\, DP|ALU|logic_unit|logic_mux|combined|f[7]~7, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[7]\, DP|ALU|arith_unit|adder|sum[7], slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[7]~33\, DP|ALU|sr_unit|sr_mux|combined|f[7]~33, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[7]~34\, DP|ALU|sr_unit|sr_mux|combined|f[7]~34, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[7]~35\, DP|ALU|sr_unit|sr_mux|combined|f[7]~35, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[7]~36\, DP|ALU|sr_unit|sr_mux|combined|f[7]~36, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[7]~10\, DP|ALU|result_mux|combined|f[7]~10, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[7]~11\, DP|ALU|result_mux|combined|f[7]~11, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[7]~feeder\, DP|stack|dout[7]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~7\, DP|stack|tos3~7, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[7]\, DP|stack|tos3[7], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~8\, DP|stack|tos2~8, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[7]\, DP|stack|tos2[7], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~7\, DP|stack|tos1~7, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[7]\, DP|stack|tos1[7], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~7\, DP|stack|tos~7, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[7]\, DP|stack|tos[7], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[7]\, DP|stack|dout[7], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~20\, DP|r0|q~20, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~21\, DP|r0|q~21, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[7]\, DP|r3|q[7], slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[7]~14\, DP|rfout_s_mux|combined|f[7]~14, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[7]~15\, DP|rfout_s_mux|combined|f[7]~15, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~8\, DP|MAXR|q~8, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[7]\, DP|MAXR|q[7], slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~8\, DP|MAR|q~8, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[7]\, DP|MAR|q[7], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~23\, DP|PC|Add0~23, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[7]\, DP|PC|Count[7], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[7]~7\, DP|MMA_in[7]~7, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~8\, DP|IR|q~8, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[2]\, DP|IR|q[2], slsRISC_vhdl, 1
instance = comp, \CU|LD_R0~0\, CU|LD_R0~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_R0\, CU|LD_R0, slsRISC_vhdl, 1
instance = comp, \DP|r0|q[1]~3\, DP|r0|q[1]~3, slsRISC_vhdl, 1
instance = comp, \DP|r0|q[5]\, DP|r0|q[5], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|lower_bits|f[5]~4\, DP|rfout_sd_mux|lower_bits|f[5]~4, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|upper_bits|f[5]~4\, DP|rfout_sd_mux|upper_bits|f[5]~4, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[5]~4\, DP|stack|dout[5]~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[5]~5\, DP|ALU|logic_unit|logic_mux|combined|f[5]~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[5]\, DP|ALU|arith_unit|adder|sum[5], slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[5]~25\, DP|ALU|sr_unit|sr_mux|combined|f[5]~25, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[5]~26\, DP|ALU|sr_unit|sr_mux|combined|f[5]~26, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[5]~27\, DP|ALU|sr_unit|sr_mux|combined|f[5]~27, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux13~8\, DP|ALU|sr_unit|Mux13~8, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[5]~23\, DP|ALU|sr_unit|sr_mux|combined|f[5]~23, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[5]~24\, DP|ALU|sr_unit|sr_mux|combined|f[5]~24, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[5]~28\, DP|ALU|sr_unit|sr_mux|combined|f[5]~28, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[5]~6\, DP|ALU|result_mux|combined|f[5]~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[5]~7\, DP|ALU|result_mux|combined|f[5]~7, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[5]~feeder\, DP|stack|dout[5]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~5\, DP|stack|tos3~5, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[5]\, DP|stack|tos3[5], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~6\, DP|stack|tos2~6, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[5]\, DP|stack|tos2[5], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~5\, DP|stack|tos1~5, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[5]\, DP|stack|tos1[5], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~5\, DP|stack|tos~5, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[5]\, DP|stack|tos[5], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[5]\, DP|stack|dout[5], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~13\, DP|r0|q~13, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~14\, DP|r0|q~14, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~15\, DP|r0|q~15, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[5]\, DP|r2|q[5], slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[5]~10\, DP|rfout_s_mux|combined|f[5]~10, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[5]~11\, DP|rfout_s_mux|combined|f[5]~11, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~6\, DP|MAXR|q~6, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[5]\, DP|MAXR|q[5], slsRISC_vhdl, 1
instance = comp, \CU|LessThan0~0\, CU|LessThan0~0, slsRISC_vhdl, 1
instance = comp, \CU|WB_SEL~2\, CU|WB_SEL~2, slsRISC_vhdl, 1
instance = comp, \CU|WB_SEL~3\, CU|WB_SEL~3, slsRISC_vhdl, 1
instance = comp, \CU|WB_SEL[0]\, CU|WB_SEL[0], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~18\, DP|r0|q~18, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|c[6]~11\, DP|ALU|arith_unit|adder|c[6]~11, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[6]\, DP|ALU|arith_unit|adder|sum[6], slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[6]~6\, DP|ALU|logic_unit|logic_mux|combined|f[6]~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[6]~8\, DP|ALU|result_mux|combined|f[6]~8, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[6]~29\, DP|ALU|sr_unit|sr_mux|combined|f[6]~29, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[6]~30\, DP|ALU|sr_unit|sr_mux|combined|f[6]~30, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[6]~37\, DP|ALU|sr_unit|sr_mux|combined|f[6]~37, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[6]~31\, DP|ALU|sr_unit|sr_mux|combined|f[6]~31, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[6]~32\, DP|ALU|sr_unit|sr_mux|combined|f[6]~32, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[6]~9\, DP|ALU|result_mux|combined|f[6]~9, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[6]~feeder\, DP|stack|dout[6]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~6\, DP|stack|tos3~6, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[6]\, DP|stack|tos3[6], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~7\, DP|stack|tos2~7, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[6]\, DP|stack|tos2[6], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~6\, DP|stack|tos1~6, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[6]\, DP|stack|tos1[6], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~6\, DP|stack|tos~6, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[6]\, DP|stack|tos[6], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[6]\, DP|stack|dout[6], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~16\, DP|r0|q~16, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~19\, DP|r0|q~19, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[6]\, DP|r2|q[6], slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[6]~12\, DP|rfout_s_mux|combined|f[6]~12, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[6]~13\, DP|rfout_s_mux|combined|f[6]~13, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~7\, DP|MAXR|q~7, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[6]\, DP|MAXR|q[6], slsRISC_vhdl, 1
instance = comp, \CU|LessThan0~1\, CU|LessThan0~1, slsRISC_vhdl, 1
instance = comp, \CU|LD_OPDR~1\, CU|LD_OPDR~1, slsRISC_vhdl, 1
instance = comp, \CU|ipstksel~8\, CU|ipstksel~8, slsRISC_vhdl, 1
instance = comp, \CU|ipstksel~10\, CU|ipstksel~10, slsRISC_vhdl, 1
instance = comp, \CU|ipstksel\, CU|ipstksel, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|combined|f[3]~0\, DP|wbBusMux|combined|f[3]~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[4]~feeder\, DP|stack|dout[4]~feeder, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~4\, DP|stack|tos3~4, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[4]\, DP|stack|tos3[4], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~5\, DP|stack|tos2~5, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[4]\, DP|stack|tos2[4], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~4\, DP|stack|tos1~4, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[4]\, DP|stack|tos1[4], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~4\, DP|stack|tos~4, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[4]\, DP|stack|tos[4], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[4]\, DP|stack|dout[4], slsRISC_vhdl, 1
instance = comp, \PB1~input\, PB1~input, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q~5\, DP|IPDR|q~5, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q[4]\, DP|IPDR|q[4], slsRISC_vhdl, 1
instance = comp, \DP|r0|q~11\, DP|r0|q~11, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[4]\, DP|ALU|arith_unit|adder|sum[4], slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[4]~4\, DP|ALU|logic_unit|logic_mux|combined|f[4]~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[4]~4\, DP|ALU|result_mux|combined|f[4]~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[4]~21\, DP|ALU|sr_unit|sr_mux|combined|f[4]~21, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[4]~19\, DP|ALU|sr_unit|sr_mux|combined|f[4]~19, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[4]~20\, DP|ALU|sr_unit|sr_mux|combined|f[4]~20, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[4]~22\, DP|ALU|sr_unit|sr_mux|combined|f[4]~22, slsRISC_vhdl, 1
instance = comp, \DP|ALU|result_mux|combined|f[4]~5\, DP|ALU|result_mux|combined|f[4]~5, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~22\, DP|r0|q~22, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~12\, DP|r0|q~12, slsRISC_vhdl, 1
instance = comp, \DP|r2|q[4]\, DP|r2|q[4], slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[4]~8\, DP|rfout_s_mux|combined|f[4]~8, slsRISC_vhdl, 1
instance = comp, \DP|rfout_s_mux|combined|f[4]~9\, DP|rfout_s_mux|combined|f[4]~9, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q~5\, DP|MAXR|q~5, slsRISC_vhdl, 1
instance = comp, \DP|MAXR|q[4]\, DP|MAXR|q[4], slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~5\, DP|MAR|q~5, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[4]\, DP|MAR|q[4], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~14\, DP|PC|Add0~14, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[4]\, DP|PC|Count[4], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[4]~4\, DP|MMA_in[4]~4, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~3\, DP|MABR|q~3, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[3]\, DP|MABR|q[3], slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~4\, DP|MAR|q~4, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[3]\, DP|MAR|q[3], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[3]~3\, DP|MMA_in[3]~3, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~4\, DP|IR|q~4, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[4]\, DP|IR|q[4], slsRISC_vhdl, 1
instance = comp, \CU|process_0~1\, CU|process_0~1, slsRISC_vhdl, 1
instance = comp, \CU|MC[0]~2\, CU|MC[0]~2, slsRISC_vhdl, 1
instance = comp, \CU|MC[0]~3\, CU|MC[0]~3, slsRISC_vhdl, 1
instance = comp, \CU|crtMCis~1\, CU|crtMCis~1, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~2\, ICdecode|ICis~2, slsRISC_vhdl, 1
instance = comp, \CU|MC[0]~4\, CU|MC[0]~4, slsRISC_vhdl, 1
instance = comp, \CU|MC[0]~5\, CU|MC[0]~5, slsRISC_vhdl, 1
instance = comp, \CU|MC[0]\, CU|MC[0], slsRISC_vhdl, 1
instance = comp, \CU|MC[1]~7\, CU|MC[1]~7, slsRISC_vhdl, 1
instance = comp, \CU|MC[1]~9\, CU|MC[1]~9, slsRISC_vhdl, 1
instance = comp, \CU|MC[1]~8\, CU|MC[1]~8, slsRISC_vhdl, 1
instance = comp, \CU|MC[1]\, CU|MC[1], slsRISC_vhdl, 1
instance = comp, \CU|LD_IR~0\, CU|LD_IR~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_IR\, CU|LD_IR, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[7]~1\, DP|IR|q[7]~1, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[1]\, DP|IR|q[1], slsRISC_vhdl, 1
instance = comp, \ICdecode|Equal0~0\, ICdecode|Equal0~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|Equal0~1\, ICdecode|Equal0~1, slsRISC_vhdl, 1
instance = comp, \DP|SR|q~2\, DP|SR|q~2, slsRISC_vhdl, 1
instance = comp, \CU|LD_SR~2\, CU|LD_SR~2, slsRISC_vhdl, 1
instance = comp, \CU|LD_SR\, CU|LD_SR, slsRISC_vhdl, 1
instance = comp, \DP|SR|q[3]~1\, DP|SR|q[3]~1, slsRISC_vhdl, 1
instance = comp, \DP|SR|q[2]\, DP|SR|q[2], slsRISC_vhdl, 1
instance = comp, \CU|process_0~4\, CU|process_0~4, slsRISC_vhdl, 1
instance = comp, \DP|SR|q~3\, DP|SR|q~3, slsRISC_vhdl, 1
instance = comp, \DP|SR|q[3]\, DP|SR|q[3], slsRISC_vhdl, 1
instance = comp, \ICdecode|Equal1~0\, ICdecode|Equal1~0, slsRISC_vhdl, 1
instance = comp, \CU|process_0~5\, CU|process_0~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f~12\, DP|ALU|cnvz_mux|combined|f~12, slsRISC_vhdl, 1
instance = comp, \DP|SR|q[1]\, DP|SR|q[1], slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|Mux0~1\, DP|ALU|logic_unit|Mux0~1, slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|combined|f[0]~0\, DP|ALU|logic_unit|logic_mux|combined|f[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|logic_unit|Mux0~0\, DP|ALU|logic_unit|Mux0~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[0]~8\, DP|ALU|cnvz_mux|combined|f[0]~8, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|Mux0~0\, DP|ALU|arith_unit|Mux0~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|arith_unit|adder|sum[0]~0\, DP|ALU|arith_unit|adder|sum[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[0]~7\, DP|ALU|cnvz_mux|combined|f[0]~7, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[0]~9\, DP|ALU|cnvz_mux|combined|f[0]~9, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|Mux24~0\, DP|ALU|sr_unit|Mux24~0, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[0]~2\, DP|ALU|sr_unit|sr_mux|combined|f[0]~2, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[0]~3\, DP|ALU|sr_unit|sr_mux|combined|f[0]~3, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[0]~4\, DP|ALU|sr_unit|sr_mux|combined|f[0]~4, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[0]~5\, DP|ALU|sr_unit|sr_mux|combined|f[0]~5, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[0]~6\, DP|ALU|sr_unit|sr_mux|combined|f[0]~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|combined|f[0]~7\, DP|ALU|sr_unit|sr_mux|combined|f[0]~7, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[0]~6\, DP|ALU|cnvz_mux|combined|f[0]~6, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[0]~10\, DP|ALU|cnvz_mux|combined|f[0]~10, slsRISC_vhdl, 1
instance = comp, \DP|ALU|cnvz_mux|combined|f[0]~11\, DP|ALU|cnvz_mux|combined|f[0]~11, slsRISC_vhdl, 1
instance = comp, \DP|SR|q~0\, DP|SR|q~0, slsRISC_vhdl, 1
instance = comp, \DP|SR|q[0]\, DP|SR|q[0], slsRISC_vhdl, 1
instance = comp, \CU|process_0~2\, CU|process_0~2, slsRISC_vhdl, 1
instance = comp, \CU|process_0~3\, CU|process_0~3, slsRISC_vhdl, 1
instance = comp, \CU|LD_PC~0\, CU|LD_PC~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_PC\, CU|LD_PC, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~3\, DP|MAR|q~3, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[2]\, DP|MAR|q[2], slsRISC_vhdl, 1
instance = comp, \DP|PC|Add0~8\, DP|PC|Add0~8, slsRISC_vhdl, 1
instance = comp, \DP|PC|Count[2]\, DP|PC|Count[2], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[2]~2\, DP|MMA_in[2]~2, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~1\, DP|MABR|q~1, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[1]\, DP|MABR|q[1], slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~2\, DP|MAR|q~2, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[1]\, DP|MAR|q[1], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[1]~1\, DP|MMA_in[1]~1, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~2\, DP|IR|q~2, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[6]\, DP|IR|q[6], slsRISC_vhdl, 1
instance = comp, \CU|Equal3~4\, CU|Equal3~4, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q~2\, DP|MABR|q~2, slsRISC_vhdl, 1
instance = comp, \DP|MABR|q[0]\, DP|MABR|q[0], slsRISC_vhdl, 1
instance = comp, \DP|MAR|q~0\, DP|MAR|q~0, slsRISC_vhdl, 1
instance = comp, \DP|MAR|q[0]\, DP|MAR|q[0], slsRISC_vhdl, 1
instance = comp, \DP|MMA_in[0]~0\, DP|MMA_in[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~0\, DP|IR|q~0, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[5]\, DP|IR|q[5], slsRISC_vhdl, 1
instance = comp, \CU|Equal3~1\, CU|Equal3~1, slsRISC_vhdl, 1
instance = comp, \CU|RW~0\, CU|RW~0, slsRISC_vhdl, 1
instance = comp, \CU|RW\, CU|RW, slsRISC_vhdl, 1
instance = comp, \DP|IR|q~3\, DP|IR|q~3, slsRISC_vhdl, 1
instance = comp, \DP|IR|q[7]\, DP|IR|q[7], slsRISC_vhdl, 1
instance = comp, \CU|push~5\, CU|push~5, slsRISC_vhdl, 1
instance = comp, \CU|push~17\, CU|push~17, slsRISC_vhdl, 1
instance = comp, \CU|push\, CU|push, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3~0\, DP|stack|tos3~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos3[0]\, DP|stack|tos3[0], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2~1\, DP|stack|tos2~1, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos2[0]\, DP|stack|tos2[0], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1~0\, DP|stack|tos1~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos1[0]\, DP|stack|tos1[0], slsRISC_vhdl, 1
instance = comp, \DP|stack|tos~0\, DP|stack|tos~0, slsRISC_vhdl, 1
instance = comp, \DP|stack|tos[0]\, DP|stack|tos[0], slsRISC_vhdl, 1
instance = comp, \DP|stack|dout~7\, DP|stack|dout~7, slsRISC_vhdl, 1
instance = comp, \DP|stack|dout[0]\, DP|stack|dout[0], slsRISC_vhdl, 1
instance = comp, \SW[0]~input\, SW[0]~input, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q~0\, DP|IPDR|q~0, slsRISC_vhdl, 1
instance = comp, \DP|IPDR|q[0]\, DP|IPDR|q[0], slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|lower_bits|f~0\, DP|wbBusMux|lower_bits|f~0, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|lower_bits|f~1\, DP|wbBusMux|lower_bits|f~1, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|lower_bits|f~2\, DP|wbBusMux|lower_bits|f~2, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|combined|f[0]~2\, DP|wbBusMux|combined|f[0]~2, slsRISC_vhdl, 1
instance = comp, \DP|wbBusMux|combined|f[0]~3\, DP|wbBusMux|combined|f[0]~3, slsRISC_vhdl, 1
instance = comp, \DP|r0|q~2\, DP|r0|q~2, slsRISC_vhdl, 1
instance = comp, \DP|r3|q[0]\, DP|r3|q[0], slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f[0]~0\, DP|rfout_sd_mux|combined|f[0]~0, slsRISC_vhdl, 1
instance = comp, \DP|rfout_sd_mux|combined|f[0]~1\, DP|rfout_sd_mux|combined|f[0]~1, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~0\, DP|OPDR|q~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_OPDR~0\, CU|LD_OPDR~0, slsRISC_vhdl, 1
instance = comp, \CU|LD_OPDR\, CU|LD_OPDR, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[0]~1\, DP|OPDR|q[0]~1, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[0]\, DP|OPDR|q[0], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~2\, DP|OPDR|q~2, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[1]\, DP|OPDR|q[1], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~3\, DP|OPDR|q~3, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[2]\, DP|OPDR|q[2], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~4\, DP|OPDR|q~4, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[3]\, DP|OPDR|q[3], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~5\, DP|OPDR|q~5, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[4]\, DP|OPDR|q[4], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~6\, DP|OPDR|q~6, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[5]\, DP|OPDR|q[5], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~7\, DP|OPDR|q~7, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[6]\, DP|OPDR|q[6], slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q~8\, DP|OPDR|q~8, slsRISC_vhdl, 1
instance = comp, \DP|OPDR|q[7]\, DP|OPDR|q[7], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[0]~feeder\, ICdecode|ICis[0]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[0]\, ICdecode|ICis[0], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[1]~feeder\, ICdecode|ICis[1]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[1]\, ICdecode|ICis[1], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[3]~feeder\, ICdecode|ICis[3]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[3]\, ICdecode|ICis[3], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[4]~feeder\, ICdecode|ICis[4]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[4]\, ICdecode|ICis[4], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~3\, ICdecode|ICis~3, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[9]~4\, ICdecode|ICis[9]~4, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~5\, ICdecode|ICis~5, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[8]\, ICdecode|ICis[8], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~6\, ICdecode|ICis~6, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[9]\, ICdecode|ICis[9], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux48~0\, ICdecode|Mux48~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[12]\, ICdecode|ICis[12], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux47~0\, ICdecode|Mux47~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~7\, ICdecode|ICis~7, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[13]\, ICdecode|ICis[13], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[14]~28\, ICdecode|ICis[14]~28, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[14]\, ICdecode|ICis[14], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux45~0\, ICdecode|Mux45~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[16]\, ICdecode|ICis[16], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux44~0\, ICdecode|Mux44~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[17]\, ICdecode|ICis[17], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux43~0\, ICdecode|Mux43~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~8\, ICdecode|ICis~8, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[18]~feeder\, ICdecode|ICis[18]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[18]\, ICdecode|ICis[18], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[19]\, ICdecode|ICis[19], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux42~0\, ICdecode|Mux42~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[20]\, ICdecode|ICis[20], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux41~0\, ICdecode|Mux41~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~9\, ICdecode|ICis~9, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[21]\, ICdecode|ICis[21], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[22]~29\, ICdecode|ICis[22]~29, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[22]\, ICdecode|ICis[22], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux39~0\, ICdecode|Mux39~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~10\, ICdecode|ICis~10, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~11\, ICdecode|ICis~11, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[24]\, ICdecode|ICis[24], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~12\, ICdecode|ICis~12, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[25]\, ICdecode|ICis[25], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux37~0\, ICdecode|Mux37~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux37~1\, ICdecode|Mux37~1, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[26]\, ICdecode|ICis[26], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux36~0\, ICdecode|Mux36~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux36~1\, ICdecode|Mux36~1, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[27]\, ICdecode|ICis[27], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux21~0\, ICdecode|Mux21~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~13\, ICdecode|ICis~13, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~14\, ICdecode|ICis~14, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[28]\, ICdecode|ICis[28], slsRISC_vhdl, 1
instance = comp, \ICdecode|sbit~0\, ICdecode|sbit~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux34~0\, ICdecode|Mux34~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[29]\, ICdecode|ICis[29], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~15\, ICdecode|ICis~15, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[30]\, ICdecode|ICis[30], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux32~0\, ICdecode|Mux32~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~16\, ICdecode|ICis~16, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[34]~feeder\, ICdecode|ICis[34]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[34]\, ICdecode|ICis[34], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[35]\, ICdecode|ICis[35], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~17\, ICdecode|ICis~17, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[40]\, ICdecode|ICis[40], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~18\, ICdecode|ICis~18, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[41]\, ICdecode|ICis[41], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[42]~feeder\, ICdecode|ICis[42]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[42]\, ICdecode|ICis[42], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux29~0\, ICdecode|Mux29~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~19\, ICdecode|ICis~19, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[44]~33\, ICdecode|ICis[44]~33, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[44]\, ICdecode|ICis[44], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[46]~feeder\, ICdecode|ICis[46]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[46]\, ICdecode|ICis[46], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~20\, ICdecode|ICis~20, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~27\, ICdecode|ICis~27, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[48]\, ICdecode|ICis[48], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~21\, ICdecode|ICis~21, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~22\, ICdecode|ICis~22, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[49]\, ICdecode|ICis[49], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[51]~feeder\, ICdecode|ICis[51]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[51]\, ICdecode|ICis[51], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~23\, ICdecode|ICis~23, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[52]\, ICdecode|ICis[52], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[53]\, ICdecode|ICis[53], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~24\, ICdecode|ICis~24, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[54]\, ICdecode|ICis[54], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~25\, ICdecode|ICis~25, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[57]~34\, ICdecode|ICis[57]~34, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[57]\, ICdecode|ICis[57], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[60]~35\, ICdecode|ICis[60]~35, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[60]\, ICdecode|ICis[60], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[61]~feeder\, ICdecode|ICis[61]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[61]\, ICdecode|ICis[61], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[62]~36\, ICdecode|ICis[62]~36, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[62]\, ICdecode|ICis[62], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux22~0\, ICdecode|Mux22~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[64]\, ICdecode|ICis[64], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux21~1\, ICdecode|Mux21~1, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[67]\, ICdecode|ICis[67], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[68]~feeder\, ICdecode|ICis[68]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[68]\, ICdecode|ICis[68], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux19~0\, ICdecode|Mux19~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis~26\, ICdecode|ICis~26, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[69]\, ICdecode|ICis[69], slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[70]~37\, ICdecode|ICis[70]~37, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[70]\, ICdecode|ICis[70], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux17~0\, ICdecode|Mux17~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[72]\, ICdecode|ICis[72], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux16~0\, ICdecode|Mux16~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[73]\, ICdecode|ICis[73], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux15~0\, ICdecode|Mux15~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[74]~feeder\, ICdecode|ICis[74]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[74]\, ICdecode|ICis[74], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux14~0\, ICdecode|Mux14~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[75]\, ICdecode|ICis[75], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux13~0\, ICdecode|Mux13~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[76]~feeder\, ICdecode|ICis[76]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[76]\, ICdecode|ICis[76], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux12~0\, ICdecode|Mux12~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[77]\, ICdecode|ICis[77], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux11~0\, ICdecode|Mux11~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[78]~feeder\, ICdecode|ICis[78]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[78]\, ICdecode|ICis[78], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux10~0\, ICdecode|Mux10~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[80]~feeder\, ICdecode|ICis[80]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[80]\, ICdecode|ICis[80], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux9~0\, ICdecode|Mux9~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[81]~feeder\, ICdecode|ICis[81]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[81]\, ICdecode|ICis[81], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux8~0\, ICdecode|Mux8~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[82]\, ICdecode|ICis[82], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux7~0\, ICdecode|Mux7~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[83]\, ICdecode|ICis[83], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux6~0\, ICdecode|Mux6~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[84]~feeder\, ICdecode|ICis[84]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[84]\, ICdecode|ICis[84], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux5~0\, ICdecode|Mux5~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[85]\, ICdecode|ICis[85], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux4~0\, ICdecode|Mux4~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[88]\, ICdecode|ICis[88], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux3~0\, ICdecode|Mux3~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[89]~feeder\, ICdecode|ICis[89]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[89]\, ICdecode|ICis[89], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux2~0\, ICdecode|Mux2~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[90]\, ICdecode|ICis[90], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux1~0\, ICdecode|Mux1~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[91]\, ICdecode|ICis[91], slsRISC_vhdl, 1
instance = comp, \ICdecode|Mux0~0\, ICdecode|Mux0~0, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[92]~feeder\, ICdecode|ICis[92]~feeder, slsRISC_vhdl, 1
instance = comp, \ICdecode|ICis[92]\, ICdecode|ICis[92], slsRISC_vhdl, 1
instance = comp, \CU|crtMCis~0\, CU|crtMCis~0, slsRISC_vhdl, 1
instance = comp, \CU|crtMCis[0]\, CU|crtMCis[0], slsRISC_vhdl, 1
instance = comp, \CU|crtMCis~2\, CU|crtMCis~2, slsRISC_vhdl, 1
instance = comp, \CU|crtMCis[1]\, CU|crtMCis[1], slsRISC_vhdl, 1
instance = comp, \CU|crtMCis[2]~feeder\, CU|crtMCis[2]~feeder, slsRISC_vhdl, 1
instance = comp, \CU|crtMCis[2]\, CU|crtMCis[2], slsRISC_vhdl, 1
