# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do mod_5_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter {//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:05 on Sep 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter" //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v 
# -- Compiling module mod_5_counter
# 
# Top level modules:
# 	mod_5_counter
# End time: 20:47:05 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter {//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:05 on Sep 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter" //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:47:05 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter {//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mux_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:05 on Sep 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter" //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mux_8.v 
# -- Compiling module mux_2
# -- Compiling module mux_4
# -- Compiling module mux_8
# 
# Top level modules:
# 	mux_8
# End time: 20:47:05 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter {//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:05 on Sep 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter" //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_latch.v 
# -- Compiling module d_latch
# 
# Top level modules:
# 	d_latch
# End time: 20:47:05 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter {//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:05 on Sep 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter" //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/d_flip_flop.v 
# -- Compiling module d_flip_flop
# 
# Top level modules:
# 	d_flip_flop
# End time: 20:47:05 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/Desktop/ECE550/Lab_4/mod_5_counter {/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:05 on Sep 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/Desktop/ECE550/Lab_4/mod_5_counter" /Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter_tb.v 
# -- Compiling module mod_5_counter_tb
# 
# Top level modules:
# 	mod_5_counter_tb
# End time: 20:47:06 on Sep 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  mod_5_counter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" mod_5_counter_tb 
# Start time: 20:47:07 on Sep 27,2023
# Loading work.mod_5_counter_tb
# Loading work.mod_5_counter
# Loading work.register
# Loading work.mux_8
# Loading work.mux_4
# Loading work.mux_2
# Loading work.d_flip_flop
# Loading work.d_latch
# ** Error: (vsim-3389) /Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter_tb.v(20): Port 'reset' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /mod_5_counter_tb/dut File: //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v
# ** Fatal: (vsim-3365) /Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter_tb.v(20): Too many port connections. Expected 3, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /mod_5_counter_tb/dut File: //Mac/Home/Desktop/ECE550/Lab_4/mod_5_counter/mod_5_counter.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mod_5_counter_run_msim_rtl_verilog.do PAUSED at line 16
# End time: 20:47:25 on Sep 27,2023, Elapsed time: 0:00:18
# Errors: 2, Warnings: 0
