Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab71files/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(46): object "red" differs only in case from object "Red" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 46
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(46): object "blue" differs only in case from object "Blue" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 46
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(46): object "green" differs only in case from object "Green" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 46
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(41): object "AVL_ADDR" differs only in case from object "avl_addr" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab7soc/synthesis/submodules/vga_text_avl_interface.sv Line: 41
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(46): object "red" differs only in case from object "Red" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab71files/vga_text_avl_interface.sv Line: 46
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(46): object "blue" differs only in case from object "Blue" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab71files/vga_text_avl_interface.sv Line: 46
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(46): object "green" differs only in case from object "Green" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab71files/vga_text_avl_interface.sv Line: 46
Info (10281): Verilog HDL Declaration information at vga_text_avl_interface.sv(41): object "AVL_ADDR" differs only in case from object "avl_addr" in the same scope File: C:/Users/kayla/OneDrive/Documents/ECE385/lab7/lab71files/vga_text_avl_interface.sv Line: 41
