INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/hex_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7_seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/display_driver7seg_digit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/piezo_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'piezo_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/keyboard_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keyboard_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/door_lock_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'door_lock_core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_door_lock_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_door_lock_core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_keyboard_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_keyboard_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sources_1/new/tb_piezo_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_piezo_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_driver_7seg_4digits.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_mux_2bit_4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux_2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_hex_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7_seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Documents/alexander-bekec/Digital-electronics-1/Project/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
