============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  07:14:08 pm
  Module:                 dispatcher_unit
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type     Fanout  Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
b0_reg[9]/CLK                                     0             0 R 
b0_reg[9]/Q             DFFPOSX1       2   5.6   24  +106     106 F 
g284295/A                                              +0     106   
g284295/Y               NOR3X1         1   1.6   47   +48     154 R 
g284276/A                                              +0     154   
g284276/Y               INVX1          1   2.3   10   +26     180 F 
g284259/A                                              +0     180   
g284259/Y               OR2X1          1   2.3   12   +40     220 F 
g284224/A                                              +0     220   
g284224/Y               OR2X1          1   2.3   12   +40     260 F 
g284206/A                                              +0     260   
g284206/Y               OR2X1          1   2.3   12   +40     301 F 
g284173/A                                              +0     301   
g284173/Y               OR2X1          1   2.3   12   +40     341 F 
g284158/A                                              +0     341   
g284158/Y               OR2X1          1   2.3   12   +40     381 F 
g284142/A                                              +0     381   
g284142/Y               OR2X1          1   2.3   12   +40     422 F 
g284110/A                                              +0     422   
g284110/Y               OR2X1          1   2.3   12   +40     462 F 
g284077/A                                              +0     462   
g284077/Y               OR2X1          1   2.3   12   +40     502 F 
g284059/A                                              +0     502   
g284059/Y               OR2X1          1   2.3   12   +40     542 F 
g284048/A                                              +0     542   
g284048/Y               OR2X1          1   2.3   12   +40     583 F 
g284016/A                                              +0     583   
g284016/Y               OR2X1          1   3.2   15   +42     625 F 
g283982/C                                              +0     625   
g283982/Y               NOR3X1         1   2.8   53   +27     652 R 
g283959/A                                              +0     652   
g283959/Y               MUX2X1         2   4.5   19   +35     687 F 
g283926/A                                              +0     687   
g283926/Y               NAND3X1        1   1.6   34   +37     724 R 
g283923/A                                              +0     724   
g283923/Y               INVX1          1   2.8   12   +24     747 F 
g283915/C                                              +0     747   
g283915/Y               NAND3X1        1   1.6   34   +28     776 R 
g283914/A                                              +0     776   
g283914/Y               INVX1          1   2.8   12   +24     799 F 
g283913/C                                              +0     799   
g283913/Y               NAND3X1        1   1.6   34   +28     828 R 
g283912/A                                              +0     828   
g283912/Y               INVX1          1   2.8   12   +24     851 F 
g283911/C                                              +0     851   
g283911/Y               NAND3X1        1   1.6   34   +28     879 R 
g283910/A                                              +0     879   
g283910/Y               INVX1          1   2.8   12   +24     903 F 
g283909/C                                              +0     903   
g283909/Y               NAND3X1        1   1.6   34   +28     931 R 
g283908/A                                              +0     931   
g283908/Y               INVX1          1   1.9    9   +22     953 F 
g283907/A                                              +0     953   
g283907/Y               AND2X1         1   1.9   16   +31     984 F 
g283906/A                                              +0     984   
g283906/Y               AND2X1         1   2.8   18   +34    1018 F 
g283905/C                                              +0    1018   
g283905/Y               NAND3X1        1   2.5   38   +33    1051 R 
g283904/A                                              +0    1051   
g283904/Y               OR2X1          2   4.1   29   +45    1096 R 
g283903/A                                              +0    1096   
g283903/Y               INVX1          1   2.6   12   +22    1118 F 
g283900/B                                              +0    1118   
g283900/Y               OAI21X1       43 102.9  512  +362    1480 R 
g283891/A                                              +0    1480   
g283891/Y               INVX1          2   4.5  120  +149    1628 F 
g283830/A                                              +0    1628   
g283830/Y               AND2X1         2   4.5   23   +54    1682 F 
g282829/A                                              +0    1682   
g282829/Y               AND2X1         3   7.3   31   +45    1727 F 
g279771/A                                              +0    1727   
g279771/Y               AND2X1         3   6.9   30   +45    1772 F 
g271877/C                                              +0    1772   
g271877/Y               NAND3X1        1   2.0   36   +34    1806 R 
g271851/C                                              +0    1806   
g271851/Y               OAI21X1        1   1.3    5   +19    1825 F 
b0_counter_reg[3]/D     DFFPOSX1                       +0    1825   
b0_counter_reg[3]/CLK   setup                     0   +56    1881 R 
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : b0_reg[9]/CLK
End-point    : b0_counter_reg[3]/D
