# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../../lab7.srcs/sim_1/new/test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
