#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 13:07:38 2019
# Process ID: 14824
# Current directory: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3956 D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.xpr
# Log file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/vivado.log
# Journal file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 700.668 ; gain = 102.039
create_bd_design "HDMI_test"
Wrote  : <D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\HDMI_test\HDMI_test.bd> 
create_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 758.902 ; gain = 67.719
update_compile_order -fileset sources_1
create_bd_design "clk_wiz_0"
Wrote  : <D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\clk_wiz_0\clk_wiz_0.bd> 
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/HDMI_test/HDMI_test.bd}
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 929.719 ; gain = 140.145
endgroup
set_property location {0.5 -173 -142} [get_bd_cells clk_wiz_0]
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/HDMI_test/HDMI_test.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {0.5 -304 -287} [get_bd_cells clk_wiz_0]
set_property location {0.5 -412 -296} [get_bd_cells clk_wiz_0]
export_ip_user_files -of_objects  [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd] -no_script -reset -force -quiet
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/clk_wiz_0/clk_wiz_0.bd
import_files -norecurse C:/Users/isaac/Downloads/HDMI.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/HDMI_test/HDMI_test.bd] -no_script -reset -force -quiet
remove_files  D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/HDMI_test/HDMI_test.bd
create_bd_design "Testing_HDMI"
Wrote  : <D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference HDMI_test HDMI_test_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDSn_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDSp_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDSn_clock': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'TMDSn_clock': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDSp_clock': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'TMDSp_clock': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
add_files -fileset constrs_1 -norecurse C:/Users/isaac/Downloads/PYNQ-Z1_C.xdc
import_files -fileset constrs_1 C:/Users/isaac/Downloads/PYNQ-Z1_C.xdc
create_bd_port -dir I sys_clk
set_property location {-29 -110} [get_bd_ports sys_clk]
connect_bd_net [get_bd_ports sys_clk] [get_bd_pins clk_wiz_0/clk_in1]
create_bd_port -dir O LED_4_Port
create_bd_port -dir I TMDSn
set_property location {70 19} [get_bd_ports TMDSn]
set_property location {62 4} [get_bd_ports TMDSn]
set_property location {22 -185} [get_bd_ports TMDSn]
delete_bd_objs [get_bd_ports TMDSn]
create_bd_port -dir O TMDSn
connect_bd_net [get_bd_ports TMDSn] [get_bd_pins HDMI_test_0/TMDSn]
set_property location {635 -39} [get_bd_ports TMDSn]
set_property location {560 -31} [get_bd_ports TMDSn]
create_bd_port -dir O -from 2 -to 0 TMDSp
set_property location {552 -66} [get_bd_ports TMDSp]
startgroup
connect_bd_net [get_bd_ports TMDSp] [get_bd_pins HDMI_test_0/TMDSp]
endgroup
delete_bd_objs [get_bd_nets HDMI_test_0_TMDSn] [get_bd_ports TMDSn]
create_bd_port -dir O -from 2 -to 0 TMPDSn
set_property location {567 -7} [get_bd_ports TMPDSn]
startgroup
connect_bd_net [get_bd_ports TMPDSn] [get_bd_pins HDMI_test_0/TMDSn]
endgroup
set_property location {554 -53} [get_bd_ports TMDSp]
set_property location {553 -30} [get_bd_ports TMPDSn]
startgroup
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {175.402} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {110.209} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins HDMI_test_0/pixclk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_test_0/pixclk(undef)
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins HDMI_test_0/DCM_TMDS_CLKFX]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_test_0/DCM_TMDS_CLKFX(undef)
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins HDMI_test_0/HPD]
create_bd_port -dir I btn_0
create_bd_port -dir I btn_1
create_bd_port -dir I btn_2
set_property location {-21 96} [get_bd_ports btn_2]
connect_bd_net [get_bd_ports btn_0] [get_bd_pins HDMI_test_0/XY_Red]
set_property location {-20 28} [get_bd_ports btn_0]
set_property location {-27 21} [get_bd_ports btn_0]
set_property location {-29 36} [get_bd_ports btn_1]
connect_bd_net [get_bd_ports btn_1] [get_bd_pins HDMI_test_0/XY_Green]
set_property location {-22 76} [get_bd_ports btn_2]
set_property location {-24 69} [get_bd_ports btn_2]
connect_bd_net [get_bd_ports btn_2] [get_bd_pins HDMI_test_0/XY_Blue]
save_bd_design
Wrote  : <D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_0/reset. Users may need to specify the location constraint manually.
save_bd_design
Wrote  : <D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.srcs\sources_1\bd\Testing_HDMI\Testing_HDMI.bd> 
Wrote  : <D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
launch_runs synth_1 -jobs 8
[Thu Apr 11 13:56:44 2019] Launched synth_1...
Run output will be captured here: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/synth_1/runme.log
set_property location {617 11} [get_bd_ports LED_4_Port]
save_bd_design
Wrote  : <D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/ui/bd_96043947.ui> 
launch_runs impl_1 -jobs 8
[Thu Apr 11 14:00:55 2019] Launched impl_1...
Run output will be captured here: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 14:04:08 2019] Launched impl_1...
Run output will be captured here: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 14:19:22 2019...
