diff --git a/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10-linux.dts b/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10-linux.dts
old mode 100644
new mode 100755
index 7693764a0dbe..489bf35d213e
--- a/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10-linux.dts
+++ b/arch/arm64/boot/dts/rockchip/px30-evb-ddr3-v10-linux.dts
@@ -54,43 +54,20 @@
 		};
 	};
 
-	backlight: backlight {
-		compatible = "pwm-backlight";
-		pwms = <&pwm1 0 25000 0>;
-		brightness-levels = <
-			  0   1   2   3   4   5   6   7
-			  8   9  10  11  12  13  14  15
-			 16  17  18  19  20  21  22  23
-			 24  25  26  27  28  29  30  31
-			 32  33  34  35  36  37  38  39
-			 40  41  42  43  44  45  46  47
-			 48  49  50  51  52  53  54  55
-			 56  57  58  59  60  61  62  63
-			 64  65  66  67  68  69  70  71
-			 72  73  74  75  76  77  78  79
-			 80  81  82  83  84  85  86  87
-			 88  89  90  91  92  93  94  95
-			 96  97  98  99 100 101 102 103
-			104 105 106 107 108 109 110 111
-			112 113 114 115 116 117 118 119
-			120 121 122 123 124 125 126 127
-			128 129 130 131 132 133 134 135
-			136 137 138 139 140 141 142 143
-			144 145 146 147 148 149 150 151
-			152 153 154 155 156 157 158 159
-			160 161 162 163 164 165 166 167
-			168 169 170 171 172 173 174 175
-			176 177 178 179 180 181 182 183
-			184 185 186 187 188 189 190 191
-			192 193 194 195 196 197 198 199
-			200 201 202 203 204 205 206 207
-			208 209 210 211 212 213 214 215
-			216 217 218 219 220 221 222 223
-			224 225 226 227 228 229 230 231
-			232 233 234 235 236 237 238 239
-			240 241 242 243 244 245 246 247
-			248 249 250 251 252 253 254 255>;
-		default-brightness-level = <200>;
+	power-led {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&work_led>;
+		green{
+			gpios = <&gpio3 6 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+       rocktech_gpio:rocktech_gpio{
+                compatible="fsl,rocktech_gpio";
+	        status = "okay";
 	};
 
 	charge-animation {
@@ -133,8 +110,8 @@
 
 	sdio_pwrseq: sdio-pwrseq {
 		compatible = "mmc-pwrseq-simple";
-		/*clocks = <&rk809 1>;*/
-		/*clock-names = "ext_clock";*/
+		clocks = <&rk809 1>;
+		clock-names = "ext_clock";
 		pinctrl-names = "default";
 		pinctrl-0 = <&wifi_enable_h>;
 
@@ -144,7 +121,7 @@
 		 * - SDIO_RESET_L_WL_REG_ON
 		 * - PDN (power down when low)
 		 */
-		reset-gpios = <&gpio0 RK_PA2 GPIO_ACTIVE_LOW>; /* GPIO3_A4 */
+		reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>; /* GPIO3_A4 */
 	};
 
 	vcc_phy: vcc-phy-regulator {
@@ -165,11 +142,17 @@
 
 	wireless-wlan {
 		compatible = "wlan-platdata";
-		wifi_chip_type = "AP6210";
-		WIFI,host_wake_irq = <&gpio0 RK_PB2 GPIO_ACTIVE_HIGH>;
+		rockchip,grf = <&grf>;
+		pinctrl-names = "default";
+//		pinctrl-0 = <&wifi_reg_on>;
+		wifi_chip_type = "cm256sm";
+		sdio_vref = <1800>;
+		WIFI,host_wake_irq = <&gpio1 RK_PB7 GPIO_ACTIVE_HIGH>;
 		status = "okay";
 	};
 
+
+
 	wireless-bluetooth {
 		compatible = "bluetooth-platdata";
 		clocks = <&rk809 1>;
@@ -178,9 +161,9 @@
 		pinctrl-names = "default","rts_gpio";
 		pinctrl-0 = <&uart1_rts>;
 		pinctrl-1 = <&uart1_rts_gpio>;
-		BT,reset_gpio = <&gpio0 RK_PA1 GPIO_ACTIVE_HIGH>;
-		BT,wake_gpio = <&gpio2 RK_PB0 GPIO_ACTIVE_HIGH>;
-		BT,wake_host_irq = <&gpio0 RK_PB3 GPIO_ACTIVE_HIGH>;
+		BT,reset_gpio = <&gpio3 RK_PA7 GPIO_ACTIVE_HIGH>;
+		BT,wake_gpio = <&gpio1 RK_PB6 GPIO_ACTIVE_HIGH>;
+		BT,wake_host_irq = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>;
 		status = "okay";
 	};
 };
@@ -188,112 +171,40 @@
 &display_subsystem {
 	status = "okay";
 };
-
-&dsi {
-	status = "okay";
-
-	panel@0 {
-		compatible = "sitronix,st7703", "simple-panel-dsi";
-		reg = <0>;
-		power-supply = <&vcc3v3_lcd>;
-		backlight = <&backlight>;
-		prepare-delay-ms = <2>;
-		reset-delay-ms = <1>;
-		init-delay-ms = <20>;
-		enable-delay-ms = <120>;
-		disable-delay-ms = <50>;
-		unprepare-delay-ms = <20>;
-
-		width-mm = <68>;
-		height-mm = <121>;
-
-		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
-			      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
-		dsi,format = <MIPI_DSI_FMT_RGB888>;
-		dsi,lanes = <4>;
-
-		panel-init-sequence = [
-			05 fa 01 11
-			39 00 04 b9 f1 12 83
-			39 00 1c ba 33 81 05 f9 0e 0e 00 00 00
-				 00 00 00 00 00 44 25 00 91 0a
-				 00 00 02 4f 01 00 00 37
-			15 00 02 b8 25
-			39 00 04 bf 02 11 00
-			39 00 0b b3 0c 10 0a 50 03 ff 00 00 00
-				 00
-			39 00 0a c0 73 73 50 50 00 00 08 70 00
-			15 00 02 bc 46
-			15 00 02 cc 0b
-			15 00 02 b4 80
-			39 00 04 b2 c8 12 30
-			39 00 0f e3 07 07 0b 0b 03 0b 00 00 00
-				 00 ff 00 c0 10
-			39 00 0d c1 53 00 1e 1e 77 e1 cc dd 67
-				 77 33 33
-			39 00 07 c6 00 00 ff ff 01 ff
-			39 00 03 b5 09 09
-			39 00 03 b6 87 95
-			39 00 40 e9 c2 10 05 05 10 05 a0 12 31
-				 23 3f 81 0a a0 37 18 00 80 01
-				 00 00 00 00 80 01 00 00 00 48
-				 f8 86 42 08 88 88 80 88 88 88
-				 58 f8 87 53 18 88 88 81 88 88
-				 88 00 00 00 01 00 00 00 00 00
-				 00 00 00 00
-			39 00 3e ea 00 1a 00 00 00 00 02 00 00
-				 00 00 00 1f 88 81 35 78 88 88
-				 85 88 88 88 0f 88 80 24 68 88
-				 88 84 88 88 88 23 10 00 00 1c
-				 00 00 00 00 00 00 00 00 00 00
-				 00 00 00 00 00 30 05 a0 00 00
-				 00 00
-			39 00 23 e0 00 06 08 2a 31 3f 38 36 07
-				 0c 0d 11 13 12 13 11 18 00 06
-				 08 2a 31 3f 38 36 07 0c 0d 11
-				 13 12 13 11 18
-			05 32 01 29
-		];
-
-		panel-exit-sequence = [
-			05 00 01 28
-			05 00 01 10
-		];
-
-		display-timings {
-			native-mode = <&timing0>;
-
-			timing0: timing0 {
-				clock-frequency = <64000000>;
-				hactive = <720>;
-				vactive = <1280>;
-				hfront-porch = <40>;
-				hsync-len = <10>;
-				hback-porch = <40>;
-				vfront-porch = <22>;
-				vsync-len = <4>;
-				vback-porch = <11>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <0>;
-				pixelclk-active = <0>;
-			};
-		};
+&rocktech_gpio{
+	pinctrl-names = "default";
+	pinctrl-0 = <&gpio_pins>;
+	gpio_01{
+		 label="gpio_one";
+		 gpios = <&gpio3 14 1>;
+	};
+	gpio_02{
+		 label="gpio_two";
+		 gpios = <&gpio3 12 1>;
+	};
+	gpio_03{
+		 label="gpio_three";
+		 gpios = <&gpio3 15 1>;
+	};
+	gpio_04{
+		 label="gpio_four";
+		 gpios = <&gpio3 9 1>;
+	};
+	gpio_05{
+		label="mpcie_pwr";
+		gpios = <&gpio3 22 1>;
+	};
+	gpio_06{
+		label="mpcie_rst";
+		gpios = <&gpio3 21 1>;
+	};
+	gpio_07{
+		label="sim_det";
+		gpios = <&gpio0 13 1>;
 	};
 };
 
-&dsi_in_vopb {
-	status = "okay";
-};
-
-&dsi_in_vopl {
-	status = "disabled";
-};
 
-&route_dsi {
-	connect = <&vopb_out_dsi>;
-	status = "okay";
-};
 
 &bus_apll {
 	bus-supply = <&vdd_logic>;
@@ -373,7 +284,6 @@
 		pwrkey {
 			status = "okay";
 		};
-
 		pinctrl_rk8xx: pinctrl_rk8xx {
 			gpio-controller;
 			#gpio-cells = <2>;
@@ -441,13 +351,13 @@
 			vcc_3v0: DCDC_REG4 {
 				regulator-always-on;
 				regulator-boot-on;
-				regulator-min-microvolt = <3000000>;
-				regulator-max-microvolt = <3000000>;
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
 				regulator-initial-mode = <0x2>;
 				regulator-name = "vcc_3v0";
 				regulator-state-mem {
 					regulator-on-in-suspend;
-					regulator-suspend-microvolt = <3000000>;
+					regulator-suspend-microvolt = <3300000>;
 				};
 			};
 
@@ -517,14 +427,16 @@
 			};
 
 			vcc_sd: LDO_REG6 {
-				regulator-min-microvolt = <3300000>;
-				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
 				regulator-boot-on;
 
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3300000>;
+
 				regulator-name = "vcc_sd";
 				regulator-state-mem {
 					regulator-on-in-suspend;
-					regulator-suspend-microvolt = <3300000>;
+					regulator-suspend-microvolt = <3000000>;
 
 				};
 			};
@@ -583,11 +495,11 @@
 				regulator-name = "vcc5v0_host";
 			};
 
-			vcc3v3_lcd: SWITCH_REG2 {
+/*			vcc3v3_lcd: SWITCH_REG2 {
 				regulator-boot-on;
 				regulator-name = "vcc3v3_lcd";
 			};
-		};
+*/		};
 
 		rk809_codec: codec {
 			#sound-dai-cells = <0>;
@@ -605,8 +517,8 @@
 
 &i2c1 {
 	status = "okay";
-
-	sensor@f {
+	clock-frequency = <100000>;
+/*	sensor@f {
 		status = "okay";
 		compatible = "ak8963";
 		reg = <0x0f>;
@@ -616,8 +528,27 @@
 		layout = <1>;
 		reprobe_en = <1>;
 	};
+*/
+	rtc:rx8010@32 {
+		compatible = "epson,rx8010";
+		reg = <0x32>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&rtc_int>;
+		rtc_int_gpio = <&gpio3 18 GPIO_ACTIVE_HIGH>;
+		status = "okay";
 
-	gt1x: gt1x@14 {
+	};
+	sensor@48 {
+		compatible = "rocktech,temp-mcp9800";
+		reg = <0x48>;
+//		type = <SENSOR_TYPE_TEMPERATURE>;
+//		poll_delay_ms = <60>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&temp_int>;
+		temp_int_gpio = <&gpio0 15 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+	/*gt1x: gt1x@14 {
 		compatible = "goodix,gt1x";
 		reg = <0x14>;
 		power-supply = <&vcc3v3_lcd>;
@@ -636,6 +567,7 @@
 		layout = <2>;
 		reprobe_en = <1>;
 	};
+*/
 };
 
 &i2c2 {
@@ -682,8 +614,8 @@
 &io_domains {
 	status = "okay";
 
-	vccio1-supply = <&vcc_3v0>;
-	vccio2-supply = <&vccio_sd>;
+	vccio1-supply = <&vcc1v8_soc>;
+	vccio2-supply = <&vcc_sd>;
 	vccio3-supply = <&vcc_3v0>;
 	vccio4-supply = <&vcc3v0_pmu>;
 	vccio5-supply = <&vcc_3v0>;
@@ -736,9 +668,6 @@
 	pmuio2-supply = <&vcc3v0_pmu>;
 };
 
-&pwm1 {
-	status = "okay";
-};
 
 &rk_rga {
 	status = "okay";
@@ -769,34 +698,40 @@
 };
 
 &sdmmc {
+	max-frequency = <150000000>;
+	supports-sd;
 	bus-width = <4>;
 	cap-mmc-highspeed;
 	cap-sd-highspeed;
-	supports-sd;
+	disable-wp;
+	num-slots = <1>;
+        sd-uhs-sdr12;
 	card-detect-delay = <800>;
 	ignore-pm-notify;
-	/*cd-gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>; [> CD GPIO <]*/
+//	cd-gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;
 	sd-uhs-sdr12;
 	sd-uhs-sdr25;
 	sd-uhs-sdr50;
 	sd-uhs-sdr104;
 	vqmmc-supply = <&vccio_sd>;
 	vmmc-supply = <&vcc_sd>;
+	no-1-8-v;
 	status = "okay";
 };
 
 &sdio {
+	max-frequency = <20000000>;
+	supports-sdio;
 	bus-width = <4>;
 	cap-sd-highspeed;
-	supports-sdio;
-	ignore-pm-notify;
+	cap-sdio-irq;
 	keep-power-in-suspend;
-	non-removable;
+	disable-wp;
 	mmc-pwrseq = <&sdio_pwrseq>;
-	sd-uhs-sdr104;
+	non-removable;
+	num-slots = <1>;
 	status = "okay";
 };
-
 &tsadc {
 	pinctrl-names = "gpio", "otpout";
 	pinctrl-0 = <&tsadc_otp_gpio>;
@@ -810,6 +745,18 @@
 	status = "okay";
 };
 
+&uart0 {
+	status = "okay";
+};
+
+&uart3{
+	status = "okay";
+};
+
+&uart5{
+	status = "okay";
+};
+
 &u2phy {
 	status = "okay";
 
@@ -861,6 +808,37 @@
 		};
 	};
 
+	workled {
+		work_led: work-led{
+			  rockchip,pins =
+				  <3 6 RK_FUNC_GPIO &pcfg_pull_none>;
+			  };
+	};
+
+
+	gpiopin{
+		gpio_pins: gpio-pins {
+			rockchip,pins =
+				<3 14 RK_FUNC_GPIO &pcfg_pull_none>,/* io0 */
+				<3 12 RK_FUNC_GPIO &pcfg_pull_none>,/* io1 */
+				<3 15 RK_FUNC_GPIO &pcfg_pull_none>,/* io2 */
+				<3 9 RK_FUNC_GPIO &pcfg_pull_none>,/* io3 */
+				<3 22 RK_FUNC_GPIO &pcfg_pull_none>,/* mpcie_pwr */
+				<3 21 RK_FUNC_GPIO &pcfg_pull_none>,/* mpcie_rst */
+				<0 13 RK_FUNC_GPIO &pcfg_pull_none>;/* sim_det */
+		};
+	};
+
+	rtc {
+		rtc_int: rtc-int {
+				rockchip,pins = <3 18 RK_FUNC_GPIO &pcfg_pull_up>;
+			 };
+	};
+	temp {
+		temp_int: temp-int {
+				rockchip,pins = <0 15 RK_FUNC_GPIO &pcfg_pull_up>;
+			 };
+	};
 	pmic {
 		pmic_int: pmic_int {
 			rockchip,pins =
@@ -883,11 +861,24 @@
 		};
 	};
 
+	wireless-bluetooth {
+		uart1_rts_gpios: uart0-gpios {
+			rockchip,pins =
+				<1 19 RK_FUNC_GPIO &pcfg_pull_none>;
+			     };
+	};
 	sdio-pwrseq {
 		wifi_enable_h: wifi-enable-h {
-			rockchip,pins = <0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
+			rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
 		};
 	};
+/*	wireless-wlan {
+		wifi_reg_on: wifi-reg-on {
+			rockchip,pins =
+				<1 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
+			     };
+	};
+*/
 };
 
 /* DON'T PUT ANYTHING BELOW HERE.  PUT IT ABOVE PINCTRL */
diff --git a/arch/arm64/boot/dts/rockchip/px30-linux.dtsi b/arch/arm64/boot/dts/rockchip/px30-linux.dtsi
old mode 100644
new mode 100755
index 15f887aaad72..e6ae3484e0c1
--- a/arch/arm64/boot/dts/rockchip/px30-linux.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30-linux.dtsi
@@ -56,7 +56,7 @@
 		rockchip,baudrate = <1500000>;  /* Only 115200 and 1500000 */
 		interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&uart2m0_xfer>;
+		pinctrl-0 = <&uart2m1_xfer>;
 		status = "okay";
 	};
 
diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
old mode 100644
new mode 100755
index 4516b5e8a473..d5dce6e38021
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
@@ -460,7 +460,7 @@
 		clock-names = "baudclk", "apb_pclk";
 		reg-shift = <2>;
 		reg-io-width = <4>;
-		dmas = <&dmac 0>, <&dmac 1>;
+	//	dmas = <&dmac 0>, <&dmac 1>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
 		status = "disabled";
@@ -697,7 +697,7 @@
 		reg-io-width = <4>;
 		dmas = <&dmac 4>, <&dmac 5>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&uart2m0_xfer>;
+		pinctrl-0 = <&uart2m1_xfer>;
 		status = "disabled";
 	};
 
@@ -709,9 +709,9 @@
 		clock-names = "baudclk", "apb_pclk";
 		reg-shift = <2>;
 		reg-io-width = <4>;
-		dmas = <&dmac 6>, <&dmac 7>;
+	//	dmas = <&dmac 6>, <&dmac 7>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&uart3m1_xfer &uart3m1_cts &uart3m1_rts>;
+		pinctrl-0 = <&uart3m0_xfer >;
 		status = "disabled";
 	};
 
@@ -725,7 +725,7 @@
 		reg-io-width = <4>;
 		dmas = <&dmac 8>, <&dmac 9>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&uart4_xfer &uart4_cts &uart4_rts>;
+		pinctrl-0 = <&uart4_xfer>;
 		status = "disabled";
 	};
 
@@ -737,7 +737,7 @@
 		clock-names = "baudclk", "apb_pclk";
 		reg-shift = <2>;
 		reg-io-width = <4>;
-		dmas = <&dmac 10>, <&dmac 11>;
+//		dmas = <&dmac 10>, <&dmac 11>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&uart5_xfer &uart5_cts &uart5_rts>;
 		status = "disabled";
@@ -1282,6 +1282,7 @@
 		clock-names = "clk_sfc", "hclk_sfc";
 		assigned-clocks = <&cru SCLK_SFC>;
 		assigned-clock-rates = <100000000>;
+		power-domains = <&power PX30_PD_MMC_NAND>;
 		status = "disabled";
 	};
 
@@ -2568,7 +2569,7 @@
 					<1 RK_PD1 RK_FUNC_1 &pcfg_pull_up>;
 			};
 
-			sdio_gpio: sdio-gpio {
+/*			sdio_gpio: sdio-gpio {
 				rockchip,pins =
 					<1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>,
 					<1 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up>,
@@ -2577,7 +2578,8 @@
 					<1 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>,
 					<1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>;
 			};
-		};
+*/
+ 		};
 
 		emmc {
 			emmc_clk: emmc-clk {
diff --git a/arch/arm64/configs/px30_linux_defconfig b/arch/arm64/configs/px30_linux_defconfig
old mode 100644
new mode 100755
index 95dc5a833cb4..2f15b4fbdfbc
--- a/arch/arm64/configs/px30_linux_defconfig
+++ b/arch/arm64/configs/px30_linux_defconfig
@@ -136,8 +136,8 @@ CONFIG_STMMAC_ETH=y
 # CONFIG_NET_VENDOR_VIA is not set
 # CONFIG_NET_VENDOR_WIZNET is not set
 CONFIG_ROCKCHIP_PHY=y
-CONFIG_USB_RTL8150=y
-CONFIG_USB_RTL8152=y
+#CONFIG_USB_RTL8150=y
+#CONFIG_USB_RTL8152=y
 CONFIG_USB_NET_CDC_MBIM=y
 # CONFIG_USB_NET_NET1080 is not set
 # CONFIG_USB_NET_CDC_SUBSET is not set
@@ -145,9 +145,9 @@ CONFIG_USB_NET_CDC_MBIM=y
 CONFIG_LIBERTAS_THINFIRM=y
 CONFIG_USB_NET_RNDIS_WLAN=y
 CONFIG_WL_ROCKCHIP=y
-CONFIG_WIFI_BUILD_MODULE=y
-CONFIG_AP6XXX=m
-CONFIG_RTL8188EU=m
+#CONFIG_WIFI_BUILD_MODULE=y
+CONFIG_AP6XXX=y
+#CONFIG_RTL8188EU=m
 CONFIG_MWIFIEX=y
 CONFIG_MWIFIEX_SDIO=y
 CONFIG_INPUT_FF_MEMLESS=y
@@ -342,10 +342,9 @@ CONFIG_MMC_DW=y
 CONFIG_MMC_DW_ROCKCHIP=y
 CONFIG_NEW_LEDS=y
 CONFIG_LEDS_CLASS=y
-CONFIG_LEDS_GPIO=y
 CONFIG_LEDS_IS31FL32XX=y
 CONFIG_RTC_CLASS=y
-CONFIG_RTC_DRV_RK808=y
+#CONFIG_RTC_DRV_RK808=y
 CONFIG_DMADEVICES=y
 CONFIG_PL330_DMA=y
 CONFIG_STAGING=y
@@ -392,12 +391,16 @@ CONFIG_EXT4_FS_SECURITY=y
 CONFIG_XFS_FS=y
 # CONFIG_DNOTIFY is not set
 CONFIG_FUSE_FS=y
+CONFIG_OVERLAY_FS=y
 CONFIG_ISO9660_FS=y
 CONFIG_JOLIET=y
 CONFIG_ZISOFS=y
 CONFIG_VFAT_FS=y
 CONFIG_FAT_DEFAULT_CODEPAGE=936
 CONFIG_FAT_DEFAULT_IOCHARSET="utf8"
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_DEBUG=y
+CONFIG_NTFS_RW=y
 CONFIG_TMPFS=y
 CONFIG_TMPFS_POSIX_ACL=y
 CONFIG_SQUASHFS=y
@@ -429,7 +432,6 @@ CONFIG_BLK_DEV_IO_TRACE=y
 CONFIG_LKDTM=y
 CONFIG_STRICT_DEVMEM=y
 CONFIG_DEBUG_SET_MODULE_RONX=y
-CONFIG_SECURITYFS=y
 # CONFIG_CRYPTO_ECHAINIV is not set
 CONFIG_CRYPTO_MD5=y
 CONFIG_CRYPTO_SHA1=y
