{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "23", "@year": "2021", "@timestamp": "2021-07-23T08:51:34.000034-04:00", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2013", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "Estonian Science Foundation", "xocs:funding-id": "9251"}, "xocs:funding-addon-generated-timestamp": "2021-05-19T05:56:46.587Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "University of Aveiro, IEETA"}, "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": {"$": "Computer Department, TUT"}, "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Processing N-ary trees in reconfigurable hardware", "abstracts": "The paper discusses effectiveness of N-ary trees for solving different application problems with case studies on search and sort. A new method for representation of trees in memory, which takes advantages of widely available in commercial Field-Programmable Gate Array (FPGA) built-in block RAM, is proposed. It is shown that N-ary trees can be coded in such a way that enables the required size of memory to be significantly reduced with practically the same performance as in the previously developed methods. Thus, larger trees can be stored and further handled in FPGAs with equal hardware resources. It is also shown that the trees can be processed using both iterative and recursive techniques. The latter is discussed in detail due to opportunities for more compact and clear specifications, and comparison is done with the previous results permitting very good performance to be achieved. \u00a9 2013 IEEE.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Coding", "@xml:lang": "eng"}, {"$": "data processing", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "N-ary trees", "@xml:lang": "eng"}, {"$": "reconfigurable hardware", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. Conf. Microelectron., ICM", "@country": "usa", "translated-sourcetitle": {"$": "2013 25th International Conference on Microelectronics, ICM 2013", "@xml:lang": "eng"}, "issuetitle": "2013 25th International Conference on Microelectronics, ICM 2013", "@type": "p", "publicationyear": {"@first": "2013"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2013 25th International Conference on Microelectronics, ICM 2013", "confsponsors": {"confsponsor": null, "@complete": "y"}, "confcatnumber": "CFP13473-ART", "conflocation": {"city-group": "Beirut", "@country": "lbn"}, "confcode": "103075", "confdate": {"enddate": {"@day": "18", "@year": "2013", "@month": "12"}, "startdate": {"@day": "15", "@year": "2013", "@month": "12"}}}}}, "publisher": {"publishername": "IEEE Computer Society"}, "sourcetitle": "2013 25th International Conference on Microelectronics, ICM 2013", "article-number": "6734988", "@srcid": "21100296217", "publicationdate": {"year": "2013", "date-text": {"@xfab-added": "true", "$": "2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "713", "classification-description": "Electronic Circuits"}, {"classification-code": "714", "classification-description": "Electronic Components and Tubes"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722.1", "classification-description": "Data Storage, Equipment and Techniques"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "821.0", "classification-description": "Woodlands and Forestry"}, {"classification-code": "921.6", "classification-description": "Numerical Methods"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}, "grantlist": {"@complete": "n", "grant": {"grant-id": "9251", "grant-agency": "Estonian Science Foundation"}}}, "item-info": {"copyright": {"$": "Copyright 2014 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "21", "@year": "2014", "@month": "03"}}, "itemidlist": {"itemid": [{"$": "372572062", "@idtype": "PUI"}, {"$": "344650737", "@idtype": "CAR-ID"}, {"$": "20141217471245", "@idtype": "CPX"}, {"$": "84896772624", "@idtype": "SCP"}, {"$": "84896772624", "@idtype": "SGR"}], "ce:doi": "10.1109/ICM.2013.6734988"}}, "tail": {"bibliography": {"@refcount": "10", "reference": [{"ref-fulltext": "Handbook of discrete and combinatorial mathematics, edited by K.H. Rosen, J.G. Michaels, J.L. Gross, J.W. Grossman, and D.R. Shier, CRC Press, 2000.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003442186", "@idtype": "SGR"}}, "ref-text": "edited by K.H. Rosen, J.G. Michaels, J.L. Gross, J.W. Grossman, and D.R. Shier CRC Press", "ref-sourcetitle": "Handbook of Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", in Proc. 45th ACM/IEEE Design Automation Conference - DAC'2008, June 2008, pp. 780 - 785.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conference - DAC'2008"}}, {"ref-fulltext": "S. Nagayama and T. Sasao, \"Complexities of Graph-Based Representations for Elementary Functions\", in IEEE Trans. Computers, vol. 58, no. 1, pp. 106-119, 2009.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Complexities of graph-based representations for elementary functions"}, "refd-itemidlist": {"itemid": {"$": "57349147109", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "58", "@issue": "1"}, "pagerange": {"@first": "106", "@last": "119"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nagayama", "ce:indexed-name": "Nagayama S."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Sasao", "ce:indexed-name": "Sasao T."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "J. Teubner, R. M\u00fcller, and G. Alonso, \"Frequent Item Computation on a Chip\", in IEEE Transactions on Knowledge and Data Engineering, vol. 23, no. 8, pp. 1169-1181, 2011.", "@id": "4", "ref-info": {"ref-title": {"ref-titletext": "Frequent item computation on a chip"}, "refd-itemidlist": {"itemid": {"$": "79959537392", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "8"}, "pagerange": {"@first": "1169", "@last": "1181"}}, "ref-text": "in", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "M\u00fcller", "ce:indexed-name": "Muller R."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "IEEE Transactions on Knowledge and Data Engineering"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", in Proc. 21st Int. Conf. on Field Programmable Logic and Applications - FPL'2011, September 2011, pp. 405-410.", "@id": "5", "ref-info": {"ref-title": {"ref-titletext": "Implementation in fpga of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "September 2011", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on Field Programmable Logic and Applications - FPL'2011"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"The Design and Implementation of a Reconfigurable Processor for Problems of Combinatorial Computations\", in Journal of Systems Architecture, Elsevier, vol. 49, nos. 4-6, pp. 211-226, 2003.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "The design and implementation of a reconfigurable processor for problems of combinatorial computations"}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49", "@issue": "4-6"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Journal of Systems Architecture Elsevier"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A Software/Reconfigurable Hardware SAT Solver\", in IEEE Transactions on Very Large Scale Integration Systems, vol. 12, n. 4, pp. 408-419, 2004.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A software/reconfigurable hardware sat solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration Systems"}}, {"ref-fulltext": "F.M. Carrano, Data Abstraction and Problem Solving with C++, Addison Wesley, 2005.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "Addison Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, and A. Sudnitson, \"Implementation of Parallel Operations over Streams in Extensible Processing Platforms\", in Proc. IEEE 56th Int. Midwest Symposium on Circuits and Systems, August 2013, pp. 852-855.", "@id": "10", "ref-info": {"ref-title": {"ref-titletext": "Implementation of parallel operations over streams in extensible processing platforms"}, "refd-itemidlist": {"itemid": {"$": "84893202535", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "852", "@last": "855"}}, "ref-text": "August 2013", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. IEEE 56th Int. Midwest Symposium on Circuits and Systems"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84896772624", "dc:description": "The paper discusses effectiveness of N-ary trees for solving different application problems with case studies on search and sort. A new method for representation of trees in memory, which takes advantages of widely available in commercial Field-Programmable Gate Array (FPGA) built-in block RAM, is proposed. It is shown that N-ary trees can be coded in such a way that enables the required size of memory to be significantly reduced with practically the same performance as in the previously developed methods. Thus, larger trees can be stored and further handled in FPGAs with equal hardware resources. It is also shown that the trees can be processed using both iterative and recursive techniques. The latter is discussed in detail due to opportunities for more compact and clear specifications, and comparison is done with the previous results permitting very good performance to be achieved. \u00a9 2013 IEEE.", "prism:coverDate": "2013-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84896772624", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84896772624"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84896772624&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84896772624&origin=inward"}], "prism:publicationName": "2013 25th International Conference on Microelectronics, ICM 2013", "source-id": "21100296217", "citedby-count": "0", "subtype": "cp", "dc:title": "Processing N-ary trees in reconfigurable hardware", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICM.2013.6734988", "article-number": "6734988", "dc:identifier": "SCOPUS_ID:84896772624", "dc:publisher": "IEEE Computer Society"}, "idxterms": {"mainterm": [{"$": "Application problems", "@weight": "b", "@candidate": "n"}, {"$": "Block rams", "@weight": "b", "@candidate": "n"}, {"$": "Clear specifications", "@weight": "b", "@candidate": "n"}, {"$": "Coding", "@weight": "b", "@candidate": "n"}, {"$": "Hardware resources", "@weight": "b", "@candidate": "n"}, {"$": "N-ary trees", "@weight": "b", "@candidate": "n"}, {"$": "Recursive techniques", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Coding"}, {"@_fa": "true", "$": "data processing"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "N-ary trees"}, {"@_fa": "true", "$": "reconfigurable hardware"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}