-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity write_result_23 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    inxtab_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrev_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrev_ce0 : OUT STD_LOGIC;
    SpEtaPrev_we0 : OUT STD_LOGIC;
    SpEtaPrev_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrev_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Eta_ans_1_32 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_25 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevC_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevC_ce0 : OUT STD_LOGIC;
    SpEtaPrevC_we0 : OUT STD_LOGIC;
    SpEtaPrevC_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevC_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Eta_ans_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam_buf4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam_buf4_ce0 : OUT STD_LOGIC;
    prLam_buf4_we0 : OUT STD_LOGIC;
    prLam_buf4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam_buf4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam_buf2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam_buf2_ce0 : OUT STD_LOGIC;
    prLam_buf2_we0 : OUT STD_LOGIC;
    prLam_buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam_buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam_buf4a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam_buf4a_ce0 : OUT STD_LOGIC;
    prLam_buf4a_we0 : OUT STD_LOGIC;
    prLam_buf4a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam_buf4a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabe_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2_buf4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2_buf4_ce0 : OUT STD_LOGIC;
    prLam2_buf4_we0 : OUT STD_LOGIC;
    prLam2_buf4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2_buf4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabe_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2_buf2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2_buf2_ce0 : OUT STD_LOGIC;
    prLam2_buf2_we0 : OUT STD_LOGIC;
    prLam2_buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2_buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabe_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2_buf4a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2_buf4a_ce0 : OUT STD_LOGIC;
    prLam2_buf4a_we0 : OUT STD_LOGIC;
    prLam2_buf4a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2_buf4a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prHat_buf4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf4_ce0 : OUT STD_LOGIC;
    prHat_buf4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf6_ce0 : OUT STD_LOGIC;
    prHat_buf6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf4a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf4a_ce0 : OUT STD_LOGIC;
    prHat_buf4a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf6a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf6a_ce0 : OUT STD_LOGIC;
    prHat_buf6a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    inxtab_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf_ce0 : OUT STD_LOGIC;
    prLamC_buf_we0 : OUT STD_LOGIC;
    prLamC_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_bufa_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_bufa_ce0 : OUT STD_LOGIC;
    prLamC_bufa_we0 : OUT STD_LOGIC;
    prLamC_bufa_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_bufa_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_bufb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_bufb_ce0 : OUT STD_LOGIC;
    prLamC_bufb_we0 : OUT STD_LOGIC;
    prLamC_bufb_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_bufb_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf1_ce0 : OUT STD_LOGIC;
    prLamC_buf1_we0 : OUT STD_LOGIC;
    prLamC_buf1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf2_ce0 : OUT STD_LOGIC;
    prLamC_buf2_we0 : OUT STD_LOGIC;
    prLamC_buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf3_ce0 : OUT STD_LOGIC;
    prLamC_buf3_we0 : OUT STD_LOGIC;
    prLamC_buf3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf5_ce0 : OUT STD_LOGIC;
    prLamC_buf5_we0 : OUT STD_LOGIC;
    prLamC_buf5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf6_ce0 : OUT STD_LOGIC;
    prLamC_buf6_we0 : OUT STD_LOGIC;
    prLamC_buf6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf10a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf10a_ce0 : OUT STD_LOGIC;
    prLamC_buf10a_we0 : OUT STD_LOGIC;
    prLamC_buf10a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf10a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf10b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamC_buf10b_ce0 : OUT STD_LOGIC;
    prLamC_buf10b_we0 : OUT STD_LOGIC;
    prLamC_buf10b_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamC_buf10b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf_ce0 : OUT STD_LOGIC;
    prLam2C_buf_we0 : OUT STD_LOGIC;
    prLam2C_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_bufa_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_bufa_ce0 : OUT STD_LOGIC;
    prLam2C_bufa_we0 : OUT STD_LOGIC;
    prLam2C_bufa_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_bufa_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_bufb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_bufb_ce0 : OUT STD_LOGIC;
    prLam2C_bufb_we0 : OUT STD_LOGIC;
    prLam2C_bufb_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_bufb_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf1_ce0 : OUT STD_LOGIC;
    prLam2C_buf1_we0 : OUT STD_LOGIC;
    prLam2C_buf1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf2_ce0 : OUT STD_LOGIC;
    prLam2C_buf2_we0 : OUT STD_LOGIC;
    prLam2C_buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf3_ce0 : OUT STD_LOGIC;
    prLam2C_buf3_we0 : OUT STD_LOGIC;
    prLam2C_buf3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf5_ce0 : OUT STD_LOGIC;
    prLam2C_buf5_we0 : OUT STD_LOGIC;
    prLam2C_buf5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf6_ce0 : OUT STD_LOGIC;
    prLam2C_buf6_we0 : OUT STD_LOGIC;
    prLam2C_buf6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf10a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf10a_ce0 : OUT STD_LOGIC;
    prLam2C_buf10a_we0 : OUT STD_LOGIC;
    prLam2C_buf10a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf10a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf10b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2C_buf10b_ce0 : OUT STD_LOGIC;
    prLam2C_buf10b_we0 : OUT STD_LOGIC;
    prLam2C_buf10b_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2C_buf10b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevA_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevA_ce0 : OUT STD_LOGIC;
    SpEtaPrevA_we0 : OUT STD_LOGIC;
    SpEtaPrevA_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevAa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevAa_ce0 : OUT STD_LOGIC;
    SpEtaPrevAa_we0 : OUT STD_LOGIC;
    SpEtaPrevAa_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevAb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevAb_ce0 : OUT STD_LOGIC;
    SpEtaPrevAb_we0 : OUT STD_LOGIC;
    SpEtaPrevAb_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevD_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevD_ce0 : OUT STD_LOGIC;
    SpEtaPrevD_we0 : OUT STD_LOGIC;
    SpEtaPrevD_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevDa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevDa_ce0 : OUT STD_LOGIC;
    SpEtaPrevDa_we0 : OUT STD_LOGIC;
    SpEtaPrevDa_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevDb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevDb_ce0 : OUT STD_LOGIC;
    SpEtaPrevDb_we0 : OUT STD_LOGIC;
    SpEtaPrevDb_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prHat_bufA_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA_ce0 : OUT STD_LOGIC;
    prHat_bufA_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufAb_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufAb_ce0 : OUT STD_LOGIC;
    prHat_bufAb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA1_ce0 : OUT STD_LOGIC;
    prHat_bufA1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA2_ce0 : OUT STD_LOGIC;
    prHat_bufA2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA3_ce0 : OUT STD_LOGIC;
    prHat_bufA3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA5_ce0 : OUT STD_LOGIC;
    prHat_bufA5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6_ce0 : OUT STD_LOGIC;
    prHat_bufA6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6b_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6b_ce0 : OUT STD_LOGIC;
    prHat_bufA6b_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufAa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufAa_ce0 : OUT STD_LOGIC;
    prHat_bufAa_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufAc_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufAc_ce0 : OUT STD_LOGIC;
    prHat_bufAc_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA2a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA2a_ce0 : OUT STD_LOGIC;
    prHat_bufA2a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6a_ce0 : OUT STD_LOGIC;
    prHat_bufA6a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6c_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6c_ce0 : OUT STD_LOGIC;
    prHat_bufA6c_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    inxtab_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf_ce0 : OUT STD_LOGIC;
    prLamB_buf_we0 : OUT STD_LOGIC;
    prLamB_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf1_ce0 : OUT STD_LOGIC;
    prLamB_buf1_we0 : OUT STD_LOGIC;
    prLamB_buf1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf1a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf1a_ce0 : OUT STD_LOGIC;
    prLamB_buf1a_we0 : OUT STD_LOGIC;
    prLamB_buf1a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf1a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf1b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf1b_ce0 : OUT STD_LOGIC;
    prLamB_buf1b_we0 : OUT STD_LOGIC;
    prLamB_buf1b_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf1b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf2_ce0 : OUT STD_LOGIC;
    prLamB_buf2_we0 : OUT STD_LOGIC;
    prLamB_buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf3_ce0 : OUT STD_LOGIC;
    prLamB_buf3_we0 : OUT STD_LOGIC;
    prLamB_buf3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf3a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf3a_ce0 : OUT STD_LOGIC;
    prLamB_buf3a_we0 : OUT STD_LOGIC;
    prLamB_buf3a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf3a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf5_ce0 : OUT STD_LOGIC;
    prLamB_buf5_we0 : OUT STD_LOGIC;
    prLamB_buf5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf5a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf5a_ce0 : OUT STD_LOGIC;
    prLamB_buf5a_we0 : OUT STD_LOGIC;
    prLamB_buf5a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf5a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLamB_buf6_ce0 : OUT STD_LOGIC;
    prLamB_buf6_we0 : OUT STD_LOGIC;
    prLamB_buf6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLamB_buf6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf_ce0 : OUT STD_LOGIC;
    prLam2B_buf_we0 : OUT STD_LOGIC;
    prLam2B_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf1_ce0 : OUT STD_LOGIC;
    prLam2B_buf1_we0 : OUT STD_LOGIC;
    prLam2B_buf1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf1a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf1a_ce0 : OUT STD_LOGIC;
    prLam2B_buf1a_we0 : OUT STD_LOGIC;
    prLam2B_buf1a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf1a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf1b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf1b_ce0 : OUT STD_LOGIC;
    prLam2B_buf1b_we0 : OUT STD_LOGIC;
    prLam2B_buf1b_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf1b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf2_ce0 : OUT STD_LOGIC;
    prLam2B_buf2_we0 : OUT STD_LOGIC;
    prLam2B_buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf3_ce0 : OUT STD_LOGIC;
    prLam2B_buf3_we0 : OUT STD_LOGIC;
    prLam2B_buf3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf3a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf3a_ce0 : OUT STD_LOGIC;
    prLam2B_buf3a_we0 : OUT STD_LOGIC;
    prLam2B_buf3a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf3a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf5_ce0 : OUT STD_LOGIC;
    prLam2B_buf5_we0 : OUT STD_LOGIC;
    prLam2B_buf5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf5a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf5a_ce0 : OUT STD_LOGIC;
    prLam2B_buf5a_we0 : OUT STD_LOGIC;
    prLam2B_buf5a_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf5a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    prLam2B_buf6_ce0 : OUT STD_LOGIC;
    prLam2B_buf6_we0 : OUT STD_LOGIC;
    prLam2B_buf6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    prLam2B_buf6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevB_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevB_ce0 : OUT STD_LOGIC;
    SpEtaPrevB_we0 : OUT STD_LOGIC;
    SpEtaPrevB_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevBa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevBa_ce0 : OUT STD_LOGIC;
    SpEtaPrevBa_we0 : OUT STD_LOGIC;
    SpEtaPrevBa_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevBb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevBb_ce0 : OUT STD_LOGIC;
    SpEtaPrevBb_we0 : OUT STD_LOGIC;
    SpEtaPrevBb_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevE_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevE_ce0 : OUT STD_LOGIC;
    SpEtaPrevE_we0 : OUT STD_LOGIC;
    SpEtaPrevE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevEa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevEa_ce0 : OUT STD_LOGIC;
    SpEtaPrevEa_we0 : OUT STD_LOGIC;
    SpEtaPrevEa_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevEb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevEb_ce0 : OUT STD_LOGIC;
    SpEtaPrevEb_we0 : OUT STD_LOGIC;
    SpEtaPrevEb_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prHat_bufB_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB_ce0 : OUT STD_LOGIC;
    prHat_bufB_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1_ce0 : OUT STD_LOGIC;
    prHat_bufB1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1b_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1b_ce0 : OUT STD_LOGIC;
    prHat_bufB1b_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB2_ce0 : OUT STD_LOGIC;
    prHat_bufB2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3_ce0 : OUT STD_LOGIC;
    prHat_bufB3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3b_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3b_ce0 : OUT STD_LOGIC;
    prHat_bufB3b_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5_ce0 : OUT STD_LOGIC;
    prHat_bufB5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5b_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5b_ce0 : OUT STD_LOGIC;
    prHat_bufB5b_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB6_ce0 : OUT STD_LOGIC;
    prHat_bufB6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1a_ce0 : OUT STD_LOGIC;
    prHat_bufB1a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1c_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1c_ce0 : OUT STD_LOGIC;
    prHat_bufB1c_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3a_ce0 : OUT STD_LOGIC;
    prHat_bufB3a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3c_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3c_ce0 : OUT STD_LOGIC;
    prHat_bufB3c_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5a_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5a_ce0 : OUT STD_LOGIC;
    prHat_bufB5a_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5c_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5c_ce0 : OUT STD_LOGIC;
    prHat_bufB5c_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    bAllChecksPassed : OUT STD_LOGIC_VECTOR (0 downto 0);
    bAllChecksPassed_ap_vld : OUT STD_LOGIC );
end;


architecture behav of write_result_23 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal prLam_buf2_addr_reg_3286 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2_buf2_addr_reg_3291 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf_addr_reg_3306 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf1_addr_reg_3311 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf3_addr_reg_3316 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf5_addr_reg_3321 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf6_addr_reg_3326 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf_addr_reg_3331 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf6_addr_reg_3336 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf_addr_reg_3376 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf1_addr_reg_3381 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf2_addr_reg_3386 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf6_addr_reg_3391 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf1_addr_reg_3396 : STD_LOGIC_VECTOR (9 downto 0);
    signal SpEtaPrev_addr_reg_3426 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_101_fu_1779_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_reg_3431 : STD_LOGIC_VECTOR (7 downto 0);
    signal SpEtaPrevC_addr_reg_3436 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_104_fu_1798_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_reg_3441 : STD_LOGIC_VECTOR (7 downto 0);
    signal prLam_buf4_addr_reg_3446 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam_buf4a_addr_reg_3451 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2_buf4_addr_reg_3456 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2_buf4a_addr_reg_3461 : STD_LOGIC_VECTOR (9 downto 0);
    signal prHat_buf6_load_reg_3471 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_buf6a_load_reg_3486 : STD_LOGIC_VECTOR (0 downto 0);
    signal prLamC_bufa_addr_reg_3496 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_bufb_addr_reg_3501 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf2_addr_reg_3506 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf10a_addr_reg_3511 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamC_buf10b_addr_reg_3516 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_bufa_addr_reg_3521 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_bufb_addr_reg_3526 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf1_addr_reg_3531 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf2_addr_reg_3536 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf3_addr_reg_3541 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf5_addr_reg_3546 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf10a_addr_reg_3551 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2C_buf10b_addr_reg_3556 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_107_fu_2063_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_107_reg_3561 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_2067_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_reg_3566 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_2071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_reg_3571 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_fu_2075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_reg_3576 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_2079_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_reg_3581 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_2083_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_reg_3586 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_2087_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_reg_3591 : STD_LOGIC_VECTOR (7 downto 0);
    signal prHat_bufA_load_reg_3596 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufA1_load_reg_3611 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufA3_load_reg_3621 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufA5_load_reg_3626 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufA6_load_reg_3631 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufAa_load_reg_3646 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufA6a_load_reg_3681 : STD_LOGIC_VECTOR (0 downto 0);
    signal prLamB_buf1a_addr_reg_3696 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf1b_addr_reg_3701 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf3_addr_reg_3706 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf3a_addr_reg_3711 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf5_addr_reg_3716 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLamB_buf5a_addr_reg_3721 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf_addr_reg_3726 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf1a_addr_reg_3731 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf1b_addr_reg_3736 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf2_addr_reg_3741 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf3_addr_reg_3746 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf3a_addr_reg_3751 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf5_addr_reg_3756 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf5a_addr_reg_3761 : STD_LOGIC_VECTOR (9 downto 0);
    signal prLam2B_buf6_addr_reg_3766 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_128_fu_2296_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_128_reg_3771 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_fu_2300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_2304_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_reg_3781 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_2308_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_reg_3786 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_2312_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_reg_3791 : STD_LOGIC_VECTOR (7 downto 0);
    signal prHat_bufB_load_reg_3796 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufB1_load_reg_3801 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufB2_load_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufB6_load_reg_3841 : STD_LOGIC_VECTOR (0 downto 0);
    signal prHat_bufB1a_load_reg_3851 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal tmp_4_fu_1626_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_1666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_1686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_1696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_1706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_fu_1716_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_1726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_1736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_fu_1746_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_fu_1756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_cast_fu_1789_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1823_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1833_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1850_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1871_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1881_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_1945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_1955_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_1976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_1996_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_2006_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_2016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_fu_2026_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_2047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_2057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_61_fu_2117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_2127_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_2148_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_2158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_2168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_2178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_fu_2199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_fu_2220_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_fu_2230_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_2240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_87_fu_2250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_fu_2260_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_fu_2270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_fu_2280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_2290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_fu_2589_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_cast_fu_2656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_2998_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_114_cast_fu_3070_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_fu_3274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_1771_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_1783_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_102_fu_2328_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_fu_2320_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_2332_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_105_fu_2366_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_2358_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_2370_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp1_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_2600_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_2616_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_2612_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_2635_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_2631_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_2596_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_56_fu_2650_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_118_fu_2663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_2687_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_2683_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_2679_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_2675_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_fu_2712_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_fu_2708_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_2704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_2782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_2788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_2800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_2794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_fu_3024_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_3020_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_3016_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_3048_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_3044_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_3040_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_3005_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_98_fu_3064_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_138_fu_3077_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_fu_3101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_3097_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_3093_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_3089_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_147_fu_3130_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_fu_3126_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_3122_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_3118_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp22_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_3147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_3179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_3185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_3162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp30_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp29_fu_3208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_3197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp34_fu_3226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp33_fu_3232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_fu_3220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_3238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_3214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal parity1_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal parityA_fu_2771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp36_fu_3250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal parity_fu_2425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal parityB1_fu_3244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal parityB_fu_3191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp38_fu_3262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal parityA1_fu_2823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp37_fu_3268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp35_fu_3256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((not((ap_const_logic_1 = ap_ce)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((not((ap_const_logic_1 = ap_ce)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                SpEtaPrevC_addr_reg_3436 <= tmp_1_cast_fu_1789_p1(11 - 1 downto 0);
                SpEtaPrev_addr_reg_3426 <= tmp_fu_1766_p1(11 - 1 downto 0);
                prLam2B_buf1a_addr_reg_3731 <= tmp_81_fu_2220_p1(10 - 1 downto 0);
                prLam2B_buf1b_addr_reg_3736 <= tmp_83_fu_2230_p1(10 - 1 downto 0);
                prLam2B_buf2_addr_reg_3741 <= tmp_85_fu_2240_p1(10 - 1 downto 0);
                prLam2B_buf3_addr_reg_3746 <= tmp_87_fu_2250_p1(10 - 1 downto 0);
                prLam2B_buf3a_addr_reg_3751 <= tmp_89_fu_2260_p1(10 - 1 downto 0);
                prLam2B_buf5_addr_reg_3756 <= tmp_91_fu_2270_p1(10 - 1 downto 0);
                prLam2B_buf5a_addr_reg_3761 <= tmp_93_fu_2280_p1(10 - 1 downto 0);
                prLam2B_buf6_addr_reg_3766 <= tmp_95_fu_2290_p1(10 - 1 downto 0);
                prLam2B_buf_addr_reg_3726 <= tmp_77_fu_2199_p1(10 - 1 downto 0);
                prLam2C_buf10a_addr_reg_3551 <= tmp_51_fu_2047_p1(10 - 1 downto 0);
                prLam2C_buf10b_addr_reg_3556 <= tmp_53_fu_2057_p1(10 - 1 downto 0);
                prLam2C_buf1_addr_reg_3531 <= tmp_41_fu_1996_p1(10 - 1 downto 0);
                prLam2C_buf2_addr_reg_3536 <= tmp_43_fu_2006_p1(10 - 1 downto 0);
                prLam2C_buf3_addr_reg_3541 <= tmp_45_fu_2016_p1(10 - 1 downto 0);
                prLam2C_buf5_addr_reg_3546 <= tmp_47_fu_2026_p1(10 - 1 downto 0);
                prLam2C_bufa_addr_reg_3521 <= tmp_37_fu_1976_p1(10 - 1 downto 0);
                prLam2C_bufb_addr_reg_3526 <= tmp_39_fu_1986_p1(10 - 1 downto 0);
                prLam2_buf4_addr_reg_3456 <= tmp_8_fu_1833_p1(10 - 1 downto 0);
                prLam2_buf4a_addr_reg_3461 <= tmp_11_fu_1850_p1(10 - 1 downto 0);
                prLamB_buf1a_addr_reg_3696 <= tmp_61_fu_2117_p1(10 - 1 downto 0);
                prLamB_buf1b_addr_reg_3701 <= tmp_63_fu_2127_p1(10 - 1 downto 0);
                prLamB_buf3_addr_reg_3706 <= tmp_67_fu_2148_p1(10 - 1 downto 0);
                prLamB_buf3a_addr_reg_3711 <= tmp_69_fu_2158_p1(10 - 1 downto 0);
                prLamB_buf5_addr_reg_3716 <= tmp_71_fu_2168_p1(10 - 1 downto 0);
                prLamB_buf5a_addr_reg_3721 <= tmp_73_fu_2178_p1(10 - 1 downto 0);
                prLamC_buf10a_addr_reg_3511 <= tmp_31_fu_1945_p1(10 - 1 downto 0);
                prLamC_buf10b_addr_reg_3516 <= tmp_33_fu_1955_p1(10 - 1 downto 0);
                prLamC_buf2_addr_reg_3506 <= tmp_23_fu_1902_p1(10 - 1 downto 0);
                prLamC_bufa_addr_reg_3496 <= tmp_17_fu_1871_p1(10 - 1 downto 0);
                prLamC_bufb_addr_reg_3501 <= tmp_19_fu_1881_p1(10 - 1 downto 0);
                prLam_buf4_addr_reg_3446 <= tmp_2_fu_1806_p1(10 - 1 downto 0);
                prLam_buf4a_addr_reg_3451 <= tmp_6_fu_1823_p1(10 - 1 downto 0);
                tmp_101_reg_3431 <= tmp_101_fu_1779_p1;
                tmp_104_reg_3441 <= tmp_104_fu_1798_p1;
                tmp_107_reg_3561 <= tmp_107_fu_2063_p1;
                tmp_110_reg_3566 <= tmp_110_fu_2067_p1;
                tmp_112_reg_3571 <= tmp_112_fu_2071_p1;
                tmp_113_reg_3576 <= tmp_113_fu_2075_p1;
                tmp_114_reg_3581 <= tmp_114_fu_2079_p1;
                tmp_117_reg_3586 <= tmp_117_fu_2083_p1;
                tmp_124_reg_3591 <= tmp_124_fu_2087_p1;
                tmp_128_reg_3771 <= tmp_128_fu_2296_p1;
                tmp_129_reg_3776 <= tmp_129_fu_2300_p1;
                tmp_132_reg_3781 <= tmp_132_fu_2304_p1;
                tmp_137_reg_3786 <= tmp_137_fu_2308_p1;
                tmp_139_reg_3791 <= tmp_139_fu_2312_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                prHat_buf6_load_reg_3471 <= prHat_buf6_q0;
                prHat_buf6a_load_reg_3486 <= prHat_buf6a_q0;
                prHat_bufA1_load_reg_3611 <= prHat_bufA1_q0;
                prHat_bufA3_load_reg_3621 <= prHat_bufA3_q0;
                prHat_bufA5_load_reg_3626 <= prHat_bufA5_q0;
                prHat_bufA6_load_reg_3631 <= prHat_bufA6_q0;
                prHat_bufA6a_load_reg_3681 <= prHat_bufA6a_q0;
                prHat_bufA_load_reg_3596 <= prHat_bufA_q0;
                prHat_bufAa_load_reg_3646 <= prHat_bufAa_q0;
                prHat_bufB1_load_reg_3801 <= prHat_bufB1_q0;
                prHat_bufB1a_load_reg_3851 <= prHat_bufB1a_q0;
                prHat_bufB2_load_reg_3816 <= prHat_bufB2_q0;
                prHat_bufB6_load_reg_3841 <= prHat_bufB6_q0;
                prHat_bufB_load_reg_3796 <= prHat_bufB_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                prLam2B_buf1_addr_reg_3396 <= tmp_79_fu_1756_p1(10 - 1 downto 0);
                prLam2C_buf6_addr_reg_3336 <= tmp_49_fu_1706_p1(10 - 1 downto 0);
                prLam2C_buf_addr_reg_3331 <= tmp_35_fu_1696_p1(10 - 1 downto 0);
                prLam2_buf2_addr_reg_3291 <= tmp_s_fu_1636_p1(10 - 1 downto 0);
                prLamB_buf1_addr_reg_3381 <= tmp_59_fu_1726_p1(10 - 1 downto 0);
                prLamB_buf2_addr_reg_3386 <= tmp_65_fu_1736_p1(10 - 1 downto 0);
                prLamB_buf6_addr_reg_3391 <= tmp_75_fu_1746_p1(10 - 1 downto 0);
                prLamB_buf_addr_reg_3376 <= tmp_57_fu_1716_p1(10 - 1 downto 0);
                prLamC_buf1_addr_reg_3311 <= tmp_21_fu_1656_p1(10 - 1 downto 0);
                prLamC_buf3_addr_reg_3316 <= tmp_25_fu_1666_p1(10 - 1 downto 0);
                prLamC_buf5_addr_reg_3321 <= tmp_27_fu_1676_p1(10 - 1 downto 0);
                prLamC_buf6_addr_reg_3326 <= tmp_29_fu_1686_p1(10 - 1 downto 0);
                prLamC_buf_addr_reg_3306 <= tmp_15_fu_1646_p1(10 - 1 downto 0);
                prLam_buf2_addr_reg_3286 <= tmp_4_fu_1626_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not((not((ap_const_logic_1 = ap_ce)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_pipeline_idle_pp0)) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((not((not((ap_const_logic_1 = ap_ce)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))) and (ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_ce)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    SpEtaPrevA_address0 <= tmp_55_fu_2589_p1(11 - 1 downto 0);

    SpEtaPrevA_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevA_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevA_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevA_d0 <= (tmp_108_fu_2600_p1 & tmp_107_reg_3561);

    SpEtaPrevA_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevA_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevA_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevAa_address0 <= tmp_55_fu_2589_p1(11 - 1 downto 0);

    SpEtaPrevAa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevAa_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevAa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevAa_d0 <= (((tmp_112_reg_3571 & tmp_111_fu_2616_p1) & tmp_110_reg_3566) & tmp_109_fu_2612_p1);

    SpEtaPrevAa_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevAa_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevAa_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevAb_address0 <= tmp_55_fu_2589_p1(10 - 1 downto 0);

    SpEtaPrevAb_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevAb_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevAb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevAb_d0 <= (((tmp_116_fu_2635_p1 & tmp_115_fu_2631_p1) & tmp_114_reg_3581) & tmp_113_reg_3576);

    SpEtaPrevAb_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevAb_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevAb_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevB_address0 <= tmp_97_fu_2998_p1(11 - 1 downto 0);

    SpEtaPrevB_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevB_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevB_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevB_d0 <= (tmp_129_reg_3776 & tmp_128_reg_3771);

    SpEtaPrevB_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevB_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevB_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevBa_address0 <= tmp_97_fu_2998_p1(11 - 1 downto 0);

    SpEtaPrevBa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevBa_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevBa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevBa_d0 <= (((tmp_133_fu_3024_p1 & tmp_132_reg_3781) & tmp_131_fu_3020_p1) & tmp_130_fu_3016_p1);

    SpEtaPrevBa_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevBa_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevBa_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevBb_address0 <= tmp_97_fu_2998_p1(10 - 1 downto 0);

    SpEtaPrevBb_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevBb_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevBb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevBb_d0 <= (((tmp_137_reg_3786 & tmp_136_fu_3048_p1) & tmp_135_fu_3044_p1) & tmp_134_fu_3040_p1);

    SpEtaPrevBb_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevBb_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevBb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    SpEtaPrevC_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, SpEtaPrevC_addr_reg_3436, tmp_1_cast_fu_1789_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevC_address0 <= SpEtaPrevC_addr_reg_3436;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            SpEtaPrevC_address0 <= tmp_1_cast_fu_1789_p1(11 - 1 downto 0);
        else 
            SpEtaPrevC_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    SpEtaPrevC_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevC_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevC_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevC_d0 <= (SpEtaPrevC_q0(31 downto 24) & tmp_14_fu_2370_p4);

    SpEtaPrevC_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevC_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevC_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevD_address0 <= tmp_56_cast_fu_2656_p1(11 - 1 downto 0);

    SpEtaPrevD_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevD_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevD_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevD_d0 <= (tmp_118_fu_2663_p1 & tmp_117_reg_3586);

    SpEtaPrevD_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevD_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevD_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevDa_address0 <= tmp_56_cast_fu_2656_p1(11 - 1 downto 0);

    SpEtaPrevDa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevDa_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevDa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevDa_d0 <= (((tmp_122_fu_2687_p1 & tmp_121_fu_2683_p1) & tmp_120_fu_2679_p1) & tmp_119_fu_2675_p1);

    SpEtaPrevDa_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevDa_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevDa_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevDb_address0 <= tmp_56_cast_fu_2656_p1(10 - 1 downto 0);

    SpEtaPrevDb_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevDb_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevDb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevDb_d0 <= (((tmp_126_fu_2712_p1 & tmp_125_fu_2708_p1) & tmp_124_reg_3591) & tmp_123_fu_2704_p1);

    SpEtaPrevDb_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevDb_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevDb_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevE_address0 <= tmp_114_cast_fu_3070_p1(11 - 1 downto 0);

    SpEtaPrevE_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevE_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevE_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevE_d0 <= (tmp_139_reg_3791 & tmp_138_fu_3077_p1);

    SpEtaPrevE_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevE_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevE_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevEa_address0 <= tmp_114_cast_fu_3070_p1(11 - 1 downto 0);

    SpEtaPrevEa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevEa_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevEa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevEa_d0 <= (((tmp_143_fu_3101_p1 & tmp_142_fu_3097_p1) & tmp_141_fu_3093_p1) & tmp_140_fu_3089_p1);

    SpEtaPrevEa_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevEa_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevEa_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevEb_address0 <= tmp_114_cast_fu_3070_p1(10 - 1 downto 0);

    SpEtaPrevEb_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrevEb_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrevEb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevEb_d0 <= (((tmp_147_fu_3130_p1 & tmp_146_fu_3126_p1) & tmp_145_fu_3122_p1) & tmp_144_fu_3118_p1);

    SpEtaPrevEb_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrevEb_we0 <= ap_const_logic_1;
        else 
            SpEtaPrevEb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    SpEtaPrev_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, SpEtaPrev_addr_reg_3426, tmp_fu_1766_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            SpEtaPrev_address0 <= SpEtaPrev_addr_reg_3426;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            SpEtaPrev_address0 <= tmp_fu_1766_p1(11 - 1 downto 0);
        else 
            SpEtaPrev_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    SpEtaPrev_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrev_ce0 <= ap_const_logic_1;
        else 
            SpEtaPrev_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrev_d0 <= (SpEtaPrev_q0(31 downto 24) & tmp_13_fu_2332_p4);

    SpEtaPrev_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            SpEtaPrev_we0 <= ap_const_logic_1;
        else 
            SpEtaPrev_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bAllChecksPassed <= ap_const_lv1_0;

    bAllChecksPassed_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce, or_cond_fu_3274_p2)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = or_cond_fu_3274_p2)))) then 
            bAllChecksPassed_ap_vld <= ap_const_logic_1;
        else 
            bAllChecksPassed_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_fu_3274_p2 <= (tmp37_fu_3268_p2 or tmp35_fu_3256_p2);
    parity1_fu_2436_p2 <= (tmp2_fu_2431_p2 xor prHat_buf4a_q0);
    parityA1_fu_2823_p2 <= (tmp15_fu_2817_p2 xor tmp11_fu_2794_p2);
    parityA_fu_2771_p2 <= (tmp7_fu_2765_p2 xor tmp3_fu_2744_p2);
    parityB1_fu_3244_p2 <= (tmp31_fu_3238_p2 xor tmp27_fu_3214_p2);
    parityB_fu_3191_p2 <= (tmp23_fu_3185_p2 xor tmp19_fu_3162_p2);
    parity_fu_2425_p2 <= (tmp1_fu_2420_p2 xor prHat_buf4_q0);
    prHat_buf4_address0 <= tmp_2_fu_1806_p1(11 - 1 downto 0);

    prHat_buf4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_buf4_ce0 <= ap_const_logic_1;
        else 
            prHat_buf4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_buf4a_address0 <= tmp_8_fu_1833_p1(11 - 1 downto 0);

    prHat_buf4a_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_buf4a_ce0 <= ap_const_logic_1;
        else 
            prHat_buf4a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_buf6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_4_fu_1626_p1, tmp_6_fu_1823_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_buf6_address0 <= tmp_6_fu_1823_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_buf6_address0 <= tmp_4_fu_1626_p1(11 - 1 downto 0);
            else 
                prHat_buf6_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_buf6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_buf6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_buf6_ce0 <= ap_const_logic_1;
        else 
            prHat_buf6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_buf6a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_s_fu_1636_p1, tmp_11_fu_1850_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_buf6a_address0 <= tmp_11_fu_1850_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_buf6a_address0 <= tmp_s_fu_1636_p1(11 - 1 downto 0);
            else 
                prHat_buf6a_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_buf6a_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_buf6a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_buf6a_ce0 <= ap_const_logic_1;
        else 
            prHat_buf6a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufA1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_21_fu_1656_p1, tmp_41_fu_1996_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufA1_address0 <= tmp_41_fu_1996_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufA1_address0 <= tmp_21_fu_1656_p1(11 - 1 downto 0);
            else 
                prHat_bufA1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufA1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufA1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufA1_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufA2_address0 <= tmp_23_fu_1902_p1(11 - 1 downto 0);

    prHat_bufA2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufA2_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufA2a_address0 <= tmp_43_fu_2006_p1(11 - 1 downto 0);

    prHat_bufA2a_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufA2a_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA2a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufA3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_25_fu_1666_p1, tmp_45_fu_2016_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufA3_address0 <= tmp_45_fu_2016_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufA3_address0 <= tmp_25_fu_1666_p1(11 - 1 downto 0);
            else 
                prHat_bufA3_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufA3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufA3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufA3_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufA5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_27_fu_1676_p1, tmp_47_fu_2026_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufA5_address0 <= tmp_47_fu_2026_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufA5_address0 <= tmp_27_fu_1676_p1(11 - 1 downto 0);
            else 
                prHat_bufA5_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufA5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufA5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufA5_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufA6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_29_fu_1686_p1, tmp_31_fu_1945_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufA6_address0 <= tmp_31_fu_1945_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufA6_address0 <= tmp_29_fu_1686_p1(11 - 1 downto 0);
            else 
                prHat_bufA6_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufA6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufA6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufA6_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufA6a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_49_fu_1706_p1, tmp_51_fu_2047_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufA6a_address0 <= tmp_51_fu_2047_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufA6a_address0 <= tmp_49_fu_1706_p1(11 - 1 downto 0);
            else 
                prHat_bufA6a_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufA6a_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufA6a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufA6a_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA6a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufA6b_address0 <= tmp_33_fu_1955_p1(11 - 1 downto 0);

    prHat_bufA6b_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufA6b_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA6b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufA6c_address0 <= tmp_53_fu_2057_p1(11 - 1 downto 0);

    prHat_bufA6c_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufA6c_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA6c_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufA_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_15_fu_1646_p1, tmp_17_fu_1871_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufA_address0 <= tmp_17_fu_1871_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufA_address0 <= tmp_15_fu_1646_p1(11 - 1 downto 0);
            else 
                prHat_bufA_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufA_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufA_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufA_ce0 <= ap_const_logic_1;
        else 
            prHat_bufA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufAa_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_35_fu_1696_p1, tmp_37_fu_1976_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufAa_address0 <= tmp_37_fu_1976_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufAa_address0 <= tmp_35_fu_1696_p1(11 - 1 downto 0);
            else 
                prHat_bufAa_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufAa_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufAa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufAa_ce0 <= ap_const_logic_1;
        else 
            prHat_bufAa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufAb_address0 <= tmp_19_fu_1881_p1(11 - 1 downto 0);

    prHat_bufAb_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufAb_ce0 <= ap_const_logic_1;
        else 
            prHat_bufAb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufAc_address0 <= tmp_39_fu_1986_p1(11 - 1 downto 0);

    prHat_bufAc_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufAc_ce0 <= ap_const_logic_1;
        else 
            prHat_bufAc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufB1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_59_fu_1726_p1, tmp_61_fu_2117_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufB1_address0 <= tmp_61_fu_2117_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufB1_address0 <= tmp_59_fu_1726_p1(11 - 1 downto 0);
            else 
                prHat_bufB1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufB1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufB1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufB1_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufB1a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_79_fu_1756_p1, tmp_81_fu_2220_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufB1a_address0 <= tmp_81_fu_2220_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufB1a_address0 <= tmp_79_fu_1756_p1(11 - 1 downto 0);
            else 
                prHat_bufB1a_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufB1a_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufB1a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufB1a_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB1a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB1b_address0 <= tmp_63_fu_2127_p1(11 - 1 downto 0);

    prHat_bufB1b_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB1b_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB1b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB1c_address0 <= tmp_83_fu_2230_p1(11 - 1 downto 0);

    prHat_bufB1c_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB1c_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB1c_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufB2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_65_fu_1736_p1, tmp_85_fu_2240_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufB2_address0 <= tmp_85_fu_2240_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufB2_address0 <= tmp_65_fu_1736_p1(11 - 1 downto 0);
            else 
                prHat_bufB2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufB2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufB2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufB2_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB3_address0 <= tmp_67_fu_2148_p1(11 - 1 downto 0);

    prHat_bufB3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB3_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB3a_address0 <= tmp_87_fu_2250_p1(11 - 1 downto 0);

    prHat_bufB3a_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB3a_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB3a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB3b_address0 <= tmp_69_fu_2158_p1(11 - 1 downto 0);

    prHat_bufB3b_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB3b_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB3b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB3c_address0 <= tmp_89_fu_2260_p1(11 - 1 downto 0);

    prHat_bufB3c_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB3c_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB3c_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB5_address0 <= tmp_71_fu_2168_p1(11 - 1 downto 0);

    prHat_bufB5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB5_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB5a_address0 <= tmp_91_fu_2270_p1(11 - 1 downto 0);

    prHat_bufB5a_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB5a_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB5a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB5b_address0 <= tmp_73_fu_2178_p1(11 - 1 downto 0);

    prHat_bufB5b_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB5b_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB5b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prHat_bufB5c_address0 <= tmp_93_fu_2280_p1(11 - 1 downto 0);

    prHat_bufB5c_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            prHat_bufB5c_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB5c_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufB6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_75_fu_1746_p1, tmp_95_fu_2290_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufB6_address0 <= tmp_95_fu_2290_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufB6_address0 <= tmp_75_fu_1746_p1(11 - 1 downto 0);
            else 
                prHat_bufB6_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufB6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufB6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufB6_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prHat_bufB_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_57_fu_1716_p1, tmp_77_fu_2199_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prHat_bufB_address0 <= tmp_77_fu_2199_p1(11 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prHat_bufB_address0 <= tmp_57_fu_1716_p1(11 - 1 downto 0);
            else 
                prHat_bufB_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            prHat_bufB_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    prHat_bufB_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prHat_bufB_ce0 <= ap_const_logic_1;
        else 
            prHat_bufB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLam2B_buf1_addr_reg_3396, tmp_79_fu_1756_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLam2B_buf1_address0 <= prLam2B_buf1_addr_reg_3396;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLam2B_buf1_address0 <= tmp_79_fu_1756_p1(10 - 1 downto 0);
            else 
                prLam2B_buf1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLam2B_buf1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLam2B_buf1_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf1_d0 <= std_logic_vector(unsigned(Eta_ans_5_1) + unsigned(prLam2B_buf1_q0));

    prLam2B_buf1_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLam2B_buf1_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf1a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf1a_addr_reg_3731, tmp_81_fu_2220_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf1a_address0 <= prLam2B_buf1a_addr_reg_3731;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf1a_address0 <= tmp_81_fu_2220_p1(10 - 1 downto 0);
        else 
            prLam2B_buf1a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf1a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf1a_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf1a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf1a_d0 <= std_logic_vector(unsigned(Eta_ans_5_2) + unsigned(prLam2B_buf1a_q0));

    prLam2B_buf1a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf1a_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf1a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf1b_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf1b_addr_reg_3736, tmp_83_fu_2230_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf1b_address0 <= prLam2B_buf1b_addr_reg_3736;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf1b_address0 <= tmp_83_fu_2230_p1(10 - 1 downto 0);
        else 
            prLam2B_buf1b_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf1b_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf1b_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf1b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf1b_d0 <= std_logic_vector(unsigned(Eta_ans_5_3) + unsigned(prLam2B_buf1b_q0));

    prLam2B_buf1b_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf1b_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf1b_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf2_addr_reg_3741, tmp_85_fu_2240_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf2_address0 <= prLam2B_buf2_addr_reg_3741;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf2_address0 <= tmp_85_fu_2240_p1(10 - 1 downto 0);
        else 
            prLam2B_buf2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf2_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf2_d0 <= std_logic_vector(unsigned(Eta_ans_5_4) + unsigned(prLam2B_buf2_q0));

    prLam2B_buf2_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf2_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf3_addr_reg_3746, tmp_87_fu_2250_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf3_address0 <= prLam2B_buf3_addr_reg_3746;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf3_address0 <= tmp_87_fu_2250_p1(10 - 1 downto 0);
        else 
            prLam2B_buf3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf3_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf3_d0 <= std_logic_vector(unsigned(Eta_ans_5_5) + unsigned(prLam2B_buf3_q0));

    prLam2B_buf3_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf3_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf3a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf3a_addr_reg_3751, tmp_89_fu_2260_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf3a_address0 <= prLam2B_buf3a_addr_reg_3751;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf3a_address0 <= tmp_89_fu_2260_p1(10 - 1 downto 0);
        else 
            prLam2B_buf3a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf3a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf3a_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf3a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf3a_d0 <= std_logic_vector(unsigned(Eta_ans_5_6) + unsigned(prLam2B_buf3a_q0));

    prLam2B_buf3a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf3a_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf3a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf5_addr_reg_3756, tmp_91_fu_2270_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf5_address0 <= prLam2B_buf5_addr_reg_3756;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf5_address0 <= tmp_91_fu_2270_p1(10 - 1 downto 0);
        else 
            prLam2B_buf5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf5_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf5_d0 <= std_logic_vector(unsigned(Eta_ans_5_7) + unsigned(prLam2B_buf5_q0));

    prLam2B_buf5_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf5_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf5a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf5a_addr_reg_3761, tmp_93_fu_2280_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf5a_address0 <= prLam2B_buf5a_addr_reg_3761;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf5a_address0 <= tmp_93_fu_2280_p1(10 - 1 downto 0);
        else 
            prLam2B_buf5a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf5a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf5a_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf5a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf5a_d0 <= std_logic_vector(unsigned(Eta_ans_5_8) + unsigned(prLam2B_buf5a_q0));

    prLam2B_buf5a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf5a_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf5a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf6_addr_reg_3766, tmp_95_fu_2290_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf6_address0 <= prLam2B_buf6_addr_reg_3766;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf6_address0 <= tmp_95_fu_2290_p1(10 - 1 downto 0);
        else 
            prLam2B_buf6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf6_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf6_d0 <= std_logic_vector(unsigned(Eta_ans_5_9) + unsigned(prLam2B_buf6_q0));

    prLam2B_buf6_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf6_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2B_buf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2B_buf_addr_reg_3726, tmp_77_fu_2199_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2B_buf_address0 <= prLam2B_buf_addr_reg_3726;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2B_buf_address0 <= tmp_77_fu_2199_p1(10 - 1 downto 0);
        else 
            prLam2B_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2B_buf_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf_ce0 <= ap_const_logic_1;
        else 
            prLam2B_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2B_buf_d0 <= std_logic_vector(unsigned(Eta_ans_5_0) + unsigned(prLam2B_buf_q0));

    prLam2B_buf_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2B_buf_we0 <= ap_const_logic_1;
        else 
            prLam2B_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf10a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_buf10a_addr_reg_3551, tmp_51_fu_2047_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_buf10a_address0 <= prLam2C_buf10a_addr_reg_3551;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_buf10a_address0 <= tmp_51_fu_2047_p1(10 - 1 downto 0);
        else 
            prLam2C_buf10a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf10a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf10a_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf10a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf10a_d0 <= std_logic_vector(unsigned(Eta_ans_4_8) + unsigned(prLam2C_buf10a_q0));

    prLam2C_buf10a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf10a_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf10a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf10b_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_buf10b_addr_reg_3556, tmp_53_fu_2057_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_buf10b_address0 <= prLam2C_buf10b_addr_reg_3556;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_buf10b_address0 <= tmp_53_fu_2057_p1(10 - 1 downto 0);
        else 
            prLam2C_buf10b_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf10b_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf10b_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf10b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf10b_d0 <= std_logic_vector(unsigned(Eta_ans_4_9) + unsigned(prLam2C_buf10b_q0));

    prLam2C_buf10b_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf10b_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf10b_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_buf1_addr_reg_3531, tmp_41_fu_1996_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_buf1_address0 <= prLam2C_buf1_addr_reg_3531;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_buf1_address0 <= tmp_41_fu_1996_p1(10 - 1 downto 0);
        else 
            prLam2C_buf1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf1_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf1_d0 <= std_logic_vector(unsigned(Eta_ans_4_3) + unsigned(prLam2C_buf1_q0));

    prLam2C_buf1_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf1_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_buf2_addr_reg_3536, tmp_43_fu_2006_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_buf2_address0 <= prLam2C_buf2_addr_reg_3536;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_buf2_address0 <= tmp_43_fu_2006_p1(10 - 1 downto 0);
        else 
            prLam2C_buf2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf2_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf2_d0 <= std_logic_vector(unsigned(Eta_ans_4_4) + unsigned(prLam2C_buf2_q0));

    prLam2C_buf2_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf2_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_buf3_addr_reg_3541, tmp_45_fu_2016_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_buf3_address0 <= prLam2C_buf3_addr_reg_3541;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_buf3_address0 <= tmp_45_fu_2016_p1(10 - 1 downto 0);
        else 
            prLam2C_buf3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf3_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf3_d0 <= std_logic_vector(unsigned(Eta_ans_4_5) + unsigned(prLam2C_buf3_q0));

    prLam2C_buf3_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf3_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_buf5_addr_reg_3546, tmp_47_fu_2026_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_buf5_address0 <= prLam2C_buf5_addr_reg_3546;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_buf5_address0 <= tmp_47_fu_2026_p1(10 - 1 downto 0);
        else 
            prLam2C_buf5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf5_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf5_d0 <= std_logic_vector(unsigned(Eta_ans_4_6) + unsigned(prLam2C_buf5_q0));

    prLam2C_buf5_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_buf5_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLam2C_buf6_addr_reg_3336, tmp_49_fu_1706_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLam2C_buf6_address0 <= prLam2C_buf6_addr_reg_3336;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLam2C_buf6_address0 <= tmp_49_fu_1706_p1(10 - 1 downto 0);
            else 
                prLam2C_buf6_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLam2C_buf6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLam2C_buf6_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf6_d0 <= std_logic_vector(unsigned(Eta_ans_4_7) + unsigned(prLam2C_buf6_q0));

    prLam2C_buf6_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLam2C_buf6_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_buf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLam2C_buf_addr_reg_3331, tmp_35_fu_1696_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLam2C_buf_address0 <= prLam2C_buf_addr_reg_3331;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLam2C_buf_address0 <= tmp_35_fu_1696_p1(10 - 1 downto 0);
            else 
                prLam2C_buf_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLam2C_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_buf_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLam2C_buf_ce0 <= ap_const_logic_1;
        else 
            prLam2C_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_buf_d0 <= std_logic_vector(unsigned(Eta_ans_4_0) + unsigned(prLam2C_buf_q0));

    prLam2C_buf_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLam2C_buf_we0 <= ap_const_logic_1;
        else 
            prLam2C_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_bufa_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_bufa_addr_reg_3521, tmp_37_fu_1976_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_bufa_address0 <= prLam2C_bufa_addr_reg_3521;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_bufa_address0 <= tmp_37_fu_1976_p1(10 - 1 downto 0);
        else 
            prLam2C_bufa_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_bufa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_bufa_ce0 <= ap_const_logic_1;
        else 
            prLam2C_bufa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_bufa_d0 <= std_logic_vector(unsigned(Eta_ans_4_1) + unsigned(prLam2C_bufa_q0));

    prLam2C_bufa_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_bufa_we0 <= ap_const_logic_1;
        else 
            prLam2C_bufa_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2C_bufb_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2C_bufb_addr_reg_3526, tmp_39_fu_1986_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2C_bufb_address0 <= prLam2C_bufb_addr_reg_3526;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2C_bufb_address0 <= tmp_39_fu_1986_p1(10 - 1 downto 0);
        else 
            prLam2C_bufb_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2C_bufb_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_bufb_ce0 <= ap_const_logic_1;
        else 
            prLam2C_bufb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2C_bufb_d0 <= std_logic_vector(unsigned(Eta_ans_4_2) + unsigned(prLam2C_bufb_q0));

    prLam2C_bufb_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2C_bufb_we0 <= ap_const_logic_1;
        else 
            prLam2C_bufb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2_buf2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLam2_buf2_addr_reg_3291, tmp_s_fu_1636_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLam2_buf2_address0 <= prLam2_buf2_addr_reg_3291;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLam2_buf2_address0 <= tmp_s_fu_1636_p1(10 - 1 downto 0);
            else 
                prLam2_buf2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLam2_buf2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2_buf2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLam2_buf2_ce0 <= ap_const_logic_1;
        else 
            prLam2_buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2_buf2_d0 <= std_logic_vector(unsigned(Eta_ans_3_1) + unsigned(prLam2_buf2_q0));

    prLam2_buf2_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLam2_buf2_we0 <= ap_const_logic_1;
        else 
            prLam2_buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2_buf4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2_buf4_addr_reg_3456, tmp_8_fu_1833_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2_buf4_address0 <= prLam2_buf4_addr_reg_3456;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2_buf4_address0 <= tmp_8_fu_1833_p1(10 - 1 downto 0);
        else 
            prLam2_buf4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2_buf4_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2_buf4_ce0 <= ap_const_logic_1;
        else 
            prLam2_buf4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2_buf4_d0 <= std_logic_vector(unsigned(Eta_ans_3_0) + unsigned(prLam2_buf4_q0));

    prLam2_buf4_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2_buf4_we0 <= ap_const_logic_1;
        else 
            prLam2_buf4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam2_buf4a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam2_buf4a_addr_reg_3461, tmp_11_fu_1850_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam2_buf4a_address0 <= prLam2_buf4a_addr_reg_3461;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam2_buf4a_address0 <= tmp_11_fu_1850_p1(10 - 1 downto 0);
        else 
            prLam2_buf4a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam2_buf4a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2_buf4a_ce0 <= ap_const_logic_1;
        else 
            prLam2_buf4a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam2_buf4a_d0 <= std_logic_vector(unsigned(Eta_ans_3_2) + unsigned(prLam2_buf4a_q0));

    prLam2_buf4a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam2_buf4a_we0 <= ap_const_logic_1;
        else 
            prLam2_buf4a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamB_buf1_addr_reg_3381, tmp_59_fu_1726_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamB_buf1_address0 <= prLamB_buf1_addr_reg_3381;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamB_buf1_address0 <= tmp_59_fu_1726_p1(10 - 1 downto 0);
            else 
                prLamB_buf1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamB_buf1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamB_buf1_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf1_d0 <= std_logic_vector(unsigned(Eta_ans_2_1) + unsigned(prLamB_buf1_q0));

    prLamB_buf1_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamB_buf1_we0 <= ap_const_logic_1;
        else 
            prLamB_buf1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf1a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamB_buf1a_addr_reg_3696, tmp_61_fu_2117_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamB_buf1a_address0 <= prLamB_buf1a_addr_reg_3696;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamB_buf1a_address0 <= tmp_61_fu_2117_p1(10 - 1 downto 0);
        else 
            prLamB_buf1a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf1a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf1a_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf1a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf1a_d0 <= std_logic_vector(unsigned(Eta_ans_2_2) + unsigned(prLamB_buf1a_q0));

    prLamB_buf1a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf1a_we0 <= ap_const_logic_1;
        else 
            prLamB_buf1a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf1b_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamB_buf1b_addr_reg_3701, tmp_63_fu_2127_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamB_buf1b_address0 <= prLamB_buf1b_addr_reg_3701;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamB_buf1b_address0 <= tmp_63_fu_2127_p1(10 - 1 downto 0);
        else 
            prLamB_buf1b_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf1b_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf1b_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf1b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf1b_d0 <= std_logic_vector(unsigned(Eta_ans_2_3) + unsigned(prLamB_buf1b_q0));

    prLamB_buf1b_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf1b_we0 <= ap_const_logic_1;
        else 
            prLamB_buf1b_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamB_buf2_addr_reg_3386, tmp_65_fu_1736_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamB_buf2_address0 <= prLamB_buf2_addr_reg_3386;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamB_buf2_address0 <= tmp_65_fu_1736_p1(10 - 1 downto 0);
            else 
                prLamB_buf2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamB_buf2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamB_buf2_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf2_d0 <= std_logic_vector(unsigned(Eta_ans_2_4) + unsigned(prLamB_buf2_q0));

    prLamB_buf2_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamB_buf2_we0 <= ap_const_logic_1;
        else 
            prLamB_buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamB_buf3_addr_reg_3706, tmp_67_fu_2148_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamB_buf3_address0 <= prLamB_buf3_addr_reg_3706;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamB_buf3_address0 <= tmp_67_fu_2148_p1(10 - 1 downto 0);
        else 
            prLamB_buf3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf3_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf3_d0 <= std_logic_vector(unsigned(Eta_ans_2_5) + unsigned(prLamB_buf3_q0));

    prLamB_buf3_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf3_we0 <= ap_const_logic_1;
        else 
            prLamB_buf3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf3a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamB_buf3a_addr_reg_3711, tmp_69_fu_2158_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamB_buf3a_address0 <= prLamB_buf3a_addr_reg_3711;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamB_buf3a_address0 <= tmp_69_fu_2158_p1(10 - 1 downto 0);
        else 
            prLamB_buf3a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf3a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf3a_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf3a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf3a_d0 <= std_logic_vector(unsigned(Eta_ans_2_6) + unsigned(prLamB_buf3a_q0));

    prLamB_buf3a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf3a_we0 <= ap_const_logic_1;
        else 
            prLamB_buf3a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamB_buf5_addr_reg_3716, tmp_71_fu_2168_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamB_buf5_address0 <= prLamB_buf5_addr_reg_3716;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamB_buf5_address0 <= tmp_71_fu_2168_p1(10 - 1 downto 0);
        else 
            prLamB_buf5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf5_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf5_d0 <= std_logic_vector(unsigned(Eta_ans_2_7) + unsigned(prLamB_buf5_q0));

    prLamB_buf5_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf5_we0 <= ap_const_logic_1;
        else 
            prLamB_buf5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf5a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamB_buf5a_addr_reg_3721, tmp_73_fu_2178_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamB_buf5a_address0 <= prLamB_buf5a_addr_reg_3721;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamB_buf5a_address0 <= tmp_73_fu_2178_p1(10 - 1 downto 0);
        else 
            prLamB_buf5a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf5a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf5a_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf5a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf5a_d0 <= std_logic_vector(unsigned(Eta_ans_2_8) + unsigned(prLamB_buf5a_q0));

    prLamB_buf5a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamB_buf5a_we0 <= ap_const_logic_1;
        else 
            prLamB_buf5a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamB_buf6_addr_reg_3391, tmp_75_fu_1746_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamB_buf6_address0 <= prLamB_buf6_addr_reg_3391;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamB_buf6_address0 <= tmp_75_fu_1746_p1(10 - 1 downto 0);
            else 
                prLamB_buf6_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamB_buf6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamB_buf6_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf6_d0 <= std_logic_vector(unsigned(Eta_ans_2_9) + unsigned(prLamB_buf6_q0));

    prLamB_buf6_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamB_buf6_we0 <= ap_const_logic_1;
        else 
            prLamB_buf6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamB_buf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamB_buf_addr_reg_3376, tmp_57_fu_1716_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamB_buf_address0 <= prLamB_buf_addr_reg_3376;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamB_buf_address0 <= tmp_57_fu_1716_p1(10 - 1 downto 0);
            else 
                prLamB_buf_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamB_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamB_buf_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamB_buf_ce0 <= ap_const_logic_1;
        else 
            prLamB_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamB_buf_d0 <= std_logic_vector(unsigned(Eta_ans_2_0) + unsigned(prLamB_buf_q0));

    prLamB_buf_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamB_buf_we0 <= ap_const_logic_1;
        else 
            prLamB_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf10a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamC_buf10a_addr_reg_3511, tmp_31_fu_1945_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamC_buf10a_address0 <= prLamC_buf10a_addr_reg_3511;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamC_buf10a_address0 <= tmp_31_fu_1945_p1(10 - 1 downto 0);
        else 
            prLamC_buf10a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf10a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_buf10a_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf10a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf10a_d0 <= std_logic_vector(unsigned(Eta_ans_1_8) + unsigned(prLamC_buf10a_q0));

    prLamC_buf10a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_buf10a_we0 <= ap_const_logic_1;
        else 
            prLamC_buf10a_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf10b_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamC_buf10b_addr_reg_3516, tmp_33_fu_1955_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamC_buf10b_address0 <= prLamC_buf10b_addr_reg_3516;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamC_buf10b_address0 <= tmp_33_fu_1955_p1(10 - 1 downto 0);
        else 
            prLamC_buf10b_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf10b_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_buf10b_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf10b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf10b_d0 <= std_logic_vector(unsigned(Eta_ans_1_9) + unsigned(prLamC_buf10b_q0));

    prLamC_buf10b_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_buf10b_we0 <= ap_const_logic_1;
        else 
            prLamC_buf10b_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamC_buf1_addr_reg_3311, tmp_21_fu_1656_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamC_buf1_address0 <= prLamC_buf1_addr_reg_3311;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamC_buf1_address0 <= tmp_21_fu_1656_p1(10 - 1 downto 0);
            else 
                prLamC_buf1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamC_buf1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamC_buf1_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf1_d0 <= std_logic_vector(unsigned(Eta_ans_1_3) + unsigned(prLamC_buf1_q0));

    prLamC_buf1_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamC_buf1_we0 <= ap_const_logic_1;
        else 
            prLamC_buf1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamC_buf2_addr_reg_3506, tmp_23_fu_1902_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamC_buf2_address0 <= prLamC_buf2_addr_reg_3506;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamC_buf2_address0 <= tmp_23_fu_1902_p1(10 - 1 downto 0);
        else 
            prLamC_buf2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_buf2_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf2_d0 <= std_logic_vector(unsigned(Eta_ans_1_4) + unsigned(prLamC_buf2_q0));

    prLamC_buf2_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_buf2_we0 <= ap_const_logic_1;
        else 
            prLamC_buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamC_buf3_addr_reg_3316, tmp_25_fu_1666_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamC_buf3_address0 <= prLamC_buf3_addr_reg_3316;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamC_buf3_address0 <= tmp_25_fu_1666_p1(10 - 1 downto 0);
            else 
                prLamC_buf3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamC_buf3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamC_buf3_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf3_d0 <= std_logic_vector(unsigned(Eta_ans_1_5) + unsigned(prLamC_buf3_q0));

    prLamC_buf3_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamC_buf3_we0 <= ap_const_logic_1;
        else 
            prLamC_buf3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamC_buf5_addr_reg_3321, tmp_27_fu_1676_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamC_buf5_address0 <= prLamC_buf5_addr_reg_3321;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamC_buf5_address0 <= tmp_27_fu_1676_p1(10 - 1 downto 0);
            else 
                prLamC_buf5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamC_buf5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamC_buf5_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf5_d0 <= std_logic_vector(unsigned(Eta_ans_1_6) + unsigned(prLamC_buf5_q0));

    prLamC_buf5_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamC_buf5_we0 <= ap_const_logic_1;
        else 
            prLamC_buf5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf6_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamC_buf6_addr_reg_3326, tmp_29_fu_1686_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamC_buf6_address0 <= prLamC_buf6_addr_reg_3326;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamC_buf6_address0 <= tmp_29_fu_1686_p1(10 - 1 downto 0);
            else 
                prLamC_buf6_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamC_buf6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamC_buf6_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf6_d0 <= std_logic_vector(unsigned(Eta_ans_1_7) + unsigned(prLamC_buf6_q0));

    prLamC_buf6_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamC_buf6_we0 <= ap_const_logic_1;
        else 
            prLamC_buf6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_buf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLamC_buf_addr_reg_3306, tmp_15_fu_1646_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLamC_buf_address0 <= prLamC_buf_addr_reg_3306;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLamC_buf_address0 <= tmp_15_fu_1646_p1(10 - 1 downto 0);
            else 
                prLamC_buf_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLamC_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_buf_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLamC_buf_ce0 <= ap_const_logic_1;
        else 
            prLamC_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_buf_d0 <= std_logic_vector(unsigned(Eta_ans_1_0) + unsigned(prLamC_buf_q0));

    prLamC_buf_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLamC_buf_we0 <= ap_const_logic_1;
        else 
            prLamC_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_bufa_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamC_bufa_addr_reg_3496, tmp_17_fu_1871_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamC_bufa_address0 <= prLamC_bufa_addr_reg_3496;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamC_bufa_address0 <= tmp_17_fu_1871_p1(10 - 1 downto 0);
        else 
            prLamC_bufa_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_bufa_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_bufa_ce0 <= ap_const_logic_1;
        else 
            prLamC_bufa_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_bufa_d0 <= std_logic_vector(unsigned(Eta_ans_1_1) + unsigned(prLamC_bufa_q0));

    prLamC_bufa_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_bufa_we0 <= ap_const_logic_1;
        else 
            prLamC_bufa_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLamC_bufb_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLamC_bufb_addr_reg_3501, tmp_19_fu_1881_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLamC_bufb_address0 <= prLamC_bufb_addr_reg_3501;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLamC_bufb_address0 <= tmp_19_fu_1881_p1(10 - 1 downto 0);
        else 
            prLamC_bufb_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLamC_bufb_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_bufb_ce0 <= ap_const_logic_1;
        else 
            prLamC_bufb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLamC_bufb_d0 <= std_logic_vector(unsigned(Eta_ans_1_2) + unsigned(prLamC_bufb_q0));

    prLamC_bufb_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLamC_bufb_we0 <= ap_const_logic_1;
        else 
            prLamC_bufb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam_buf2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, prLam_buf2_addr_reg_3286, tmp_4_fu_1626_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                prLam_buf2_address0 <= prLam_buf2_addr_reg_3286;
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                prLam_buf2_address0 <= tmp_4_fu_1626_p1(10 - 1 downto 0);
            else 
                prLam_buf2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            prLam_buf2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam_buf2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            prLam_buf2_ce0 <= ap_const_logic_1;
        else 
            prLam_buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam_buf2_d0 <= std_logic_vector(unsigned(Eta_ans_1_32) + unsigned(prLam_buf2_q0));

    prLam_buf2_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            prLam_buf2_we0 <= ap_const_logic_1;
        else 
            prLam_buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam_buf4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam_buf4_addr_reg_3446, tmp_2_fu_1806_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam_buf4_address0 <= prLam_buf4_addr_reg_3446;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam_buf4_address0 <= tmp_2_fu_1806_p1(10 - 1 downto 0);
        else 
            prLam_buf4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam_buf4_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam_buf4_ce0 <= ap_const_logic_1;
        else 
            prLam_buf4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam_buf4_d0 <= std_logic_vector(unsigned(Eta_ans_0) + unsigned(prLam_buf4_q0));

    prLam_buf4_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam_buf4_we0 <= ap_const_logic_1;
        else 
            prLam_buf4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prLam_buf4a_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, prLam_buf4a_addr_reg_3451, tmp_6_fu_1823_p1)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            prLam_buf4a_address0 <= prLam_buf4a_addr_reg_3451;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            prLam_buf4a_address0 <= tmp_6_fu_1823_p1(10 - 1 downto 0);
        else 
            prLam_buf4a_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    prLam_buf4a_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam_buf4a_ce0 <= ap_const_logic_1;
        else 
            prLam_buf4a_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prLam_buf4a_d0 <= std_logic_vector(unsigned(Eta_ans_2_25) + unsigned(prLam_buf4a_q0));

    prLam_buf4a_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_ce)
    begin
        if ((((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_ce) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            prLam_buf4a_we0 <= ap_const_logic_1;
        else 
            prLam_buf4a_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp10_fu_2754_p2 <= (prHat_bufA6_q0 xor prHat_bufA6b_q0);
    tmp11_fu_2794_p2 <= (tmp13_fu_2788_p2 xor tmp12_fu_2777_p2);
    tmp12_fu_2777_p2 <= (prHat_bufAa_load_reg_3646 xor prHat_bufAa_q0);
    tmp13_fu_2788_p2 <= (tmp14_fu_2782_p2 xor prHat_bufAc_q0);
    tmp14_fu_2782_p2 <= (prHat_bufA1_q0 xor prHat_bufA2a_q0);
    tmp15_fu_2817_p2 <= (tmp17_fu_2812_p2 xor tmp16_fu_2800_p2);
    tmp16_fu_2800_p2 <= (prHat_bufA3_q0 xor prHat_bufA5_q0);
    tmp17_fu_2812_p2 <= (tmp18_fu_2806_p2 xor prHat_bufA6a_load_reg_3681);
    tmp18_fu_2806_p2 <= (prHat_bufA6a_q0 xor prHat_bufA6c_q0);
    tmp19_fu_3162_p2 <= (tmp21_fu_3156_p2 xor tmp20_fu_3147_p2);
    tmp1_fu_2420_p2 <= (prHat_buf6_load_reg_3471 xor prHat_buf6_q0);
    tmp20_fu_3147_p2 <= (prHat_bufB_load_reg_3796 xor prHat_bufB1_load_reg_3801);
    tmp21_fu_3156_p2 <= (tmp22_fu_3151_p2 xor prHat_bufB1_q0);
    tmp22_fu_3151_p2 <= (prHat_bufB1b_q0 xor prHat_bufB2_load_reg_3816);
    tmp23_fu_3185_p2 <= (tmp25_fu_3179_p2 xor tmp24_fu_3168_p2);
    tmp24_fu_3168_p2 <= (prHat_bufB3_q0 xor prHat_bufB3b_q0);
    tmp25_fu_3179_p2 <= (tmp26_fu_3174_p2 xor prHat_bufB5_q0);
    tmp26_fu_3174_p2 <= (prHat_bufB5b_q0 xor prHat_bufB6_load_reg_3841);
    tmp27_fu_3214_p2 <= (tmp29_fu_3208_p2 xor tmp28_fu_3197_p2);
    tmp28_fu_3197_p2 <= (prHat_bufB_q0 xor prHat_bufB1a_load_reg_3851);
    tmp29_fu_3208_p2 <= (tmp30_fu_3202_p2 xor prHat_bufB1a_q0);
    tmp2_fu_2431_p2 <= (prHat_buf6a_load_reg_3486 xor prHat_buf6a_q0);
    tmp30_fu_3202_p2 <= (prHat_bufB1c_q0 xor prHat_bufB2_q0);
    tmp31_fu_3238_p2 <= (tmp33_fu_3232_p2 xor tmp32_fu_3220_p2);
    tmp32_fu_3220_p2 <= (prHat_bufB3a_q0 xor prHat_bufB3c_q0);
    tmp33_fu_3232_p2 <= (tmp34_fu_3226_p2 xor prHat_bufB5a_q0);
    tmp34_fu_3226_p2 <= (prHat_bufB5c_q0 xor prHat_bufB6_q0);
    tmp35_fu_3256_p2 <= (tmp36_fu_3250_p2 or parity_fu_2425_p2);
    tmp36_fu_3250_p2 <= (parity1_fu_2436_p2 or parityA_fu_2771_p2);
    tmp37_fu_3268_p2 <= (tmp38_fu_3262_p2 or parityA1_fu_2823_p2);
    tmp38_fu_3262_p2 <= (parityB1_fu_3244_p2 or parityB_fu_3191_p2);
    tmp3_fu_2744_p2 <= (tmp5_fu_2738_p2 xor tmp4_fu_2728_p2);
    tmp4_fu_2728_p2 <= (prHat_bufA_load_reg_3596 xor prHat_bufA_q0);
    tmp5_fu_2738_p2 <= (tmp6_fu_2733_p2 xor prHat_bufAb_q0);
    tmp6_fu_2733_p2 <= (prHat_bufA1_load_reg_3611 xor prHat_bufA2_q0);
    tmp7_fu_2765_p2 <= (tmp9_fu_2760_p2 xor tmp8_fu_2750_p2);
    tmp8_fu_2750_p2 <= (prHat_bufA3_load_reg_3621 xor prHat_bufA5_load_reg_3626);
    tmp9_fu_2760_p2 <= (tmp10_fu_2754_p2 xor prHat_bufA6_load_reg_3631);
    tmp_100_fu_2320_p1 <= Eta_ans_0(8 - 1 downto 0);
    tmp_101_fu_1779_p1 <= Eta_ans_1_32(8 - 1 downto 0);
    tmp_102_fu_2328_p1 <= Eta_ans_2_25(8 - 1 downto 0);
    tmp_103_fu_2358_p1 <= Eta_ans_3_0(8 - 1 downto 0);
    tmp_104_fu_1798_p1 <= Eta_ans_3_1(8 - 1 downto 0);
    tmp_105_fu_2366_p1 <= Eta_ans_3_2(8 - 1 downto 0);
    tmp_106_fu_2596_p1 <= inxtab_1(13 - 1 downto 0);
    tmp_107_fu_2063_p1 <= Eta_ans_1_0(8 - 1 downto 0);
    tmp_108_fu_2600_p1 <= Eta_ans_1_1(8 - 1 downto 0);
    tmp_109_fu_2612_p1 <= Eta_ans_1_2(8 - 1 downto 0);
    tmp_110_fu_2067_p1 <= Eta_ans_1_3(8 - 1 downto 0);
    tmp_111_fu_2616_p1 <= Eta_ans_1_4(8 - 1 downto 0);
    tmp_112_fu_2071_p1 <= Eta_ans_1_5(8 - 1 downto 0);
    tmp_113_fu_2075_p1 <= Eta_ans_1_6(8 - 1 downto 0);
        tmp_114_cast_fu_3070_p1 <= std_logic_vector(resize(signed(tmp_98_fu_3064_p2),32));

    tmp_114_fu_2079_p1 <= Eta_ans_1_7(8 - 1 downto 0);
    tmp_115_fu_2631_p1 <= Eta_ans_1_8(8 - 1 downto 0);
    tmp_116_fu_2635_p1 <= Eta_ans_1_9(8 - 1 downto 0);
    tmp_117_fu_2083_p1 <= Eta_ans_4_0(8 - 1 downto 0);
    tmp_118_fu_2663_p1 <= Eta_ans_4_1(8 - 1 downto 0);
    tmp_119_fu_2675_p1 <= Eta_ans_4_2(8 - 1 downto 0);
        tmp_11_fu_1850_p1 <= std_logic_vector(resize(signed(Eta_tabe_2),32));

    tmp_120_fu_2679_p1 <= Eta_ans_4_3(8 - 1 downto 0);
    tmp_121_fu_2683_p1 <= Eta_ans_4_4(8 - 1 downto 0);
    tmp_122_fu_2687_p1 <= Eta_ans_4_5(8 - 1 downto 0);
    tmp_123_fu_2704_p1 <= Eta_ans_4_6(8 - 1 downto 0);
    tmp_124_fu_2087_p1 <= Eta_ans_4_7(8 - 1 downto 0);
    tmp_125_fu_2708_p1 <= Eta_ans_4_8(8 - 1 downto 0);
    tmp_126_fu_2712_p1 <= Eta_ans_4_9(8 - 1 downto 0);
    tmp_127_fu_3005_p1 <= inxtab_2(13 - 1 downto 0);
    tmp_128_fu_2296_p1 <= Eta_ans_2_0(8 - 1 downto 0);
    tmp_129_fu_2300_p1 <= Eta_ans_2_1(8 - 1 downto 0);
    tmp_130_fu_3016_p1 <= Eta_ans_2_2(8 - 1 downto 0);
    tmp_131_fu_3020_p1 <= Eta_ans_2_3(8 - 1 downto 0);
    tmp_132_fu_2304_p1 <= Eta_ans_2_4(8 - 1 downto 0);
    tmp_133_fu_3024_p1 <= Eta_ans_2_5(8 - 1 downto 0);
    tmp_134_fu_3040_p1 <= Eta_ans_2_6(8 - 1 downto 0);
    tmp_135_fu_3044_p1 <= Eta_ans_2_7(8 - 1 downto 0);
    tmp_136_fu_3048_p1 <= Eta_ans_2_8(8 - 1 downto 0);
    tmp_137_fu_2308_p1 <= Eta_ans_2_9(8 - 1 downto 0);
    tmp_138_fu_3077_p1 <= Eta_ans_5_0(8 - 1 downto 0);
    tmp_139_fu_2312_p1 <= Eta_ans_5_1(8 - 1 downto 0);
    tmp_13_fu_2332_p4 <= ((tmp_102_fu_2328_p1 & tmp_101_reg_3431) & tmp_100_fu_2320_p1);
    tmp_140_fu_3089_p1 <= Eta_ans_5_2(8 - 1 downto 0);
    tmp_141_fu_3093_p1 <= Eta_ans_5_3(8 - 1 downto 0);
    tmp_142_fu_3097_p1 <= Eta_ans_5_4(8 - 1 downto 0);
    tmp_143_fu_3101_p1 <= Eta_ans_5_5(8 - 1 downto 0);
    tmp_144_fu_3118_p1 <= Eta_ans_5_6(8 - 1 downto 0);
    tmp_145_fu_3122_p1 <= Eta_ans_5_7(8 - 1 downto 0);
    tmp_146_fu_3126_p1 <= Eta_ans_5_8(8 - 1 downto 0);
    tmp_147_fu_3130_p1 <= Eta_ans_5_9(8 - 1 downto 0);
    tmp_14_fu_2370_p4 <= ((tmp_105_fu_2366_p1 & tmp_104_reg_3441) & tmp_103_fu_2358_p1);
        tmp_15_fu_1646_p1 <= std_logic_vector(resize(signed(Eta_taby_0),32));

        tmp_17_fu_1871_p1 <= std_logic_vector(resize(signed(Eta_taby_1),32));

        tmp_19_fu_1881_p1 <= std_logic_vector(resize(signed(Eta_taby_2),32));

        tmp_1_cast_fu_1789_p1 <= std_logic_vector(resize(signed(tmp_1_fu_1783_p2),32));

    tmp_1_fu_1783_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_99_fu_1771_p1));
        tmp_21_fu_1656_p1 <= std_logic_vector(resize(signed(Eta_taby_3),32));

        tmp_23_fu_1902_p1 <= std_logic_vector(resize(signed(Eta_taby_4),32));

        tmp_25_fu_1666_p1 <= std_logic_vector(resize(signed(Eta_taby_5),32));

        tmp_27_fu_1676_p1 <= std_logic_vector(resize(signed(Eta_taby_6),32));

        tmp_29_fu_1686_p1 <= std_logic_vector(resize(signed(Eta_taby_7),32));

        tmp_2_fu_1806_p1 <= std_logic_vector(resize(signed(Eta_tabx_0),32));

        tmp_31_fu_1945_p1 <= std_logic_vector(resize(signed(Eta_taby_8),32));

        tmp_33_fu_1955_p1 <= std_logic_vector(resize(signed(Eta_taby_9),32));

        tmp_35_fu_1696_p1 <= std_logic_vector(resize(signed(Eta_tabf_0),32));

        tmp_37_fu_1976_p1 <= std_logic_vector(resize(signed(Eta_tabf_1),32));

        tmp_39_fu_1986_p1 <= std_logic_vector(resize(signed(Eta_tabf_2),32));

        tmp_41_fu_1996_p1 <= std_logic_vector(resize(signed(Eta_tabf_3),32));

        tmp_43_fu_2006_p1 <= std_logic_vector(resize(signed(Eta_tabf_4),32));

        tmp_45_fu_2016_p1 <= std_logic_vector(resize(signed(Eta_tabf_5),32));

        tmp_47_fu_2026_p1 <= std_logic_vector(resize(signed(Eta_tabf_6),32));

        tmp_49_fu_1706_p1 <= std_logic_vector(resize(signed(Eta_tabf_7),32));

        tmp_4_fu_1626_p1 <= std_logic_vector(resize(signed(Eta_tabx_1),32));

        tmp_51_fu_2047_p1 <= std_logic_vector(resize(signed(Eta_tabf_8),32));

        tmp_53_fu_2057_p1 <= std_logic_vector(resize(signed(Eta_tabf_9),32));

        tmp_55_fu_2589_p1 <= std_logic_vector(resize(signed(inxtab_1),32));

        tmp_56_cast_fu_2656_p1 <= std_logic_vector(resize(signed(tmp_56_fu_2650_p2),32));

    tmp_56_fu_2650_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_106_fu_2596_p1));
        tmp_57_fu_1716_p1 <= std_logic_vector(resize(signed(Eta_tabz_0),32));

        tmp_59_fu_1726_p1 <= std_logic_vector(resize(signed(Eta_tabz_1),32));

        tmp_61_fu_2117_p1 <= std_logic_vector(resize(signed(Eta_tabz_2),32));

        tmp_63_fu_2127_p1 <= std_logic_vector(resize(signed(Eta_tabz_3),32));

        tmp_65_fu_1736_p1 <= std_logic_vector(resize(signed(Eta_tabz_4),32));

        tmp_67_fu_2148_p1 <= std_logic_vector(resize(signed(Eta_tabz_5),32));

        tmp_69_fu_2158_p1 <= std_logic_vector(resize(signed(Eta_tabz_6),32));

        tmp_6_fu_1823_p1 <= std_logic_vector(resize(signed(Eta_tabx_2),32));

        tmp_71_fu_2168_p1 <= std_logic_vector(resize(signed(Eta_tabz_7),32));

        tmp_73_fu_2178_p1 <= std_logic_vector(resize(signed(Eta_tabz_8),32));

        tmp_75_fu_1746_p1 <= std_logic_vector(resize(signed(Eta_tabz_9),32));

        tmp_77_fu_2199_p1 <= std_logic_vector(resize(signed(Eta_tabg_0),32));

        tmp_79_fu_1756_p1 <= std_logic_vector(resize(signed(Eta_tabg_1),32));

        tmp_81_fu_2220_p1 <= std_logic_vector(resize(signed(Eta_tabg_2),32));

        tmp_83_fu_2230_p1 <= std_logic_vector(resize(signed(Eta_tabg_3),32));

        tmp_85_fu_2240_p1 <= std_logic_vector(resize(signed(Eta_tabg_4),32));

        tmp_87_fu_2250_p1 <= std_logic_vector(resize(signed(Eta_tabg_5),32));

        tmp_89_fu_2260_p1 <= std_logic_vector(resize(signed(Eta_tabg_6),32));

        tmp_8_fu_1833_p1 <= std_logic_vector(resize(signed(Eta_tabe_0),32));

        tmp_91_fu_2270_p1 <= std_logic_vector(resize(signed(Eta_tabg_7),32));

        tmp_93_fu_2280_p1 <= std_logic_vector(resize(signed(Eta_tabg_8),32));

        tmp_95_fu_2290_p1 <= std_logic_vector(resize(signed(Eta_tabg_9),32));

        tmp_97_fu_2998_p1 <= std_logic_vector(resize(signed(inxtab_2),32));

    tmp_98_fu_3064_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_127_fu_3005_p1));
    tmp_99_fu_1771_p1 <= inxtab_0(13 - 1 downto 0);
        tmp_fu_1766_p1 <= std_logic_vector(resize(signed(inxtab_0),32));

        tmp_s_fu_1636_p1 <= std_logic_vector(resize(signed(Eta_tabe_1),32));

end behav;
