
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036101                       # Number of seconds simulated
sim_ticks                                 36100845924                       # Number of ticks simulated
final_tick                               565665225861                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143747                       # Simulator instruction rate (inst/s)
host_op_rate                                   188864                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2446752                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895584                       # Number of bytes of host memory used
host_seconds                                 14754.60                       # Real time elapsed on the host
sim_insts                                  2120931087                       # Number of instructions simulated
sim_ops                                    2786618479                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2357760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2033280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4394240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       862848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            862848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18420                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15885                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34330                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6741                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6741                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65310381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56322226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121721247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              88641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23901047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23901047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23901047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65310381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56322226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145622294                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86572773                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30995762                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25424802                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13144230                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093812                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162370                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87392                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32016717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170116740                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30995762                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256182                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36576863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804329                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7292522                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15664721                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84643204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48066341     56.79%     56.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649869      4.31%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198878      3.78%     64.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437161      4.06%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024549      3.57%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578369      1.86%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025081      1.21%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698352      3.19%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17964604     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84643204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358031                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965014                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33684216                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6870772                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34793124                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544441                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750642                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077627                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6594                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201809723                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51121                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750642                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346664                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3226315                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       943439                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33640508                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2735628                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194996476                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11565                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709581                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270756122                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909275705                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909275705                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102496858                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18027                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7265950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19258749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239506                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3084896                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183908156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34031                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147776984                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284083                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61005499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186421674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1987                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84643204                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745881                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30441099     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17883182     21.13%     57.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11914068     14.08%     71.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7617846      9.00%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7568188      8.94%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433180      5.24%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382013      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747626      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656002      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84643204                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083014     69.93%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204419     13.20%     83.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261313     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121566646     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013351      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15736451     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8444514      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147776984                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706968                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548787                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010481                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382030038                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244948733                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143622580                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149325771                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263747                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7046620                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          480                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1070                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288556                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750642                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2457150                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160670                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183942187                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309479                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19258749                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030229                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18009                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6679                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1070                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230430                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359586                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145189185                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793510                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587795                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994007                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584318                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8200497                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677077                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143767737                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143622580                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93695311                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261681258                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658981                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358051                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61523933                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040030                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75892562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613095                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168333                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30581756     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454418     26.95%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8382218     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292315      5.66%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679226      4.85%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807152      2.38%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992012      2.62%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006335      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3697130      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75892562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3697130                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256141285                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376650781                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1929569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865728                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865728                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155098                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155098                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655528108                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196979899                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189242213                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86572773                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31070740                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27171743                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963510                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15573419                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14949728                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231405                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62268                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36635059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172912761                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31070740                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17181133                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35596204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9641587                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4341270                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18059883                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       777640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84239443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.362389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48643239     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762531      2.09%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3234701      3.84%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022788      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4990248      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5186353      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229697      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923997      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15245889     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84239443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358897                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997311                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37792945                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4199385                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34448219                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137659                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7661234                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3373798                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5657                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193411896                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7661234                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39378819                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1539862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       467384                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32986152                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2205991                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188328262                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       893739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249976800                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857182210                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857182210                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162932489                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87044240                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22186                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10850                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5897931                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29012113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6297513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104713                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1947445                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178287392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21682                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150568036                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199977                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53302668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146404933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84239443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29171718     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15766030     18.72%     53.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13625678     16.17%     69.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8387305      9.96%     79.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8802779     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5180334      6.15%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2281391      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606061      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418147      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84239443                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590446     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190416     21.35%     87.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110940     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118065891     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185488      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10834      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25947854     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5357969      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150568036                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739208                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891802                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386467290                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231612208                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145680401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151459838                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369652                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8248366                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          889                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1539771                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7661234                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         888190                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64848                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178309078                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29012113                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6297513                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10850                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          232                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          467                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202508                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147769536                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24947892                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798496                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30174103                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22340760                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5226211                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706882                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145842826                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145680401                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89496794                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218283455                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682751                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410003                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109497209                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124360322                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53949436                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968720                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76578209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321237                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35225036     46.00%     46.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16228867     21.19%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9087927     11.87%     79.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3074590      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2940890      3.84%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221739      1.60%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3290277      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953150      1.24%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4555733      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76578209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109497209                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124360322                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25521486                       # Number of memory references committed
system.switch_cpus1.commit.loads             20763744                       # Number of loads committed
system.switch_cpus1.commit.membars              10832                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19477163                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108551590                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1678762                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4555733                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250332234                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364287147                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2333330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109497209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124360322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109497209                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.790639                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.790639                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.264800                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.264800                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683657107                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190888030                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199473404                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21664                       # number of misc regfile writes
system.l20.replacements                         18430                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684279                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26622                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.703516                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.383831                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.726856                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5441.123601                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2738.765712                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001023                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.664200                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334322                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77591                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77591                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17884                       # number of Writeback hits
system.l20.Writeback_hits::total                17884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77591                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77591                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77591                       # number of overall hits
system.l20.overall_hits::total                  77591                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18420                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18430                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18420                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18430                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18420                       # number of overall misses
system.l20.overall_misses::total                18430                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1829356558                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1830066448                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1829356558                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1830066448                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1829356558                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1830066448                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96011                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96021                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96011                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96021                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96011                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96021                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191853                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191937                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191853                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191937                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191853                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191937                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99313.602497                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99298.233749                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99313.602497                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99298.233749                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99313.602497                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99298.233749                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4268                       # number of writebacks
system.l20.writebacks::total                     4268                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18420                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18430                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18420                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18430                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18420                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18430                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1692095949                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1692731836                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1692095949                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1692731836                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1692095949                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1692731836                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191853                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191937                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191853                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191937                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191853                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191937                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91861.886482                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91846.545632                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91861.886482                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91846.545632                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91861.886482                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91846.545632                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15900                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191189                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24092                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.935788                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.637786                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.808622                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5376.553930                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2609.999662                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024370                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656318                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.318603                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38216                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38216                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10417                       # number of Writeback hits
system.l21.Writeback_hits::total                10417                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38216                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38216                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38216                       # number of overall hits
system.l21.overall_hits::total                  38216                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15885                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15900                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15885                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15900                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15885                       # number of overall misses
system.l21.overall_misses::total                15900                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1650407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1451717477                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1453367884                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1650407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1451717477                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1453367884                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1650407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1451717477                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1453367884                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54101                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54116                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10417                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10417                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54101                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54116                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54101                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54116                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293617                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293813                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293617                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293813                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293617                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293813                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110027.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91389.202203                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91406.785157                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110027.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91389.202203                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91406.785157                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110027.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91389.202203                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91406.785157                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2473                       # number of writebacks
system.l21.writebacks::total                     2473                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15885                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15900                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15885                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15900                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15885                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15900                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1532910                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1328446006                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1329978916                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1532910                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1328446006                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1329978916                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1532910                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1328446006                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1329978916                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293617                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293813                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293617                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293813                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293617                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293813                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       102194                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83628.958514                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83646.472704                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       102194                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83628.958514                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83646.472704                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       102194                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83628.958514                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83646.472704                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997576                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015672371                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846677.038182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997576                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15664710                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15664710                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15664710                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15664710                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15664710                       # number of overall hits
system.cpu0.icache.overall_hits::total       15664710                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15664721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15664721                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15664721                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15664721                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15664721                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15664721                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96011                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191890750                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96267                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.318063                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.506833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.493167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916042                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083958                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11626331                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11626331                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17130                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19335776                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19335776                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19335776                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19335776                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359046                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359046                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359126                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359126                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359126                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359126                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13420410950                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13420410950                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4647946                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4647946                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13425058896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13425058896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13425058896                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13425058896                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694902                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029957                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018234                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37377.970929                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37377.970929                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58099.325000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58099.325000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37382.586880                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37382.586880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37382.586880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37382.586880                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17884                       # number of writebacks
system.cpu0.dcache.writebacks::total            17884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263035                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263115                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263115                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96011                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96011                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96011                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96011                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96011                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96011                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2485884594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2485884594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2485884594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2485884594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2485884594                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2485884594                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004875                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004875                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004875                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004875                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25891.664434                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25891.664434                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25891.664434                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25891.664434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25891.664434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25891.664434                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993804                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929525857                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714992.356089                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993804                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18059867                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18059867                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18059867                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18059867                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18059867                       # number of overall hits
system.cpu1.icache.overall_hits::total       18059867                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1807177                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1807177                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1807177                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1807177                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1807177                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1807177                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18059883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18059883                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18059883                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18059883                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18059883                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18059883                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 112948.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 112948.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 112948.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 112948.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 112948.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 112948.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1665751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1665751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1665751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1665751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1665751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1665751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111050.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 111050.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 111050.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 111050.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 111050.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 111050.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54101                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232379565                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54357                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4275.062365                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.725928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.274072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22652621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22652621                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4736058                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4736058                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10850                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10832                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27388679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27388679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27388679                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27388679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       173900                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173900                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173900                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173900                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10616807832                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10616807832                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10616807832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10616807832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10616807832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10616807832                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22826521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22826521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4736058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4736058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10832                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27562579                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27562579                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27562579                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27562579                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007618                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007618                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006309                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006309                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006309                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006309                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 61051.223876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61051.223876                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 61051.223876                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61051.223876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 61051.223876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61051.223876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10417                       # number of writebacks
system.cpu1.dcache.writebacks::total            10417                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119799                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119799                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119799                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119799                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54101                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54101                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54101                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1731966447                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1731966447                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1731966447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1731966447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1731966447                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1731966447                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32013.575479                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32013.575479                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32013.575479                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32013.575479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32013.575479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32013.575479                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
