/**
@file	ADF4002.cpp
@author	Lime Microsystems
@brief	ADF4002 module configuring
*/

#include "ADF4002.h"
#include "comms/ISPI.h"

#include <cmath>
#include <vector>
#include <cassert>
#include <cstring>
#include <memory>

using namespace lime;

ADF4002::ADF4002()
    : mComms(nullptr)
{
}

ADF4002::~ADF4002()
{
}

void ADF4002::Initialize(std::shared_ptr<ISPI> comms, double refClkHz)
{
    mComms = comms;
    txtFref = refClkHz / 1e6;
}

int ADF4002::UploadConfig()
{
    assert(mComms);
    unsigned char data[12];
    GetConfig(data);

    std::vector<uint32_t> dataWr;
    for (int i = 0; i < 12; i += 3)
        dataWr.push_back(static_cast<uint32_t>(data[i]) << 16 | static_cast<uint32_t>(data[i + 1]) << 8 | data[i + 2]);

    // ADF4002 needs to be written 4 values of 24 bits
    mComms->SPI(dataWr.data(), nullptr, 4);
    return 0;
}

/** @brief Sets default values
*/
void ADF4002::SetDefaults()
{
    //Reference Counter Latch
    cmbLDP = 0;
    cmbABW = 0;
    txtRCnt = 125;

    //N Counter Latch
    cmbCPG = 0;
    txtNCnt = 384;

    //Function Latch
    rgrPD2_f = 0;
    cmbCS2_f = 7;
    cmbCS1_f = 7;
    cmbTC_f = 0;
    cmbFL_f = 0;
    rgrCPS_f = 0;
    rgrPDP_f = 1;
    cmbMOC_f = 1;
    rgrPD1_f = 0;
    rgrCR_f = 0;

    //Initialization Latch
    rgrPD2_i = 0;
    cmbCS2_i = 7;
    cmbCS1_i = 7;
    cmbTC_i = 0;
    cmbFL_i = 0;
    rgrCPS_i = 0;
    rgrPDP_i = 1;
    cmbMOC_i = 1;
    rgrPD1_i = 0;
    rgrCR_i = 0;

    CalculateRN();
}

/** @brief Forms data buffer for writing
*/
void ADF4002::MakeData()
{
    memset(m_registers, 0, 12);
    char btmp;
    unsigned int itmp;

    //======= register addr 0x00 =======
    m_registers[0x00] = 0x00;
    //R Value LSB
    itmp = txtRCnt;
    btmp = static_cast<char>(itmp);
    btmp = btmp << 2;
    m_registers[0x00] |= btmp;
    //Addr
    btmp = 0x00;
    btmp = btmp << 0;
    m_registers[0x00] |= btmp;

    //======= register addr 0x01 =======
    m_registers[0x01] = 0x00;
    //R Value MSB
    btmp = static_cast<char>((itmp >> 6));
    btmp = btmp << 0;
    m_registers[0x01] |= btmp;

    //======= register addr 0x02 =======
    m_registers[0x02] = 0x00;
    //Anti-Backlash
    btmp = static_cast<char>(cmbABW);
    if (btmp > 0)
        btmp++;
    btmp = btmp << 0;
    m_registers[0x02] |= btmp;
    //Lock Detact Precision
    btmp = static_cast<char>(cmbLDP);
    btmp = btmp << 4;
    m_registers[0x02] |= btmp;

    //======= register addr 0x03 =======
    m_registers[0x03] = 0x00;
    //Addr
    btmp = 0x01;
    btmp = btmp << 0;
    m_registers[0x03] |= btmp;

    //======= register addr 0x04 =======
    m_registers[0x04] = 0x00;
    //N Value LSB
    itmp = txtNCnt;
    btmp = static_cast<char>(itmp);
    btmp = btmp << 0;
    m_registers[0x04] |= btmp;

    //======= register addr 0x05 =======
    m_registers[0x05] = 0x00;
    //N Value MSB
    itmp = txtNCnt;
    btmp = static_cast<char>((itmp >> 8));
    btmp = btmp << 0;
    m_registers[0x05] |= btmp;
    //CP Gain
    btmp = static_cast<char>(cmbCPG);
    btmp = btmp << 5;
    m_registers[0x05] |= btmp;

    //======= register addr 0x06 =======
    m_registers[0x06] = 0x00;
    //Addr
    btmp = 0x02;
    btmp = btmp << 0;
    m_registers[0x06] |= btmp;
    //Counter Reset
    btmp = static_cast<char>(rgrCR_f);
    btmp = btmp << 2;
    m_registers[0x06] |= btmp;
    //PD 1
    btmp = static_cast<char>(rgrPD1_f);
    btmp = btmp << 3;
    m_registers[0x06] |= btmp;
    //Muxout Control
    btmp = static_cast<char>(cmbMOC_f);
    btmp = btmp << 4;
    m_registers[0x06] |= btmp;
    //PD Polarity
    btmp = static_cast<char>(rgrPDP_f);
    btmp = btmp << 7;
    m_registers[0x06] |= btmp;

    //======= register addr 0x07 =======
    m_registers[0x07] = 0x00;
    //CP State
    btmp = static_cast<char>(rgrCPS_f);
    btmp = btmp << 0;
    m_registers[0x07] |= btmp;
    //Fastlock
    btmp = static_cast<char>(cmbFL_f);
    if (btmp > 0)
        btmp++;
    btmp = btmp << 1;
    m_registers[0x07] |= btmp;
    //Timer Counter
    btmp = static_cast<char>(cmbTC_f);
    btmp = btmp << 3;
    m_registers[0x07] |= btmp;
    //Current Setting 1 MSB
    btmp = static_cast<char>(cmbCS1_f);
    btmp = btmp << 7;
    m_registers[0x07] |= btmp;

    //======= register addr 0x08 =======
    m_registers[0x08] = 0x00;
    //Current Setting 1 LSB
    btmp = static_cast<char>(cmbCS1_f);
    btmp = btmp >> 1;
    m_registers[0x08] |= btmp;
    //Current Setting 2
    btmp = static_cast<char>(cmbCS2_f);
    btmp = btmp << 2;
    m_registers[0x08] |= btmp;
    //PD 2
    btmp = static_cast<char>(rgrPD2_f);
    btmp = btmp << 5;
    m_registers[0x08] |= btmp;

    //======= register addr 0x09 =======
    m_registers[0x09] = 0x00;
    //Addr
    btmp = 0x03;
    btmp = btmp << 0;
    m_registers[0x09] |= btmp;
    //Counter Reset
    btmp = static_cast<char>(rgrCR_i);
    btmp = btmp << 2;
    m_registers[0x09] |= btmp;
    //PD 1
    btmp = static_cast<char>(rgrPD1_i);
    btmp = btmp << 3;
    m_registers[0x09] |= btmp;
    //Muxout Control
    btmp = static_cast<char>(cmbMOC_i);
    btmp = btmp << 4;
    m_registers[0x09] |= btmp;
    //PD Polarity
    btmp = static_cast<char>(rgrPDP_i);
    btmp = btmp << 7;
    m_registers[0x09] |= btmp;

    //======= register addr 0x0A =======
    m_registers[0x0A] = 0x00;
    //CP State
    btmp = static_cast<char>(rgrCPS_i);
    btmp = btmp << 0;
    m_registers[0x0A] |= btmp;
    //Fastlock
    btmp = static_cast<char>(cmbFL_i);
    if (btmp > 0)
        btmp++;
    btmp = btmp << 1;
    m_registers[0x0A] |= btmp;
    //Timer Counter
    btmp = static_cast<char>(cmbTC_i);
    btmp = btmp << 3;
    m_registers[0x0A] |= btmp;
    //Current Setting 1 MSB
    btmp = static_cast<char>(cmbCS1_i);
    btmp = btmp << 7;
    m_registers[0x0A] |= btmp;

    //======= register addr 0x0B =======
    m_registers[0x0B] = 0x00;
    //Current Setting 1 LSB
    btmp = static_cast<char>(cmbCS1_i);
    btmp = btmp >> 1;
    m_registers[0x0B] |= btmp;
    //Current Setting 2
    btmp = static_cast<char>(cmbCS2_i);
    btmp = btmp << 2;
    m_registers[0x0B] |= btmp;
    //PD 2
    btmp = static_cast<char>(rgrPD2_i);
    btmp = btmp << 5;
    m_registers[0x0B] |= btmp;

    //change array order
    unsigned char ctemp = m_registers[0];
    m_registers[0] = m_registers[2];
    m_registers[1] = m_registers[1];
    m_registers[2] = ctemp;

    ctemp = m_registers[3];
    m_registers[3] = m_registers[5];
    m_registers[4] = m_registers[4];
    m_registers[5] = ctemp;

    ctemp = m_registers[6];
    m_registers[6] = m_registers[8];
    m_registers[7] = m_registers[7];
    m_registers[8] = ctemp;

    ctemp = m_registers[9];
    m_registers[9] = m_registers[11];
    m_registers[10] = m_registers[10];
    m_registers[11] = ctemp;
}

/** @brief Calculates R N values from frequency
*/
void ADF4002::CalculateRN()
{

    double x = txtFref * 1000000;
    double y = txtFvco * 1000000;
    double Fcomp;
    while ((x != 0) && (y != 0))
    {
        if (x >= y)
        {
            x = fmod(x, y);
        }
        else
        {
            y = fmod(y, x);
        };
    };

    Fcomp = (x + y) / 1000000.0;
    int R = std::round(txtFref / Fcomp);
    int N = std::round(txtFvco / Fcomp);

    txtRCnt = R;
    txtNCnt = N;

    lblFcomp = Fcomp;
    double dFvco = 0;
    if (txtRCnt != 0)
        dFvco = txtNCnt * (txtFref) / txtRCnt;
    lblFvco = dFvco;
}

/** @brief Gets the configuration from chip
 * @param data The data to read from the chip.
*/
void ADF4002::GetConfig(unsigned char data[12])
{
    MakeData();
    memcpy(&data[0], &m_registers[9], 3);
    memcpy(&data[3], &m_registers[6], 3);
    memcpy(&data[6], &m_registers[0], 3);
    memcpy(&data[9], &m_registers[3], 3);
}

void ADF4002::SetFrefFvco(double Fref, double Fvco, int& rcount, int& ncount)
{
    txtFref = Fref;
    txtFvco = Fvco;
    CalculateRN();
    rcount = txtRCnt;
    ncount = txtNCnt;
}

void ADF4002::SetReferenceCounterLatch(int Ldp, int Abw, int refCounter)
{
    cmbLDP = Ldp;
    cmbABW = Abw;
    txtRCnt = refCounter;
}

void ADF4002::SetNCounterLatch(int CPgain, int NCounter)
{
    cmbCPG = CPgain;
    txtNCnt = NCounter;
}

void ADF4002::SetFunctionLatch(int currentSetting1, int currentSetting2, int timerCounter, int fastLock, int muxoutControl)
{
    cmbCS1_f = currentSetting1;
    cmbCS2_f = currentSetting2;
    cmbTC_f = timerCounter;
    cmbFL_f = fastLock;
    cmbMOC_f = muxoutControl;
}
void ADF4002::SetFunctionLatchRgr(int pdPol, int pd1, int pd2, int counterReset, int cpState)
{
    rgrPD1_f = pd1;
    rgrPD2_f = pd2;
    rgrPDP_f = pdPol;
    rgrCR_f = counterReset;
    rgrCPS_f = cpState;
}
void ADF4002::SetInitializationLatch(int currentSetting1, int currentSetting2, int timerCounter, int fastLock, int muxoutControl)
{
    cmbCS1_i = currentSetting1;
    cmbCS2_i = currentSetting2;
    cmbTC_i = timerCounter;
    cmbFL_i = fastLock;
    cmbMOC_i = muxoutControl;
}
void ADF4002::SetInitializationLatchRgr(int pdPol, int pd1, int pd2, int counterReset, int cpState)
{
    rgrPD1_i = pd1;
    rgrPD2_i = pd2;
    rgrPDP_i = pdPol;
    rgrCR_i = counterReset;
    rgrCPS_i = cpState;
}
