/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [6:0] _02_;
  reg [5:0] _03_;
  reg [2:0] _04_;
  wire [4:0] _05_;
  wire [18:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire [34:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_69z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_10z[2:1], celloutsig_0_14z, celloutsig_0_12z };
  assign { _05_[4:3], _05_[1:0] } = _06_;
  assign celloutsig_0_46z = ~(celloutsig_0_39z & celloutsig_0_1z[5]);
  assign celloutsig_0_61z = ~(celloutsig_0_12z & celloutsig_0_27z[9]);
  assign celloutsig_1_17z = ~(1'h0 & celloutsig_1_4z[7]);
  assign celloutsig_0_32z = ~(celloutsig_0_26z | celloutsig_0_16z);
  assign celloutsig_0_52z = ~(celloutsig_0_32z | celloutsig_0_20z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[0] | celloutsig_0_6z[2]);
  assign celloutsig_0_39z = celloutsig_0_2z | ~(celloutsig_0_10z[1]);
  assign celloutsig_0_48z = _00_ | ~(celloutsig_0_5z);
  assign celloutsig_0_75z = celloutsig_0_69z | ~(celloutsig_0_22z[1]);
  assign celloutsig_0_16z = celloutsig_0_12z | ~(celloutsig_0_12z);
  assign celloutsig_0_14z = celloutsig_0_1z[2] ^ celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_22z[3] ^ celloutsig_0_4z[4];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_20z[2:0], celloutsig_0_29z, celloutsig_0_23z };
  reg [6:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _20_ <= 7'h00;
    else _20_ <= { celloutsig_0_3z[14:10], celloutsig_0_29z, celloutsig_0_11z };
  assign { _02_[6:1], _00_ } = _20_;
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 6'h00;
    else _21_ <= { in_data[101:97], celloutsig_1_11z };
  assign out_data[101:96] = _21_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_0z[7:3], celloutsig_0_11z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_0z[9:7];
  assign celloutsig_0_20z = celloutsig_0_4z[9:6] & in_data[47:44];
  assign celloutsig_0_27z = in_data[93:84] & { celloutsig_0_1z[7:1], celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[17:3] / { 1'h1, in_data[79:76], celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_10z[3:1], 1'h0, _03_, celloutsig_0_26z } / { 1'h1, celloutsig_0_41z[31:21], celloutsig_0_32z };
  assign celloutsig_0_50z = { celloutsig_0_19z[1:0], celloutsig_0_18z, celloutsig_0_46z } / { 1'h1, celloutsig_0_42z[2:0] };
  assign celloutsig_0_6z = celloutsig_0_3z[10:6] / { 1'h1, celloutsig_0_0z[14:12], celloutsig_0_5z };
  assign celloutsig_1_3z = { celloutsig_1_1z[10:4], 3'h0 } / { 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_72z = celloutsig_0_7z > { celloutsig_0_50z[3], celloutsig_0_61z, celloutsig_0_8z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:1], celloutsig_1_0z } > celloutsig_1_1z[11:6];
  assign celloutsig_0_13z = in_data[22:14] > { celloutsig_0_3z[13:6], celloutsig_0_11z };
  assign celloutsig_0_35z = { celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_16z } <= { in_data[42:22], celloutsig_0_29z, celloutsig_0_11z };
  assign celloutsig_0_36z = { celloutsig_0_4z[7:4], celloutsig_0_5z, celloutsig_0_25z } <= { celloutsig_0_3z[14], celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_45z = { celloutsig_0_23z, celloutsig_0_28z } <= { _04_[1:0], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_44z };
  assign celloutsig_0_74z = { celloutsig_0_1z[7:4], celloutsig_0_65z, celloutsig_0_49z, celloutsig_0_73z, celloutsig_0_44z } <= { celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_8z = celloutsig_0_4z[10:5] <= celloutsig_0_1z[5:0];
  assign celloutsig_0_24z = ! celloutsig_0_4z[4:2];
  assign celloutsig_0_29z = ! { _04_[1], celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_65z = { celloutsig_0_23z, celloutsig_0_51z, celloutsig_0_51z, celloutsig_0_63z } || in_data[58:52];
  assign celloutsig_0_63z = { celloutsig_0_6z[4:1], celloutsig_0_55z, celloutsig_0_5z, celloutsig_0_51z } < { celloutsig_0_43z[4:0], celloutsig_0_52z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z[9:7], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } < { in_data[125:117], celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[115:114], celloutsig_1_2z, celloutsig_1_17z } < celloutsig_1_0z;
  assign celloutsig_0_44z = celloutsig_0_8z & ~(celloutsig_0_39z);
  assign celloutsig_0_4z = celloutsig_0_0z[15:5] % { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_20z[3:1], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_1z } % { 1'h1, _05_[4:3], 1'h0, _05_[1:0], celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_27z, _01_, celloutsig_0_35z, _01_ };
  assign celloutsig_0_5z = { celloutsig_0_3z[9:0], celloutsig_0_2z } != celloutsig_0_0z[13:3];
  assign celloutsig_0_22z = - in_data[27:23];
  assign celloutsig_0_2z = celloutsig_0_1z[5:1] !== celloutsig_0_1z[8:4];
  assign celloutsig_0_25z = celloutsig_0_3z[14:1] !== { in_data[45:40], celloutsig_0_10z[3:1], 1'h0, celloutsig_0_20z };
  assign celloutsig_0_42z = celloutsig_0_0z[10:7] | { celloutsig_0_10z[3:2], celloutsig_0_32z, celloutsig_0_37z };
  assign celloutsig_0_23z = { celloutsig_0_22z[0], celloutsig_0_7z } | { celloutsig_0_1z[6:5], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_51z = & in_data[66:55];
  assign celloutsig_0_55z = & { celloutsig_0_52z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z[18:5] };
  assign celloutsig_0_18z = & celloutsig_0_3z[11:3];
  assign celloutsig_0_49z = celloutsig_0_17z & celloutsig_0_18z;
  assign celloutsig_0_73z = celloutsig_0_72z & _05_[0];
  assign celloutsig_0_11z = celloutsig_0_6z[3] & celloutsig_0_4z[5];
  assign celloutsig_0_17z = celloutsig_0_10z[2] & celloutsig_0_3z[5];
  assign celloutsig_0_69z = ^ { celloutsig_0_3z[2:1], celloutsig_0_54z };
  assign celloutsig_0_12z = ^ { celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_1z[4:2] ~^ celloutsig_0_4z[8:6];
  assign celloutsig_0_1z = in_data[48:39] ~^ celloutsig_0_0z[10:1];
  assign celloutsig_0_0z = in_data[83:65] ^ in_data[45:27];
  assign celloutsig_1_0z = in_data[110:107] ^ in_data[99:96];
  assign celloutsig_1_4z = in_data[114:105] ^ celloutsig_1_3z;
  assign celloutsig_0_54z = ~((celloutsig_0_32z & celloutsig_0_42z[2]) | celloutsig_0_6z[0]);
  assign celloutsig_1_11z = ~((celloutsig_1_6z & celloutsig_1_2z) | celloutsig_1_3z[2]);
  assign celloutsig_0_26z = ~((celloutsig_0_3z[14] & celloutsig_0_24z) | in_data[28]);
  assign celloutsig_0_37z = ~((celloutsig_0_32z & celloutsig_0_25z) | (_05_[1] & celloutsig_0_14z));
  assign celloutsig_0_31z = ~((celloutsig_0_17z & celloutsig_0_22z[1]) | (celloutsig_0_3z[3] & celloutsig_0_4z[9]));
  assign celloutsig_0_19z[0] = ~ celloutsig_0_0z[1];
  assign celloutsig_0_10z[3:1] = celloutsig_0_3z[12:10] ^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_1z[16:4] = in_data[114:102] ^ in_data[188:176];
  assign celloutsig_0_19z[3:1] = celloutsig_0_0z[4:2] ~^ celloutsig_0_10z[3:1];
  assign _02_[0] = _00_;
  assign _05_[2] = 1'h0;
  assign celloutsig_0_10z[0] = 1'h0;
  assign celloutsig_1_1z[3:0] = 4'h0;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
