      +xm64bit
      +access+r
      port2axis_tb.sv
      port2axis.sv
      routex.sv

      ../kcu1500.gen/sources_1/ip/fifo_generator_0_1/fifo_generator_0_sim_netlist.v

      +libext+.v
      -y /home/cad/Xilinx/Vivado/2022.2/data/verilog/src/unisims
