---
layout: default
title: ESDæ¦‚è¦ã¨ä¿è­·è¨­è¨ˆã®é‡è¦æ€§
---

---

# âš ï¸ ESDæ¦‚è¦ã¨ä¿è­·è¨­è¨ˆã®é‡è¦æ€§  
**âš ï¸ Overview of ESD and Importance of Protection Design**

---

## ğŸ“˜ æ¦‚è¦ / Overview

**ESDï¼ˆElectrostatic Dischargeï¼šé™é›»æ°—æ”¾é›»ï¼‰**ã¨ã¯ã€äººä½“ã‚„è£…ç½®ãªã©ã«è“„ç©ã•ã‚ŒãŸé™é›»æ°—ãŒåŠå°ä½“ãƒãƒƒãƒ—ã«æ”¾é›»ã•ã‚Œã‚‹ç¾è±¡ã§ã™ã€‚  
ç¬é–“çš„ãªé«˜é›»åœ§ï¼ˆæ•°ç™¾Vã€œæ•°kVï¼‰ã¯ã€ICã®å¾®ç´°ãªæ§‹é€ ã‚’ç ´å£Šã—ã€**å‹•ä½œä¸è‰¯ã‚„æ•…éšœã®ä¸»å› **ã¨ãªã‚Šã¾ã™ã€‚

In short, **ESD (Electrostatic Discharge)** is a sudden flow of electricity between two electrically charged objects, often occurring when a person or device touches an IC.  
Such high-voltage pulses (hundreds to thousands of volts) can **damage delicate IC structures**, leading to malfunctions or permanent failure.

> ğŸ¯ **ç¾ä»£ã®å¾®ç´°CMOSã§ã¯ã€ESDå¯¾ç­–ã¯ã€Œè¨­è¨ˆæ®µéšã®å‰ææ¡ä»¶ã€ã‹ã¤ã€Œä¿¡é ¼æ€§è¨­è¨ˆã®èµ·ç‚¹ã€ã§ã™ã€‚**  
> ğŸ¯ **In modern fine CMOS nodes, ESD protection is a "design prerequisite" and the starting point of reliability engineering.**

---

## ğŸ’¡ ãªãœESDãŒå•é¡Œãªã®ã‹ï¼Ÿ / Why is ESD a Critical Issue?

| é …ç›® / Factor       | èª¬æ˜ / Description |
|---------------------|--------------------|
| **é›»åœ§ã‚¹ãƒ‘ã‚¤ã‚¯**<br>Voltage Spike | æ•°nsã€œæ•°10nsã®é–“ã«æ•°kVã®éæ¸¡çš„ãƒ‘ãƒ«ã‚¹ãŒç™ºç”Ÿ<br>Transient pulses of several kV within a few to tens of nanoseconds |
| **é›»æµé‡**<br>Current Surge | ãƒ”ãƒ¼ã‚¯1Aã€œ10Aä»¥ä¸Šæµã‚Œã‚‹ã“ã¨ã‚‚ã‚ã‚‹<br>Peak currents can exceed 1Aâ€“10A |
| **å½±éŸ¿å¯¾è±¡**<br>Target Area | I/Oç«¯å­ã€é›»æº/GNDã€ã‚¢ãƒŠãƒ­ã‚°ç«¯å­ãªã©<br>I/O pins, power/GND lines, analog interfaces |
| **ç ´å£Šçµæœ**<br>Damage Effects | é…¸åŒ–è†œç ´å£Šã€é…ç·šæº¶æ–­ã€å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å‹•ä½œ<br>Gate oxide breakdown, metal fusing, latch-up |

---

## ğŸ§ª ESDã®ä¸»ãªç™ºç”Ÿãƒ¢ãƒ‡ãƒ« / Major ESD Models

| ãƒ¢ãƒ‡ãƒ« / Model | æ„å‘³ãƒ»çŠ¶æ³ / Description | é›»åœ§ãƒ»é›»æµã®ç›®å®‰ / Typical Voltage & Current |
|----------------|---------------------------|---------------------------------------------|
| **HBM**<br>(Human Body Model) | äººä½“ãŒICã«è§¦ã‚ŒãŸã¨ãã®ãƒ¢ãƒ‡ãƒ«<br>Discharge from human body | Â±2kVã€1Aã€œ3A |
| **MM**<br>(Machine Model) | æ©Ÿå™¨ã‚„æ²»å…·ã«ã‚ˆã‚‹æ”¾é›»<br>Discharge from equipment/tools | Â±200Vã€æ•°A |
| **CDM**<br>(Charged Device Model) | ãƒ‡ãƒã‚¤ã‚¹è‡ªä½“ãŒå¸¯é›»ã—ã¦æ”¾é›»<br>IC itself is charged and discharges | Â±1kVã€œ2kVã€10Aä»¥ä¸Šï¼ˆé«˜é€Ÿï¼‰<br>Over 10A at high speed |

> ğŸ’¥ **CDMã¯ç‰¹ã«é«˜é€Ÿã‹ã¤é«˜é›»æµã§ç ´å£ŠåŠ›ãŒå¼·ãã€è¿‘å¹´ã®ä¸»ãªç ´å£Šè¦å› ã§ã™ã€‚**  
> ğŸ’¥ **CDM poses the greatest threat due to its high-speed, high-current discharge characteristics.**

---

## ğŸ”§ è¨­è¨ˆã«ãŠã‘ã‚‹ESDä¿è­·ã®åŸºæœ¬æ–¹é‡  
**ğŸ”§ Basic Principles of ESD Protection in Design**

- **å¤–éƒ¨ã‹ã‚‰ã®æ”¾é›»é›»æµã‚’ç´ æ—©ãé€ƒãŒã™ãƒ‘ã‚¹ã‚’ç”¨æ„ã™ã‚‹**  
  Provide a fast discharge path for incoming ESD current.
- **è„†å¼±ãªé ˜åŸŸï¼ˆã‚²ãƒ¼ãƒˆé…¸åŒ–è†œãªã©ï¼‰ã‚’é€šã•ã›ãªã„**  
  Prevent the discharge current from passing through sensitive areas (e.g., gate oxide).
- **ESDä¿è­·ç´ å­ã¯æœ¬å›è·¯ã®å‰ã«é…ç½®ã™ã‚‹**  
  Place ESD protection devices before the core circuit.

---

## ğŸ” è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«ãŠã‘ã‚‹ä½ç½®ã¥ã‘ / Placement in the Design Flow

```
[å¤–éƒ¨I/O] â†’ [ESDä¿è­·ç´ å­] â†’ [ESDåˆ¶é™æŠµæŠ—] â†’ [æœ¬å›è·¯]
[External I/O] â†’ [ESD Protection Device] â†’ [Current-limiting Resistor] â†’ [Core Circuit]
```

- **ãƒ‘ãƒƒãƒ‰ã‚»ãƒ«å†…ã«ESDç´ å­ã‚’å®Ÿè£…ï¼ˆä¾‹ï¼šGGNMOSã€ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ç­‰ï¼‰**  
  Implement protection devices like GGNMOS or diodes within the pad cell.
- **é›»æºé›»åœ§ã”ã¨ã«æ§‹é€ ã‚’æœ€é©åŒ–ï¼ˆ1.8Vç³»ã€3.3Vç³»ãªã©ï¼‰**  
  Separate and optimize structures by voltage domain (e.g., 1.8V, 3.3V).
- **ã‚¢ãƒŠãƒ­ã‚°ç«¯å­ã‚„ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ä¿¡å·ãƒ©ã‚¤ãƒ³ã¯ç‰¹ã«æ³¨æ„ãŒå¿…è¦**  
  Special care is required for analog or mixed-signal pins.

---

## ğŸ“š æ•™æçš„æ„ç¾© / Educational Significance

- **å›è·¯è¨­è¨ˆè€…ãŒESDå¯¾ç­–ã®å›è·¯ãƒ»ç‰©ç†æ§‹é€ ã‚’ä½“ç³»çš„ã«å­¦ã¹ã‚‹**  
  Enables designers to learn both the **circuit-level and physical aspects** of ESD protection.
- **ç ´å£Šäº‹ä¾‹ã¨å“è³ªä¿è¨¼ã®é–¢é€£ã‚’ç†è§£ã§ãã‚‹**  
  Connects real-world failure cases with **quality assurance practices**.
- **è¨­è¨ˆæ®µéšã‹ã‚‰ã®é˜²å¾¡çš„æ€è€ƒï¼ˆDefensive Designï¼‰ã‚’è‚²æˆ**  
  Cultivates a mindset of **defensive design from the early design phase**.

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ / Next Section

ğŸ‘‰ [`esd_devices.md`](./esd_devices.md)ï¼šESDä¿è­·ç´ å­ã®æ§‹é€ ã¨å‹•ä½œåŸç†ã¸  
ğŸ‘‰ [`esd_devices.md`](./esd_devices.md): Structure and Operating Principles of ESD Protection Devices

---

## ğŸ§­ ç« å…¨ä½“ã¸ã®å°ç·š / Link to Chapter Overview

ğŸ“‚ [ESDä¿è­·è¨­è¨ˆã®ç« ãƒˆãƒƒãƒ—ã¸](../d_chapter3_esd_protection_design/README.md)  
ğŸ“‚ [Back to Chapter Overview: ESD Protection Design](../d_chapter3_esd_protection_design/README.md)

---

Â© 2025 Shinichi Samizo / MIT License



