#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul  2 14:06:29 2021
# Process ID: 16712
# Current directory: C:/Users/admin/Desktop/model_com
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8848 C:\Users\admin\Desktop\model_com\model_com.xpr
# Log file: C:/Users/admin/Desktop/model_com/vivado.log
# Journal file: C:/Users/admin/Desktop/model_com\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/model_com/model_com.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 880.828 ; gain = 133.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 910.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property is_enabled false [get_files  C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/miareg.v]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c09d9718aa2940d6b32799c017416645 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.ireg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cm
Compiling module xil_defaultlib.mireg
Compiling module xil_defaultlib.circle_counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/model_com/model_com.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 14:25:52 2021...
