module clk_divider(clk,clk_2,clk_4);
input clk;
output clk_2,clk_4;
reg [3:0]q=4'b0000;
always @(posedge clk)
begin 
q=q+1'b1;
end
assign clk_2 =q[0];
assign clk_4 =q[1];
endmodule
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
module clk_divider_tb();
reg clk;
wire clk_2,clk_4;
clk_divider dut(clk,clk_2,clk_4);
initial
begin
clk=0;
forever #5 clk=~clk;
end
endmodule
