{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672379760052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672379760052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:55:59 2022 " "Processing started: Fri Dec 30 13:55:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672379760052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379760052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379760052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672379760568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672379760568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectpart2.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectpart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectPart2 " "Found entity 1: FinalProjectPart2" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputnumber " "Found entity 1: inputnumber" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dot_matrix " "Found entity 1: clk_div_dot_matrix" {  } { { "clk_div_dot_matrix.v" "" { Text "C:/Verilog/FinalProject/clk_div_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file absevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABSevenDisplay " "Found entity 1: ABSevenDisplay" {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file numbersevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumberSevenDisplay " "Found entity 1: NumberSevenDisplay" {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672379767386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(33) " "Verilog HDL Instantiation warning at FinalProject.v(33): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672379767402 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(36) " "Verilog HDL Instantiation warning at FinalProject.v(36): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672379767402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672379767448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputnumber inputnumber:inNum " "Elaborating entity \"inputnumber\" for hierarchy \"inputnumber:inNum\"" {  } { { "FinalProject.v" "inNum" { Text "C:/Verilog/FinalProject/FinalProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767448 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inputnumber.v(9) " "Verilog HDL Case Statement information at inputnumber.v(9): all case item expressions in this case statement are onehot" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672379767464 "|FinalProject|inputnumber:inNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProjectPart2 FinalProjectPart2:FP2 " "Elaborating entity \"FinalProjectPart2\" for hierarchy \"FinalProjectPart2:FP2\"" {  } { { "FinalProject.v" "FP2" { Text "C:/Verilog/FinalProject/FinalProject.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FinalProjectPart2.v(34) " "Verilog HDL assignment warning at FinalProjectPart2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer FinalProjectPart2.v(28) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(28): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lockAns FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"lockAns\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(69) " "Verilog HDL Case Statement information at FinalProjectPart2.v(69): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(94) " "Verilog HDL Case Statement information at FinalProjectPart2.v(94): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(129) " "Verilog HDL Case Statement information at FinalProjectPart2.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[0\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[0\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[1\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[1\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[2\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[2\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[3\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[3\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lockAns FinalProjectPart2.v(37) " "Inferred latch for \"lockAns\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[0\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[1\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[2\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[3\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[4\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[5\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[6\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[7\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[8\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[9\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[10\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[11\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[12\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[13\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[14\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[15\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_dot_matrix clk_div_dot_matrix:div_clk " "Elaborating entity \"clk_div_dot_matrix\" for hierarchy \"clk_div_dot_matrix:div_clk\"" {  } { { "FinalProject.v" "div_clk" { Text "C:/Verilog/FinalProject/FinalProject.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:dot\"" {  } { { "FinalProject.v" "dot" { Text "C:/Verilog/FinalProject/FinalProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixDisplay.v(54) " "Verilog HDL assignment warning at DotMatrixDisplay.v(54): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 "|FinalProject|DotMatrixDisplay:dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSevenDisplay ABSevenDisplay:comb_3 " "Elaborating entity \"ABSevenDisplay\" for hierarchy \"ABSevenDisplay:comb_3\"" {  } { { "FinalProject.v" "comb_3" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberSevenDisplay NumberSevenDisplay:comb_4 " "Elaborating entity \"NumberSevenDisplay\" for hierarchy \"NumberSevenDisplay:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767495 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "check inNum " "Port \"check\" does not exist in macrofunction \"inNum\"" {  } { { "FinalProject.v" "inNum" { Text "C:/Verilog/FinalProject/FinalProject.v" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672379767527 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672379767527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672379767589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 30 13:56:07 2022 " "Processing ended: Fri Dec 30 13:56:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672379767589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672379767589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672379767589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379767589 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672379768277 ""}
