INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1 opened at Fri Feb 21 05:31:58 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 2.43 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.52 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c as C
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.c.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.c.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top syrk -name=syrk 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.16 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.pp.0.c.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.75 seconds. Elapsed time: 1 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.67 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=syrk -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=syrk -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.62 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=syrk 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=syrk -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.13 seconds. CPU system time: 0.76 seconds. Elapsed time: 2.97 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.198 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top syrk -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'lprd_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5) in function 'syrk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5) in function 'syrk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5) in function 'syrk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lpwr_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5) in function 'syrk' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5) in function 'syrk' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5) in function 'syrk' completely with a factor of 64.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:39:11) in function 'syrk'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.221 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5:6) in function 'syrk'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5:6) in function 'syrk'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5:6) in function 'syrk'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:5:6) in function 'syrk'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:14:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_C_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:16:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_C_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_C_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32:21)
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.253 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.29 sec.
Command       elaborate done; 4.27 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'syrk' ...
Execute         ap_set_top_model syrk 
Execute         get_model_list syrk -filter all-wo-channel -topdown 
Execute         preproc_iomode -model syrk 
Execute         preproc_iomode -model syrk_Pipeline_lpwr_1_lpwr_2 
Execute         preproc_iomode -model syrk_Pipeline_lp4_lp5 
Execute         preproc_iomode -model syrk_Pipeline_lp1_lp2 
Execute         preproc_iomode -model syrk_Pipeline_lprd_1_lprd_2 
Execute         get_model_list syrk -filter all-wo-channel 
INFO-FLOW: Model list for configure: syrk_Pipeline_lprd_1_lprd_2 syrk_Pipeline_lp1_lp2 syrk_Pipeline_lp4_lp5 syrk_Pipeline_lpwr_1_lpwr_2 syrk
INFO-FLOW: Configuring Module : syrk_Pipeline_lprd_1_lprd_2 ...
Execute         set_default_model syrk_Pipeline_lprd_1_lprd_2 
Execute         apply_spec_resource_limit syrk_Pipeline_lprd_1_lprd_2 
INFO-FLOW: Configuring Module : syrk_Pipeline_lp1_lp2 ...
Execute         set_default_model syrk_Pipeline_lp1_lp2 
Execute         apply_spec_resource_limit syrk_Pipeline_lp1_lp2 
INFO-FLOW: Configuring Module : syrk_Pipeline_lp4_lp5 ...
Execute         set_default_model syrk_Pipeline_lp4_lp5 
Execute         apply_spec_resource_limit syrk_Pipeline_lp4_lp5 
INFO-FLOW: Configuring Module : syrk_Pipeline_lpwr_1_lpwr_2 ...
Execute         set_default_model syrk_Pipeline_lpwr_1_lpwr_2 
Execute         apply_spec_resource_limit syrk_Pipeline_lpwr_1_lpwr_2 
INFO-FLOW: Configuring Module : syrk ...
Execute         set_default_model syrk 
Execute         apply_spec_resource_limit syrk 
INFO-FLOW: Model list for preprocess: syrk_Pipeline_lprd_1_lprd_2 syrk_Pipeline_lp1_lp2 syrk_Pipeline_lp4_lp5 syrk_Pipeline_lpwr_1_lpwr_2 syrk
INFO-FLOW: Preprocessing Module: syrk_Pipeline_lprd_1_lprd_2 ...
Execute         set_default_model syrk_Pipeline_lprd_1_lprd_2 
Execute         cdfg_preprocess -model syrk_Pipeline_lprd_1_lprd_2 
Execute         rtl_gen_preprocess syrk_Pipeline_lprd_1_lprd_2 
INFO-FLOW: Preprocessing Module: syrk_Pipeline_lp1_lp2 ...
Execute         set_default_model syrk_Pipeline_lp1_lp2 
Execute         cdfg_preprocess -model syrk_Pipeline_lp1_lp2 
Execute         rtl_gen_preprocess syrk_Pipeline_lp1_lp2 
INFO-FLOW: Preprocessing Module: syrk_Pipeline_lp4_lp5 ...
Execute         set_default_model syrk_Pipeline_lp4_lp5 
Execute         cdfg_preprocess -model syrk_Pipeline_lp4_lp5 
Execute         rtl_gen_preprocess syrk_Pipeline_lp4_lp5 
INFO-FLOW: Preprocessing Module: syrk_Pipeline_lpwr_1_lpwr_2 ...
Execute         set_default_model syrk_Pipeline_lpwr_1_lpwr_2 
Execute         cdfg_preprocess -model syrk_Pipeline_lpwr_1_lpwr_2 
Execute         rtl_gen_preprocess syrk_Pipeline_lpwr_1_lpwr_2 
INFO-FLOW: Preprocessing Module: syrk ...
Execute         set_default_model syrk 
Execute         cdfg_preprocess -model syrk 
Execute         rtl_gen_preprocess syrk 
INFO-FLOW: Model list for synthesis: syrk_Pipeline_lprd_1_lprd_2 syrk_Pipeline_lp1_lp2 syrk_Pipeline_lp4_lp5 syrk_Pipeline_lpwr_1_lpwr_2 syrk
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'syrk_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model syrk_Pipeline_lprd_1_lprd_2 
Execute         schedule -model syrk_Pipeline_lprd_1_lprd_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.sched.adb -f 
INFO-FLOW: Finish scheduling syrk_Pipeline_lprd_1_lprd_2.
Execute         set_default_model syrk_Pipeline_lprd_1_lprd_2 
Execute         bind -model syrk_Pipeline_lprd_1_lprd_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.bind.adb -f 
INFO-FLOW: Finish binding syrk_Pipeline_lprd_1_lprd_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'syrk_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model syrk_Pipeline_lp1_lp2 
Execute         schedule -model syrk_Pipeline_lp1_lp2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buff_A0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2'.
WARNING: [HLS 200-885] The II Violation in module 'syrk_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation ('buff_A0_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20) on array 'buff_A0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buff_A0'.
WARNING: [HLS 200-885] The II Violation in module 'syrk_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation ('buff_A0_load_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20) on array 'buff_A0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buff_A0'.
WARNING: [HLS 200-885] The II Violation in module 'syrk_Pipeline_lp1_lp2' (loop 'lp1_lp2'): Unable to schedule 'load' operation ('buff_A0_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20) on array 'buff_A0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buff_A0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 331, loop 'lp1_lp2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.51 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.sched.adb -f 
INFO-FLOW: Finish scheduling syrk_Pipeline_lp1_lp2.
Execute         set_default_model syrk_Pipeline_lp1_lp2 
Execute         bind -model syrk_Pipeline_lp1_lp2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.28 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.bind.adb -f 
INFO-FLOW: Finish binding syrk_Pipeline_lp1_lp2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'syrk_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model syrk_Pipeline_lp4_lp5 
Execute         schedule -model syrk_Pipeline_lp4_lp5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.sched.adb -f 
INFO-FLOW: Finish scheduling syrk_Pipeline_lp4_lp5.
Execute         set_default_model syrk_Pipeline_lp4_lp5 
Execute         bind -model syrk_Pipeline_lp4_lp5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.bind.adb -f 
INFO-FLOW: Finish binding syrk_Pipeline_lp4_lp5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'syrk_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model syrk_Pipeline_lpwr_1_lpwr_2 
Execute         schedule -model syrk_Pipeline_lpwr_1_lpwr_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.sched.adb -f 
INFO-FLOW: Finish scheduling syrk_Pipeline_lpwr_1_lpwr_2.
Execute         set_default_model syrk_Pipeline_lpwr_1_lpwr_2 
Execute         bind -model syrk_Pipeline_lpwr_1_lpwr_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.bind.adb -f 
INFO-FLOW: Finish binding syrk_Pipeline_lpwr_1_lpwr_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'syrk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model syrk 
Execute         schedule -model syrk 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.sched.adb -f 
INFO-FLOW: Finish scheduling syrk.
Execute         set_default_model syrk 
Execute         bind -model syrk 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.264 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.bind.adb -f 
INFO-FLOW: Finish binding syrk.
Execute         get_model_list syrk -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess syrk_Pipeline_lprd_1_lprd_2 
Execute         rtl_gen_preprocess syrk_Pipeline_lp1_lp2 
Execute         rtl_gen_preprocess syrk_Pipeline_lp4_lp5 
Execute         rtl_gen_preprocess syrk_Pipeline_lpwr_1_lpwr_2 
Execute         rtl_gen_preprocess syrk 
INFO-FLOW: Model list for RTL generation: syrk_Pipeline_lprd_1_lprd_2 syrk_Pipeline_lp1_lp2 syrk_Pipeline_lp4_lp5 syrk_Pipeline_lpwr_1_lpwr_2 syrk
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'syrk_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model syrk_Pipeline_lprd_1_lprd_2 -top_prefix syrk_ -sub_prefix syrk_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'syrk_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'syrk_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.264 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.rtl_wrap.cfg.tcl 
Execute         gen_rtl syrk_Pipeline_lprd_1_lprd_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/vhdl/syrk_syrk_Pipeline_lprd_1_lprd_2 
Execute         gen_rtl syrk_Pipeline_lprd_1_lprd_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/verilog/syrk_syrk_Pipeline_lprd_1_lprd_2 
Execute         syn_report -csynth -model syrk_Pipeline_lprd_1_lprd_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lprd_1_lprd_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model syrk_Pipeline_lprd_1_lprd_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lprd_1_lprd_2_csynth.xml 
Execute         syn_report -verbosereport -model syrk_Pipeline_lprd_1_lprd_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model syrk_Pipeline_lprd_1_lprd_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.adb 
Execute         db_write -model syrk_Pipeline_lprd_1_lprd_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info syrk_Pipeline_lprd_1_lprd_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'syrk_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model syrk_Pipeline_lp1_lp2 -top_prefix syrk_ -sub_prefix syrk_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'syrk_Pipeline_lp1_lp2' pipeline 'lp1_lp2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'syrk_Pipeline_lp1_lp2' is 36555 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'syrk_Pipeline_lp1_lp2'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.279 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.rtl_wrap.cfg.tcl 
Execute         gen_rtl syrk_Pipeline_lp1_lp2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/vhdl/syrk_syrk_Pipeline_lp1_lp2 
Execute         gen_rtl syrk_Pipeline_lp1_lp2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/verilog/syrk_syrk_Pipeline_lp1_lp2 
Execute         syn_report -csynth -model syrk_Pipeline_lp1_lp2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lp1_lp2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model syrk_Pipeline_lp1_lp2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lp1_lp2_csynth.xml 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model syrk_Pipeline_lp1_lp2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.5 sec.
Execute         db_write -model syrk_Pipeline_lp1_lp2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model syrk_Pipeline_lp1_lp2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info syrk_Pipeline_lp1_lp2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'syrk_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model syrk_Pipeline_lp4_lp5 -top_prefix syrk_ -sub_prefix syrk_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'syrk_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'syrk_Pipeline_lp4_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.295 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.rtl_wrap.cfg.tcl 
Execute         gen_rtl syrk_Pipeline_lp4_lp5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/vhdl/syrk_syrk_Pipeline_lp4_lp5 
Execute         gen_rtl syrk_Pipeline_lp4_lp5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/verilog/syrk_syrk_Pipeline_lp4_lp5 
Execute         syn_report -csynth -model syrk_Pipeline_lp4_lp5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lp4_lp5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model syrk_Pipeline_lp4_lp5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lp4_lp5_csynth.xml 
Execute         syn_report -verbosereport -model syrk_Pipeline_lp4_lp5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model syrk_Pipeline_lp4_lp5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.adb 
Execute         db_write -model syrk_Pipeline_lp4_lp5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info syrk_Pipeline_lp4_lp5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'syrk_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model syrk_Pipeline_lpwr_1_lpwr_2 -top_prefix syrk_ -sub_prefix syrk_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'syrk_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'syrk_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.295 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.rtl_wrap.cfg.tcl 
Execute         gen_rtl syrk_Pipeline_lpwr_1_lpwr_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/vhdl/syrk_syrk_Pipeline_lpwr_1_lpwr_2 
Execute         gen_rtl syrk_Pipeline_lpwr_1_lpwr_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/verilog/syrk_syrk_Pipeline_lpwr_1_lpwr_2 
Execute         syn_report -csynth -model syrk_Pipeline_lpwr_1_lpwr_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lpwr_1_lpwr_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model syrk_Pipeline_lpwr_1_lpwr_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_Pipeline_lpwr_1_lpwr_2_csynth.xml 
Execute         syn_report -verbosereport -model syrk_Pipeline_lpwr_1_lpwr_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model syrk_Pipeline_lpwr_1_lpwr_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.adb 
Execute         db_write -model syrk_Pipeline_lpwr_1_lpwr_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info syrk_Pipeline_lpwr_1_lpwr_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'syrk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model syrk -top_prefix  -sub_prefix syrk_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'syrk/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'syrk/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'syrk/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'syrk/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'syrk/C_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'syrk' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'syrk'.
INFO: [RTMG 210-278] Implementing memory 'syrk_buff_A0_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'syrk_buff_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'syrk_buff_C_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.296 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.rtl_wrap.cfg.tcl 
Execute         gen_rtl syrk -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/vhdl/syrk 
Execute         gen_rtl syrk -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/verilog/syrk 
Execute         syn_report -csynth -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/syrk_csynth.xml 
Execute         syn_report -verbosereport -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.34 sec.
Execute         db_write -model syrk -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.adb 
Execute         db_write -model syrk -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info syrk -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.constraint.tcl 
Execute         syn_report -designview -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.design.xml 
Command         syn_report done; 0.48 sec.
Execute         syn_report -csynthDesign -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model syrk -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.protoinst 
Execute         sc_get_clocks syrk 
Execute         sc_get_portdomain syrk 
INFO-FLOW: Model list for RTL component generation: syrk_Pipeline_lprd_1_lprd_2 syrk_Pipeline_lp1_lp2 syrk_Pipeline_lp4_lp5 syrk_Pipeline_lpwr_1_lpwr_2 syrk
INFO-FLOW: Handling components in module [syrk_Pipeline_lprd_1_lprd_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.compgen.tcl 
INFO-FLOW: Found component syrk_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [syrk_Pipeline_lp1_lp2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.compgen.tcl 
INFO-FLOW: Found component syrk_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model syrk_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component syrk_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model syrk_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component syrk_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [syrk_Pipeline_lp4_lp5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.compgen.tcl 
INFO-FLOW: Found component syrk_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [syrk_Pipeline_lpwr_1_lpwr_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.compgen.tcl 
INFO-FLOW: Found component syrk_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [syrk] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.compgen.tcl 
INFO-FLOW: Found component syrk_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model syrk_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component syrk_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model syrk_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component syrk_buff_A0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model syrk_buff_A0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component syrk_buff_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model syrk_buff_B_RAM_AUTO_1R1W
INFO-FLOW: Found component syrk_buff_C_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model syrk_buff_C_out_RAM_AUTO_1R1W
INFO-FLOW: Append model syrk_Pipeline_lprd_1_lprd_2
INFO-FLOW: Append model syrk_Pipeline_lp1_lp2
INFO-FLOW: Append model syrk_Pipeline_lp4_lp5
INFO-FLOW: Append model syrk_Pipeline_lpwr_1_lpwr_2
INFO-FLOW: Append model syrk
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: syrk_flow_control_loop_pipe_sequential_init syrk_fadd_32ns_32ns_32_5_full_dsp_1 syrk_fmul_32ns_32ns_32_4_max_dsp_1 syrk_flow_control_loop_pipe_sequential_init syrk_flow_control_loop_pipe_sequential_init syrk_flow_control_loop_pipe_sequential_init syrk_fadd_32ns_32ns_32_5_full_dsp_1 syrk_fmul_32ns_32ns_32_4_max_dsp_1 syrk_buff_A0_RAM_1WNR_AUTO_1R1W syrk_buff_B_RAM_AUTO_1R1W syrk_buff_C_out_RAM_AUTO_1R1W syrk_Pipeline_lprd_1_lprd_2 syrk_Pipeline_lp1_lp2 syrk_Pipeline_lp4_lp5 syrk_Pipeline_lpwr_1_lpwr_2 syrk
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model syrk_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model syrk_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model syrk_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model syrk_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model syrk_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model syrk_buff_A0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model syrk_buff_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model syrk_buff_C_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model syrk_Pipeline_lprd_1_lprd_2
INFO-FLOW: To file: write model syrk_Pipeline_lp1_lp2
INFO-FLOW: To file: write model syrk_Pipeline_lp4_lp5
INFO-FLOW: To file: write model syrk_Pipeline_lpwr_1_lpwr_2
INFO-FLOW: To file: write model syrk
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db' modelList='syrk_flow_control_loop_pipe_sequential_init
syrk_fadd_32ns_32ns_32_5_full_dsp_1
syrk_fmul_32ns_32ns_32_4_max_dsp_1
syrk_flow_control_loop_pipe_sequential_init
syrk_flow_control_loop_pipe_sequential_init
syrk_flow_control_loop_pipe_sequential_init
syrk_fadd_32ns_32ns_32_5_full_dsp_1
syrk_fmul_32ns_32ns_32_4_max_dsp_1
syrk_buff_A0_RAM_1WNR_AUTO_1R1W
syrk_buff_B_RAM_AUTO_1R1W
syrk_buff_C_out_RAM_AUTO_1R1W
syrk_Pipeline_lprd_1_lprd_2
syrk_Pipeline_lp1_lp2
syrk_Pipeline_lp4_lp5
syrk_Pipeline_lpwr_1_lpwr_2
syrk
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.299 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='syrk_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='syrk_flow_control_loop_pipe_sequential_init
syrk_fadd_32ns_32ns_32_5_full_dsp_1
syrk_fmul_32ns_32ns_32_4_max_dsp_1
syrk_flow_control_loop_pipe_sequential_init
syrk_flow_control_loop_pipe_sequential_init
syrk_flow_control_loop_pipe_sequential_init
syrk_fadd_32ns_32ns_32_5_full_dsp_1
syrk_fmul_32ns_32ns_32_4_max_dsp_1
syrk_buff_A0_RAM_1WNR_AUTO_1R1W
syrk_buff_B_RAM_AUTO_1R1W
syrk_buff_C_out_RAM_AUTO_1R1W
syrk_Pipeline_lprd_1_lprd_2
syrk_Pipeline_lp1_lp2
syrk_Pipeline_lp4_lp5
syrk_Pipeline_lpwr_1_lpwr_2
syrk
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lprd_1_lprd_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp1_lp2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lp4_lp5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk_Pipeline_lpwr_1_lpwr_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/syrk.constraint.tcl 
Execute         sc_get_clocks syrk 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/impl/misc/syrk_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk/solution1/impl/misc/syrk_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST syrk MODULE2INSTS {syrk syrk syrk_Pipeline_lprd_1_lprd_2 grp_syrk_Pipeline_lprd_1_lprd_2_fu_68 syrk_Pipeline_lp1_lp2 grp_syrk_Pipeline_lp1_lp2_fu_84 syrk_Pipeline_lp4_lp5 grp_syrk_Pipeline_lp4_lp5_fu_93 syrk_Pipeline_lpwr_1_lpwr_2 grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101} INST2MODULE {syrk syrk grp_syrk_Pipeline_lprd_1_lprd_2_fu_68 syrk_Pipeline_lprd_1_lprd_2 grp_syrk_Pipeline_lp1_lp2_fu_84 syrk_Pipeline_lp1_lp2 grp_syrk_Pipeline_lp4_lp5_fu_93 syrk_Pipeline_lp4_lp5 grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101 syrk_Pipeline_lpwr_1_lpwr_2} INSTDATA {syrk {DEPTH 1 CHILDREN {grp_syrk_Pipeline_lprd_1_lprd_2_fu_68 grp_syrk_Pipeline_lp1_lp2_fu_84 grp_syrk_Pipeline_lp4_lp5_fu_93 grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101}} grp_syrk_Pipeline_lprd_1_lprd_2_fu_68 {DEPTH 2 CHILDREN {}} grp_syrk_Pipeline_lp1_lp2_fu_84 {DEPTH 2 CHILDREN {}} grp_syrk_Pipeline_lp4_lp5_fu_93 {DEPTH 2 CHILDREN {}} grp_syrk_Pipeline_lpwr_1_lpwr_2_fu_101 {DEPTH 2 CHILDREN {}}} MODULEDATA {syrk_Pipeline_lprd_1_lprd_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_1_fu_173_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11 VARIABLE add_ln11_1 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_185_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:11 VARIABLE add_ln11 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_229_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:13 VARIABLE add_ln13 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_242_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:12 VARIABLE add_ln12 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} syrk_Pipeline_lp1_lp2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_1686_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE add_ln20_1 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1695_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE add_ln20 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_1_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U25 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_2_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U26 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_3_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U27 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_4_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U28 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_5_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U29 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_6_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U30 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_7_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_8_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_9_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U33 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_mid2_11 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U34 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_10_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U35 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_11_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U36 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_12_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U37 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_13_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U38 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_14_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_16_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U25 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_17_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U26 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_18_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U27 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_19_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U28 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_20_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U29 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_21_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U30 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_22_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_23_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_24_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U33 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_25_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U34 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_26_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U35 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_27_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U36 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_28_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U37 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_29_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U38 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_30_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_32_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U25 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_33_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U26 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_34_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U27 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_35_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U28 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_36_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U29 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_37_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U30 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_38_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_39_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_40_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U33 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_41_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U34 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_42_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U35 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_43_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U36 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_44_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U37 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_45_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U38 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_46_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U24 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_48_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U25 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_49_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U26 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_50_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U27 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_51_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U28 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_52_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U29 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_53_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U30 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_54_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U31 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_55_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U32 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_56_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U33 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_57_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U34 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_58_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U35 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_59_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U36 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_60_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U37 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_61_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U38 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE mul_62_mid2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_12_fu_3161_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:20 VARIABLE empty_12 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U39 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_1 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_2 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_3 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U43 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_4 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_4 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U44 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_5 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_5 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U45 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_6 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_6 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_7 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_7 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_8 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_8 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U48 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_9 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_9 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U49 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_s LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_s LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_10 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_10 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_11 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U10 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_11 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_12 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U10 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_12 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U53 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_13 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U10 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_13 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U54 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_14 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U10 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_14 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U39 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_15 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U11 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_15 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_16 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U11 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_16 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_17 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U11 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_17 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_18 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U11 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_18 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U43 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_19 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U12 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_19 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U44 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_20 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U12 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_20 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U45 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_21 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U12 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_21 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_22 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U12 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_22 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_23 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U13 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_23 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U48 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_24 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U13 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_24 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U49 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_25 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U13 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_25 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_26 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U13 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_26 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_27 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U14 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_27 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_28 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U14 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_28 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U53 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_29 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U14 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_29 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U54 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_30 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U14 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_30 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U39 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_31 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_31 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_32 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_32 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_33 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_33 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_34 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U15 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_34 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U43 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_35 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_35 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U44 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_36 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_36 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U45 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_37 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_37 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_38 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U16 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_38 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_39 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_39 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U48 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_40 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_40 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U49 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_41 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_41 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_42 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_42 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_43 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U18 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_43 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_44 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U18 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_44 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U53 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_45 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U18 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_45 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U54 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_46 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U18 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_46 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U39 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_47 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U19 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_47 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_48 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U19 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_48 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_49 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U19 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_49 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_50 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U19 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_50 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U43 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_51 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_51 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U44 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_52 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_52 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U45 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_53 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_53 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U46 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_54 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U20 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_54 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U47 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_55 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_55 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U48 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_56 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_56 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U49 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_57 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_57 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U50 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_58 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U21 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_58 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U51 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_59 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_59 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U52 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_60 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_60 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U53 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_61 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_61 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U54 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE mul2_62 LOOP lp1_lp2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U22 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:24 VARIABLE add_62 LOOP lp1_lp2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_3141_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:21 VARIABLE add_ln21 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 123 BRAM 0 URAM 0}} syrk_Pipeline_lp4_lp5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_125_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29 VARIABLE add_ln29_1 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_137_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:29 VARIABLE add_ln29 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_181_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:32 VARIABLE add_ln32 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_193_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:30 VARIABLE add_ln30 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} syrk_Pipeline_lpwr_1_lpwr_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_110_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:38 VARIABLE add_ln38_1 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_122_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:38 VARIABLE add_ln38 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_166_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:41 VARIABLE add_ln41 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_183_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:39 VARIABLE add_ln39 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} syrk {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME buff_A0_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:7 VARIABLE buff_A0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME buff_A1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:7 VARIABLE buff_A1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:8 VARIABLE buff_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_C_out_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syrk/syrk.c:9 VARIABLE buff_C_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 128 BRAM 0 URAM 32}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.303 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for syrk.
INFO: [VLOG 209-307] Generating Verilog RTL for syrk.
Execute         syn_report -model syrk -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 284.33 MHz
Command       autosyn done; 11.56 sec.
Command     csynth_design done; 15.91 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.62 seconds. CPU system time: 1.79 seconds. Elapsed time: 15.91 seconds; current allocated memory: 109.719 MB.
Execute     cleanup_all 
