Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 22:45:21 2024
| Host         : eecs-digital-41 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 com_sprite_mario/palette_ram/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tally_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.486ns  (logic 3.290ns (26.350%)  route 9.196ns (73.650%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 11.920 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1101, estimated)     1.599    -0.990    com_sprite_mario/palette_ram/clk_pixel
    RAMB18_X0Y10         RAMB18E1                                     r  com_sprite_mario/palette_ram/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882    -0.108 f  com_sprite_mario/palette_ram/BRAM_reg/DOADO[10]
                         net (fo=2, estimated)        1.177     1.069    com_sprite_mario/palette_ram/ram_data_0[10]
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.152     1.221 f  com_sprite_mario/palette_ram/tmds_out[4]_i_11__0/O
                         net (fo=1, estimated)        0.758     1.979    com_sprite_mario/palette_ram/tmds_out[4]_i_11__0_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.326     2.305 r  com_sprite_mario/palette_ram/tmds_out[4]_i_5/O
                         net (fo=37, estimated)       0.881     3.186    com_sprite_mario/palette_ram/BRAM_reg_2
    SLICE_X7Y23          LUT2 (Prop_lut2_I0_O)        0.150     3.336 f  com_sprite_mario/palette_ram/tmds_out[4]_i_6__0/O
                         net (fo=5, estimated)        0.986     4.322    com_sprite_mario/palette_ram/tmds_out[4]_i_9
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.648 r  com_sprite_mario/palette_ram/tmds_out[4]_i_3__1/O
                         net (fo=3, estimated)        1.052     5.700    com_sprite_mario/palette_ram/tmds_out[4]_i_3__1_n_0
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.146     5.846 r  com_sprite_mario/palette_ram/tally[1]_i_4__1/O
                         net (fo=1, estimated)        0.793     6.639    com_sprite_mario/palette_ram/tally[1]_i_4__1_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.328     6.967 r  com_sprite_mario/palette_ram/tally[1]_i_3__1/O
                         net (fo=29, estimated)       0.915     7.882    com_sprite_mario/palette_ram/tally[1]_i_3__1_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.150     8.032 r  com_sprite_mario/palette_ram/tally[4]_i_25__0/O
                         net (fo=9, estimated)        0.772     8.804    com_sprite_mario/palette_ram/tally[4]_i_25__0_n_0
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.352     9.156 r  com_sprite_mario/palette_ram/tally[4]_i_12__1/O
                         net (fo=3, estimated)        0.333     9.489    com_sprite_mario/palette_ram/tally[4]_i_12__1_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.326     9.815 r  com_sprite_mario/palette_ram/tally[4]_i_3__1/O
                         net (fo=13, estimated)       1.051    10.866    com_sprite_mario/palette_ram/tally[4]_i_3__1_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.152    11.018 r  com_sprite_mario/palette_ram/tally[1]_i_1__1/O
                         net (fo=1, estimated)        0.478    11.496    tmds_blue/D[0]
    SLICE_X2Y16          FDRE                                         r  tmds_blue/tally_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1101, estimated)     1.515    11.920    tmds_blue/clk_pixel
    SLICE_X2Y16          FDRE                                         r  tmds_blue/tally_reg[1]/C
                         clock pessimism              0.553    12.472    
                         clock uncertainty           -0.168    12.304    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.240    12.064    tmds_blue/tally_reg[1]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.568    




