#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 14 19:48:53 2020
# Process ID: 7388
# Current directory: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1
# Command line: vivado.exe -log Top_Level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl
# Log file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1/Top_Level.vds
# Journal file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 729.449 ; gain = 177.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:15]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1/.Xil/Vivado-7388-DESKTOP-ECPARC8/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'clk_wiz_0' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:28]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1/.Xil/Vivado-7388-DESKTOP-ECPARC8/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'LED_Strip_Control' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:18]
	Parameter g_NUMBER_OF_LEDS bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SPI_Master' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:24]
	Parameter g_SPI_CLK bound to: 1000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_TX_DV_reg was removed.  [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SPI_Master' (1#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:24]
WARNING: [Synth 8-614] signal 'r_Half_Clk' is read in the process but is not in the sensitivity list [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'LED_Strip_Control' (2#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/LED_Strip_Control.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (3#1) [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/Top_Level.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 793.965 ; gain = 242.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 793.965 ; gain = 242.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 793.965 ; gain = 242.117
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]
Finished Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/constrs_1/new/top_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 908.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 908.023 ; gain = 356.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 908.023 ; gain = 356.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_Clk. (constraint file  {c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_Clk. (constraint file  {c:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 908.023 ; gain = 356.176
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'o_SPI_Clk_reg' into 'r_Current_Edge_reg' [C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.srcs/sources_1/new/SPI_Master.vhd:41]
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'LED_Strip_Control'
INFO: [Synth 8-802] inferred FSM for state register 'r_LED_STATE_reg' in module 'LED_Strip_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  global |                             0001 |                               00
                    blue |                             0010 |                               01
                   green |                             0100 |                               10
                     red |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_LED_STATE_reg' using encoding 'one-hot' in module 'LED_Strip_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             start_frame |                              001 |                               00
               pixel_rgb |                              010 |                               01
               end_frame |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'LED_Strip_Control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 908.023 ; gain = 356.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module LED_Strip_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[7]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[6]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[5]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[4]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[3]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[2]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/r_TX_Byte_reg[1]' (FDE) to 'SPI/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[7]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[6]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[6]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[5]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[5]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[4]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[4]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[3]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[3]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[2]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[2]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI/spi/r_TX_Byte_reg[1]' (FDCE) to 'SPI/spi/r_TX_Byte_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 908.023 ; gain = 356.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'your_instance_name/clk_out1' to pin 'your_instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 908.023 ; gain = 356.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 909.816 ; gain = 357.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 910.969 ; gain = 359.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     6|
|3     |LUT1             |     3|
|4     |LUT2             |     4|
|5     |LUT3             |    10|
|6     |LUT4             |    12|
|7     |LUT5             |    11|
|8     |LUT6             |    11|
|9     |FDCE             |    21|
|10    |FDPE             |     3|
|11    |FDRE             |    26|
|12    |IBUF             |     1|
|13    |OBUF             |     3|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   112|
|2     |  SPI    |LED_Strip_Control |   107|
|3     |    spi  |SPI_Master        |    28|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 915.652 ; gain = 249.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 915.652 ; gain = 363.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 931.898 ; gain = 622.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Strip/Addressable_Strips.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 19:49:55 2020...
