INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1094/Desktop/lab-2/lab-2.srcs/sources_1/new/adder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1094/Desktop/lab-2/lab-2.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/2018csb1094/Desktop/lab-2/lab-2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
