{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1068:1078@HdlIdDef", "\n  // internal signals\n\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1073:1083", "  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1069:1079", "  // internal signals\n\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1074:1084", "  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n  // instantiations\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1070:1080", "\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1075:1085", "  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n  // instantiations\n\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1066:1076", "  localparam  integer NUM_OF_LANES = (TX_NUM_OF_LANES > RX_NUM_OF_LANES) ?\n    TX_NUM_OF_LANES : RX_NUM_OF_LANES;\n\n  // internal signals\n\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1071:1081", "  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1067:1077", "    TX_NUM_OF_LANES : RX_NUM_OF_LANES;\n\n  // internal signals\n\n  wire            qpll2ch_clk_0;\n  wire            qpll2ch_ref_clk_0;\n  wire            qpll2ch_locked_0;\n  wire            qpll2ch_clk_4;\n  wire            qpll2ch_ref_clk_4;\n  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr.v@1076:1086", "  wire            qpll2ch_locked_4;\n  wire            qpll2ch_clk_8;\n  wire            qpll2ch_ref_clk_8;\n  wire            qpll2ch_locked_8;\n  wire            qpll2ch_clk_12;\n  wire            qpll2ch_ref_clk_12;\n  wire            qpll2ch_locked_12;\n\n  // instantiations\n\n  generate\n"]], "Diff Content": {"Delete": [], "Add": [[1073, "  wire            qpll1_clk_0;\n"], [1073, "  wire            qpll1_ref_clk_0;\n"], [1073, "  wire            qpll1_locked_0;\n"], [1073, "  wire [ 1:0]     sys_clk_sel_0;\n"], [1073, "  wire            qpll_sel_0;\n"]]}}