<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>HDLbits on Rain Hu&#39;s Workspace</title>
    <link>http://localhost:1313/tags/hdlbits/</link>
    <description>Recent content in HDLbits on Rain Hu&#39;s Workspace</description>
    <generator>Hugo -- 0.139.2</generator>
    <language>zh-tw</language>
    <lastBuildDate>Sat, 28 May 2022 00:10:20 +0800</lastBuildDate>
    <atom:link href="http://localhost:1313/tags/hdlbits/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>[VHDL] HDLbits 1 - Getting Started</title>
      <link>http://localhost:1313/verilog/hdlbits1/</link>
      <pubDate>Sat, 28 May 2022 00:10:20 +0800</pubDate>
      <guid>http://localhost:1313/verilog/hdlbits1/</guid>
      <description>Verilog tutorial</description>
    </item>
    <item>
      <title>[VHDL] HDLbits 2 - Verilog Language</title>
      <link>http://localhost:1313/verilog/hdlbits2/</link>
      <pubDate>Sat, 28 May 2022 00:10:20 +0800</pubDate>
      <guid>http://localhost:1313/verilog/hdlbits2/</guid>
      <description>Verilog tutorial</description>
    </item>
    <item>
      <title>[VHDL] HDLbits 3 - Circuits</title>
      <link>http://localhost:1313/verilog/hdlbits3/</link>
      <pubDate>Sat, 28 May 2022 00:10:20 +0800</pubDate>
      <guid>http://localhost:1313/verilog/hdlbits3/</guid>
      <description>Verilog tutorial</description>
    </item>
    <item>
      <title>[VHDL] HDLbits 4 - Verification: Reading Simulations</title>
      <link>http://localhost:1313/verilog/hdlbits4/</link>
      <pubDate>Sat, 28 May 2022 00:10:20 +0800</pubDate>
      <guid>http://localhost:1313/verilog/hdlbits4/</guid>
      <description>Verilog tutorial</description>
    </item>
    <item>
      <title>[VHDL] HDLbits 5 - Verification: Writing Testbenches</title>
      <link>http://localhost:1313/verilog/hdlbits5/</link>
      <pubDate>Sat, 28 May 2022 00:10:20 +0800</pubDate>
      <guid>http://localhost:1313/verilog/hdlbits5/</guid>
      <description>Verilog tutorial</description>
    </item>
    <item>
      <title>[VHDL] HDLbits 6 - CS450</title>
      <link>http://localhost:1313/verilog/hdlbits6/</link>
      <pubDate>Sat, 28 May 2022 00:10:20 +0800</pubDate>
      <guid>http://localhost:1313/verilog/hdlbits6/</guid>
      <description>Verilog tutorial</description>
    </item>
  </channel>
</rss>
