//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\fpga\gowin_flipflop_drainer\impl\gwsynthesis\gowin_flipflop_drainer.vg
<Physical Constraints File>: C:\fpga\gowin_flipflop_drainer\src\pin_constraints.cst
<Timing Constraints File>: ---
<Version>: V1.9.8.09
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9C
<Created Time>: Mon Jan 02 23:49:05 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:6872
<Numbers of Endpoints Analyzed>:3005
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
               Clock Name                   Type      Period   Frequency    Rise     Fall        Source                    Master                       Objects          
 ======================================= =========== ======== ============ ======= ======== ================= ================================= ======================== 
  clk                                     Base        37.037   27.000MHz    0.000   18.519                                                       clk_ibuf/I              
  hdmi_pll/CLKOUT.default_gen_clk         Generated   1.883    531.000MHz   0.000   0.942    clk_ibuf/I        clk                               hdmi_pll/CLKOUT         
  hdmi_pll/CLKOUTP.default_gen_clk        Generated   1.883    531.000MHz   0.000   0.942    clk_ibuf/I        clk                               hdmi_pll/CLKOUTP        
  hdmi_pll/CLKOUTD.default_gen_clk        Generated   3.766    265.500MHz   0.000   1.883    clk_ibuf/I        clk                               hdmi_pll/CLKOUTD        
  hdmi_pll/CLKOUTD3.default_gen_clk       Generated   5.650    177.000MHz   0.000   2.825    clk_ibuf/I        clk                               hdmi_pll/CLKOUTD3       
  hdmi_clock_div/CLKOUT.default_gen_clk   Generated   9.416    106.200MHz   0.000   4.708    hdmi_pll/CLKOUT   hdmi_pll/CLKOUT.default_gen_clk   hdmi_clock_div/CLKOUT   

2.3 Max Frequency Summary
  NO.                Clock Name                  Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============== ============== ======= ======== 
  1     hdmi_clock_div/CLKOUT.default_gen_clk   106.200(MHz)   124.746(MHz)   5       TOP     
No timing paths to get frequency of clk!
No timing paths to get frequency of hdmi_pll/CLKOUT.default_gen_clk!
No timing paths to get frequency of hdmi_pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of hdmi_pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of hdmi_pll/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
               Clock Name                 Analysis Type   EndPoints TNS   Number of EndPoints  
 ======================================= =============== =============== ===================== 
  clk                                     setup           0.000           0                    
  clk                                     hold            0.000           0                    
  hdmi_pll/CLKOUT.default_gen_clk         setup           0.000           0                    
  hdmi_pll/CLKOUT.default_gen_clk         hold            0.000           0                    
  hdmi_pll/CLKOUTP.default_gen_clk        setup           0.000           0                    
  hdmi_pll/CLKOUTP.default_gen_clk        hold            0.000           0                    
  hdmi_pll/CLKOUTD.default_gen_clk        setup           0.000           0                    
  hdmi_pll/CLKOUTD.default_gen_clk        hold            0.000           0                    
  hdmi_pll/CLKOUTD3.default_gen_clk       setup           0.000           0                    
  hdmi_pll/CLKOUTD3.default_gen_clk       hold            0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   setup           0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack              From Node                           To Node                              From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================== ================================= =========================================== =========================================== ========== ============ ============ 
  1             1.400        hdmi_out/encode_g/bias_0_s0/Q      hdmi_out/encode_g/bias_2_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.616       
  2             1.716        hdmi_out/encode_g/bias_0_s0/Q      hdmi_out/encode_g/bias_1_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.301       
  3             1.785        hdmi_out/encode_g/bias_0_s0/Q      hdmi_out/encode_g/bias_0_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        7.231       
  4             2.076        hdmi_out/encode_g/shl18_0_s0/Q     hdmi_out/encode_g/bias_3_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.941       
  5             2.483        hdmi_out/encode_b/not_den18_s0/Q   hdmi_out/encode_r/o_tmds_3_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.534       
  6             2.652        hdmi_out/encode_b/not_den18_s0/Q   hdmi_out/encode_r/o_tmds_1_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.364       
  7             2.739        hdmi_out/encode_r/bias_0_s0/Q      hdmi_out/encode_r/bias_3_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.277       
  8             2.763        hdmi_out/encode_b/bias_2_s0/Q      hdmi_out/encode_b/o_tmds_9_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.254       
  9             2.801        hdmi_out/encode_b/shr18_0_s0/Q     hdmi_out/encode_b/bias_1_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.215       
  10            2.806        hdmi_out/encode_b/shr18_0_s0/Q     hdmi_out/encode_b/bias_3_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.211       
  11            2.919        hdmi_out/encode_b/shr18_0_s0/Q     hdmi_out/encode_b/bias_2_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.097       
  12            2.967        hdmi_out/encode_b/not_den18_s0/Q   hdmi_out/encode_r/o_tmds_2_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.049       
  13            3.116        hdmi_out/encode_b/bias_2_s0/Q      hdmi_out/encode_b/o_tmds_4_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.900       
  14            3.136        hdmi_out/encode_b/not_den18_s0/Q   hdmi_out/encode_r/o_tmds_0_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.880       
  15            3.148        hdmi_out/encode_b/not_den18_s0/Q   hdmi_out/encode_r/o_tmds_7_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.869       
  16            3.170        hdmi_out/encode_g/bias_0_s0/Q      hdmi_out/encode_g/o_tmds_9_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.846       
  17            3.205        hdmi_out/encode_g/bias_0_s0/Q      hdmi_out/encode_g/o_tmds_0_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.811       
  18            3.205        hdmi_out/encode_g/bias_0_s0/Q      hdmi_out/encode_g/o_tmds_1_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.811       
  19            3.253        hdmi_out/encode_r/shr18_0_s0/Q     hdmi_out/encode_r/bias_2_s0/D     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.763       
  20            3.281        hdmi_out/encode_b/bias_2_s0/Q      hdmi_out/encode_b/o_tmds_6_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.735       
  21            3.287        hdmi_out/encode_b/bias_2_s0/Q      hdmi_out/encode_b/o_tmds_1_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.730       
  22            3.313        hdmi_out/encode_b/not_den18_s0/Q   hdmi_out/encode_r/o_tmds_6_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        5.704       
  23            3.345        ds/x_11_s0/Q                       ds/y_7_s0/SET                     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.027       
  24            3.345        ds/x_11_s0/Q                       ds/y_8_s0/SET                     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.027       
  25            3.345        ds/x_11_s0/Q                       ds/y_9_s0/SET                     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   9.416      0.000        6.027       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                           To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ==================================== =========================================== =========================================== ========== ============ ============ 
  1             0.553        hdmi_out/encode_r/enc10_5_s0/Q   hdmi_out/encode_r/enc11_0_s6/DI[1]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  2             0.553        hdmi_out/encode_r/enc10_4_s0/Q   hdmi_out/encode_r/enc11_0_s6/DI[0]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  3             0.553        hdmi_out/encode_r/enc10_3_s0/Q   hdmi_out/encode_r/enc11_0_s4/DI[3]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  4             0.553        hdmi_out/encode_r/enc10_1_s0/Q   hdmi_out/encode_r/enc11_0_s4/DI[1]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  5             0.553        hdmi_out/encode_g/enc10_5_s0/Q   hdmi_out/encode_g/enc11_0_s6/DI[1]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  6             0.553        hdmi_out/encode_b/enc10_4_s0/Q   hdmi_out/encode_b/enc11_0_s6/DI[0]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  7             0.553        hdmi_out/encode_b/enc10_3_s0/Q   hdmi_out/encode_b/enc11_0_s4/DI[3]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.568       
  8             0.557        hdmi_out/encode_g/enc10_6_s0/Q   hdmi_out/encode_g/enc11_0_s6/DI[2]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  9             0.562        hdmi_out/encode_r/dat3_3_s0/Q    hdmi_out/encode_r/par4_1_s0/SET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  10            0.562        hdmi_out/encode_g/dat3_3_s0/Q    hdmi_out/encode_g/par4_1_s0/SET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  11            0.562        hdmi_out/encode_b/dat3_3_s0/Q    hdmi_out/encode_b/par4_3_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  12            0.568        hdmi_out/encode_b/dat4_4_s1/Q    hdmi_out/encode_b/par5_1_s0/SET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.583       
  13            0.584        hdmi_out/encode_g/enc10_7_s0/Q   hdmi_out/encode_g/enc11_0_s6/DI[3]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.599       
  14            0.584        hdmi_out/encode_g/enc10_0_s0/Q   hdmi_out/encode_g/tpb11_0_s0/RESET   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.599       
  15            0.584        hdmi_out/encode_b/dat3_3_s0/Q    hdmi_out/encode_b/par4_1_s0/SET      hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.599       
  16            0.709        flipflop_drainer/a0_3_s0/Q       flipflop_drainer/a0_3_s0/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  17            0.709        ds/y_0_s1/Q                      ds/y_0_s1/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  18            0.709        ds/x_0_s0/Q                      ds/x_0_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  19            0.710        flipflop_drainer/a0_1_s0/Q       flipflop_drainer/a0_1_s0/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  20            0.730        ds/y_3_s0/Q                      ds/y_3_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.730       
  21            0.730        ds/x_7_s0/Q                      ds/x_7_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.730       
  22            0.731        ds/y_7_s0/Q                      ds/y_7_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  23            0.731        ds/y_9_s0/Q                      ds/y_9_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  24            0.731        ds/x_3_s0/Q                      ds/x_3_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  25            0.731        ds/x_9_s0/Q                      ds/x_9_s0/D                          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                              Objects              
 ======== ======= ============== ================ ================= ======================================= ================================ 
  1        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_11_s0                      
  2        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_9_s0                       
  3        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_5_s0                       
  4        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/y_10_s0                      
  5        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/o_x_6_s0                     
  6        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/o_color_19_s0  
  7        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a11_3_s0       
  8        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a43_3_s0       
  9        3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a107_3_s0      
  10       3.384   4.634          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   flipflop_drainer/a235_3_s0      

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.400
Data Arrival Time : 8.188
Data Required Time: 9.588
From              : bias_0_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.831   1.801   tNET   FF   2        R4C38[0][A]   hdmi_out/encode_g/n178_s/I0            
  3.789   0.958   tINS   FF   1        R4C38[0][A]   hdmi_out/encode_g/n178_s/COUT          
  3.789   0.000   tNET   FF   2        R4C38[0][B]   hdmi_out/encode_g/n177_s/CIN           
  3.846   0.057   tINS   FF   1        R4C38[0][B]   hdmi_out/encode_g/n177_s/COUT          
  3.846   0.000   tNET   FF   2        R4C38[1][A]   hdmi_out/encode_g/n176_s/CIN           
  4.409   0.563   tINS   FF   1        R4C38[1][A]   hdmi_out/encode_g/n176_s/SUM           
  5.868   1.459   tNET   FF   1        R4C43[3][A]   hdmi_out/encode_g/n209_s3/I1           
  6.670   0.802   tINS   FR   1        R4C43[3][A]   hdmi_out/encode_g/n209_s3/F            
  7.089   0.419   tNET   RR   1        R4C44[2][A]   hdmi_out/encode_g/n209_s2/I1           
  8.188   1.099   tINS   RF   1        R4C44[2][A]   hdmi_out/encode_g/n209_s2/F            
  8.188   0.000   tNET   FF   1        R4C44[2][A]   hdmi_out/encode_g/bias_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R4C44[2][A]   hdmi_out/encode_g/bias_2_s0/CLK        
  9.588   -0.400   tSu         1        R4C44[2][A]   hdmi_out/encode_g/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.479 45.679%, 
                    route: 3.679 48.304%, 
                    tC2Q: 0.458 6.018%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path2						
Path Summary:
Slack             : 1.716
Data Arrival Time : 7.873
Data Required Time: 9.588
From              : bias_0_s0
To                : bias_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.831   1.801   tNET   FF   2        R4C38[0][A]   hdmi_out/encode_g/n178_s/I0            
  3.789   0.958   tINS   FF   1        R4C38[0][A]   hdmi_out/encode_g/n178_s/COUT          
  3.789   0.000   tNET   FF   2        R4C38[0][B]   hdmi_out/encode_g/n177_s/CIN           
  4.352   0.563   tINS   FF   1        R4C38[0][B]   hdmi_out/encode_g/n177_s/SUM           
  5.327   0.975   tNET   FF   1        R4C42[1][B]   hdmi_out/encode_g/n210_s3/I1           
  6.426   1.099   tINS   FF   1        R4C42[1][B]   hdmi_out/encode_g/n210_s3/F            
  7.247   0.821   tNET   FF   1        R4C44[2][B]   hdmi_out/encode_g/n210_s2/I1           
  7.873   0.626   tINS   FF   1        R4C44[2][B]   hdmi_out/encode_g/n210_s2/F            
  7.873   0.000   tNET   FF   1        R4C44[2][B]   hdmi_out/encode_g/bias_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R4C44[2][B]   hdmi_out/encode_g/bias_1_s0/CLK        
  9.588   -0.400   tSu         1        R4C44[2][B]   hdmi_out/encode_g/bias_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.246 44.462%, 
                    route: 3.596 49.260%, 
                    tC2Q: 0.458 6.278%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path3						
Path Summary:
Slack             : 1.785
Data Arrival Time : 7.803
Data Required Time: 9.588
From              : bias_0_s0
To                : bias_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.831   1.801   tNET   FF   2        R4C38[0][A]   hdmi_out/encode_g/n178_s/I0            
  3.814   0.983   tINS   FF   1        R4C38[0][A]   hdmi_out/encode_g/n178_s/SUM           
  5.273   1.459   tNET   FF   1        R4C43[3][B]   hdmi_out/encode_g/n211_s3/I1           
  6.372   1.099   tINS   FF   1        R4C43[3][B]   hdmi_out/encode_g/n211_s3/F            
  7.177   0.804   tNET   FF   1        R5C44[0][A]   hdmi_out/encode_g/n211_s2/I1           
  7.803   0.626   tINS   FF   1        R5C44[0][A]   hdmi_out/encode_g/n211_s2/F            
  7.803   0.000   tNET   FF   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  9.588   -0.400   tSu         1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.708 37.451%, 
                    route: 4.064 56.210%, 
                    tC2Q: 0.458 6.339%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path4						
Path Summary:
Slack             : 2.076
Data Arrival Time : 7.513
Data Required Time: 9.588
From              : shl18_0_s0
To                : bias_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C38[0][B]   hdmi_out/encode_g/shl18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R7C38[0][B]   hdmi_out/encode_g/shl18_0_s0/Q         
  2.967   1.937   tNET   FF   2        R4C43[0][A]   hdmi_out/encode_g/n183_s/I1            
  3.517   0.550   tINS   FR   1        R4C43[0][A]   hdmi_out/encode_g/n183_s/COUT          
  3.517   0.000   tNET   RR   2        R4C43[0][B]   hdmi_out/encode_g/n182_s/CIN           
  3.574   0.057   tINS   RF   1        R4C43[0][B]   hdmi_out/encode_g/n182_s/COUT          
  3.574   0.000   tNET   FF   2        R4C43[1][A]   hdmi_out/encode_g/n181_s/CIN           
  3.631   0.057   tINS   FF   1        R4C43[1][A]   hdmi_out/encode_g/n181_s/COUT          
  3.631   0.000   tNET   FF   2        R4C43[1][B]   hdmi_out/encode_g/n180_s/CIN           
  4.194   0.563   tINS   FF   1        R4C43[1][B]   hdmi_out/encode_g/n180_s/SUM           
  5.653   1.459   tNET   FF   1        R4C38[2][B]   hdmi_out/encode_g/n208_s5/I0           
  6.475   0.822   tINS   FF   1        R4C38[2][B]   hdmi_out/encode_g/n208_s5/F            
  6.481   0.005   tNET   FF   1        R4C38[2][A]   hdmi_out/encode_g/n208_s4/I1           
  7.513   1.032   tINS   FF   1        R4C38[2][A]   hdmi_out/encode_g/n208_s4/F            
  7.513   0.000   tNET   FF   1        R4C38[2][A]   hdmi_out/encode_g/bias_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R4C38[2][A]   hdmi_out/encode_g/bias_3_s0/CLK        
  9.588   -0.400   tSu         1        R4C38[2][A]   hdmi_out/encode_g/bias_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.081 44.391%, 
                    route: 3.401 49.005%, 
                    tC2Q: 0.458 6.604%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path5						
Path Summary:
Slack             : 2.483
Data Arrival Time : 7.106
Data Required Time: 9.588
From              : not_den18_s0
To                : o_tmds_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RF   45       R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.821   2.791   tNET   FF   1        R23C39[3][B]   hdmi_out/encode_r/n221_s5/I0           
  4.643   0.822   tINS   FF   8        R23C39[3][B]   hdmi_out/encode_r/n221_s5/F            
  6.625   1.982   tNET   FF   1        R18C42[2][A]   hdmi_out/encode_r/n218_s3/S0           
  7.097   0.472   tINS   FR   1        R18C42[2][A]   hdmi_out/encode_r/n218_s3/O            
  7.106   0.009   tNET   RR   1        R18C42[2][A]   hdmi_out/encode_r/o_tmds_3_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R18C42[2][A]   hdmi_out/encode_r/o_tmds_3_s0/CLK      
  9.588   -0.400   tSu         1        R18C42[2][A]   hdmi_out/encode_r/o_tmds_3_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.294 19.805%, 
                    route: 4.781 73.180%, 
                    tC2Q: 0.458 7.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path6						
Path Summary:
Slack             : 2.652
Data Arrival Time : 6.937
Data Required Time: 9.588
From              : not_den18_s0
To                : o_tmds_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RF   45       R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.821   2.791   tNET   FF   1        R23C39[3][B]   hdmi_out/encode_r/n221_s5/I0           
  4.643   0.822   tINS   FF   8        R23C39[3][B]   hdmi_out/encode_r/n221_s5/F            
  6.456   1.813   tNET   FF   1        R20C42[2][A]   hdmi_out/encode_r/n220_s3/S0           
  6.928   0.472   tINS   FR   1        R20C42[2][A]   hdmi_out/encode_r/n220_s3/O            
  6.937   0.009   tNET   RR   1        R20C42[2][A]   hdmi_out/encode_r/o_tmds_1_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R20C42[2][A]   hdmi_out/encode_r/o_tmds_1_s0/CLK      
  9.588   -0.400   tSu         1        R20C42[2][A]   hdmi_out/encode_r/o_tmds_1_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.294 20.332%, 
                    route: 4.612 72.467%, 
                    tC2Q: 0.458 7.201%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path7						
Path Summary:
Slack             : 2.739
Data Arrival Time : 6.849
Data Required Time: 9.588
From              : bias_0_s0
To                : bias_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R23C42[2][A]   hdmi_out/encode_r/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R23C42[2][A]   hdmi_out/encode_r/bias_0_s0/Q          
  1.849   0.818   tNET   FF   2        R23C39[0][A]   hdmi_out/encode_r/n183_s/I0            
  2.894   1.045   tINS   FF   1        R23C39[0][A]   hdmi_out/encode_r/n183_s/COUT          
  2.894   0.000   tNET   FF   2        R23C39[0][B]   hdmi_out/encode_r/n182_s/CIN           
  2.951   0.057   tINS   FF   1        R23C39[0][B]   hdmi_out/encode_r/n182_s/COUT          
  2.951   0.000   tNET   FF   2        R23C39[1][A]   hdmi_out/encode_r/n181_s/CIN           
  3.008   0.057   tINS   FF   1        R23C39[1][A]   hdmi_out/encode_r/n181_s/COUT          
  3.008   0.000   tNET   FF   2        R23C39[1][B]   hdmi_out/encode_r/n180_s/CIN           
  3.571   0.563   tINS   FF   1        R23C39[1][B]   hdmi_out/encode_r/n180_s/SUM           
  4.706   1.135   tNET   FF   1        R23C42[3][A]   hdmi_out/encode_r/n208_s5/I0           
  5.331   0.625   tINS   FR   1        R23C42[3][A]   hdmi_out/encode_r/n208_s5/F            
  5.750   0.419   tNET   RR   1        R23C43[0][B]   hdmi_out/encode_r/n208_s4/I1           
  6.849   1.099   tINS   RF   1        R23C43[0][B]   hdmi_out/encode_r/n208_s4/F            
  6.849   0.000   tNET   FF   1        R23C43[0][B]   hdmi_out/encode_r/bias_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C43[0][B]   hdmi_out/encode_r/bias_3_s0/CLK        
  9.588   -0.400   tSu         1        R23C43[0][B]   hdmi_out/encode_r/bias_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.446 54.901%, 
                    route: 2.372 37.797%, 
                    tC2Q: 0.458 7.302%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path8						
Path Summary:
Slack             : 2.763
Data Arrival Time : 6.826
Data Required Time: 9.588
From              : bias_2_s0
To                : o_tmds_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/Q          
  1.863   0.832   tNET   FF   1        R11C43[2][B]   hdmi_out/encode_b/n208_s3/I2           
  2.895   1.032   tINS   FF   6        R11C43[2][B]   hdmi_out/encode_b/n208_s3/F            
  4.205   1.310   tNET   FF   1        R14C42[3][B]   hdmi_out/encode_b/n212_s1/I3           
  5.304   1.099   tINS   FF   1        R14C42[3][B]   hdmi_out/encode_b/n212_s1/F            
  5.794   0.490   tNET   FF   1        R16C42[0][B]   hdmi_out/encode_b/n212_s0/I1           
  6.826   1.032   tINS   FF   1        R16C42[0][B]   hdmi_out/encode_b/n212_s0/F            
  6.826   0.000   tNET   FF   1        R16C42[0][B]   hdmi_out/encode_b/o_tmds_9_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R16C42[0][B]   hdmi_out/encode_b/o_tmds_9_s0/CLK      
  9.588   -0.400   tSu         1        R16C42[0][B]   hdmi_out/encode_b/o_tmds_9_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.163 50.580%, 
                    route: 2.632 42.091%, 
                    tC2Q: 0.458 7.329%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path9						
Path Summary:
Slack             : 2.801
Data Arrival Time : 6.787
Data Required Time: 9.588
From              : shr18_0_s0
To                : bias_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R16C41[2][A]   hdmi_out/encode_b/shr18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R16C41[2][A]   hdmi_out/encode_b/shr18_0_s0/Q         
  2.813   1.783   tNET   FF   2        R11C43[0][A]   hdmi_out/encode_b/n178_s/I1            
  3.363   0.550   tINS   FR   1        R11C43[0][A]   hdmi_out/encode_b/n178_s/COUT          
  3.363   0.000   tNET   RR   2        R11C43[0][B]   hdmi_out/encode_b/n177_s/CIN           
  3.891   0.528   tINS   RR   1        R11C43[0][B]   hdmi_out/encode_b/n177_s/SUM           
  4.310   0.419   tNET   RR   1        R12C43[2][B]   hdmi_out/encode_b/n210_s3/I1           
  5.336   1.026   tINS   RR   1        R12C43[2][B]   hdmi_out/encode_b/n210_s3/F            
  5.755   0.419   tNET   RR   1        R13C43[2][A]   hdmi_out/encode_b/n210_s2/I1           
  6.787   1.032   tINS   RF   1        R13C43[2][A]   hdmi_out/encode_b/n210_s2/F            
  6.787   0.000   tNET   FF   1        R13C43[2][A]   hdmi_out/encode_b/bias_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R13C43[2][A]   hdmi_out/encode_b/bias_1_s0/CLK        
  9.588   -0.400   tSu         1        R13C43[2][A]   hdmi_out/encode_b/bias_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.136 50.459%, 
                    route: 2.621 42.167%, 
                    tC2Q: 0.458 7.375%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path10						
Path Summary:
Slack             : 2.806
Data Arrival Time : 6.783
Data Required Time: 9.588
From              : shr18_0_s0
To                : bias_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R16C41[2][A]   hdmi_out/encode_b/shr18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R16C41[2][A]   hdmi_out/encode_b/shr18_0_s0/Q         
  2.813   1.783   tNET   FF   2        R11C43[0][A]   hdmi_out/encode_b/n178_s/I1            
  3.363   0.550   tINS   FR   1        R11C43[0][A]   hdmi_out/encode_b/n178_s/COUT          
  3.363   0.000   tNET   RR   2        R11C43[0][B]   hdmi_out/encode_b/n177_s/CIN           
  3.420   0.057   tINS   RF   1        R11C43[0][B]   hdmi_out/encode_b/n177_s/COUT          
  3.420   0.000   tNET   FF   2        R11C43[1][A]   hdmi_out/encode_b/n176_s/CIN           
  3.477   0.057   tINS   FF   1        R11C43[1][A]   hdmi_out/encode_b/n176_s/COUT          
  3.477   0.000   tNET   FF   2        R11C43[1][B]   hdmi_out/encode_b/n175_s/CIN           
  4.040   0.563   tINS   FF   1        R11C43[1][B]   hdmi_out/encode_b/n175_s/SUM           
  4.845   0.804   tNET   FF   1        R12C43[3][A]   hdmi_out/encode_b/n208_s5/I1           
  5.471   0.626   tINS   FF   1        R12C43[3][A]   hdmi_out/encode_b/n208_s5/F            
  5.961   0.490   tNET   FF   1        R14C43[0][A]   hdmi_out/encode_b/n208_s4/I1           
  6.783   0.822   tINS   FF   1        R14C43[0][A]   hdmi_out/encode_b/n208_s4/F            
  6.783   0.000   tNET   FF   1        R14C43[0][A]   hdmi_out/encode_b/bias_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R14C43[0][A]   hdmi_out/encode_b/bias_3_s0/CLK        
  9.588   -0.400   tSu         1        R14C43[0][A]   hdmi_out/encode_b/bias_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.675 43.071%, 
                    route: 3.077 49.549%, 
                    tC2Q: 0.458 7.380%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path11						
Path Summary:
Slack             : 2.919
Data Arrival Time : 6.669
Data Required Time: 9.588
From              : shr18_0_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R16C41[2][A]   hdmi_out/encode_b/shr18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R16C41[2][A]   hdmi_out/encode_b/shr18_0_s0/Q         
  2.813   1.783   tNET   FF   2        R11C43[0][A]   hdmi_out/encode_b/n178_s/I1            
  3.363   0.550   tINS   FR   1        R11C43[0][A]   hdmi_out/encode_b/n178_s/COUT          
  3.363   0.000   tNET   RR   2        R11C43[0][B]   hdmi_out/encode_b/n177_s/CIN           
  3.420   0.057   tINS   RF   1        R11C43[0][B]   hdmi_out/encode_b/n177_s/COUT          
  3.420   0.000   tNET   FF   2        R11C43[1][A]   hdmi_out/encode_b/n176_s/CIN           
  3.948   0.528   tINS   FR   1        R11C43[1][A]   hdmi_out/encode_b/n176_s/SUM           
  4.367   0.419   tNET   RR   1        R12C43[2][A]   hdmi_out/encode_b/n209_s3/I1           
  5.428   1.061   tINS   RR   1        R12C43[2][A]   hdmi_out/encode_b/n209_s3/F            
  5.847   0.419   tNET   RR   1        R13C43[2][B]   hdmi_out/encode_b/n209_s2/I1           
  6.669   0.822   tINS   RF   1        R13C43[2][B]   hdmi_out/encode_b/n209_s2/F            
  6.669   0.000   tNET   FF   1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/CLK        
  9.588   -0.400   tSu         1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.018 49.500%, 
                    route: 2.621 42.983%, 
                    tC2Q: 0.458 7.517%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path12						
Path Summary:
Slack             : 2.967
Data Arrival Time : 6.621
Data Required Time: 9.588
From              : not_den18_s0
To                : o_tmds_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RF   45       R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.821   2.791   tNET   FF   1        R23C39[3][B]   hdmi_out/encode_r/n221_s5/I0           
  4.643   0.822   tINS   FF   8        R23C39[3][B]   hdmi_out/encode_r/n221_s5/F            
  6.140   1.497   tNET   FF   1        R18C41[2][A]   hdmi_out/encode_r/n219_s3/S0           
  6.612   0.472   tINS   FR   1        R18C41[2][A]   hdmi_out/encode_r/n219_s3/O            
  6.621   0.009   tNET   RR   1        R18C41[2][A]   hdmi_out/encode_r/o_tmds_2_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R18C41[2][A]   hdmi_out/encode_r/o_tmds_2_s0/CLK      
  9.588   -0.400   tSu         1        R18C41[2][A]   hdmi_out/encode_r/o_tmds_2_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.294 21.392%, 
                    route: 4.297 71.031%, 
                    tC2Q: 0.458 7.577%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path13						
Path Summary:
Slack             : 3.116
Data Arrival Time : 6.472
Data Required Time: 9.588
From              : bias_2_s0
To                : o_tmds_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/Q          
  1.863   0.832   tNET   FF   1        R11C43[2][B]   hdmi_out/encode_b/n208_s3/I2           
  2.889   1.026   tINS   FR   6        R11C43[2][B]   hdmi_out/encode_b/n208_s3/F            
  3.313   0.425   tNET   RR   1        R11C42[3][A]   hdmi_out/encode_b/n221_s5/I2           
  4.345   1.032   tINS   RF   8        R11C42[3][A]   hdmi_out/encode_b/n221_s5/F            
  5.991   1.646   tNET   FF   1        R12C37[0][A]   hdmi_out/encode_b/n217_s3/S0           
  6.463   0.472   tINS   FR   1        R12C37[0][A]   hdmi_out/encode_b/n217_s3/O            
  6.472   0.009   tNET   RR   1        R12C37[0][A]   hdmi_out/encode_b/o_tmds_4_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R12C37[0][A]   hdmi_out/encode_b/o_tmds_4_s0/CLK      
  9.588   -0.400   tSu         1        R12C37[0][A]   hdmi_out/encode_b/o_tmds_4_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.530 42.883%, 
                    route: 2.911 49.349%, 
                    tC2Q: 0.458 7.769%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path14						
Path Summary:
Slack             : 3.136
Data Arrival Time : 6.452
Data Required Time: 9.588
From              : not_den18_s0
To                : o_tmds_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RF   45       R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.821   2.791   tNET   FF   1        R23C39[3][B]   hdmi_out/encode_r/n221_s5/I0           
  4.643   0.822   tINS   FF   8        R23C39[3][B]   hdmi_out/encode_r/n221_s5/F            
  5.971   1.328   tNET   FF   1        R22C42[2][A]   hdmi_out/encode_r/n221_s3/S0           
  6.443   0.472   tINS   FR   1        R22C42[2][A]   hdmi_out/encode_r/n221_s3/O            
  6.452   0.009   tNET   RR   1        R22C42[2][A]   hdmi_out/encode_r/o_tmds_0_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R22C42[2][A]   hdmi_out/encode_r/o_tmds_0_s0/CLK      
  9.588   -0.400   tSu         1        R22C42[2][A]   hdmi_out/encode_r/o_tmds_0_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.294 22.007%, 
                    route: 4.128 70.198%, 
                    tC2Q: 0.458 7.795%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path15						
Path Summary:
Slack             : 3.148
Data Arrival Time : 6.441
Data Required Time: 9.588
From              : not_den18_s0
To                : o_tmds_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RF   45       R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.821   2.791   tNET   FF   1        R23C39[3][B]   hdmi_out/encode_r/n221_s5/I0           
  4.643   0.822   tINS   FF   8        R23C39[3][B]   hdmi_out/encode_r/n221_s5/F            
  5.960   1.317   tNET   FF   1        R20C41[2][A]   hdmi_out/encode_r/n214_s3/S0           
  6.432   0.472   tINS   FR   1        R20C41[2][A]   hdmi_out/encode_r/n214_s3/O            
  6.441   0.009   tNET   RR   1        R20C41[2][A]   hdmi_out/encode_r/o_tmds_7_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R20C41[2][A]   hdmi_out/encode_r/o_tmds_7_s0/CLK      
  9.588   -0.400   tSu         1        R20C41[2][A]   hdmi_out/encode_r/o_tmds_7_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.294 22.050%, 
                    route: 4.116 70.141%, 
                    tC2Q: 0.458 7.810%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path16						
Path Summary:
Slack             : 3.170
Data Arrival Time : 6.419
Data Required Time: 9.588
From              : bias_0_s0
To                : o_tmds_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.831   1.801   tNET   FF   1        R4C38[3][A]   hdmi_out/encode_g/n208_s3/I0           
  3.857   1.026   tINS   FR   6        R4C38[3][A]   hdmi_out/encode_g/n208_s3/F            
  4.282   0.425   tNET   RR   1        R4C39[2][B]   hdmi_out/encode_g/n212_s1/I3           
  5.381   1.099   tINS   RF   1        R4C39[2][B]   hdmi_out/encode_g/n212_s1/F            
  5.387   0.005   tNET   FF   1        R4C39[0][B]   hdmi_out/encode_g/n212_s0/I1           
  6.419   1.032   tINS   FF   1        R4C39[0][B]   hdmi_out/encode_g/n212_s0/F            
  6.419   0.000   tNET   FF   1        R4C39[0][B]   hdmi_out/encode_g/o_tmds_9_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R4C39[0][B]   hdmi_out/encode_g/o_tmds_9_s0/CLK      
  9.588   -0.400   tSu         1        R4C39[0][B]   hdmi_out/encode_g/o_tmds_9_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.157 53.999%, 
                    route: 2.231 38.161%, 
                    tC2Q: 0.458 7.840%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path17						
Path Summary:
Slack             : 3.205
Data Arrival Time : 6.383
Data Required Time: 9.588
From              : bias_0_s0
To                : o_tmds_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.831   1.801   tNET   FF   1        R4C38[3][A]   hdmi_out/encode_g/n208_s3/I0           
  3.857   1.026   tINS   FR   6        R4C38[3][A]   hdmi_out/encode_g/n208_s3/F            
  4.286   0.429   tNET   RR   1        R5C38[3][A]   hdmi_out/encode_g/n221_s5/I2           
  4.912   0.626   tINS   RF   8        R5C38[3][A]   hdmi_out/encode_g/n221_s5/F            
  5.902   0.990   tNET   FF   1        R7C37[1][A]   hdmi_out/encode_g/n221_s3/S0           
  6.374   0.472   tINS   FR   1        R7C37[1][A]   hdmi_out/encode_g/n221_s3/O            
  6.383   0.009   tNET   RR   1        R7C37[1][A]   hdmi_out/encode_g/o_tmds_0_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R7C37[1][A]   hdmi_out/encode_g/o_tmds_0_s0/CLK      
  9.588   -0.400   tSu         1        R7C37[1][A]   hdmi_out/encode_g/o_tmds_0_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.124 36.552%, 
                    route: 3.229 55.561%, 
                    tC2Q: 0.458 7.887%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path18						
Path Summary:
Slack             : 3.205
Data Arrival Time : 6.383
Data Required Time: 9.588
From              : bias_0_s0
To                : o_tmds_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R5C44[0][A]   hdmi_out/encode_g/bias_0_s0/Q          
  2.831   1.801   tNET   FF   1        R4C38[3][A]   hdmi_out/encode_g/n208_s3/I0           
  3.857   1.026   tINS   FR   6        R4C38[3][A]   hdmi_out/encode_g/n208_s3/F            
  4.286   0.429   tNET   RR   1        R5C38[3][A]   hdmi_out/encode_g/n221_s5/I2           
  4.912   0.626   tINS   RF   8        R5C38[3][A]   hdmi_out/encode_g/n221_s5/F            
  5.902   0.990   tNET   FF   1        R7C37[2][A]   hdmi_out/encode_g/n220_s3/S0           
  6.374   0.472   tINS   FR   1        R7C37[2][A]   hdmi_out/encode_g/n220_s3/O            
  6.383   0.009   tNET   RR   1        R7C37[2][A]   hdmi_out/encode_g/o_tmds_1_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R7C37[2][A]   hdmi_out/encode_g/o_tmds_1_s0/CLK      
  9.588   -0.400   tSu         1        R7C37[2][A]   hdmi_out/encode_g/o_tmds_1_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.124 36.552%, 
                    route: 3.229 55.561%, 
                    tC2Q: 0.458 7.887%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path19						
Path Summary:
Slack             : 3.253
Data Arrival Time : 6.335
Data Required Time: 9.588
From              : shr18_0_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R24C41[2][A]   hdmi_out/encode_r/shr18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R24C41[2][A]   hdmi_out/encode_r/shr18_0_s0/Q         
  2.318   1.288   tNET   FF   2        R23C42[0][A]   hdmi_out/encode_r/n178_s/I1            
  2.868   0.550   tINS   FR   1        R23C42[0][A]   hdmi_out/encode_r/n178_s/COUT          
  2.868   0.000   tNET   RR   2        R23C42[0][B]   hdmi_out/encode_r/n177_s/CIN           
  2.925   0.057   tINS   RF   1        R23C42[0][B]   hdmi_out/encode_r/n177_s/COUT          
  2.925   0.000   tNET   FF   2        R23C42[1][A]   hdmi_out/encode_r/n176_s/CIN           
  3.488   0.563   tINS   FF   1        R23C42[1][A]   hdmi_out/encode_r/n176_s/SUM           
  4.292   0.804   tNET   FF   1        R23C39[3][A]   hdmi_out/encode_r/n209_s3/I1           
  5.094   0.802   tINS   FR   1        R23C39[3][A]   hdmi_out/encode_r/n209_s3/F            
  5.513   0.419   tNET   RR   1        R23C38[0][A]   hdmi_out/encode_r/n209_s2/I1           
  6.335   0.822   tINS   RF   1        R23C38[0][A]   hdmi_out/encode_r/n209_s2/F            
  6.335   0.000   tNET   FF   1        R23C38[0][A]   hdmi_out/encode_r/bias_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R23C38[0][A]   hdmi_out/encode_r/bias_2_s0/CLK        
  9.588   -0.400   tSu         1        R23C38[0][A]   hdmi_out/encode_r/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.794 48.481%, 
                    route: 2.511 43.566%, 
                    tC2Q: 0.458 7.953%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path20						
Path Summary:
Slack             : 3.281
Data Arrival Time : 6.307
Data Required Time: 9.588
From              : bias_2_s0
To                : o_tmds_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/Q          
  1.863   0.832   tNET   FF   1        R11C43[2][B]   hdmi_out/encode_b/n208_s3/I2           
  2.889   1.026   tINS   FR   6        R11C43[2][B]   hdmi_out/encode_b/n208_s3/F            
  3.313   0.425   tNET   RR   1        R11C42[3][A]   hdmi_out/encode_b/n221_s5/I2           
  4.345   1.032   tINS   RF   8        R11C42[3][A]   hdmi_out/encode_b/n221_s5/F            
  5.826   1.481   tNET   FF   1        R11C37[2][A]   hdmi_out/encode_b/n215_s3/S0           
  6.298   0.472   tINS   FR   1        R11C37[2][A]   hdmi_out/encode_b/n215_s3/O            
  6.307   0.009   tNET   RR   1        R11C37[2][A]   hdmi_out/encode_b/o_tmds_6_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R11C37[2][A]   hdmi_out/encode_b/o_tmds_6_s0/CLK      
  9.588   -0.400   tSu         1        R11C37[2][A]   hdmi_out/encode_b/o_tmds_6_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.530 44.113%, 
                    route: 2.747 47.896%, 
                    tC2Q: 0.458 7.991%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path21						
Path Summary:
Slack             : 3.287
Data Arrival Time : 6.302
Data Required Time: 9.588
From              : bias_2_s0
To                : o_tmds_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R13C43[2][B]   hdmi_out/encode_b/bias_2_s0/Q          
  1.863   0.832   tNET   FF   1        R11C43[2][B]   hdmi_out/encode_b/n208_s3/I2           
  2.889   1.026   tINS   FR   6        R11C43[2][B]   hdmi_out/encode_b/n208_s3/F            
  3.313   0.425   tNET   RR   1        R11C42[3][A]   hdmi_out/encode_b/n221_s5/I2           
  4.345   1.032   tINS   RF   8        R11C42[3][A]   hdmi_out/encode_b/n221_s5/F            
  5.821   1.475   tNET   FF   1        R12C36[2][A]   hdmi_out/encode_b/n220_s3/S0           
  6.293   0.472   tINS   FR   1        R12C36[2][A]   hdmi_out/encode_b/n220_s3/O            
  6.302   0.009   tNET   RR   1        R12C36[2][A]   hdmi_out/encode_b/o_tmds_1_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R12C36[2][A]   hdmi_out/encode_b/o_tmds_1_s0/CLK      
  9.588   -0.400   tSu         1        R12C36[2][A]   hdmi_out/encode_b/o_tmds_1_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.530 44.157%, 
                    route: 2.741 47.844%, 
                    tC2Q: 0.458 7.999%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path22						
Path Summary:
Slack             : 3.313
Data Arrival Time : 6.276
Data Required Time: 9.588
From              : not_den18_s0
To                : o_tmds_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/CLK     
  1.030   0.458   tC2Q   RF   45       R15C35[1][A]   hdmi_out/encode_b/not_den18_s0/Q       
  3.821   2.791   tNET   FF   1        R23C39[3][B]   hdmi_out/encode_r/n221_s5/I0           
  4.643   0.822   tINS   FF   8        R23C39[3][B]   hdmi_out/encode_r/n221_s5/F            
  5.795   1.152   tNET   FF   1        R20C39[2][A]   hdmi_out/encode_r/n215_s3/S0           
  6.267   0.472   tINS   FR   1        R20C39[2][A]   hdmi_out/encode_r/n215_s3/O            
  6.276   0.009   tNET   RR   1        R20C39[2][A]   hdmi_out/encode_r/o_tmds_6_s0/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======== ====== ==== ======== ============== ======================================= 
  9.416   9.416                                        active clock edge time                 
  9.416   0.000                                        hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R20C39[2][A]   hdmi_out/encode_r/o_tmds_6_s0/CLK      
  9.588   -0.400   tSu         1        R20C39[2][A]   hdmi_out/encode_r/o_tmds_6_s0          

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.294 22.688%, 
                    route: 3.951 69.276%, 
                    tC2Q: 0.458 8.036%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path23						
Path Summary:
Slack             : 3.345
Data Arrival Time : 6.600
Data Required Time: 9.945
From              : x_11_s0
To                : y_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R4C17[2][A]   ds/x_11_s0/CLK                         
  1.030   0.458   tC2Q   RF   4        R4C17[2][A]   ds/x_11_s0/Q                           
  1.379   0.349   tNET   FF   1        R4C17[3][A]   ds/n14_s4/I0                           
  2.440   1.061   tINS   FR   1        R4C17[3][A]   ds/n14_s4/F                            
  2.859   0.419   tNET   RR   1        R4C16[3][B]   ds/n14_s2/I2                           
  3.891   1.032   tINS   RF   3        R4C16[3][B]   ds/n14_s2/F                            
  5.191   1.300   tNET   FF   1        R5C16[3][B]   ds/n77_s1/I1                           
  6.217   1.026   tINS   FR   13       R5C16[3][B]   ds/n77_s1/F                            
  6.600   0.383   tNET   RR   1        R5C17[0][A]   ds/y_7_s0/SET                          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R5C17[0][A]   ds/y_7_s0/CLK                          
  9.945   -0.043   tSu         1        R5C17[0][A]   ds/y_7_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.119 51.746%, 
                    route: 2.450 40.650%, 
                    tC2Q: 0.458 7.604%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path24						
Path Summary:
Slack             : 3.345
Data Arrival Time : 6.600
Data Required Time: 9.945
From              : x_11_s0
To                : y_8_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R4C17[2][A]   ds/x_11_s0/CLK                         
  1.030   0.458   tC2Q   RF   4        R4C17[2][A]   ds/x_11_s0/Q                           
  1.379   0.349   tNET   FF   1        R4C17[3][A]   ds/n14_s4/I0                           
  2.440   1.061   tINS   FR   1        R4C17[3][A]   ds/n14_s4/F                            
  2.859   0.419   tNET   RR   1        R4C16[3][B]   ds/n14_s2/I2                           
  3.891   1.032   tINS   RF   3        R4C16[3][B]   ds/n14_s2/F                            
  5.191   1.300   tNET   FF   1        R5C16[3][B]   ds/n77_s1/I1                           
  6.217   1.026   tINS   FR   13       R5C16[3][B]   ds/n77_s1/F                            
  6.600   0.383   tNET   RR   1        R5C17[0][B]   ds/y_8_s0/SET                          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R5C17[0][B]   ds/y_8_s0/CLK                          
  9.945   -0.043   tSu         1        R5C17[0][B]   ds/y_8_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.119 51.746%, 
                    route: 2.450 40.650%, 
                    tC2Q: 0.458 7.604%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path25						
Path Summary:
Slack             : 3.345
Data Arrival Time : 6.600
Data Required Time: 9.945
From              : x_11_s0
To                : y_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R4C17[2][A]   ds/x_11_s0/CLK                         
  1.030   0.458   tC2Q   RF   4        R4C17[2][A]   ds/x_11_s0/Q                           
  1.379   0.349   tNET   FF   1        R4C17[3][A]   ds/n14_s4/I0                           
  2.440   1.061   tINS   FR   1        R4C17[3][A]   ds/n14_s4/F                            
  2.859   0.419   tNET   RR   1        R4C16[3][B]   ds/n14_s2/I2                           
  3.891   1.032   tINS   RF   3        R4C16[3][B]   ds/n14_s2/F                            
  5.191   1.300   tNET   FF   1        R5C16[3][B]   ds/n77_s1/I1                           
  6.217   1.026   tINS   FR   13       R5C16[3][B]   ds/n77_s1/F                            
  6.600   0.383   tNET   RR   1        R5C17[1][A]   ds/y_9_s0/SET                          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  9.416   9.416                                       active clock edge time                 
  9.416   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330    tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  9.988   0.242    tNET   RR   1        R5C17[1][A]   ds/y_9_s0/CLK                          
  9.945   -0.043   tSu         1        R5C17[1][A]   ds/y_9_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 9.416
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.119 51.746%, 
                    route: 2.450 40.650%, 
                    tC2Q: 0.458 7.604%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_5_s0
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R24C37[2][B]   hdmi_out/encode_r/enc10_5_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R24C37[2][B]   hdmi_out/encode_r/enc10_5_s0/Q         
  1.081   0.234   tNET   FF   1        R23C37         hdmi_out/encode_r/enc11_0_s6/DI[1]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R23C37       hdmi_out/encode_r/enc11_0_s6/CLK       
  0.528   0.015   tHld        1        R23C37       hdmi_out/encode_r/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_4_s0
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R24C37[1][B]   hdmi_out/encode_r/enc10_4_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R24C37[1][B]   hdmi_out/encode_r/enc10_4_s0/Q         
  1.081   0.234   tNET   FF   1        R23C37         hdmi_out/encode_r/enc11_0_s6/DI[0]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R23C37       hdmi_out/encode_r/enc11_0_s6/CLK       
  0.528   0.015   tHld        1        R23C37       hdmi_out/encode_r/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_3_s0
To                : enc11_0_s4
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R23C35[1][B]   hdmi_out/encode_r/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R23C35[1][B]   hdmi_out/encode_r/enc10_3_s0/Q         
  1.081   0.234   tNET   FF   1        R23C36         hdmi_out/encode_r/enc11_0_s4/DI[3]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R23C36       hdmi_out/encode_r/enc11_0_s4/CLK       
  0.528   0.015   tHld        1        R23C36       hdmi_out/encode_r/enc11_0_s4           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_1_s0
To                : enc11_0_s4
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R24C36[0][A]   hdmi_out/encode_r/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R24C36[0][A]   hdmi_out/encode_r/enc10_1_s0/Q         
  1.081   0.234   tNET   FF   1        R23C36         hdmi_out/encode_r/enc11_0_s4/DI[1]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R23C36       hdmi_out/encode_r/enc11_0_s4/CLK       
  0.528   0.015   tHld        1        R23C36       hdmi_out/encode_r/enc11_0_s4           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_5_s0
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C39[0][B]   hdmi_out/encode_g/enc10_5_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R7C39[0][B]   hdmi_out/encode_g/enc10_5_s0/Q         
  1.081   0.234   tNET   FF   1        R6C39         hdmi_out/encode_g/enc11_0_s6/DI[1]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C39        hdmi_out/encode_g/enc11_0_s6/CLK       
  0.528   0.015   tHld        1        R6C39        hdmi_out/encode_g/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_4_s0
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C40[1][A]   hdmi_out/encode_b/enc10_4_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R15C40[1][A]   hdmi_out/encode_b/enc10_4_s0/Q         
  1.081   0.234   tNET   FF   1        R14C40         hdmi_out/encode_b/enc11_0_s6/DI[0]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C40       hdmi_out/encode_b/enc11_0_s6/CLK       
  0.528   0.015   tHld        1        R14C40       hdmi_out/encode_b/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.553
Data Arrival Time : 1.081
Data Required Time: 0.528
From              : enc10_3_s0
To                : enc11_0_s4
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R15C39[1][B]   hdmi_out/encode_b/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R15C39[1][B]   hdmi_out/encode_b/enc10_3_s0/Q         
  1.081   0.234   tNET   FF   1        R14C39         hdmi_out/encode_b/enc11_0_s4/DI[3]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R14C39       hdmi_out/encode_b/enc11_0_s4/CLK       
  0.528   0.015   tHld        1        R14C39       hdmi_out/encode_b/enc11_0_s4           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.234 41.295%, 
                    tC2Q: 0.333 58.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.557
Data Arrival Time : 1.085
Data Required Time: 0.528
From              : enc10_6_s0
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C40[2][A]   hdmi_out/encode_g/enc10_6_s0/CLK       
  0.846   0.333   tC2Q   RF   2        R6C40[2][A]   hdmi_out/encode_g/enc10_6_s0/Q         
  1.085   0.238   tNET   FF   1        R6C39         hdmi_out/encode_g/enc11_0_s6/DI[2]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C39        hdmi_out/encode_g/enc11_0_s6/CLK       
  0.528   0.015   tHld        1        R6C39        hdmi_out/encode_g/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.685%, 
                    tC2Q: 0.333 58.315%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.562
Data Arrival Time : 1.090
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R21C33[1][A]   hdmi_out/encode_r/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R21C33[1][A]   hdmi_out/encode_r/dat3_3_s0/Q          
  1.090   0.244   tNET   RR   1        R21C33[2][A]   hdmi_out/encode_r/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R21C33[2][A]   hdmi_out/encode_r/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R21C33[2][A]   hdmi_out/encode_r/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.562
Data Arrival Time : 1.090
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C35[0][B]   hdmi_out/encode_g/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R7C35[0][B]   hdmi_out/encode_g/dat3_3_s0/Q          
  1.090   0.244   tNET   RR   1        R7C35[2][A]   hdmi_out/encode_g/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C35[2][A]   hdmi_out/encode_g/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R7C35[2][A]   hdmi_out/encode_g/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.562
Data Arrival Time : 1.090
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C34[0][B]   hdmi_out/encode_b/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R11C34[0][B]   hdmi_out/encode_b/dat3_3_s0/Q          
  1.090   0.244   tNET   RR   1        R11C34[1][B]   hdmi_out/encode_b/par4_3_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C34[1][B]   hdmi_out/encode_b/par4_3_s0/CLK        
  0.528   0.015   tHld        1        R11C34[1][B]   hdmi_out/encode_b/par4_3_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.568
Data Arrival Time : 1.096
Data Required Time: 0.528
From              : dat4_4_s1
To                : par5_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C33[1][A]   hdmi_out/encode_b/dat4_4_s1/CLK        
  0.846   0.333   tC2Q   RR   4        R11C33[1][A]   hdmi_out/encode_b/dat4_4_s1/Q          
  1.096   0.250   tNET   RR   1        R11C33[2][A]   hdmi_out/encode_b/par5_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C33[2][A]   hdmi_out/encode_b/par5_1_s0/CLK        
  0.528   0.015   tHld        1        R11C33[2][A]   hdmi_out/encode_b/par5_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.250 42.857%, 
                    tC2Q: 0.333 57.143%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.584
Data Arrival Time : 1.113
Data Required Time: 0.528
From              : enc10_7_s0
To                : enc11_0_s6
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C39[2][A]   hdmi_out/encode_g/enc10_7_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R8C39[2][A]   hdmi_out/encode_g/enc10_7_s0/Q         
  1.113   0.266   tNET   RR   1        R6C39         hdmi_out/encode_g/enc11_0_s6/DI[3]     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C39        hdmi_out/encode_g/enc11_0_s6/CLK       
  0.528   0.015   tHld        1        R6C39        hdmi_out/encode_g/enc11_0_s6           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.584
Data Arrival Time : 1.113
Data Required Time: 0.528
From              : enc10_0_s0
To                : tpb11_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C42[0][B]   hdmi_out/encode_g/enc10_0_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R5C42[0][B]   hdmi_out/encode_g/enc10_0_s0/Q         
  1.113   0.266   tNET   RR   1        R5C41[2][A]   hdmi_out/encode_g/tpb11_0_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C41[2][A]   hdmi_out/encode_g/tpb11_0_s0/CLK       
  0.528   0.015   tHld        1        R5C41[2][A]   hdmi_out/encode_g/tpb11_0_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.584
Data Arrival Time : 1.113
Data Required Time: 0.528
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C34[0][B]   hdmi_out/encode_b/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R11C34[0][B]   hdmi_out/encode_b/dat3_3_s0/Q          
  1.113   0.266   tNET   RR   1        R11C35[1][A]   hdmi_out/encode_b/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C35[1][A]   hdmi_out/encode_b/par4_1_s0/CLK        
  0.528   0.015   tHld        1        R11C35[1][A]   hdmi_out/encode_b/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : a0_3_s0
To                : a0_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R18C32[1][A]   flipflop_drainer/a0_3_s0/CLK           
  0.846   0.333   tC2Q   RR   4        R18C32[1][A]   flipflop_drainer/a0_3_s0/Q             
  0.850   0.004   tNET   RR   1        R18C32[1][A]   hdmi_out/encode_r/den2_s14/I3          
  1.222   0.372   tINS   RF   1        R18C32[1][A]   hdmi_out/encode_r/den2_s14/F           
  1.222   0.000   tNET   FF   1        R18C32[1][A]   flipflop_drainer/a0_3_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R18C32[1][A]   flipflop_drainer/a0_3_s0/CLK           
  0.513   0.000   tHld        1        R18C32[1][A]   flipflop_drainer/a0_3_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : y_0_s1
To                : y_0_s1
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C16[1][A]   ds/y_0_s1/CLK                          
  0.846   0.333   tC2Q   RR   5        R6C16[1][A]   ds/y_0_s1/Q                            
  0.850   0.004   tNET   RR   1        R6C16[1][A]   ds/n76_s3/I0                           
  1.222   0.372   tINS   RF   1        R6C16[1][A]   ds/n76_s3/F                            
  1.222   0.000   tNET   FF   1        R6C16[1][A]   ds/y_0_s1/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C16[1][A]   ds/y_0_s1/CLK                          
  0.513   0.000   tHld        1        R6C16[1][A]   ds/y_0_s1                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : x_0_s0
To                : x_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C18[1][A]   ds/x_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C18[1][A]   ds/x_0_s0/Q                            
  0.850   0.004   tNET   RR   1        R4C18[1][A]   ds/n28_s2/I0                           
  1.222   0.372   tINS   RF   1        R4C18[1][A]   ds/n28_s2/F                            
  1.222   0.000   tNET   FF   1        R4C18[1][A]   ds/x_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C18[1][A]   ds/x_0_s0/CLK                          
  0.513   0.000   tHld        1        R4C18[1][A]   ds/x_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.710
Data Arrival Time : 1.223
Data Required Time: 0.513
From              : a0_1_s0
To                : a0_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R18C32[0][A]   flipflop_drainer/a0_1_s0/CLK           
  0.846   0.333   tC2Q   RR   6        R18C32[0][A]   flipflop_drainer/a0_1_s0/Q             
  0.851   0.005   tNET   RR   1        R18C32[0][A]   hdmi_out/encode_r/den2_s12/I1          
  1.223   0.372   tINS   RF   1        R18C32[0][A]   hdmi_out/encode_r/den2_s12/F           
  1.223   0.000   tNET   FF   1        R18C32[0][A]   flipflop_drainer/a0_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]     hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R18C32[0][A]   flipflop_drainer/a0_1_s0/CLK           
  0.513   0.000   tHld        1        R18C32[0][A]   flipflop_drainer/a0_1_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.730
Data Arrival Time : 1.243
Data Required Time: 0.513
From              : y_3_s0
To                : y_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C16[1][A]   ds/y_3_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R5C16[1][A]   ds/y_3_s0/Q                            
  0.849   0.002   tNET   RR   2        R5C16[1][A]   ds/n73_s/I1                            
  1.243   0.394   tINS   RF   1        R5C16[1][A]   ds/n73_s/SUM                           
  1.243   0.000   tNET   FF   1        R5C16[1][A]   ds/y_3_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C16[1][A]   ds/y_3_s0/CLK                          
  0.513   0.000   tHld        1        R5C16[1][A]   ds/y_3_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.995%, 
                    route: 0.002 0.324%, 
                    tC2Q: 0.333 45.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.730
Data Arrival Time : 1.243
Data Required Time: 0.513
From              : x_7_s0
To                : x_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C17[0][A]   ds/x_7_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C17[0][A]   ds/x_7_s0/Q                            
  0.849   0.002   tNET   RR   2        R4C17[0][A]   ds/n21_s/I1                            
  1.243   0.394   tINS   RF   1        R4C17[0][A]   ds/n21_s/SUM                           
  1.243   0.000   tNET   FF   1        R4C17[0][A]   ds/x_7_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C17[0][A]   ds/x_7_s0/CLK                          
  0.513   0.000   tHld        1        R4C17[0][A]   ds/x_7_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.995%, 
                    route: 0.002 0.324%, 
                    tC2Q: 0.333 45.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_7_s0
To                : y_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C17[0][A]   ds/y_7_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R5C17[0][A]   ds/y_7_s0/Q                            
  0.850   0.004   tNET   RR   2        R5C17[0][A]   ds/n69_s/I1                            
  1.244   0.394   tINS   RF   1        R5C17[0][A]   ds/n69_s/SUM                           
  1.244   0.000   tNET   FF   1        R5C17[0][A]   ds/y_7_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C17[0][A]   ds/y_7_s0/CLK                          
  0.513   0.000   tHld        1        R5C17[0][A]   ds/y_7_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_9_s0
To                : y_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C17[1][A]   ds/y_9_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R5C17[1][A]   ds/y_9_s0/Q                            
  0.850   0.004   tNET   RR   2        R5C17[1][A]   ds/n67_s/I1                            
  1.244   0.394   tINS   RF   1        R5C17[1][A]   ds/n67_s/SUM                           
  1.244   0.000   tNET   FF   1        R5C17[1][A]   ds/y_9_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C17[1][A]   ds/y_9_s0/CLK                          
  0.513   0.000   tHld        1        R5C17[1][A]   ds/y_9_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_3_s0
To                : x_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C16[1][A]   ds/x_3_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C16[1][A]   ds/x_3_s0/Q                            
  0.850   0.004   tNET   RR   2        R4C16[1][A]   ds/n25_s/I1                            
  1.244   0.394   tINS   RF   1        R4C16[1][A]   ds/n25_s/SUM                           
  1.244   0.000   tNET   FF   1        R4C16[1][A]   ds/x_3_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C16[1][A]   ds/x_3_s0/CLK                          
  0.513   0.000   tHld        1        R4C16[1][A]   ds/x_3_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_9_s0
To                : x_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C17[1][A]   ds/x_9_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R4C17[1][A]   ds/x_9_s0/Q                            
  0.850   0.004   tNET   RR   2        R4C17[1][A]   ds/n19_s/I1                            
  1.244   0.394   tINS   RF   1        R4C17[1][A]   ds/n19_s/SUM                           
  1.244   0.000   tNET   FF   1        R4C17[1][A]   ds/x_9_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   2802     TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R4C17[1][A]   ds/x_9_s0/CLK                          
  0.513   0.000   tHld        1        R4C17[1][A]   ds/x_9_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_11_s0/CLK                         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_11_s0/CLK                         

								MPW2
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_9_s0/CLK                          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_9_s0/CLK                          

								MPW3
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/x_5_s0/CLK                          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/x_5_s0/CLK                          

								MPW4
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/y_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/y_10_s0/CLK                         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/y_10_s0/CLK                         

								MPW5
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/o_x_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   ds/o_x_6_s0/CLK                        

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   ds/o_x_6_s0/CLK                        

								MPW6
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/o_color_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/o_color_19_s0/CLK     

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/o_color_19_s0/CLK     

								MPW7
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a11_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a11_3_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a11_3_s0/CLK          

								MPW8
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a43_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a43_3_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a43_3_s0/CLK          

								MPW9
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a107_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a107_3_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a107_3_s0/CLK         

								MPW10
MPW Summary:
Slack:          3.384
Actual Width:   4.634
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a235_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  4.708   0.000               active clock edge time                 
  4.708   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  5.038   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  5.295   0.257   tNET   FF   flipflop_drainer/a235_3_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  9.416   0.000               active clock edge time                 
  9.416   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  9.746   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  9.929   0.183   tNET   RR   flipflop_drainer/a235_3_s0/CLK         

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT   NET NAME    WORST SLACK   MAX DELAY  
 ======== =========== ============= =========== 
  2802     hdmi_clk    1.400         0.659      
  45       not_den18   2.483         4.893      
  27       den1        7.590         1.512      
  25       n14_11      3.618         1.479      
  24       active      6.443         1.016      
  21       par17       4.580         2.946      
  21       par17       5.328         2.431      
  21       par17       5.235         2.763      
  19       a0[0]       4.738         3.303      
  17       bias[3]     2.554         1.509      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R5C16      0.861              
  R5C38      0.833              
  R4C16      0.819              
  R5C17      0.819              
  R21C42     0.819              
  R6C38      0.819              
  R7C38      0.806              
  R4C17      0.806              
  R7C16      0.806              
  R18C39     0.806              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

