// Seed: 3477420130
module module_0 (
    input supply1 id_0
    , id_3,
    input uwire   id_1
);
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    output wire id_7,
    output tri id_8,
    input wor id_9,
    output tri1 id_10,
    input tri id_11,
    output wand id_12,
    output supply1 id_13,
    input wand id_14
);
  assign id_10 = id_0 == id_1;
  module_0(
      id_0, id_11
  );
endmodule
