#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ae4d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae4ed0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ad52d0 .functor NOT 1, L_0x1b4c350, C4<0>, C4<0>, C4<0>;
L_0x1b4c130 .functor XOR 2, L_0x1b4bff0, L_0x1b4c090, C4<00>, C4<00>;
L_0x1b4c240 .functor XOR 2, L_0x1b4c130, L_0x1b4c1a0, C4<00>, C4<00>;
v0x1b42430_0 .net *"_ivl_10", 1 0, L_0x1b4c1a0;  1 drivers
v0x1b42530_0 .net *"_ivl_12", 1 0, L_0x1b4c240;  1 drivers
v0x1b42610_0 .net *"_ivl_2", 1 0, L_0x1b4bf50;  1 drivers
v0x1b426d0_0 .net *"_ivl_4", 1 0, L_0x1b4bff0;  1 drivers
v0x1b427b0_0 .net *"_ivl_6", 1 0, L_0x1b4c090;  1 drivers
v0x1b428e0_0 .net *"_ivl_8", 1 0, L_0x1b4c130;  1 drivers
v0x1b429c0_0 .net "a", 0 0, v0x1b3ba30_0;  1 drivers
v0x1b42a60_0 .net "b", 0 0, v0x1b3bad0_0;  1 drivers
v0x1b42b00_0 .net "c", 0 0, v0x1b3bb70_0;  1 drivers
v0x1b42ba0_0 .var "clk", 0 0;
v0x1b42c40_0 .net "d", 0 0, v0x1b3bcb0_0;  1 drivers
v0x1b42ce0_0 .net "out_pos_dut", 0 0, L_0x1b4bd50;  1 drivers
v0x1b42d80_0 .net "out_pos_ref", 0 0, L_0x1b442b0;  1 drivers
v0x1b42e20_0 .net "out_sop_dut", 0 0, L_0x1b46220;  1 drivers
v0x1b42ec0_0 .net "out_sop_ref", 0 0, L_0x1b161e0;  1 drivers
v0x1b42f60_0 .var/2u "stats1", 223 0;
v0x1b43000_0 .var/2u "strobe", 0 0;
v0x1b430a0_0 .net "tb_match", 0 0, L_0x1b4c350;  1 drivers
v0x1b43170_0 .net "tb_mismatch", 0 0, L_0x1ad52d0;  1 drivers
v0x1b43210_0 .net "wavedrom_enable", 0 0, v0x1b3bf80_0;  1 drivers
v0x1b432e0_0 .net "wavedrom_title", 511 0, v0x1b3c020_0;  1 drivers
L_0x1b4bf50 .concat [ 1 1 0 0], L_0x1b442b0, L_0x1b161e0;
L_0x1b4bff0 .concat [ 1 1 0 0], L_0x1b442b0, L_0x1b161e0;
L_0x1b4c090 .concat [ 1 1 0 0], L_0x1b4bd50, L_0x1b46220;
L_0x1b4c1a0 .concat [ 1 1 0 0], L_0x1b442b0, L_0x1b161e0;
L_0x1b4c350 .cmp/eeq 2, L_0x1b4bf50, L_0x1b4c240;
S_0x1ae5060 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ae4ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ad56b0 .functor AND 1, v0x1b3bb70_0, v0x1b3bcb0_0, C4<1>, C4<1>;
L_0x1ad5a90 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1ad5e70 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad60f0 .functor AND 1, L_0x1ad5a90, L_0x1ad5e70, C4<1>, C4<1>;
L_0x1aef9e0 .functor AND 1, L_0x1ad60f0, v0x1b3bb70_0, C4<1>, C4<1>;
L_0x1b161e0 .functor OR 1, L_0x1ad56b0, L_0x1aef9e0, C4<0>, C4<0>;
L_0x1b43730 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b437a0 .functor OR 1, L_0x1b43730, v0x1b3bcb0_0, C4<0>, C4<0>;
L_0x1b438b0 .functor AND 1, v0x1b3bb70_0, L_0x1b437a0, C4<1>, C4<1>;
L_0x1b43970 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b43a40 .functor OR 1, L_0x1b43970, v0x1b3bad0_0, C4<0>, C4<0>;
L_0x1b43ab0 .functor AND 1, L_0x1b438b0, L_0x1b43a40, C4<1>, C4<1>;
L_0x1b43c30 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b43ca0 .functor OR 1, L_0x1b43c30, v0x1b3bcb0_0, C4<0>, C4<0>;
L_0x1b43bc0 .functor AND 1, v0x1b3bb70_0, L_0x1b43ca0, C4<1>, C4<1>;
L_0x1b43e30 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b43f30 .functor OR 1, L_0x1b43e30, v0x1b3bcb0_0, C4<0>, C4<0>;
L_0x1b43ff0 .functor AND 1, L_0x1b43bc0, L_0x1b43f30, C4<1>, C4<1>;
L_0x1b441a0 .functor XNOR 1, L_0x1b43ab0, L_0x1b43ff0, C4<0>, C4<0>;
v0x1ad4c00_0 .net *"_ivl_0", 0 0, L_0x1ad56b0;  1 drivers
v0x1ad5000_0 .net *"_ivl_12", 0 0, L_0x1b43730;  1 drivers
v0x1ad53e0_0 .net *"_ivl_14", 0 0, L_0x1b437a0;  1 drivers
v0x1ad57c0_0 .net *"_ivl_16", 0 0, L_0x1b438b0;  1 drivers
v0x1ad5ba0_0 .net *"_ivl_18", 0 0, L_0x1b43970;  1 drivers
v0x1ad5f80_0 .net *"_ivl_2", 0 0, L_0x1ad5a90;  1 drivers
v0x1ad6200_0 .net *"_ivl_20", 0 0, L_0x1b43a40;  1 drivers
v0x1b39fa0_0 .net *"_ivl_24", 0 0, L_0x1b43c30;  1 drivers
v0x1b3a080_0 .net *"_ivl_26", 0 0, L_0x1b43ca0;  1 drivers
v0x1b3a160_0 .net *"_ivl_28", 0 0, L_0x1b43bc0;  1 drivers
v0x1b3a240_0 .net *"_ivl_30", 0 0, L_0x1b43e30;  1 drivers
v0x1b3a320_0 .net *"_ivl_32", 0 0, L_0x1b43f30;  1 drivers
v0x1b3a400_0 .net *"_ivl_36", 0 0, L_0x1b441a0;  1 drivers
L_0x7f4cb70c9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b3a4c0_0 .net *"_ivl_38", 0 0, L_0x7f4cb70c9018;  1 drivers
v0x1b3a5a0_0 .net *"_ivl_4", 0 0, L_0x1ad5e70;  1 drivers
v0x1b3a680_0 .net *"_ivl_6", 0 0, L_0x1ad60f0;  1 drivers
v0x1b3a760_0 .net *"_ivl_8", 0 0, L_0x1aef9e0;  1 drivers
v0x1b3a840_0 .net "a", 0 0, v0x1b3ba30_0;  alias, 1 drivers
v0x1b3a900_0 .net "b", 0 0, v0x1b3bad0_0;  alias, 1 drivers
v0x1b3a9c0_0 .net "c", 0 0, v0x1b3bb70_0;  alias, 1 drivers
v0x1b3aa80_0 .net "d", 0 0, v0x1b3bcb0_0;  alias, 1 drivers
v0x1b3ab40_0 .net "out_pos", 0 0, L_0x1b442b0;  alias, 1 drivers
v0x1b3ac00_0 .net "out_sop", 0 0, L_0x1b161e0;  alias, 1 drivers
v0x1b3acc0_0 .net "pos0", 0 0, L_0x1b43ab0;  1 drivers
v0x1b3ad80_0 .net "pos1", 0 0, L_0x1b43ff0;  1 drivers
L_0x1b442b0 .functor MUXZ 1, L_0x7f4cb70c9018, L_0x1b43ab0, L_0x1b441a0, C4<>;
S_0x1b3af00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ae4ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b3ba30_0 .var "a", 0 0;
v0x1b3bad0_0 .var "b", 0 0;
v0x1b3bb70_0 .var "c", 0 0;
v0x1b3bc10_0 .net "clk", 0 0, v0x1b42ba0_0;  1 drivers
v0x1b3bcb0_0 .var "d", 0 0;
v0x1b3bda0_0 .var/2u "fail", 0 0;
v0x1b3be40_0 .var/2u "fail1", 0 0;
v0x1b3bee0_0 .net "tb_match", 0 0, L_0x1b4c350;  alias, 1 drivers
v0x1b3bf80_0 .var "wavedrom_enable", 0 0;
v0x1b3c020_0 .var "wavedrom_title", 511 0;
E_0x1ae36b0/0 .event negedge, v0x1b3bc10_0;
E_0x1ae36b0/1 .event posedge, v0x1b3bc10_0;
E_0x1ae36b0 .event/or E_0x1ae36b0/0, E_0x1ae36b0/1;
S_0x1b3b230 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b3af00;
 .timescale -12 -12;
v0x1b3b470_0 .var/2s "i", 31 0;
E_0x1ae3550 .event posedge, v0x1b3bc10_0;
S_0x1b3b570 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b3af00;
 .timescale -12 -12;
v0x1b3b770_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3b850 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b3af00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3c200 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ae4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b44460 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b44600 .functor AND 1, v0x1b3ba30_0, L_0x1b44460, C4<1>, C4<1>;
L_0x1b446e0 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b44860 .functor AND 1, L_0x1b44600, L_0x1b446e0, C4<1>, C4<1>;
L_0x1b449a0 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b44b20 .functor AND 1, L_0x1b44860, L_0x1b449a0, C4<1>, C4<1>;
L_0x1b44c70 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b44df0 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b44eb0 .functor AND 1, L_0x1b44c70, L_0x1b44df0, C4<1>, C4<1>;
L_0x1b44fc0 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b45090 .functor AND 1, L_0x1b44eb0, L_0x1b44fc0, C4<1>, C4<1>;
L_0x1b45150 .functor AND 1, L_0x1b45090, v0x1b3bcb0_0, C4<1>, C4<1>;
L_0x1b45280 .functor OR 1, L_0x1b44b20, L_0x1b45150, C4<0>, C4<0>;
L_0x1b45390 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b45210 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b45480 .functor AND 1, L_0x1b45390, L_0x1b45210, C4<1>, C4<1>;
L_0x1b45620 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b45690 .functor AND 1, L_0x1b45480, L_0x1b45620, C4<1>, C4<1>;
L_0x1b45840 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b458b0 .functor AND 1, L_0x1b45690, L_0x1b45840, C4<1>, C4<1>;
L_0x1b45a70 .functor OR 1, L_0x1b45280, L_0x1b458b0, C4<0>, C4<0>;
L_0x1b45b80 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b45cb0 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b45d20 .functor AND 1, L_0x1b45b80, L_0x1b45cb0, C4<1>, C4<1>;
L_0x1b45f00 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b45f70 .functor AND 1, L_0x1b45d20, L_0x1b45f00, C4<1>, C4<1>;
L_0x1b46160 .functor AND 1, L_0x1b45f70, v0x1b3bcb0_0, C4<1>, C4<1>;
L_0x1b46220 .functor OR 1, L_0x1b45a70, L_0x1b46160, C4<0>, C4<0>;
L_0x1b46470 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b466c0 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b468d0 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b46a80 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b46d40 .functor AND 1, L_0x1b465d0, L_0x1b46ca0, C4<1>, C4<1>;
L_0x1b46f30 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b470c0 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b471d0 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b474b0 .functor AND 1, L_0x1b46d40, L_0x1b47610, C4<1>, C4<1>;
L_0x1b477a0 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b472e0 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b47950 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b47d50 .functor AND 1, L_0x1b474b0, L_0x1b47cb0, C4<1>, C4<1>;
L_0x1b47f70 .functor NOT 1, v0x1b3ba30_0, C4<0>, C4<0>, C4<0>;
L_0x1b481e0 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b47e60 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b48550 .functor AND 1, L_0x1b47d50, L_0x1b48a60, C4<1>, C4<1>;
L_0x1b48c40 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b48ed0 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b492d0 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b49610 .functor AND 1, L_0x1b48550, L_0x1b49570, C4<1>, C4<1>;
L_0x1b49860 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b49b10 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b49d70 .functor AND 1, L_0x1b49610, L_0x1b49720, C4<1>, C4<1>;
L_0x1b4a0d0 .functor NOT 1, v0x1b3bad0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4a1e0 .functor AND 1, L_0x1b49d70, L_0x1b4a450, C4<1>, C4<1>;
L_0x1b4a910 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4aa20 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4ade0 .functor AND 1, L_0x1b4a1e0, L_0x1b4a540, C4<1>, C4<1>;
L_0x1b4b030 .functor NOT 1, v0x1b3bb70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4b410 .functor AND 1, L_0x1b4ade0, L_0x1b4b520, C4<1>, C4<1>;
L_0x1b4b850 .functor NOT 1, v0x1b3bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4bd50 .functor AND 1, L_0x1b4b410, L_0x1b4bcb0, C4<1>, C4<1>;
v0x1b3c3c0_0 .net *"_ivl_0", 0 0, L_0x1b44460;  1 drivers
v0x1b3c4a0_0 .net *"_ivl_10", 0 0, L_0x1b44b20;  1 drivers
v0x1b3c580_0 .net *"_ivl_100", 0 0, L_0x1b47950;  1 drivers
v0x1b3c670_0 .net *"_ivl_102", 0 0, L_0x1b47cb0;  1 drivers
v0x1b3c750_0 .net *"_ivl_104", 0 0, L_0x1b47d50;  1 drivers
v0x1b3c880_0 .net *"_ivl_106", 0 0, L_0x1b47f70;  1 drivers
v0x1b3c960_0 .net *"_ivl_108", 0 0, L_0x1b48140;  1 drivers
v0x1b3ca40_0 .net *"_ivl_110", 0 0, L_0x1b481e0;  1 drivers
v0x1b3cb20_0 .net *"_ivl_112", 0 0, L_0x1b484b0;  1 drivers
v0x1b3cc90_0 .net *"_ivl_114", 0 0, L_0x1b47e60;  1 drivers
v0x1b3cd70_0 .net *"_ivl_116", 0 0, L_0x1b48a60;  1 drivers
v0x1b3ce50_0 .net *"_ivl_118", 0 0, L_0x1b48550;  1 drivers
v0x1b3cf30_0 .net *"_ivl_12", 0 0, L_0x1b44c70;  1 drivers
v0x1b3d010_0 .net *"_ivl_120", 0 0, L_0x1b48c40;  1 drivers
v0x1b3d0f0_0 .net *"_ivl_122", 0 0, L_0x1b48e30;  1 drivers
v0x1b3d1d0_0 .net *"_ivl_124", 0 0, L_0x1b48ed0;  1 drivers
v0x1b3d2b0_0 .net *"_ivl_126", 0 0, L_0x1b49230;  1 drivers
v0x1b3d4a0_0 .net *"_ivl_128", 0 0, L_0x1b492d0;  1 drivers
v0x1b3d580_0 .net *"_ivl_130", 0 0, L_0x1b49570;  1 drivers
v0x1b3d660_0 .net *"_ivl_132", 0 0, L_0x1b49610;  1 drivers
v0x1b3d740_0 .net *"_ivl_134", 0 0, L_0x1b49860;  1 drivers
v0x1b3d820_0 .net *"_ivl_136", 0 0, L_0x1b49a70;  1 drivers
v0x1b3d900_0 .net *"_ivl_138", 0 0, L_0x1b49bd0;  1 drivers
v0x1b3d9e0_0 .net *"_ivl_14", 0 0, L_0x1b44df0;  1 drivers
v0x1b3dac0_0 .net *"_ivl_140", 0 0, L_0x1b49b10;  1 drivers
v0x1b3dba0_0 .net *"_ivl_142", 0 0, L_0x1b49720;  1 drivers
v0x1b3dc80_0 .net *"_ivl_144", 0 0, L_0x1b49d70;  1 drivers
v0x1b3dd60_0 .net *"_ivl_146", 0 0, L_0x1b4a0d0;  1 drivers
v0x1b3de40_0 .net *"_ivl_148", 0 0, L_0x1b4a140;  1 drivers
v0x1b3df20_0 .net *"_ivl_150", 0 0, L_0x1b4a360;  1 drivers
v0x1b3e000_0 .net *"_ivl_152", 0 0, L_0x1b4a450;  1 drivers
v0x1b3e0e0_0 .net *"_ivl_154", 0 0, L_0x1b4a1e0;  1 drivers
v0x1b3e1c0_0 .net *"_ivl_156", 0 0, L_0x1b4a870;  1 drivers
v0x1b3e4b0_0 .net *"_ivl_158", 0 0, L_0x1b4a910;  1 drivers
v0x1b3e590_0 .net *"_ivl_16", 0 0, L_0x1b44eb0;  1 drivers
v0x1b3e670_0 .net *"_ivl_160", 0 0, L_0x1b4a980;  1 drivers
v0x1b3e750_0 .net *"_ivl_162", 0 0, L_0x1b4aa20;  1 drivers
v0x1b3e830_0 .net *"_ivl_164", 0 0, L_0x1b4a540;  1 drivers
v0x1b3e910_0 .net *"_ivl_166", 0 0, L_0x1b4ade0;  1 drivers
v0x1b3e9f0_0 .net *"_ivl_168", 0 0, L_0x1b4af90;  1 drivers
v0x1b3ead0_0 .net *"_ivl_170", 0 0, L_0x1b4b030;  1 drivers
v0x1b3ebb0_0 .net *"_ivl_172", 0 0, L_0x1b4b370;  1 drivers
v0x1b3ec90_0 .net *"_ivl_174", 0 0, L_0x1b4b520;  1 drivers
v0x1b3ed70_0 .net *"_ivl_176", 0 0, L_0x1b4b410;  1 drivers
v0x1b3ee50_0 .net *"_ivl_178", 0 0, L_0x1b4b7b0;  1 drivers
v0x1b3ef30_0 .net *"_ivl_18", 0 0, L_0x1b44fc0;  1 drivers
v0x1b3f010_0 .net *"_ivl_180", 0 0, L_0x1b4b8c0;  1 drivers
v0x1b3f0f0_0 .net *"_ivl_182", 0 0, L_0x1b4b850;  1 drivers
v0x1b3f1d0_0 .net *"_ivl_184", 0 0, L_0x1b4bcb0;  1 drivers
v0x1b3f2b0_0 .net *"_ivl_2", 0 0, L_0x1b44600;  1 drivers
v0x1b3f390_0 .net *"_ivl_20", 0 0, L_0x1b45090;  1 drivers
v0x1b3f470_0 .net *"_ivl_22", 0 0, L_0x1b45150;  1 drivers
v0x1b3f550_0 .net *"_ivl_24", 0 0, L_0x1b45280;  1 drivers
v0x1b3f630_0 .net *"_ivl_26", 0 0, L_0x1b45390;  1 drivers
v0x1b3f710_0 .net *"_ivl_28", 0 0, L_0x1b45210;  1 drivers
v0x1b3f7f0_0 .net *"_ivl_30", 0 0, L_0x1b45480;  1 drivers
v0x1b3f8d0_0 .net *"_ivl_32", 0 0, L_0x1b45620;  1 drivers
v0x1b3f9b0_0 .net *"_ivl_34", 0 0, L_0x1b45690;  1 drivers
v0x1b3fa90_0 .net *"_ivl_36", 0 0, L_0x1b45840;  1 drivers
v0x1b3fb70_0 .net *"_ivl_38", 0 0, L_0x1b458b0;  1 drivers
v0x1b3fc50_0 .net *"_ivl_4", 0 0, L_0x1b446e0;  1 drivers
v0x1b3fd30_0 .net *"_ivl_40", 0 0, L_0x1b45a70;  1 drivers
v0x1b3fe10_0 .net *"_ivl_42", 0 0, L_0x1b45b80;  1 drivers
v0x1b3fef0_0 .net *"_ivl_44", 0 0, L_0x1b45cb0;  1 drivers
v0x1b3ffd0_0 .net *"_ivl_46", 0 0, L_0x1b45d20;  1 drivers
v0x1b404c0_0 .net *"_ivl_48", 0 0, L_0x1b45f00;  1 drivers
v0x1b405a0_0 .net *"_ivl_50", 0 0, L_0x1b45f70;  1 drivers
v0x1b40680_0 .net *"_ivl_52", 0 0, L_0x1b46160;  1 drivers
v0x1b40760_0 .net *"_ivl_56", 0 0, L_0x1b457a0;  1 drivers
v0x1b40840_0 .net *"_ivl_58", 0 0, L_0x1b464e0;  1 drivers
v0x1b40920_0 .net *"_ivl_6", 0 0, L_0x1b44860;  1 drivers
v0x1b40a00_0 .net *"_ivl_60", 0 0, L_0x1b465d0;  1 drivers
v0x1b40ae0_0 .net *"_ivl_62", 0 0, L_0x1b46470;  1 drivers
v0x1b40bc0_0 .net *"_ivl_64", 0 0, L_0x1b466c0;  1 drivers
v0x1b40ca0_0 .net *"_ivl_66", 0 0, L_0x1b46830;  1 drivers
v0x1b40d80_0 .net *"_ivl_68", 0 0, L_0x1b468d0;  1 drivers
v0x1b40e60_0 .net *"_ivl_70", 0 0, L_0x1b469e0;  1 drivers
v0x1b40f40_0 .net *"_ivl_72", 0 0, L_0x1b46a80;  1 drivers
v0x1b41020_0 .net *"_ivl_74", 0 0, L_0x1b46ca0;  1 drivers
v0x1b41100_0 .net *"_ivl_76", 0 0, L_0x1b46d40;  1 drivers
v0x1b411e0_0 .net *"_ivl_78", 0 0, L_0x1b46f30;  1 drivers
v0x1b412c0_0 .net *"_ivl_8", 0 0, L_0x1b449a0;  1 drivers
v0x1b413a0_0 .net *"_ivl_80", 0 0, L_0x1b470c0;  1 drivers
v0x1b41480_0 .net *"_ivl_82", 0 0, L_0x1b47130;  1 drivers
v0x1b41560_0 .net *"_ivl_84", 0 0, L_0x1b471d0;  1 drivers
v0x1b41640_0 .net *"_ivl_86", 0 0, L_0x1b47410;  1 drivers
v0x1b41720_0 .net *"_ivl_88", 0 0, L_0x1b47610;  1 drivers
v0x1b41800_0 .net *"_ivl_90", 0 0, L_0x1b474b0;  1 drivers
v0x1b418e0_0 .net *"_ivl_92", 0 0, L_0x1b477a0;  1 drivers
v0x1b419c0_0 .net *"_ivl_94", 0 0, L_0x1b472e0;  1 drivers
v0x1b41aa0_0 .net *"_ivl_96", 0 0, L_0x1b47350;  1 drivers
v0x1b41b80_0 .net *"_ivl_98", 0 0, L_0x1b47ac0;  1 drivers
v0x1b41c60_0 .net "a", 0 0, v0x1b3ba30_0;  alias, 1 drivers
v0x1b41d00_0 .net "b", 0 0, v0x1b3bad0_0;  alias, 1 drivers
v0x1b41df0_0 .net "c", 0 0, v0x1b3bb70_0;  alias, 1 drivers
v0x1b41ee0_0 .net "d", 0 0, v0x1b3bcb0_0;  alias, 1 drivers
v0x1b41fd0_0 .net "out_pos", 0 0, L_0x1b4bd50;  alias, 1 drivers
v0x1b42090_0 .net "out_sop", 0 0, L_0x1b46220;  alias, 1 drivers
L_0x1b457a0 .arith/sum 1, v0x1b3ba30_0, v0x1b3bad0_0;
L_0x1b464e0 .arith/sum 1, L_0x1b457a0, v0x1b3bb70_0;
L_0x1b465d0 .arith/sum 1, L_0x1b464e0, v0x1b3bcb0_0;
L_0x1b46830 .arith/sum 1, L_0x1b46470, L_0x1b466c0;
L_0x1b469e0 .arith/sum 1, L_0x1b46830, L_0x1b468d0;
L_0x1b46ca0 .arith/sum 1, L_0x1b469e0, L_0x1b46a80;
L_0x1b47130 .arith/sum 1, L_0x1b46f30, L_0x1b470c0;
L_0x1b47410 .arith/sum 1, L_0x1b47130, L_0x1b471d0;
L_0x1b47610 .arith/sum 1, L_0x1b47410, v0x1b3bcb0_0;
L_0x1b47350 .arith/sum 1, L_0x1b477a0, L_0x1b472e0;
L_0x1b47ac0 .arith/sum 1, L_0x1b47350, v0x1b3bb70_0;
L_0x1b47cb0 .arith/sum 1, L_0x1b47ac0, L_0x1b47950;
L_0x1b48140 .arith/sum 1, L_0x1b47f70, v0x1b3bad0_0;
L_0x1b484b0 .arith/sum 1, L_0x1b48140, L_0x1b481e0;
L_0x1b48a60 .arith/sum 1, L_0x1b484b0, L_0x1b47e60;
L_0x1b48e30 .arith/sum 1, v0x1b3ba30_0, L_0x1b48c40;
L_0x1b49230 .arith/sum 1, L_0x1b48e30, L_0x1b48ed0;
L_0x1b49570 .arith/sum 1, L_0x1b49230, L_0x1b492d0;
L_0x1b49a70 .arith/sum 1, v0x1b3ba30_0, L_0x1b49860;
L_0x1b49bd0 .arith/sum 1, L_0x1b49a70, v0x1b3bb70_0;
L_0x1b49720 .arith/sum 1, L_0x1b49bd0, L_0x1b49b10;
L_0x1b4a140 .arith/sum 1, v0x1b3ba30_0, L_0x1b4a0d0;
L_0x1b4a360 .arith/sum 1, L_0x1b4a140, v0x1b3bb70_0;
L_0x1b4a450 .arith/sum 1, L_0x1b4a360, v0x1b3bcb0_0;
L_0x1b4a870 .arith/sum 1, v0x1b3ba30_0, v0x1b3bad0_0;
L_0x1b4a980 .arith/sum 1, L_0x1b4a870, L_0x1b4a910;
L_0x1b4a540 .arith/sum 1, L_0x1b4a980, L_0x1b4aa20;
L_0x1b4af90 .arith/sum 1, v0x1b3ba30_0, v0x1b3bad0_0;
L_0x1b4b370 .arith/sum 1, L_0x1b4af90, L_0x1b4b030;
L_0x1b4b520 .arith/sum 1, L_0x1b4b370, v0x1b3bcb0_0;
L_0x1b4b7b0 .arith/sum 1, v0x1b3ba30_0, v0x1b3bad0_0;
L_0x1b4b8c0 .arith/sum 1, L_0x1b4b7b0, v0x1b3bb70_0;
L_0x1b4bcb0 .arith/sum 1, L_0x1b4b8c0, L_0x1b4b850;
S_0x1b42210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ae4ed0;
 .timescale -12 -12;
E_0x1aca9f0 .event anyedge, v0x1b43000_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b43000_0;
    %nor/r;
    %assign/vec4 v0x1b43000_0, 0;
    %wait E_0x1aca9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3af00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3bda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3be40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b3af00;
T_4 ;
    %wait E_0x1ae36b0;
    %load/vec4 v0x1b3bee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3bda0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b3af00;
T_5 ;
    %wait E_0x1ae3550;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %wait E_0x1ae3550;
    %load/vec4 v0x1b3bda0_0;
    %store/vec4 v0x1b3be40_0, 0, 1;
    %fork t_1, S_0x1b3b230;
    %jmp t_0;
    .scope S_0x1b3b230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b3b470_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b3b470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ae3550;
    %load/vec4 v0x1b3b470_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3b470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b3b470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b3af00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ae36b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b3bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b3bad0_0, 0;
    %assign/vec4 v0x1b3ba30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b3bda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b3be40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ae4ed0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b42ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b43000_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ae4ed0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b42ba0_0;
    %inv;
    %store/vec4 v0x1b42ba0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ae4ed0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b3bc10_0, v0x1b43170_0, v0x1b429c0_0, v0x1b42a60_0, v0x1b42b00_0, v0x1b42c40_0, v0x1b42ec0_0, v0x1b42e20_0, v0x1b42d80_0, v0x1b42ce0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ae4ed0;
T_9 ;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ae4ed0;
T_10 ;
    %wait E_0x1ae36b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b42f60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
    %load/vec4 v0x1b430a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b42f60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b42ec0_0;
    %load/vec4 v0x1b42ec0_0;
    %load/vec4 v0x1b42e20_0;
    %xor;
    %load/vec4 v0x1b42ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b42d80_0;
    %load/vec4 v0x1b42d80_0;
    %load/vec4 v0x1b42ce0_0;
    %xor;
    %load/vec4 v0x1b42d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b42f60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b42f60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter4/response1/top_module.sv";
