Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Oct  3 12:22:04 2018
| Host         : DESKTOP-J9CTS4D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SSB_timing_summary_routed.rpt -rpx SSB_timing_summary_routed.rpx -warn_on_violation
| Design       : SSB
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: generate_0_125MHz/temp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: generate_1MHz/temp_reg/Q (HIGH)

 There are 179 register/latch pins with no clock driven by root clock pin: generate_4MHz/temp_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: generate_half_8us/temp_reg/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[0]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[1]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[2]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[3]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[4]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[5]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[6]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[7]/Q (HIGH)

 There are 345 register/latch pins with no clock driven by root clock pin: u45/countnumber_reg[8]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: u45/syn_clk_4us_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u46/temp_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre10_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre11_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre12_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre13_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre14_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre15_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre16_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre2_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre3_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre4_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre5_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre6_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre7_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre8_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u47/pre9_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.159      -44.588                     11                  127        0.070        0.000                      0                  127        0.043        0.000                       0                    90  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
generate_16xDeltaF/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clknew4_1             {0.000 1.099}        2.198           455.000         
  clkfbout_clknew4_1             {0.000 25.000}       50.000          20.000          
primary_clk                      {0.000 41.666}       83.333          12.000          
  clk_out1_clk_100MHz            {0.000 5.000}        10.000          100.000         
  clkfbout_clk_100MHz            {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
generate_16xDeltaF/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clknew4_1                   0.444        0.000                      0                   11        0.247        0.000                      0                   11        0.043        0.000                       0                    13  
  clkfbout_clknew4_1                                                                                                                                                              47.845        0.000                       0                     3  
primary_clk                                                                                                                                                                       16.667        0.000                       0                     1  
  clk_out1_clk_100MHz                  1.993        0.000                      0                  116        0.070        0.000                      0                  116        4.500        0.000                       0                    69  
  clkfbout_clk_100MHz                                                                                                                                                             16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_100MHz  clk_out1_clknew4_1        -5.159      -44.588                     11                   11        0.243        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  generate_16xDeltaF/inst/clk_in1
  To Clock:  generate_16xDeltaF/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         generate_16xDeltaF/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generate_16xDeltaF/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clknew4_1
  To Clock:  clk_out1_clknew4_1

Setup :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.608ns (35.565%)  route 1.102ns (64.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          1.102     3.181    u46/delay_counter_reg__0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.152     3.333 r  u46/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.333    u46/temp[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/C
                         clock pessimism              0.116     3.821    
                         clock uncertainty           -0.119     3.701    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.075     3.776    u46/temp_reg[0]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.477%)  route 0.927ns (61.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[2]/Q
                         net (fo=9, routed)           0.927     3.006    u46/delay_counter_reg__0[2]
    SLICE_X5Y94          LUT5 (Prop_lut5_I1_O)        0.124     3.130 r  u46/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.130    u46/temp[6]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/C
                         clock pessimism              0.116     3.821    
                         clock uncertainty           -0.119     3.701    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.032     3.733    u46/temp_reg[6]
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.580ns (39.498%)  route 0.888ns (60.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[2]/Q
                         net (fo=9, routed)           0.888     2.967    u46/delay_counter_reg__0[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.124     3.091 r  u46/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.091    u46/temp[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/C
                         clock pessimism              0.091     3.796    
                         clock uncertainty           -0.119     3.676    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031     3.707    u46/temp_reg[1]
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.580ns (39.664%)  route 0.882ns (60.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[0]/Q
                         net (fo=11, routed)          0.882     2.961    u46/delay_counter_reg__0[0]
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124     3.085 r  u46/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.085    u46/temp[4]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/C
                         clock pessimism              0.091     3.796    
                         clock uncertainty           -0.119     3.676    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031     3.707    u46/temp_reg[4]
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.580ns (39.772%)  route 0.878ns (60.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          0.878     2.957    u46/delay_counter_reg__0[1]
    SLICE_X4Y94          LUT5 (Prop_lut5_I3_O)        0.124     3.081 r  u46/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.081    u46/temp[3]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/C
                         clock pessimism              0.091     3.796    
                         clock uncertainty           -0.119     3.676    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.029     3.705    u46/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          3.705    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.580ns (40.007%)  route 0.870ns (59.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[2]/Q
                         net (fo=9, routed)           0.870     2.949    u46/delay_counter_reg__0[2]
    SLICE_X6Y95          LUT5 (Prop_lut5_I2_O)        0.124     3.073 r  u46/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.073    u46/temp[5]_i_1_n_1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/C
                         clock pessimism              0.091     3.796    
                         clock uncertainty           -0.119     3.676    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.079     3.755    u46/temp_reg[5]
  -------------------------------------------------------------------
                         required time                          3.755    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/delay_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.580ns (41.064%)  route 0.832ns (58.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[0]/Q
                         net (fo=11, routed)          0.832     2.911    u46/delay_counter_reg__0[0]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  u46/delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.035    u46/delay_counter[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
                         clock pessimism              0.116     3.821    
                         clock uncertainty           -0.119     3.701    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029     3.730    u46/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.580ns (44.813%)  route 0.714ns (55.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[0]/Q
                         net (fo=11, routed)          0.714     2.793    u46/delay_counter_reg__0[0]
    SLICE_X4Y94          LUT5 (Prop_lut5_I1_O)        0.124     2.917 r  u46/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.917    u46/temp[7]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/C
                         clock pessimism              0.091     3.796    
                         clock uncertainty           -0.119     3.676    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031     3.707    u46/temp_reg[7]
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.580ns (45.462%)  route 0.696ns (54.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          0.696     2.775    u46/delay_counter_reg__0[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124     2.899 r  u46/delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.899    u46/delay_counter[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
                         clock pessimism              0.116     3.821    
                         clock uncertainty           -0.119     3.701    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031     3.732    u46/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/delay_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.198ns  (clk_out1_clknew4_1 rise@2.198ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.580ns (46.951%)  route 0.655ns (53.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 3.705 - 2.198 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          0.655     2.734    u46/delay_counter_reg__0[1]
    SLICE_X5Y94          LUT4 (Prop_lut4_I0_O)        0.124     2.858 r  u46/delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.858    u46/delay_counter[2]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      2.198     2.198 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.198 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457     3.655    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.526 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.107    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.198 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507     3.705    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
                         clock pessimism              0.091     3.796    
                         clock uncertainty           -0.119     3.676    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.029     3.705    u46/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.705    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  0.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[2]/Q
                         net (fo=9, routed)           0.166     0.898    u46/delay_counter_reg__0[2]
    SLICE_X4Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.943 r  u46/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.943    u46/temp[7]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/C
                         clock pessimism             -0.258     0.604    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     0.696    u46/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.930%)  route 0.165ns (47.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[2]/Q
                         net (fo=9, routed)           0.165     0.897    u46/delay_counter_reg__0[2]
    SLICE_X4Y94          LUT5 (Prop_lut5_I1_O)        0.045     0.942 r  u46/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.942    u46/temp[3]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/C
                         clock pessimism             -0.258     0.604    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.091     0.695    u46/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.227%)  route 0.184ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          0.184     0.916    u46/delay_counter_reg__0[1]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.961 r  u46/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.961    u46/temp[4]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     0.699    u46/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.823%)  route 0.187ns (50.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          0.187     0.919    u46/delay_counter_reg__0[1]
    SLICE_X5Y94          LUT5 (Prop_lut5_I3_O)        0.045     0.964 r  u46/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.964    u46/temp[6]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     0.699    u46/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.702%)  route 0.212ns (53.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[0]/Q
                         net (fo=11, routed)          0.212     0.944    u46/delay_counter_reg__0[0]
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.045     0.989 r  u46/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.989    u46/temp[2]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[2]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     0.699    u46/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/delay_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.819%)  route 0.211ns (53.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[0]/Q
                         net (fo=11, routed)          0.211     0.943    u46/delay_counter_reg__0[0]
    SLICE_X5Y94          LUT4 (Prop_lut4_I1_O)        0.045     0.988 r  u46/delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    u46/delay_counter[2]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.091     0.698    u46/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.427%)  route 0.198ns (51.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[0]/Q
                         net (fo=11, routed)          0.198     0.930    u46/delay_counter_reg__0[0]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.045     0.975 r  u46/delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.975    u46/delay_counter[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092     0.683    u46/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u46/temp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.773%)  route 0.248ns (54.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  u46/temp_reg[5]/Q
                         net (fo=10, routed)          0.248     1.002    u46/freq_6
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045     1.047 r  u46/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.047    u46/temp[5]_i_1_n_1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.121     0.712    u46/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.444%)  route 0.252ns (57.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[1]/Q
                         net (fo=10, routed)          0.252     0.984    u46/delay_counter_reg__0[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.029 r  u46/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.029    u46/temp[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092     0.683    u46/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u46/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Destination:            u46/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clknew4_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.183ns (37.760%)  route 0.302ns (62.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.549     0.549    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.591     0.591    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  u46/delay_counter_reg[2]/Q
                         net (fo=9, routed)           0.302     1.033    u46/delay_counter_reg__0[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.042     1.075 r  u46/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.075    u46/temp[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.107     0.714    u46/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clknew4_1
Waveform(ns):       { 0.000 1.099 }
Period(ns):         2.198
Sources:            { generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.198       0.043      BUFGCTRL_X0Y4    generate_16xDeltaF/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.198       0.949      MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X4Y95      u46/delay_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X4Y95      u46/delay_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X5Y94      u46/delay_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X4Y95      u46/temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X4Y95      u46/temp_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X5Y94      u46/temp_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X4Y94      u46/temp_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.198       1.198      SLICE_X5Y94      u46/temp_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.198       211.162    MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/delay_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/delay_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/delay_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/temp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/temp_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/temp_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y94      u46/temp_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/temp_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X6Y95      u46/temp_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/temp_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/delay_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/delay_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/delay_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/temp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y95      u46/temp_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/temp_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X4Y94      u46/temp_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/temp_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X6Y95      u46/temp_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.099       0.599      SLICE_X5Y94      u46/temp_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clknew4_1
  To Clock:  clkfbout_clknew4_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clknew4_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_16xDeltaF/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    generate_16xDeltaF/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  generate_16xDeltaF/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  primary_clk
  To Clock:  primary_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         primary_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { primary_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100MHz
  To Clock:  clk_out1_clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        1.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.718ns (31.000%)  route 1.598ns (69.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.577     1.388    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.581     4.050    
                         clock uncertainty           -0.243     3.808    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.426     3.382    generate_4MHz/bkclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.718ns (31.000%)  route 1.598ns (69.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.577     1.388    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.581     4.050    
                         clock uncertainty           -0.243     3.808    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.426     3.382    generate_4MHz/bkclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.718ns (31.461%)  route 1.564ns (68.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.544     1.354    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.243     3.805    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.426     3.379    generate_4MHz/bkclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.718ns (31.461%)  route 1.564ns (68.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.544     1.354    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.243     3.805    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.426     3.379    generate_4MHz/bkclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.718ns (31.461%)  route 1.564ns (68.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.544     1.354    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.243     3.805    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.426     3.379    generate_4MHz/bkclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.718ns (31.461%)  route 1.564ns (68.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.544     1.354    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X36Y46         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.243     3.805    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.426     3.379    generate_4MHz/bkclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/temp_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz fall@5.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.842ns (31.718%)  route 1.813ns (68.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 3.469 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565    -0.928    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.509 f  generate_4MHz/bkclk_cnt_reg[2]__0/Q
                         net (fo=5, routed)           1.021     0.512    generate_4MHz/bkclk_cnt_reg__0[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.299     0.811 r  generate_4MHz/bkclk_cnt[5]_i_1/O
                         net (fo=7, routed)           0.792     1.603    generate_4MHz/bkclk_cnt[5]_i_1_n_1
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  generate_4MHz/temp_i_1/O
                         net (fo=1, routed)           0.000     1.727    generate_4MHz/temp_i_1_n_1
    SLICE_X39Y45         FDRE                                         r  generate_4MHz/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     3.469    generate_4MHz/clk_out1
    SLICE_X39Y45         FDRE                                         r  generate_4MHz/temp_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.047    
                         clock uncertainty           -0.243     3.805    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032     3.837    generate_4MHz/temp_reg
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz rise@10.000ns - clk_out1_clk_100MHz fall@5.000ns)
  Data Path Delay:        2.084ns  (logic 0.583ns (27.973%)  route 1.501ns (72.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.507 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565     4.072    generate_4MHz/clk_out1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.459     4.531 f  generate_4MHz/bkclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.907     5.438    generate_4MHz/bkclk_cnt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  generate_4MHz/bkclk_cnt[5]__0_i_1/O
                         net (fo=7, routed)           0.594     6.156    generate_4MHz/bkclk_cnt[5]__0_i_1_n_1
    SLICE_X36Y44         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    10.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.024 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     8.469    generate_4MHz/clk_out1
    SLICE_X36Y44         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[0]__0/C
                         clock pessimism              0.578     9.047    
                         clock uncertainty           -0.243     8.805    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429     8.376    generate_4MHz/bkclk_cnt_reg[0]__0
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[1]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz rise@10.000ns - clk_out1_clk_100MHz fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.583ns (28.636%)  route 1.453ns (71.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.507 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565     4.072    generate_4MHz/clk_out1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.459     4.531 f  generate_4MHz/bkclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.907     5.438    generate_4MHz/bkclk_cnt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  generate_4MHz/bkclk_cnt[5]__0_i_1/O
                         net (fo=7, routed)           0.546     6.108    generate_4MHz/bkclk_cnt[5]__0_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    10.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.024 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     8.469    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]__0/C
                         clock pessimism              0.581     9.050    
                         clock uncertainty           -0.243     8.808    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429     8.379    generate_4MHz/bkclk_cnt_reg[1]__0
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 generate_4MHz/bkclk_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_4MHz/bkclk_cnt_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_100MHz rise@10.000ns - clk_out1_clk_100MHz fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.583ns (28.636%)  route 1.453ns (71.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz fall edge)
                                                      5.000     5.000 f  
    L17                                               0.000     5.000 f  primary_clk (IN)
                         net (fo=0)                   0.000     5.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     6.476 f  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.744 f  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     2.411    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.507 f  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.565     4.072    generate_4MHz/clk_out1
    SLICE_X37Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.459     4.531 f  generate_4MHz/bkclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.907     5.438    generate_4MHz/bkclk_cnt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  generate_4MHz/bkclk_cnt[5]__0_i_1/O
                         net (fo=7, routed)           0.546     6.108    generate_4MHz/bkclk_cnt[5]__0_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    10.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.024 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.445     8.469    generate_4MHz/clk_out1
    SLICE_X36Y45         FDRE                                         r  generate_4MHz/bkclk_cnt_reg[2]__0/C
                         clock pessimism              0.581     9.050    
                         clock uncertainty           -0.243     8.808    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429     8.379    generate_4MHz/bkclk_cnt_reg[2]__0
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  2.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u45/chr_clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u45/chr_clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.670%)  route 0.185ns (33.330%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    u45/clk_out1
    SLICE_X8Y99          FDCE                                         r  u45/chr_clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  u45/chr_clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.185    -0.250    u45/chr_clk_cnt_reg__0[27]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  u45/chr_clk_cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    u45/chr_clk_cnt[24]_i_2_n_1
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.096 r  u45/chr_clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    u45/chr_clk_cnt_reg[24]_i_1_n_1
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  u45/chr_clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    u45/chr_clk_cnt_reg[28]_i_1_n_8
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.922    -0.749    u45/clk_out1
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[28]/C
                         clock pessimism              0.502    -0.246    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134    -0.112    u45/chr_clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u45/chr_clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u45/chr_clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.430%)  route 0.185ns (32.570%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    u45/clk_out1
    SLICE_X8Y99          FDCE                                         r  u45/chr_clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  u45/chr_clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.185    -0.250    u45/chr_clk_cnt_reg__0[27]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  u45/chr_clk_cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    u45/chr_clk_cnt[24]_i_2_n_1
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.096 r  u45/chr_clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    u45/chr_clk_cnt_reg[24]_i_1_n_1
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.029 r  u45/chr_clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    u45/chr_clk_cnt_reg[28]_i_1_n_6
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.922    -0.749    u45/clk_out1
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[30]/C
                         clock pessimism              0.502    -0.246    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134    -0.112    u45/chr_clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u45/chr_clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u45/chr_clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.695%)  route 0.185ns (31.305%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    u45/clk_out1
    SLICE_X8Y99          FDCE                                         r  u45/chr_clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  u45/chr_clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.185    -0.250    u45/chr_clk_cnt_reg__0[27]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  u45/chr_clk_cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    u45/chr_clk_cnt[24]_i_2_n_1
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.096 r  u45/chr_clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    u45/chr_clk_cnt_reg[24]_i_1_n_1
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.006 r  u45/chr_clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    u45/chr_clk_cnt_reg[28]_i_1_n_7
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.922    -0.749    u45/clk_out1
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[29]/C
                         clock pessimism              0.502    -0.246    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134    -0.112    u45/chr_clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u45/chr_clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u45/chr_clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.800%)  route 0.185ns (31.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.565    -0.599    u45/clk_out1
    SLICE_X8Y99          FDCE                                         r  u45/chr_clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  u45/chr_clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.185    -0.250    u45/chr_clk_cnt_reg__0[27]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  u45/chr_clk_cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    u45/chr_clk_cnt[24]_i_2_n_1
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.096 r  u45/chr_clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    u45/chr_clk_cnt_reg[24]_i_1_n_1
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.004 r  u45/chr_clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.004    u45/chr_clk_cnt_reg[28]_i_1_n_5
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.922    -0.749    u45/clk_out1
    SLICE_X8Y100         FDCE                                         r  u45/chr_clk_cnt_reg[31]/C
                         clock pessimism              0.502    -0.246    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134    -0.112    u45/chr_clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u45/chr_clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u45/countnumber_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.170%)  route 0.104ns (38.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.564    -0.600    u45/clk_out1
    SLICE_X8Y94          FDCE                                         r  u45/chr_clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  u45/chr_clk_cnt_reg[4]/Q
                         net (fo=3, routed)           0.104    -0.332    u45/chr_clk_cnt_reg[4]
    SLICE_X9Y94          FDRE                                         r  u45/countnumber_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.833    -0.837    u45/clk_out1
    SLICE_X9Y94          FDRE                                         r  u45/countnumber_reg[4]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.057    -0.530    u45/countnumber_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 generate_1MHz/bkclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_1MHz/bkclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.667    -0.496    generate_1MHz/clk_out1
    SLICE_X1Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  generate_1MHz/bkclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.214    generate_1MHz/bkclk_cnt_reg__0[0]
    SLICE_X0Y119         LUT3 (Prop_lut3_I2_O)        0.048    -0.166 r  generate_1MHz/bkclk_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    generate_1MHz/bkclk_cnt[2]_i_1__0_n_1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.940    -0.731    generate_1MHz/clk_out1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[2]/C
                         clock pessimism              0.247    -0.483    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.376    generate_1MHz/bkclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 generate_1MHz/bkclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_1MHz/bkclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.667    -0.496    generate_1MHz/clk_out1
    SLICE_X1Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  generate_1MHz/bkclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.213    generate_1MHz/bkclk_cnt_reg__0[0]
    SLICE_X0Y119         LUT5 (Prop_lut5_I3_O)        0.049    -0.164 r  generate_1MHz/bkclk_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    generate_1MHz/bkclk_cnt[4]_i_1__0_n_1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.940    -0.731    generate_1MHz/clk_out1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[4]/C
                         clock pessimism              0.247    -0.483    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.107    -0.376    generate_1MHz/bkclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 generate_1MHz/bkclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_1MHz/bkclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.667    -0.496    generate_1MHz/clk_out1
    SLICE_X1Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  generate_1MHz/bkclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.213    generate_1MHz/bkclk_cnt_reg__0[0]
    SLICE_X0Y119         LUT4 (Prop_lut4_I1_O)        0.045    -0.168 r  generate_1MHz/bkclk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.168    generate_1MHz/bkclk_cnt[3]_i_1__0_n_1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.940    -0.731    generate_1MHz/clk_out1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[3]/C
                         clock pessimism              0.247    -0.483    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.092    -0.391    generate_1MHz/bkclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 generate_1MHz/bkclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_1MHz/bkclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.667    -0.496    generate_1MHz/clk_out1
    SLICE_X1Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  generate_1MHz/bkclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.214    generate_1MHz/bkclk_cnt_reg__0[0]
    SLICE_X0Y119         LUT2 (Prop_lut2_I0_O)        0.045    -0.169 r  generate_1MHz/bkclk_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.169    generate_1MHz/bkclk_cnt[1]_i_1__0_n_1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.940    -0.731    generate_1MHz/clk_out1
    SLICE_X0Y119         FDRE                                         r  generate_1MHz/bkclk_cnt_reg[1]/C
                         clock pessimism              0.247    -0.483    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.091    -0.392    generate_1MHz/bkclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u45/chr_clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u45/countnumber_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_100MHz rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.041%)  route 0.157ns (48.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.564    -0.600    u45/clk_out1
    SLICE_X8Y94          FDCE                                         r  u45/chr_clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  u45/chr_clk_cnt_reg[5]/Q
                         net (fo=3, routed)           0.157    -0.278    u45/chr_clk_cnt_reg[5]
    SLICE_X9Y94          FDRE                                         r  u45/countnumber_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.833    -0.837    u45/clk_out1
    SLICE_X9Y94          FDRE                                         r  u45/countnumber_reg[5]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.059    -0.528    u45/countnumber_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generate_100MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    generate_100MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y93      u45/chr_clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y95      u45/chr_clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y95      u45/chr_clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y96      u45/chr_clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y119     generate_1MHz/bkclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y119     generate_1MHz/bkclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y119     generate_1MHz/bkclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y96      u45/chr_clk_cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      u45/chr_clk_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      u45/chr_clk_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      u45/chr_clk_cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98      u45/chr_clk_cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y99      u45/chr_clk_cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y99      u45/chr_clk_cnt_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y93      u45/chr_clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y95      u45/chr_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y95      u45/chr_clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y96      u45/chr_clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y96      u45/chr_clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y96      u45/chr_clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y96      u45/chr_clk_cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y97      u45/chr_clk_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_100MHz
  To Clock:  clkfbout_clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_100MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { generate_100MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    generate_100MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  generate_100MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_100MHz
  To Clock:  clk_out1_clknew4_1

Setup :           11  Failing Endpoints,  Worst Slack       -5.159ns,  Total Violation      -44.588ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.159ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/delay_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        6.788ns  (logic 0.580ns (8.545%)  route 6.208ns (91.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          6.208    95.793    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT4 (Prop_lut4_I2_O)        0.124    95.917 r  u46/delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    95.917    u46/delay_counter[2]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/delay_counter_reg[2]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.029    90.758    u46/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         90.758    
                         arrival time                         -95.917    
  -------------------------------------------------------------------
                         slack                                 -5.159    

Slack (VIOLATED) :        -5.133ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        6.763ns  (logic 0.580ns (8.576%)  route 6.183ns (91.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          6.183    95.769    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.124    95.893 r  u46/temp[1]_i_1/O
                         net (fo=1, routed)           0.000    95.893    u46/temp[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031    90.760    u46/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                         -95.893    
  -------------------------------------------------------------------
                         slack                                 -5.133    

Slack (VIOLATED) :        -4.073ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.168%)  route 5.124ns (89.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          5.124    94.709    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.124    94.833 r  u46/temp[4]_i_1/O
                         net (fo=1, routed)           0.000    94.833    u46/temp[4]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031    90.760    u46/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                         -94.833    
  -------------------------------------------------------------------
                         slack                                 -4.073    

Slack (VIOLATED) :        -4.019ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.647ns  (logic 0.580ns (10.270%)  route 5.067ns (89.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          5.067    94.653    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.124    94.777 r  u46/temp[3]_i_1/O
                         net (fo=1, routed)           0.000    94.777    u46/temp[3]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.029    90.758    u46/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         90.758    
                         arrival time                         -94.777    
  -------------------------------------------------------------------
                         slack                                 -4.019    

Slack (VIOLATED) :        -3.925ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/delay_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.554ns  (logic 0.580ns (10.443%)  route 4.974ns (89.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.974    94.559    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.124    94.683 r  u46/delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    94.683    u46/delay_counter[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029    90.758    u46/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         90.758    
                         arrival time                         -94.683    
  -------------------------------------------------------------------
                         slack                                 -3.925    

Slack (VIOLATED) :        -3.873ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.548ns  (logic 0.574ns (10.346%)  route 4.974ns (89.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.974    94.559    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.118    94.677 r  u46/temp[0]_i_1/O
                         net (fo=1, routed)           0.000    94.677    u46/temp[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.075    90.804    u46/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         90.804    
                         arrival time                         -94.677    
  -------------------------------------------------------------------
                         slack                                 -3.873    

Slack (VIOLATED) :        -3.805ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.437ns  (logic 0.580ns (10.668%)  route 4.857ns (89.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.857    94.443    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.124    94.567 r  u46/temp[6]_i_1/O
                         net (fo=1, routed)           0.000    94.567    u46/temp[6]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.032    90.761    u46/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         90.761    
                         arrival time                         -94.566    
  -------------------------------------------------------------------
                         slack                                 -3.805    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.377ns  (logic 0.580ns (10.787%)  route 4.797ns (89.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.797    94.382    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.124    94.506 r  u46/temp[7]_i_1/O
                         net (fo=1, routed)           0.000    94.506    u46/temp[7]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031    90.760    u46/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                         -94.506    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.679ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.310ns  (logic 0.580ns (10.924%)  route 4.730ns (89.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.730    94.315    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.124    94.439 r  u46/temp[2]_i_1/O
                         net (fo=1, routed)           0.000    94.439    u46/temp[2]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[2]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031    90.760    u46/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                         -94.439    
  -------------------------------------------------------------------
                         slack                                 -3.679    

Slack (VIOLATED) :        -3.630ns  (required time - arrival time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_out1_clknew4_1 rise@90.110ns - clk_out1_clk_100MHz rise@90.000ns)
  Data Path Delay:        5.260ns  (logic 0.580ns (11.026%)  route 4.680ns (88.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 91.617 - 90.110 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 89.129 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  primary_clk (IN)
                         net (fo=0)                   0.000    90.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.410    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    87.506 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623    89.129    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456    89.585 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.680    94.266    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT3 (Prop_lut3_I1_O)        0.124    94.390 r  u46/delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    94.390    u46/delay_counter[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                     90.110    90.110 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    90.110 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.457    91.567    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    88.438 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    90.019    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.110 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.507    91.617    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
                         clock pessimism              0.000    91.617    
                         clock uncertainty           -0.888    90.729    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031    90.760    u46/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                         -94.390    
  -------------------------------------------------------------------
                         slack                                 -3.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.467ns (10.256%)  route 4.086ns (89.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    -1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507    -1.469    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.367    -1.102 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.086     2.984    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X6Y95          LUT5 (Prop_lut5_I3_O)        0.100     3.084 r  u46/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.084    u46/temp[5]_i_1_n_1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X6Y95          FDCE                                         r  u46/temp_reg[5]/C
                         clock pessimism              0.000     1.623    
                         clock uncertainty            0.888     2.511    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.331     2.842    u46/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.189ns (6.949%)  route 2.531ns (93.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.531     2.099    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.048     2.147 r  u46/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    u46/temp[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[0]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.107     1.856    u46/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.186ns (6.848%)  route 2.530ns (93.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.530     2.098    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT3 (Prop_lut3_I1_O)        0.045     2.143 r  u46/delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.143    u46/delay_counter[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[1]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092     1.841    u46/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/delay_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.186ns (6.846%)  route 2.531ns (93.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.531     2.099    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.045     2.144 r  u46/delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.144    u46/delay_counter[0]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/delay_counter_reg[0]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     1.840    u46/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.186ns (6.797%)  route 2.550ns (93.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.550     2.119    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.164 r  u46/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.164    u46/temp[3]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[3]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.091     1.840    u46/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.186ns (6.784%)  route 2.556ns (93.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.556     2.124    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.169 r  u46/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.169    u46/temp[7]_i_1_n_1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y94          FDCE                                         r  u46/temp_reg[7]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092     1.841    u46/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.186ns (6.669%)  route 2.603ns (93.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.603     2.171    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.216 r  u46/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.216    u46/temp[6]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[6]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     1.841    u46/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.186ns (6.572%)  route 2.644ns (93.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.644     2.212    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045     2.257 r  u46/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.257    u46/temp[1]_i_1_n_1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X4Y95          FDCE                                         r  u46/temp_reg[1]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092     1.841    u46/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.467ns (9.997%)  route 4.205ns (90.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    -1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507    -1.469    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.367    -1.102 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          4.205     3.102    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.100     3.202 r  u46/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.202    u46/temp[2]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          1.575     1.575    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.623    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[2]/C
                         clock pessimism              0.000     1.623    
                         clock uncertainty            0.888     2.511    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.270     2.781    u46/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 u45/syn_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u46/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clknew4_1  {rise@0.000ns fall@1.099ns period=2.198ns})
  Path Group:             clk_out1_clknew4_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clknew4_1 rise@0.000ns - clk_out1_clk_100MHz rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.186ns (6.526%)  route 2.664ns (93.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.733ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_100MHz rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  primary_clk (IN)
                         net (fo=0)                   0.000     0.000    generate_100MHz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  generate_100MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    generate_100MHz/inst/clk_in1_clk_100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  generate_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    generate_100MHz/inst/clk_out1_clk_100MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.591    -0.573    u45/clk_out1
    SLICE_X5Y95          FDCE                                         r  u45/syn_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  u45/syn_start_flag_reg/Q
                         net (fo=47, routed)          2.664     2.232    u46/LED_flag_of_TiggerSequence_OBUF
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.277 r  u46/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.277    u46/temp[4]_i_1_n_1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clknew4_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  generate_100MHz/inst/clkout1_buf/O
                         net (fo=68, routed)          0.817     0.817    generate_16xDeltaF/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  generate_16xDeltaF/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    generate_16xDeltaF/inst/clk_out1_clknew4
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  generate_16xDeltaF/inst/clkout1_buf/O
                         net (fo=11, routed)          0.861     0.861    u46/clk_out1
    SLICE_X5Y94          FDCE                                         r  u46/temp_reg[4]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.888     1.749    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     1.841    u46/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.436    





