[connectivity]



nk=irsgu:1:irsgu_1
nk=ssink:1:ssink_1
nk=rng_instance:1:rng_instance_1



nk=rpa_in:1:rpa_in_1
nk=rpa_engine:1:rpa_engine_1_1
nk=rpa_out:1:rpa_out_1
nk=end_ctrl:1:end_ctrl_1


nk=uniform_sample:1:uniform_sample_1



nk=cla_in:1:cla_in_1
nk=cla_engine:1:cla_engine_1_1
nk=cla_out:1:cla_out_1
nk=end_ctrl:1:end_ctrl_2


nk=router_source:1:router_source_1
nk=router_sink:1:router_sink_1



stream_connect=router_source_1.output:rpa_in_1.input:16

stream_connect=rpa_in_1.vertex_cmd_1:rpa_engine_1_1.in_cmd1:16
stream_connect=rpa_engine_1_1.out_data1:rpa_out_1.in_data_1:16
stream_connect=end_ctrl_1.out:rpa_engine_1_1.in_ctrl1
stream_connect=rpa_in_1.vds_1:rpa_out_1.in_vds_1:512

stream_connect=rpa_out_1.out_vd:uniform_sample_1.input:16







stream_connect=irsgu_1.out:rng_instance_1.s_in
stream_connect=rng_instance_1.s_out:ssink_1.input

stream_connect=rng_instance_1.r_out1:uniform_sample_1.rng


stream_connect=uniform_sample_1.output:cla_in_1.input:16




stream_connect=cla_in_1.vertex_cmd_1:cla_engine_1_1.in_cmd1:16
stream_connect=cla_engine_1_1.out_data1:cla_out_1.in_data_1:16
stream_connect=end_ctrl_2.out:cla_engine_1_1.in_ctrl1
stream_connect=cla_in_1.vds_1:cla_out_1.in_vds_1:512
stream_connect=cla_out_1.out_vd:router_sink_1.input:16








[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithRemap
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=SSI_SpreadLogic_high
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore


#[advanced]
#param=compiler.userPreSysLinkOverlayTcl=app/test/long_vertex/test_lv_urw/preSysLink.tcl
