//Revision 16
//NOTE
// Default austriamicrosystems template for AMS Designer
// Note:
//      Please remember to replace the Library, Cell, and View fields
//      for the Top Cell with the actual names used by your design.
//END_NOTE

config aska_core_tb;
design ASKA_TOP.aska_core_tb:schematic;

const digital behavioral, functional, schematic, symbol;
const analog veriloga, functional, schematic, symbol;
liblist basic, analogLib, ASKA_DIG;

viewlist verilogams, behavioral, functional, \module , schematic, spectre, symbol;
stoplist symbol, spectre;


cell D_CELLS_3V.STE_3VX4 binding :cmos_sch;

cell CONSTANT_GM.constant_gm binding :veriloga;

cell CURRENT_SOURCE.current_source_gm_10_en binding :veriloga;

cell POR.por2 binding :veriloga;

cell BANDGAP.bandgap_su binding :veriloga;

cell DAC6B.dac6b_amp_n2 binding :veriloga;

cell REF_BIAS.ref_bias binding :veriloga;

cell HVSWITCH.hvswitch5 binding :veriloga;


endconfig
