# vsim -Lf altera_mf_ver DE0_NANO_tb 
# Start time: 17:47:45 on Apr 02,2016
# Loading work.DE0_NANO_tb
# Loading work.DE0_Nano
# Loading work.global_disable
# Loading work.DE0_Nano_SOPC
# Loading work.Altera_UP_Avalon_RS232
# Loading work.Altera_UP_RS232_In_Deserializer
# Loading work.Altera_UP_RS232_Counters
# Loading work.Altera_UP_SYNC_FIFO
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.Altera_UP_RS232_Out_Serializer
# Loading work.adc_controller
# Loading work.adc
# Loading work.ADC_CTRL
# Loading work.altera_avalon_mm_clock_crossing_bridge
# Loading work.altera_avalon_dc_fifo
# Loading work.altera_dcfifo_synchronizer_bundle
# Loading work.DE0_Nano_SOPC_controller_interrupt_counter
# Loading work.DE0_Nano_SOPC_jtag_uart
# Loading work.DE0_Nano_SOPC_jtag_uart_scfifo_w
# Loading work.DE0_Nano_SOPC_jtag_uart_sim_scfifo_w
# Loading work.DE0_Nano_SOPC_jtag_uart_scfifo_r
# Loading work.DE0_Nano_SOPC_jtag_uart_sim_scfifo_r
# Loading work.DE0_Nano_SOPC_key
# Loading work.DE0_Nano_SOPC_led
# Loading work.slave_controller
# Loading work.DE0_Nano_SOPC_nios2_gen2_0
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_test_bench
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_register_bank_b_module
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_break
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_xbrk
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dbrk
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_itrace
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_dtrace
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_td_mode
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_pib
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_oci_im
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_avalon_reg
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_nios2_ocimem
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_ociram_sp_ram_module
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_wrapper
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_tck
# Loading work.DE0_Nano_SOPC_nios2_gen2_0_cpu_debug_slave_sysclk
# Loading work.DE0_Nano_SOPC_onchip_memory2_0
# Loading work.DE0_Nano_SOPC_pll_0
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_pll_0.v(90): Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/pll_0 File: synthesis/submodules/DE0_Nano_SOPC_pll_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# Loading work.power_management_slave
# Loading work.power_management
# Loading work.DE0_Nano_SOPC_sw
# Loading work.DE0_Nano_SOPC_sysid
# Loading work.DE0_Nano_SOPC_mm_interconnect_0
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(799): Instantiation of 'altera_merlin_master_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(859): Instantiation of 'altera_merlin_master_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(921): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(985): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1049): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1113): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1177): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1241): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1305): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1369): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1433): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1523): Instantiation of 'altera_merlin_master_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1604): Instantiation of 'altera_merlin_master_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1671): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# Loading work.altera_avalon_sc_fifo
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1796): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(1962): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2128): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2294): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2460): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2585): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2710): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2876): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2963): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2979): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(2995): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3011): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3027): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3043): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3059): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3075): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_007' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3091): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3107): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3123): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_router_010' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3172): Instantiation of 'altera_merlin_burst_adapter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3189): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3254): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3277): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3294): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3311): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3328): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3345): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3362): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3385): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3402): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3419): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_005' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3442): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3459): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3476): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3493): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3510): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_004' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3527): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3550): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3567): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3584): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3607): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3672): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3743): Instantiation of 'altera_merlin_width_adapter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v(3809): Instantiation of 'altera_merlin_width_adapter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# Loading work.altera_avalon_st_handshake_clock_crosser
# Loading work.altera_avalon_st_clock_crosser
# Loading work.altera_std_synchronizer_nocut
# Loading work.DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_001 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_002 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_003 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_004 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_005 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_006 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_007 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# Loading work.DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_0/avalon_st_adapter_008 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_008.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# Loading work.DE0_Nano_SOPC_mm_interconnect_1
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(335): Instantiation of 'altera_merlin_master_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(397): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(461): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(525): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(589): Instantiation of 'altera_merlin_slave_translator' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(679): Instantiation of 'altera_merlin_master_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(746): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(871): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(996): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1121): Instantiation of 'altera_merlin_slave_agent' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1208): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_router' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1224): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_router_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1240): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_router_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1256): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_router_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1272): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_router_001' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1309): Instantiation of 'altera_merlin_traffic_limiter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1338): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_cmd_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1373): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1390): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1407): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1424): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_cmd_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1441): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_rsp_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1458): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_rsp_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1475): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_rsp_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1492): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_rsp_demux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v(1509): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_1_rsp_mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1/avalon_st_adapter File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1/avalon_st_adapter_001 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1/avalon_st_adapter_002 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v(190): Instantiation of 'DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst/mm_interconnect_1/avalon_st_adapter_003 File: synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/DE0_Nano_SOPC.v(469): Instantiation of 'DE0_Nano_SOPC_irq_mapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst File: synthesis/DE0_Nano_SOPC.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/DE0_Nano_SOPC.v(483): Instantiation of 'altera_irq_clock_crosser' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst File: synthesis/DE0_Nano_SOPC.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/DE0_Nano_SOPC.v(494): Instantiation of 'altera_irq_clock_crosser' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst File: synthesis/DE0_Nano_SOPC.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/DE0_Nano_SOPC.v(505): Instantiation of 'altera_irq_clock_crosser' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst File: synthesis/DE0_Nano_SOPC.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/DE0_Nano_SOPC.v(516): Instantiation of 'altera_irq_clock_crosser' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst File: synthesis/DE0_Nano_SOPC.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# ** Error: (vsim-3033) synthesis/DE0_Nano_SOPC.v(527): Instantiation of 'altera_irq_clock_crosser' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE0_NANO_tb/dut/DE0_Nano_SOPC_inst File: synthesis/DE0_Nano_SOPC.v
#         Searched libraries:
#             /home/carl/altera_lite/15.1/modelsim_ase/altera/verilog/altera_mf
#             /home/carl/Tempest/fpga/fpga_hw/top_level/work
# Loading work.altera_reset_controller
# Error loading design
# End time: 17:47:45 on Apr 02,2016, Elapsed time: 0:00:00
# Errors: 104, Warnings: 0
# Break key hit
