// Seed: 3665696714
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output logic id_3,
    input logic id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wand id_8
);
  always
  fork
    id_3 <= 1;
    id_3 <= {id_4, 1};
  join
  module_0();
endmodule
module module_2 ();
  always @(posedge id_1 & id_1) id_1 = {1, id_1} == 1;
  module_0();
  assign id_1 = 1;
endmodule
