DESIGN impl_1
PART xczu3eg-sbva484-1-e

CELL genblk1[0].mem/ram_reg
  TILE BRAM_X8Y5
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y1
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[10].mem/ram_reg
  TILE BRAM_X2Y5
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y1
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[11].mem/ram_reg
  TILE BRAM_X2Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y7
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[1].mem/ram_reg
  TILE BRAM_X2Y0
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y0
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[2].mem/ram_reg
  TILE BRAM_X2Y25
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y5
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[3].mem/ram_reg
  TILE BRAM_X2Y10
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y2
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[4].mem/ram_reg
  TILE BRAM_X2Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y6
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[5].mem/ram_reg
  TILE BRAM_X8Y15
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y3
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[6].mem/ram_reg
  TILE BRAM_X12Y0
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y0
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[7].mem/ram_reg
  TILE BRAM_X8Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y6
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[8].mem/ram_reg
  TILE BRAM_X8Y0
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y0
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL

CELL genblk1[9].mem/ram_reg
  TILE BRAM_X8Y10
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y2
  MEM.PORTA.DATA_BIT_LAYOUT p8_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 71
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 71
ENDCELL
