// Seed: 2758573396
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.type_15 = 0;
endmodule
macromodule module_1 (
    input  uwire id_0,
    output wire  id_1,
    output logic id_2,
    input  wand  id_3,
    output logic id_4,
    input  wor   id_5
);
  wire id_7;
  logic id_8, id_9;
  logic id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign id_4 = 1;
  wire id_14 = id_3;
  assign id_10 = 1;
  always #1 id_8 <= 1;
endmodule
