

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Mon Nov 10 23:02:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      396|      396|  3.960 us|  3.960 us|  397|  397|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65  |FIR_HLS_Pipeline_VITIS_LOOP_20_1  |      393|      393|  3.930 us|  3.930 us|  391|  391|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     2|      52|     135|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      62|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     2|      73|     236|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65  |FIR_HLS_Pipeline_VITIS_LOOP_20_1  |        1|   1|  52|  130|    0|
    |mul_16s_10s_25_1_1_U6                       |mul_16s_10s_25_1_1                |        0|   1|   0|    5|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                  |        1|   2|  52|  135|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_accu_FIR_U  |H_accu_FIR_RAM_AUTO_1R1W  |        2|  0|   0|    0|   392|   32|     1|        12544|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   392|   32|     1|        12544|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_87_p2  |         +|   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |H_accu_FIR_address0   |   9|          2|    9|         18|
    |H_accu_FIR_ce0        |   9|          2|    1|          2|
    |ap_NS_fsm             |  26|          5|    1|          5|
    |input_r_TDATA_blk_n   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  62|         13|   13|         29|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg  |   1|   0|    1|          0|
    |x_n_reg_104                                              |  16|   0|   16|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  21|   0|   21|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.07>
ST_1 : Operation 5 [1/1] (0.07ns)   --->   "%x_n = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:11]   --->   Operation 5 'read' 'x_n' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [2/2] (1.23ns)   --->   "%H_accu_FIR_load = load i32 0" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 6 'load' 'H_accu_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 2 <SV = 1> <Delay = 3.84>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %x_n" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 7 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_accu_FIR_load = load i32 0" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 8 'load' 'H_accu_FIR_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_2 : Operation 9 [1/1] (2.38ns)   --->   "%mul_ln18 = mul i25 %sext_ln18, i25 33554154" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 9 'mul' 'mul_ln18' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i25 %mul_ln18" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 10 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.01ns)   --->   "%add_ln18 = add i32 %sext_ln18_1, i32 %H_accu_FIR_load" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 11 'add' 'add_ln18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln18, i32 16, i32 31" [FIR_HLS.cpp:18->FIR_HLS.cpp:11]   --->   Operation 12 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.45ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %y" [FIR_HLS.cpp:11]   --->   Operation 13 'write' 'write_ln11' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 0.45>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln11 = call void @FIR_HLS_Pipeline_VITIS_LOOP_20_1, i16 %x_n, i14 %b_FIR, i32 %H_accu_FIR" [FIR_HLS.cpp:11]   --->   Operation 14 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 15 [1/2] (0.45ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %y" [FIR_HLS.cpp:11]   --->   Operation 15 'write' 'write_ln11' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:6]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:6]   --->   Operation 17 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln11 = call void @FIR_HLS_Pipeline_VITIS_LOOP_20_1, i16 %x_n, i14 %b_FIR, i32 %H_accu_FIR" [FIR_HLS.cpp:11]   --->   Operation 22 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [FIR_HLS.cpp:12]   --->   Operation 23 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ b_FIR]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_n               (read         ) [ 00111]
sext_ln18         (sext         ) [ 00000]
H_accu_FIR_load   (load         ) [ 00000]
mul_ln18          (mul          ) [ 00000]
sext_ln18_1       (sext         ) [ 00000]
add_ln18          (add          ) [ 00000]
y                 (partselect   ) [ 00010]
write_ln11        (write        ) [ 00000]
spectopmodule_ln6 (spectopmodule) [ 00000]
specinterface_ln6 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
call_ln11         (call         ) [ 00000]
ret_ln12          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="H_accu_FIR">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_HLS_Pipeline_VITIS_LOOP_20_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_n_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="16" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_accu_FIR_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2"/>
<pin id="68" dir="0" index="2" bw="14" slack="0"/>
<pin id="69" dir="0" index="3" bw="32" slack="0"/>
<pin id="70" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln18_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="1"/>
<pin id="76" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="mul_ln18_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="10" slack="0"/>
<pin id="80" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sext_ln18_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="25" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln18_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="25" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="y_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="0" index="3" bw="6" slack="0"/>
<pin id="98" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="x_n_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_n "/>
</bind>
</comp>

<comp id="110" class="1005" name="y_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="77" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="59" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="87" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="103"><net_src comp="93" pin="4"/><net_sink comp="52" pin=2"/></net>

<net id="107"><net_src comp="46" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="113"><net_src comp="93" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
	Port: H_accu_FIR | {3 4 }
 - Input state : 
	Port: FIR_HLS : input_r | {1 }
	Port: FIR_HLS : b_FIR | {3 4 }
	Port: FIR_HLS : H_accu_FIR | {1 2 3 4 }
  - Chain level:
	State 1
	State 2
		mul_ln18 : 1
		sext_ln18_1 : 2
		add_ln18 : 3
		y : 4
		write_ln11 : 5
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65 |    1    |  0.854  |    67   |   110   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln18_fu_87               |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mul   |               mul_ln18_fu_77               |    1    |    0    |    0    |    5    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |               x_n_read_fu_46               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_52              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln18_fu_74              |    0    |    0    |    0    |    0    |
|          |              sext_ln18_1_fu_83             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|partselect|                   y_fu_93                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    2    |  0.854  |    67   |   154   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|H_accu_FIR|    2   |    0   |    0   |    0   |
|   b_FIR  |    1   |    0   |    0   |    -   |
+----------+--------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|x_n_reg_104|   16   |
| y_reg_110 |   16   |
+-----------+--------+
|   Total   |   32   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   32   ||  0.427  ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    0   |   67   |   154  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |    1   |   99   |   163  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
