module wideexpr_00144(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ({2{s1}})>=({s1});
  assign y1 = (ctrl[3]?({$signed((ctrl[4]?s4:s6)),((5'sb00000)>>>(3'sb101))&(s1),s0})-((((s5)!=(2'sb01))^((5'sb11101)>=(6'sb100111)))^~({$signed(s0),u5,(6'b010010)>(3'b011)})):s0);
  assign y2 = (+({s1,s0}))^((4'sb1101)&(s0));
  assign y3 = u7;
  assign y4 = {2{((ctrl[7]?(ctrl[2]?((s5)+(+(~|(4'sb0110))))+(((s6)-(s7))-($signed(u2))):$signed({((5'sb00001)<<(2'sb00))^~(+(2'b10)),((s2)&(s1))|(1'sb1)})):+((ctrl[5]?(ctrl[0]?|($unsigned(5'sb00101)):($unsigned(2'sb00))^~((2'b01)>>(s0))):({s6,(6'sb000011)^~(6'sb011011),$signed(s0)})<<<((ctrl[7]?s4:4'sb0100))))))+(((((ctrl[4]?s6:-((ctrl[6]?s6:3'sb011))))-(s6))^((ctrl[2]?+(+($signed(5'sb01010))):$signed(5'sb01011))))+(((s4)^~((ctrl[3]?$signed((2'sb10)>=(1'sb1)):$signed((ctrl[5]?4'b1100:u5)))))>>(s0)))}};
  assign y5 = (3'sb000)^~(-($unsigned({2'sb00,1'sb1})));
  assign y6 = +((ctrl[6]?{1{($signed(+(($signed(1'b1))|((2'b11)<<(1'sb1)))))<<<((ctrl[2]?(ctrl[1]?s2:s1):$signed((ctrl[3]?$signed(6'sb000011):(s4)^(s7)))))}}:{1'sb0,-((ctrl[5]?((2'sb11)!=(s5))+(u6):{(1'sb1)-((s5)<<<(s6)),($unsigned(2'sb00))<<<(s2),(+(s6))^~(s4)})),+(3'b010),(-({2{((ctrl[2]?s7:5'sb00000))<<((5'sb01000)==(3'sb001))}}))-(+($signed(s6)))}));
  assign y7 = (s1)&(+((-((-((s3)^(s0)))-((ctrl[0]?(2'sb10)^~(s2):(s7)^~(s3)))))==($signed(3'b001))));
endmodule
