<!--                                                                 -->
<!-- Copyright (C) 2012-2013 Analog Devices, Inc.                    -->
<!-- This is a machine generated file, do not modify                 -->
<!-- Please send bug reports to http://ez.analog.com/community/fpga  -->
<!--                                                                 -->
<ad9361_public>
	<Register>
		<Name>reg000</Name>
		<Address>0x000</Address>
		<Description>SPI Configuration</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg000_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg000_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>3-Wire SPI</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg000_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LSB First</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg000_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LSB First</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg000_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>3-Wire SPI</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg000_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg001</Name>
		<Address>0x001</Address>
		<Description>Multi-Chip Sync and Tx Mon Control</Description>
		<Exists>True</Exists>
		<Width>16</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg001_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>MCS BB Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg001_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>MCS Digital CLK Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg001_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>MCS BBPLL enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg001_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>MCS RF Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg001_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Monitor Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg001_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Monitor Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg002</Name>
		<Address>0x002</Address>
		<Description>Tx Enable and Filter Control</Description>
		<Exists>True</Exists>
		<Width>32</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg002_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Tx FIR Enable and Interpolation&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg002_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>THB1 Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg002_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>THB2 Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg002_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>THB3 Enable and Interp&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg002_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Tx Channel Enable&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg002_b16_b8</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>test multiple row register</Description>
			<Visibility>Public</Visibility>
			<Width>9</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>11</RegOffset>
			<SliceWidth>9</SliceWidth>
		</BitField>

		</BitFields>
	</Register>
	<Register>
		<Name>reg003</Name>
		<Address>0x003</Address>
		<Description>Rx Enable and Filter  Control</Description>
		<Exists>True</Exists>
		<Width>16</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg003_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Rx FIR Enable and Decimation&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
                        <Options>
                                <Option>
                                        <Description>00</Description>
                                        <Value>00</Value>
                                </Option>
                                <Option>
                                        <Description>01</Description>
                                        <Value>01</Value>
                                </Option>
                                <Option>
                                        <Description>10</Description>
                                        <Value>10</Value>
                                </Option>
                                <Option>
                                        <Description>11</Description>
                                        <Value>11</Value>
                                </Option>
                        </Options>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg003_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>RHB1 Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg003_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>RHB2 Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg003_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>RHB3 Enable and Decimation&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
                        <Options>
                                <Option>
                                        <Description>00</Description>
                                        <Value>00</Value>
                                </Option>
                                <Option>
                                        <Description>01</Description>
                                        <Value>01</Value>
                                </Option>
                                <Option>
                                        <Description>10</Description>
                                        <Value>10</Value>
                                </Option>

                        </Options>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg003_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Rx Channel Enable&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg004</Name>
		<Address>0x004</Address>
		<Description>Input Select</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg004_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX Input &lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg004_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX Output</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg004_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg005</Name>
		<Address>0x005</Address>
		<Description>RFPLL Dividers</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg005_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX VCO  Divider&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg005_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX VCO  Divider&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg006</Name>
		<Address>0x006</Address>
		<Description>Rx Clock and Data  Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg006_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Data Delay &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg006_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DATA_CLK Delay&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg007</Name>
		<Address>0x007</Address>
		<Description>Tx Clock and Data Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg007_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Data Delay &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg007_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>FB_CLK Delay&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg009</Name>
		<Address>0x009</Address>
		<Description>Clock Enable</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg009_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BBPLL Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg009_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg009_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Digital Power Up</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg009_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg009_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>XO Bypass</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg009_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg00A</Name>
		<Address>0x00A</Address>
		<Description>BBPLL</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg00A_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>BBPLL Divider &lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg00A_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DAC Clk div2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg00A_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CLKOUT Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg00A_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CLKOUT  Select&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg00B</Name>
		<Address>0x00B</Address>
		<Description>Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg00B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Temp Sense Offset &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg00C</Name>
		<Address>0x00C</Address>
		<Description>Start Temp Reading</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg00C_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start Temp Reading</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg00D</Name>
		<Address>0x00D</Address>
		<Description>Temp Sense2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg00D_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Temp Sense Periodic Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg00D_b7_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Measurement Time Interval&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg00E</Name>
		<Address>0x00E</Address>
		<Description>Temperature</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg00E_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Temperature&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg00F</Name>
		<Address>0x00F</Address>
		<Description>Temp Sensor Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg00F_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>4</DefaultValue>
			<Description>Temp Sensor Decimation&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg010</Name>
		<Address>0x010</Address>
		<Description>Parallel Port Configuration 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg010_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Invert DATA CLK</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Invert data bus</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>2R2T Timing</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Frame Pulse Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Channel swap</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Channel swap</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>PP Rx Swap IQ</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg010_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>PP Tx Swap IQ</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg011</Name>
		<Address>0x011</Address>
		<Description>Parallel Port Configuration 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg011_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Delay Rx Data&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg011_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Invert Rx Frame</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg011_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Invert Tx2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg011_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Invert Tx1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg011_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg011_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>FDD Alt Word Order</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg012</Name>
		<Address>0x012</Address>
		<Description>Parallel Port Configuration 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg012_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Full Duplex Swap Bits</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Full Port</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Single Port Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Half Duplex Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LVDS Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Single Data Rate</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Swap Ports</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg012_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>FDD Rx Rate = 2*Tx Rate</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg013</Name>
		<Address>0x013</Address>
		<Description>ENSM Mode</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg013_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>FDD Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg014</Name>
		<Address>0x014</Address>
		<Description>ENSM Config 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg014_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>To Alert</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Auto Gain Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Alert State</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Level Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Enable ENSM Pin Control</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Tx On</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Rx On</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg014_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Rx Data Port for Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg015</Name>
		<Address>0x015</Address>
		<Description>ENSM Config 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg015_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Synth Ready Mask</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Synth Ready Mask</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Dual Synth Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Synth Enable Pin Control Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TXNRX SPI Control</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Power Down Tx Synth</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Power Down Rx Synth</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg015_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>FDD External Control Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg016</Name>
		<Address>0x016</Address>
		<Description>Calibration Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg016_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DC cal BB Start</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg016_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DC Cal RF Start</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg016_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Gain Step Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg016_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Quad Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg016_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg016_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx BB Tune</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg016_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BB Tune</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg017</Name>
		<Address>0x017</Address>
		<Description>State</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg017_b3_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>ENSM State&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg017_b7_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Calibration Sequence State&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg018</Name>
		<Address>0x018</Address>
		<Description>AuxDAC 1 Word</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg018_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 1 Word&lt;9:2&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg019</Name>
		<Address>0x019</Address>
		<Description>AuxDAC 2 Word</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg019_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 2 Word&lt;9:2&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg01A</Name>
		<Address>0x01A</Address>
		<Description>AuxDAC 1 Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg01A_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 1 Word &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01A_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 1 Vref&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01A_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC1 Step Factor</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01A_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg01B</Name>
		<Address>0x01B</Address>
		<Description>AuxDAC 2 Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg01B_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 2 Word&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01B_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 2 Vref&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01B_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC2 Step Factor</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01B_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg01C</Name>
		<Address>0x01C</Address>
		<Description>AuxADC Clock Divider</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg01C_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>16</DefaultValue>
			<Description>AuxADC Clock Divider&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg01D</Name>
		<Address>0x01D</Address>
		<Description>Aux ADC Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg01D_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>AuxADC Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg01D_b3_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Aux ADC Decimation&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg01E</Name>
		<Address>0x01E</Address>
		<Description>AuxADC Word MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg01E_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxADC Word MSB&lt;11:4&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg01F</Name>
		<Address>0x01F</Address>
		<Description>AuxADC LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg01F_b3_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxADC Word LSB&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg020</Name>
		<Address>0x020</Address>
		<Description>Auto GPO</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg020_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>GPO Enable Auto Tx&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg020_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>GPO Enable Auto Rx&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg021</Name>
		<Address>0x021</Address>
		<Description>AGC Gain Lock Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg021_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>Gain Lock Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg022</Name>
		<Address>0x022</Address>
		<Description>AGC Attack Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg022_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>AGC Attack Delay&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg022_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Invert Bypassed LNA Polarity</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg023</Name>
		<Address>0x023</Address>
		<Description>AuxDAC Enable Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg023_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>AuxDAC Init Bar&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg023_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>AuxDAC Auto Rx Bar&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg023_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>AuxDAC Auto Tx Bar&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg023_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDac Manual Bar&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg024</Name>
		<Address>0x024</Address>
		<Description>RX Load Synth Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg024_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be x02</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg025</Name>
		<Address>0x025</Address>
		<Description>TX Load Synth Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg025_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be x02</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg026</Name>
		<Address>0x026</Address>
		<Description>External LNA control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg026_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO manual select</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg026_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>External LNA1 control</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg026_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>External LNA2 control</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg026_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC Manual Select</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg027</Name>
		<Address>0x027</Address>
		<Description>GPO Force and Init</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg027_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>GPO Init State&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg027_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO Manual Control&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg028</Name>
		<Address>0x028</Address>
		<Description>GPO0 Rx delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg028_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO0 Rx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg029</Name>
		<Address>0x029</Address>
		<Description>GPO1 Rx delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg029_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO1 Rx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg02A</Name>
		<Address>0x02A</Address>
		<Description>GPO2 Rx delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg02A_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO2 Rx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg02B</Name>
		<Address>0x02B</Address>
		<Description>GPO3 Rx delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg02B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO3 Rx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg02C</Name>
		<Address>0x02C</Address>
		<Description>GPO0 Tx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg02C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO0 Tx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg02D</Name>
		<Address>0x02D</Address>
		<Description>GPO1 Tx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg02D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO1 Tx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg02E</Name>
		<Address>0x02E</Address>
		<Description>GPO2 Tx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg02E_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO2 Tx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg02F</Name>
		<Address>0x02F</Address>
		<Description>GPO3 Tx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg02F_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>GPO3 Tx Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg030</Name>
		<Address>0x030</Address>
		<Description>AuxDAC1 Rx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg030_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 1 Rx Delay &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg031</Name>
		<Address>0x031</Address>
		<Description>AuxDAC1 Tx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg031_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 1 Tx Delay &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg032</Name>
		<Address>0x032</Address>
		<Description>AuxDAC2 Rx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg032_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 2 Rx Delay &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg033</Name>
		<Address>0x033</Address>
		<Description>AuxDAC2 Tx Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg033_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AuxDAC 2 Tx Delay &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg035</Name>
		<Address>0x035</Address>
		<Description>Control Output Pointer</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg035_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Control Output Pointer&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg036</Name>
		<Address>0x036</Address>
		<Description>Control Output Enable</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg036_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl4</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl5</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl6</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg036_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>En ctrl7</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg037</Name>
		<Address>0x037</Address>
		<Description>Product ID</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg037_b2_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rev[2:0]</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg037_b3</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>9361</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg03A</Name>
		<Address>0x03A</Address>
		<Description>Reference Clock Cycles</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg03A_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Reference Clock Cycles per us&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg03B</Name>
		<Address>0x03B</Address>
		<Description>Digital I/O Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg03B_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Data Port Slew&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03B_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Data Port Drive</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03B_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03B_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DATACLK slew &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03B_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DATACLK drive</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03B_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CLK Out Drive</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg03C</Name>
		<Address>0x03C</Address>
		<Description>LVDS Bias control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg03C_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>LVDS Bias &lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03C_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LVDS Tx LO VCM</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03C_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Bypass Bias R</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03C_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx On Chip Term</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03C_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CLK Out Slew&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg03D</Name>
		<Address>0x03D</Address>
		<Description>LVDS Invert control1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg03D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LVDS pn Invert&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg03E</Name>
		<Address>0x03E</Address>
		<Description>LVDS Invert control2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg03E_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LVDS pn Invert&lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg03F</Name>
		<Address>0x03F</Address>
		<Description>BBPLL Control 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg03F_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>BBPLL Reset Bar</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03F_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BBPLL SDM Bypass</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03F_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start BB VCO CAL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03F_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BBPLL SDM CLK Enable B</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg03F_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg040</Name>
		<Address>0x040</Address>
		<Description>Must be 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg040_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg041</Name>
		<Address>0x041</Address>
		<Description>Fractional BB Freq Word 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg041_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Fractional BB Frequency Word&lt;20:16&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg041_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 0</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg042</Name>
		<Address>0x042</Address>
		<Description>Fractional BB Freq Word 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg042_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Fractional BB Frequency Word&lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg043</Name>
		<Address>0x043</Address>
		<Description>Fractional BB Freq Word 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg043_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Fractional BB Frequency Word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg044</Name>
		<Address>0x044</Address>
		<Description>Integer BB Freq Word</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg044_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>16</DefaultValue>
			<Description>Integer BB Frequency Word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg045</Name>
		<Address>0x045</Address>
		<Description>Ref Clock Scaler</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg045_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ref Clock Scaler&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg045_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg046</Name>
		<Address>0x046</Address>
		<Description>CP Current</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg046_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>9</DefaultValue>
			<Description>Charge Pump Current&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg046_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg047</Name>
		<Address>0x047</Address>
		<Description>MCS Scale</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg047_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg047_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>MCS refclk Scale En</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg048</Name>
		<Address>0x048</Address>
		<Description>Loop Filter 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg048_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>R1 Word&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg048_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>6</DefaultValue>
			<Description>C1 Word&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg049</Name>
		<Address>0x049</Address>
		<Description>Loop Filter 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg049_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>C1 Word&lt;4:3&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg049_b6_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>14</DefaultValue>
			<Description>C2 Word&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg049_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>R2 Word&lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg04A</Name>
		<Address>0x04A</Address>
		<Description>Loop Filter 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg04A_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>R2 Word&lt;2:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04A_b5_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>11</DefaultValue>
			<Description>C3 Word&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04A_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Bypass R2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04A_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Bypass C3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg04B</Name>
		<Address>0x04B</Address>
		<Description>VCO Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg04B_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Forced VCO band word&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04B_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO band enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04B_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04B_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Set to 2'b11</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04B_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Freq Cal Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg04C</Name>
		<Address>0x04C</Address>
		<Description>Must be 0x86</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg04C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 0x86</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg04D</Name>
		<Address>0x04D</Address>
		<Description>BBPLL Control 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes>These are internal BBPLL bits. After setting Register 0x04C to Register 0x086, set Register 0x04D to 0x01 and then to 0x05.</Notes>
		<BitFields>
		<BitField>
			<Name>reg04D_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>See descpription</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04D_b7_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg04E</Name>
		<Address>0x04E</Address>
		<Description>BBPLL Control 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg04E_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04E_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg04E_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg050</Name>
		<Address>0x050</Address>
		<Description>Rx Synth Power Down Override</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg050_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Synth VCO LDO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg050_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Synth VCO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg050_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Synth PTAT Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg050_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Synth VCO ALC Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg050_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx LO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg051</Name>
		<Address>0x051</Address>
		<Description>TX Synth Power Down Override</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg051_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Synth VCO LDO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg051_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Synth VCO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg051_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Synth PTAT Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg051_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Synth VCO ALC Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg051_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx LO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg052</Name>
		<Address>0x052</Address>
		<Description>Control 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg052_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Must be 2'b11</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg052_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg053</Name>
		<Address>0x053</Address>
		<Description>Must be 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg053_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg054</Name>
		<Address>0x054</Address>
		<Description>Rx1 ADC Power Down Override</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg054_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 ADC Power Down&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg055</Name>
		<Address>0x055</Address>
		<Description>Rx2 ADC Power Down Override</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg055_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 ADC Power Down&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg056</Name>
		<Address>0x056</Address>
		<Description>Tx Analog Power Down Override 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg056_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx DAC Bias Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg056_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx DAC Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg056_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx BBF Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg056_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Secondary Filter Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg057</Name>
		<Address>0x057</Address>
		<Description>Analog Power Down Override</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg057_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Upconverter Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg057_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Tx Monitor Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg057_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Tx Ext VCO Buffer Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg057_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Rx Ext VCO Buffer Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg058</Name>
		<Address>0x058</Address>
		<Description>Misc Power Down Override</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg058_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Master Bias Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg058_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DCXO Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg058_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Calibration Power Down&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg058_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx LNA Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg05E</Name>
		<Address>0x05E</Address>
		<Description>CH 1 Overflow</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg05E_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 RFIR</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 TFIR</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b2</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 HB1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b3</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 QEC</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 HB2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 HB3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b6</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH 1 INT3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05E_b7</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BBPLL Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg05F</Name>
		<Address>0x05F</Address>
		<Description>CH 2 Overflow</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg05F_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 RFIR</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05F_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 TFIR</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05F_b2</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 HB1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05F_b3</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 QEC</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05F_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 HB2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05F_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 HB3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg05F_b6</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 INT3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg060</Name>
		<Address>0x060</Address>
		<Description>TX Filter Coefficient Address</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg060_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX Filter Coefficient Address&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg061</Name>
		<Address>0x061</Address>
		<Description>TX Filter Coefficient Write Data 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg061_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX Filter coefficient Write Data &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg062</Name>
		<Address>0x062</Address>
		<Description>TX Filter Coefficient Write Data 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg062_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX Filter coefficient Write Data &lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg063</Name>
		<Address>0x063</Address>
		<Description>TX Filter Coefficient Read Data 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg063_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX Filter coefficient Read Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg064</Name>
		<Address>0x064</Address>
		<Description>TX Filter Coefficient Read Data 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg064_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX Filter coefficient Read Data&lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg065</Name>
		<Address>0x065</Address>
		<Description>TX Filter Configuration</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg065_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Filter Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg065_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start Tx Clock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg065_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write Tx</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg065_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Select Tx CH&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg065_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Number of Taps&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg067</Name>
		<Address>0x067</Address>
		<Description>Tx Mon Low Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg067_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>19</DefaultValue>
			<Description>Tx Mon Low Gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg067_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Mon Track</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg068</Name>
		<Address>0x068</Address>
		<Description>Tx Mon High Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg068_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>24</DefaultValue>
			<Description>Tx Mon High Gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg069</Name>
		<Address>0x069</Address>
		<Description>Tx Mon Delay Counter</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg069_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Mon delay counter&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg06A</Name>
		<Address>0x06A</Address>
		<Description>Tx Level Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg06A_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Mon Delay Counter&lt;9:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg06A_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Level Threshold&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg06B</Name>
		<Address>0x06B</Address>
		<Description>TX RSSI1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg06B_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx RSSI 1&lt;8:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg06C</Name>
		<Address>0x06C</Address>
		<Description>TX RSSI2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg06C_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx RSSI 2&lt;8:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg06D</Name>
		<Address>0x06D</Address>
		<Description>TX RSSI LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg06D_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX RSSI 1&lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg06D_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx RSSI 2&lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg06E</Name>
		<Address>0x06E</Address>
		<Description>TPM Mode Enable</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg06E_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>9</DefaultValue>
			<Description>Tx Mon Duration&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg06E_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Tx Mon 1 Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg06E_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg06E_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Tx Mon 2 Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg06F</Name>
		<Address>0x06F</Address>
		<Description>Temp Gain Coefficient</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg06F_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Temp Gain Coefficient&lt;7:0&gt; for Tx Mon</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg070</Name>
		<Address>0x070</Address>
		<Description>Tx Mon 1 Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg070_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Tx Mon 1 TIA Gain&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg070_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>48</DefaultValue>
			<Description>Must be 6'b110000</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg071</Name>
		<Address>0x071</Address>
		<Description>Tx Mon 2 Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg071_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Tx Mon 2 TIA Gain&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg071_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>48</DefaultValue>
			<Description>Must be 6'b110000</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg073</Name>
		<Address>0x073</Address>
		<Description>Tx1 Atten 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg073_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Attenuation&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg074</Name>
		<Address>0x074</Address>
		<Description>Tx1 Atten 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg074_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx 1 Atten &lt;8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg075</Name>
		<Address>0x075</Address>
		<Description>Tx2 Atten 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg075_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Attenuation&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg076</Name>
		<Address>0x076</Address>
		<Description>Tx2 Atten 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg076_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx 2 Atten &lt;8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg077</Name>
		<Address>0x077</Address>
		<Description>Tx Atten Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg077_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Atten Offset&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg077_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Mask Clr Atten Update</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg078</Name>
		<Address>0x078</Address>
		<Description>Tx Atten Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg078_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>60</DefaultValue>
			<Description>Tx Atten Thresh&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg079</Name>
		<Address>0x079</Address>
		<Description>Sel Tx1/Tx2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg079_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg079_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Sel Tx1 and Tx2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg07C</Name>
		<Address>0x07C</Address>
		<Description>Immediate Update</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg07C_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg07C_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Immediately Update TPC Atten</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg08E</Name>
		<Address>0x08E</Address>
		<Description>Tx1 Out 1 Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg08E_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Output 1 Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg08F</Name>
		<Address>0x08F</Address>
		<Description>Tx1 Out 1 Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg08F_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Output 1 Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg090</Name>
		<Address>0x090</Address>
		<Description>Tx2 Out 1 Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg090_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 1 Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg091</Name>
		<Address>0x091</Address>
		<Description>Tx2 Out 1 Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg091_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 1 Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg092</Name>
		<Address>0x092</Address>
		<Description>Tx1 Out 1 Offset I</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg092_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Output 1 Offset I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg093</Name>
		<Address>0x093</Address>
		<Description>Tx1 Out 1 Offset Q</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg093_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ttx1 Output 1 Offset Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg094</Name>
		<Address>0x094</Address>
		<Description>Tx2 Out 1 Offset I</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg094_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 1 Offset I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg095</Name>
		<Address>0x095</Address>
		<Description>Tx2 Out 1 Offset Q</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg095_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 1 Offset Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg096</Name>
		<Address>0x096</Address>
		<Description>Tx1 Out 2 Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg096_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Output 2 Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg097</Name>
		<Address>0x097</Address>
		<Description>Tx1 Out 2 Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg097_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Output 2 Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg098</Name>
		<Address>0x098</Address>
		<Description>Tx2 Out 2 Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg098_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 2 Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg099</Name>
		<Address>0x099</Address>
		<Description>Tx2 Out 2 Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg099_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 2 Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg09A</Name>
		<Address>0x09A</Address>
		<Description>Tx1 Out 2 Offset I</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg09A_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Output 2 Offset I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg09B</Name>
		<Address>0x09B</Address>
		<Description>Tx1 Out 2 Offset Q</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg09B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ttx1 Output 2 Offset Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg09C</Name>
		<Address>0x09C</Address>
		<Description>Tx2 Out 2 Offset I</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg09C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 2 Offset I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg09D</Name>
		<Address>0x09D</Address>
		<Description>Tx2 Out 2 Offset Q</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg09D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Output 2 Offset Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg09F</Name>
		<Address>0x09F</Address>
		<Description>Force Bits</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg09F_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 1 Tx1 Phase and Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 1 Tx2 Phase and Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 1 Tx1 Offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 1 Tx2 Offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 2 Tx1 Phase and Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 2 Tx2 Phase and Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 2 Tx1 Offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg09F_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Out 2 Tx2 Offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A0</Name>
		<Address>0x0A0</Address>
		<Description>Quad Cal NCO Freq and Phase Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A0_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>12</DefaultValue>
			<Description>Rx NCO Phase Offset&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A0_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx NCO Frequency&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A1</Name>
		<Address>0x0A1</Address>
		<Description>Quad Cal Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A1_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 2'b11</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A1_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A1_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Phase Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A1_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Gain Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A1_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>DC Offset Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A1_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A1_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Free Run Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A2</Name>
		<Address>0x0A2</Address>
		<Description>Set to 0x7F</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A2_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>Set to 0x7F</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A3</Name>
		<Address>0x0A3</Address>
		<Description>Tx NCO Frequency</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A3_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A3_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx NCO frequency&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A4</Name>
		<Address>0x0A4</Address>
		<Description>Set to 0xF0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A4_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>16</DefaultValue>
			<Description>Set to 0xF0</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A5</Name>
		<Address>0x0A5</Address>
		<Description>Mag. Ftest Thresh</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A5_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>6</DefaultValue>
			<Description>Mag Ftest Thresh&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A6</Name>
		<Address>0x0A6</Address>
		<Description>Mag. Ftest Thresh 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A6_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>6</DefaultValue>
			<Description>Mag Ftest Thresh2&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A7</Name>
		<Address>0x0A7</Address>
		<Description>Quad cal status Tx1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 SSB Conv</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A7_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 LO Conv</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A7_b7_b2</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx1 Convergence Count&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A8</Name>
		<Address>0x0A8</Address>
		<Description>Quad cal status Tx2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A8_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 SSB Conv</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A8_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 LO Conv</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0A8_b7_b2</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx2 Convergence Count&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0A9</Name>
		<Address>0x0A9</Address>
		<Description>Set to 0xFF</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0A9_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>32</DefaultValue>
			<Description>Set to 0xFF</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0AA</Name>
		<Address>0x0AA</Address>
		<Description>Tx Quad Full/LMT Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0AA_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>RX Full table/LMT table gain&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0AB</Name>
		<Address>0x0AB</Address>
		<Description>Must be 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0AB_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0AC</Name>
		<Address>0x0AC</Address>
		<Description>Must be 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0AC_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0AD</Name>
		<Address>0x0AD</Address>
		<Description>Must be 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0AD_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0AE</Name>
		<Address>0x0AE</Address>
		<Description>Tx Quad LPF Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0AE_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>24</DefaultValue>
			<Description>RX LPF gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C2</Name>
		<Address>0x0C2</Address>
		<Description>Tx BBF R1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C2_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>R1&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0C2_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Override enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C3</Name>
		<Address>0x0C3</Address>
		<Description>Tx BBF R2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C3_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>R2&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C4</Name>
		<Address>0x0C4</Address>
		<Description>Tx BBF R3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C4_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>R3&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C5</Name>
		<Address>0x0C5</Address>
		<Description>Tx BBF R4</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C5_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>R4&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C6</Name>
		<Address>0x0C6</Address>
		<Description>Tx BBF RP</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C6_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>RP&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C7</Name>
		<Address>0x0C7</Address>
		<Description>Tx BBF C1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C7_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>42</DefaultValue>
			<Description>C1&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C8</Name>
		<Address>0x0C8</Address>
		<Description>Tx BBF C2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C8_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>42</DefaultValue>
			<Description>C2&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0C9</Name>
		<Address>0x0C9</Address>
		<Description>Tx BBF CP</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0C9_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>42</DefaultValue>
			<Description>CP&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0CA</Name>
		<Address>0x0CA</Address>
		<Description>Tuner PD</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0CA_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 2'b10</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0CA_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tuner PD</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0CA_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0CA_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be 0x2</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0CB</Name>
		<Address>0x0CB</Address>
		<Description>Tx BBF R2b</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0CB_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>R2b&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0CB_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>R2b Ovr</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0CB_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0D0</Name>
		<Address>0x0D0</Address>
		<Description>Config0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0D0_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>AmpBias&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0D0_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Cc&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0D0_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Must be 0x5</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0D1</Name>
		<Address>0x0D1</Address>
		<Description>Resistor</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0D1_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>15</DefaultValue>
			<Description>Resistor&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0D2</Name>
		<Address>0x0D2</Address>
		<Description>Capacitor</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0D2_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>Capacitor&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0D3</Name>
		<Address>0x0D3</Address>
		<Description>Must be 0x60</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0D3_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>96</DefaultValue>
			<Description>Must be 0x60</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0D6</Name>
		<Address>0x0D6</Address>
		<Description>TX BBF Tune Divider</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0D6_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>18</DefaultValue>
			<Description>TX BBF Tune Divider&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0D7</Name>
		<Address>0x0D7</Address>
		<Description>TX BBF Tune Mode</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0D7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TX BBF Tune Divider&lt;8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0D7_b3_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Must be 3'b111</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0D7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Must be 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0D7_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 2'b00</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F0</Name>
		<Address>0x0F0</Address>
		<Description>Rx Filter Coeff Addr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F0_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Filter Addr&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F1</Name>
		<Address>0x0F1</Address>
		<Description>Rx Filter Coeff Data 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F1_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Filter Coefficient Write Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F2</Name>
		<Address>0x0F2</Address>
		<Description>Rx Filter Coeff Data 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F2_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Filter Coefficient Write Data&lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F3</Name>
		<Address>0x0F3</Address>
		<Description>Rx Filter Coeff Read Data 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F3_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Filter Coefficient Read Back Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F4</Name>
		<Address>0x0F4</Address>
		<Description>Rx Filter Coeff Read Data 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F4_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Filter Coefficient Read Back Data&lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F5</Name>
		<Address>0x0F5</Address>
		<Description>Rx Filter Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F5_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start Rx Clock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0F5_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write Rx</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0F5_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Select Rx Ch&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0F5_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Number of Taps</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0F6</Name>
		<Address>0x0F6</Address>
		<Description>Rx Filter Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0F6_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Filter gain&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0FA</Name>
		<Address>0x0FA</Address>
		<Description>AGC Config1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0FA_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx 1 Gain Control Setup&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FA_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx 2 Gain Control Setup&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FA_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Slow Attack Hybrid Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FA_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Set to 3'b111</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0FB</Name>
		<Address>0x0FB</Address>
		<Description>AGC config2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0FB_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Manual Gain Control Rx 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FB_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Manual Gain Control Rx 2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FB_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Digital Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FB_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Use Full Gain Table</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FB_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Gain Unlock Control</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FB_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0FC</Name>
		<Address>0x0FC</Address>
		<Description>AGC Config3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0FC_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>ADC Overrange Sample Size&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FC_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Use AGC for LMT/LPF Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FC_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Inc/Dec LMT Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FC_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Manual (CTRL_IN) Incr Gain Step Size&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0FD</Name>
		<Address>0x0FD</Address>
		<Description>Max LMT/Full Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0FD_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>76</DefaultValue>
			<Description>Maximum Full Table/LMT Table Index&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg0FE</Name>
		<Address>0x0FE</Address>
		<Description>Peak Wait Time</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg0FE_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>4</DefaultValue>
			<Description>Peak Overload Wait Time&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg0FE_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Manual (CTRL_IN) Decr Gain Step Size&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg100</Name>
		<Address>0x100</Address>
		<Description>Digital Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg100_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>15</DefaultValue>
			<Description>Maximum Digital Gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg100_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Dig Gain Step Size&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg101</Name>
		<Address>0x101</Address>
		<Description>AGC Lock Level</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg101_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>AGC Lock Level (Fast)/ AGC Inner High Threshold (Slow) &lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg101_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Dig Sat Ovrg</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg103</Name>
		<Address>0x103</Address>
		<Description>Gain Step Config1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg103_b4_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Dec Step Size for: Large LMT Overload/ Full Table Case #3 &lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg103_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg104</Name>
		<Address>0x104</Address>
		<Description>ADC Small Overload Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg104_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>47</DefaultValue>
			<Description>ADC Small Overload Threshold&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg105</Name>
		<Address>0x105</Address>
		<Description>ADC Large Overload Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg105_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>58</DefaultValue>
			<Description>ADC Large Overload Threshold&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg106</Name>
		<Address>0x106</Address>
		<Description>Gain Step Config 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg106_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Decrement Step Size for: Large LPF Gain Change / Full Table Case #1&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg106_b6_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Fast Attack Only. Decrement Step Size for: Small LPF Gain Change / Full Table Case #2 &lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg107</Name>
		<Address>0x107</Address>
		<Description>Small LMT Overload Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg107_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>63</DefaultValue>
			<Description>Small LMT Overload Threshold&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg107_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>For PD Reset Rx1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg107_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force PD Reset Rx2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg108</Name>
		<Address>0x108</Address>
		<Description>Large LMT Overload Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg108_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>31</DefaultValue>
			<Description>Large LMT Overload Threshold&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg109</Name>
		<Address>0x109</Address>
		<Description>Rx1 Manual LMT/Full Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg109_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>76</DefaultValue>
			<Description>Rx1 Manual Full table/LMT table Gain Index&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg109_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Power Meas in State 5&lt;3&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg10A</Name>
		<Address>0x10A</Address>
		<Description>Rx1 Manual LPF gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg10A_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>24</DefaultValue>
			<Description>Rx1 Manual LPF Gain &lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg10A_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Power Meas in State 5&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg10B</Name>
		<Address>0x10B</Address>
		<Description>Rx1 Manual Digital/Forced Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg10B_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Manual/Forced Digital Gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg10C</Name>
		<Address>0x10C</Address>
		<Description>Rx2 ManualLMT/F ull Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg10C_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>76</DefaultValue>
			<Description>Rx2 Manual Full table/ LMT table Gain Index&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg10D</Name>
		<Address>0x10D</Address>
		<Description>Rx2 Manual LPF Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg10D_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>24</DefaultValue>
			<Description>Rx2 Manual LPF Gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg10E</Name>
		<Address>0x10E</Address>
		<Description>Rx2 Manual Digital/Forced Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg10E_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Manual/Forced Digital Gain&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg110</Name>
		<Address>0x110</Address>
		<Description>Config 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg110_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Incr Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Don't Unlock Gain If Lg ADC or LMT Ovrg</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Goto Optimized Gain if Exit Rx State</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Don't Unlock Gain if Energy Lost</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Goto Set Gain if Exit Rx State</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Goto Set Gain if EN_AGC High</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Goto Opt Gain if Energy Lost or EN_AGC High</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg110_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Gain Inc after Gain Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg111</Name>
		<Address>0x111</Address>
		<Description>Config 2 and Settling Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg111_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>Settling Delay&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg111_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Goto Max Gain or Opt Gain if EN_AGC High</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg111_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Enable LMT Gain Inc for Lock Level</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg111_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Use Last Lock Level for Set Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg112</Name>
		<Address>0x112</Address>
		<Description>Energy Lost Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg112_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>Energy lost threshold&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg112_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Post Lock Level Step Size for: LPF Table/ Full Table &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg113</Name>
		<Address>0x113</Address>
		<Description>Stronger Signal Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg113_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>Stronger Signal Threshold&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg113_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Post Lock Level Step for LMT  Table &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg114</Name>
		<Address>0x114</Address>
		<Description>Low Power Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg114_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Low Power Threshold&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg114_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Don't unlock gain if ADC Ovrg</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg115</Name>
		<Address>0x115</Address>
		<Description>Strong Signal Freeze</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg115_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Don't unlock gain if Stronger Signal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg116</Name>
		<Address>0x116</Address>
		<Description>Final Over Range and Opt Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg116_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Optimize Gain Offset&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg116_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Final Over Range Count&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg117</Name>
		<Address>0x117</Address>
		<Description>Energy Detect Count</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg117_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Energy Detect count&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg117_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Increment Gain Step (LPF/LMT)&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg118</Name>
		<Address>0x118</Address>
		<Description>AGCLL Upper Limit</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg118_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>63</DefaultValue>
			<Description>AGCLL Max Increase&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg119</Name>
		<Address>0x119</Address>
		<Description>Gain Lock Exit Count</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg119_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Gain Lock Exit Count&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg11A</Name>
		<Address>0x11A</Address>
		<Description>Initial LMT Gain Limit</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg11A_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>28</DefaultValue>
			<Description>Initial LMT Gain Limit&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg11B</Name>
		<Address>0x11B</Address>
		<Description>Increment Time</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg11B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>Increment Time&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg120</Name>
		<Address>0x120</Address>
		<Description>AGC Inner Low Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg120_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC Inner Low Threshold&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg120_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Prevent Gain Inc</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg121</Name>
		<Address>0x121</Address>
		<Description>LMT Overload Counters</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg121_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Small LMT Overload Exceeded Counter&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg121_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Large LMT Overload Exceeded Counter&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg122</Name>
		<Address>0x122</Address>
		<Description>ADC Overload Counters</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg122_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Small ADC Overload Exceeded Counter&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg122_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Large ADC Overload Exceeded Counter&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg123</Name>
		<Address>0x123</Address>
		<Description>Gain Step1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg123_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC Inner Low Threshold Exceeded Step Size&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg123_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Immed. Gain Change if Lg ADC Overload</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg123_b6_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC Inner High Threshold Exceeded Step Size&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg123_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Immed. Gain Change if Lg LMT Overload</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg124</Name>
		<Address>0x124</Address>
		<Description>Gain Update Counter1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg124_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Gain Update Counter&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg125</Name>
		<Address>0x125</Address>
		<Description>Gain Update Counter2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg125_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Gain Update Counter&lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg128</Name>
		<Address>0x128</Address>
		<Description>Digital Sat Counter</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg128_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Dig Saturation Exceeded Counter&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg128_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Sync for Gain Counter</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg128_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Double Gain Counter</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg129</Name>
		<Address>0x129</Address>
		<Description>Outer Power Thresholds</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg129_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC Outer Low Threshold&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg129_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC Outer High Threshold&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg12A</Name>
		<Address>0x12A</Address>
		<Description>Gain Step 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg12A_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC Outer Low Threshold Exceeded Step Size&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg12A_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>AGC  Outer High Threshold Exceeded Step Size&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg12C</Name>
		<Address>0x12C</Address>
		<Description>Ext LNA High Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg12C_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ext LNA High Gain&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg12D</Name>
		<Address>0x12D</Address>
		<Description>Ext LNA Low Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg12D_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ext LNA Low Gain&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg130</Name>
		<Address>0x130</Address>
		<Description>Gain Table Address</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg130_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Gain Table Address&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg131</Name>
		<Address>0x131</Address>
		<Description>Gain Table Write Data1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg131_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Gm Gain &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg131_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg131_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LNA Gain &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg131_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ext LNA Ctrl</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg132</Name>
		<Address>0x132</Address>
		<Description>Gain Table Write Data2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg132_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LPF Gain &lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg132_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg133</Name>
		<Address>0x133</Address>
		<Description>Gain Table Write Data 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg133_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Digital Gain &lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg133_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RF DC Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg134</Name>
		<Address>0x134</Address>
		<Description>Gain Table Read Data 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg134_b3_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Gm Gain &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg134_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg134_b6_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LNA Gain &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg134_b7</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Ext LNA Ctrl</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg135</Name>
		<Address>0x135</Address>
		<Description>Gain Table Read Data 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg135_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LPF Gain &lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg135_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg136</Name>
		<Address>0x136</Address>
		<Description>Gain Table Read Data 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg136_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Digital Gain &lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg136_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RF DC Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg137</Name>
		<Address>0x137</Address>
		<Description>Gain Table Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg137_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start Gain Table Clock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg137_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write Gain Table</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg137_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Receiver Select&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg138</Name>
		<Address>0x138</Address>
		<Description>Mixer Subtable Address</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg138_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Address&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg138_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg139</Name>
		<Address>0x139</Address>
		<Description>Mixer Sub Table Gain Word Write</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg139_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Gain Word Write&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg13A</Name>
		<Address>0x13A</Address>
		<Description>Mixer Sub Table Bias Word Write</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg13A_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Bias Word Write&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg13B</Name>
		<Address>0x13B</Address>
		<Description>Mixer Sub Table Control Word Write</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg13B_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Control Word Write&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg13C</Name>
		<Address>0x13C</Address>
		<Description>Mixer Sub Table Gain Word Read</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg13C_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Gain Word Read&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg13D</Name>
		<Address>0x13D</Address>
		<Description>Mixer Sub Table Bias Word Read</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg13D_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Bias Word Read&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg13E</Name>
		<Address>0x13E</Address>
		<Description>Mixer Sub Table Control Word Read</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg13E_b5_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Mixer Subtable Control Word Read&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg13F</Name>
		<Address>0x13F</Address>
		<Description>Mixer Sub Table Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg13F_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start Mixer Sub Table Clock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg13F_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write Mixer Subtable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg140</Name>
		<Address>0x140</Address>
		<Description>Word Address</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg140_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Calibration Table Addr&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg141</Name>
		<Address>0x141</Address>
		<Description>Gain Diff Word/Error Write</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg141_b5_b0</Name>
			<Access>W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Calib Table Gain Diff/Error Word&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg142</Name>
		<Address>0x142</Address>
		<Description>Gain Error Read</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg142_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Calib Table Gain Error&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg143</Name>
		<Address>0x143</Address>
		<Description>Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg143_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start Calib Table Clock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg143_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write LNA Gain Diff</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg143_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write LNA Error Table</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg143_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Write Mixer Error Table</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg143_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Read Select</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg143_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Calib Table Select&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg144</Name>
		<Address>0x144</Address>
		<Description>LNA Gain Diff Read Back</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg144_b5_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LNA Calib Table Gain Difference Word&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg145</Name>
		<Address>0x145</Address>
		<Description>Max Mixer Calibration Gain Index</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg145_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>11</DefaultValue>
			<Description>Max Mixer Calibration Gain Index&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg146</Name>
		<Address>0x146</Address>
		<Description>Temp Gain Coefficient</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg146_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Temp Gain Coefficient&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg147</Name>
		<Address>0x147</Address>
		<Description>Settle Time</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg147_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>16</DefaultValue>
			<Description>Settle Time&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg147_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Temp Sensor for Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg147_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Dig Gain Corr</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg148</Name>
		<Address>0x148</Address>
		<Description>Measure Duration</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg148_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>4</DefaultValue>
			<Description>Gain Cal Meas Duration&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg149</Name>
		<Address>0x149</Address>
		<Description>Cal Temp sensor word</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg149_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Cal Temp Sense word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg150</Name>
		<Address>0x150</Address>
		<Description>Measure Duration 0, 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg150_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Measurement duration 0 &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg150_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Measurement duration 1 &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg151</Name>
		<Address>0x151</Address>
		<Description>Measure Duration 2, 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg151_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Measurement duration 2 &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg151_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Measurement duration 3 &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg152</Name>
		<Address>0x152</Address>
		<Description>Weight 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg152_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Weighted Multiplier 0 &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg153</Name>
		<Address>0x153</Address>
		<Description>Weight 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg153_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Weighted multiplier 1 &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg154</Name>
		<Address>0x154</Address>
		<Description>Weight 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg154_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Weighted Multiplier 2 &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg155</Name>
		<Address>0x155</Address>
		<Description>Weight 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg155_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Weighted Multiplier 3 &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg156</Name>
		<Address>0x156</Address>
		<Description>RSSI delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg156_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RSSI Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg157</Name>
		<Address>0x157</Address>
		<Description>RSSI wait time</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg157_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RSSI Wait&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg158</Name>
		<Address>0x158</Address>
		<Description>RSSI Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg158_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Default RSSI Meas Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg158_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg158_b4_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RSSI Mode Select&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg158_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Start RSSI Meas</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg158_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RFIR for RSSI measurement&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg15C</Name>
		<Address>0x15C</Address>
		<Description>Dec Power Duration</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg15C_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Dec Power Measurement Duration &lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg15C_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg15C_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Use HB1 Out for Dec pwr Meas</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg15D</Name>
		<Address>0x15D</Address>
		<Description>LNA Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg15D_b7_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Max LNA Gain&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg161</Name>
		<Address>0x161</Address>
		<Description>CH1 Rx filter Power</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg161_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH1 Rx filter power &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg163</Name>
		<Address>0x163</Address>
		<Description>CH2 Rx filter Power</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg163_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CH2 Rx filter power &lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg169</Name>
		<Address>0x169</Address>
		<Description>Calibration Config 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg169_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Tracking Mode CH1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg169_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Tracking Mode CH 2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg169_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Corr Word Decimation</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg169_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Free Run Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg169_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg169_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Enable Gain Corr</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg169_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Enable Phase Corr</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg16A</Name>
		<Address>0x16A</Address>
		<Description>Must be 0x75</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg16A_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Must be 0x75</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg16B</Name>
		<Address>0x16B</Address>
		<Description>Must be 0x95</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg16B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Must be 0x95</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg170</Name>
		<Address>0x170</Address>
		<Description>Rx1 Input A Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg170_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg171</Name>
		<Address>0x171</Address>
		<Description>Rx1 Input A Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg171_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg172</Name>
		<Address>0x172</Address>
		<Description>Rx2 Input A Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg172_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg173</Name>
		<Address>0x173</Address>
		<Description>Rx2 Input A Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg173_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg174</Name>
		<Address>0x174</Address>
		<Description>Rx1 Input A Q" Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg174_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A "Q" DC Offset&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg175</Name>
		<Address>0x175</Address>
		<Description>Rx1 Input A Offsets</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg175_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A "Q" DC Offset&lt;9:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg175_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A "I" DC Offset&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg176</Name>
		<Address>0x176</Address>
		<Description>Input A Offsets</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg176_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A "I" DC Offset&lt;9:6&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg176_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A "Q" DC Offset&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg177</Name>
		<Address>0x177</Address>
		<Description>Rx2 Input A Offsets</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg177_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A "Q" DC Offset&lt;9:4&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg177_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A "I" DC Offset&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg178</Name>
		<Address>0x178</Address>
		<Description>Rx2 Input A "I" Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg178_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A "I" DC Offset&lt;9:2&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg179</Name>
		<Address>0x179</Address>
		<Description>Rx1 Input B&amp;C Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg179_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg17A</Name>
		<Address>0x17A</Address>
		<Description>Rx1 Input B&amp;C Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg17A_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg17B</Name>
		<Address>0x17B</Address>
		<Description>Rx2 Input B&amp;C Phase Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg17B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C Phase Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg17C</Name>
		<Address>0x17C</Address>
		<Description>Rx2 Input B&amp;C Gain Corr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg17C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C Gain Correction&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg17D</Name>
		<Address>0x17D</Address>
		<Description>Rx1 Input B&amp;C "Q" Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg17D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C "Q" DC Offset&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg17E</Name>
		<Address>0x17E</Address>
		<Description>Rx1 Input B&amp;C Offsets</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg17E_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C "Q" DC Offset&lt;9:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg17E_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C "I" DC Offset&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg17F</Name>
		<Address>0x17F</Address>
		<Description>Input B&amp;C Offsets</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg17F_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C "I" DC Offset&lt;9:6&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg17F_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C "Q" DC Offset&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg180</Name>
		<Address>0x180</Address>
		<Description>Rx2 Input B&amp;C Offsets</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg180_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C "Q" DC Offset&lt;9:4&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg180_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C "I" DC Offset&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg181</Name>
		<Address>0x181</Address>
		<Description>Rx2 Input B&amp;C "I" Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg181_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C "I" DC Offset&lt;9:2&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg182</Name>
		<Address>0x182</Address>
		<Description>Force Bits</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg182_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A Force Ph/Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A Force Ph/Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input A Force offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input A Force offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C Force Ph/Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C Force Ph/Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 Input B&amp;C Force offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg182_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 Input B&amp;C Force offset</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg185</Name>
		<Address>0x185</Address>
		<Description>Wait Count</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg185_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>16</DefaultValue>
			<Description>Wait Count&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg186</Name>
		<Address>0x186</Address>
		<Description>RF DC Offset Count</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg186_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>180</DefaultValue>
			<Description>RF DC Offset Count&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg187</Name>
		<Address>0x187</Address>
		<Description>RF DC Offset Config1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg187_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>12</DefaultValue>
			<Description>Must be 0x4</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg187_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>DAC FS&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg188</Name>
		<Address>0x188</Address>
		<Description>RF DC Offset Attenuation</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg188_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>RF DC Offset Attenuation&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg188_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RF DC Offset Table Update Count&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg189</Name>
		<Address>0x189</Address>
		<Description>Must be 0x30</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg189_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>48</DefaultValue>
			<Description>Must be 0x30</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg18B</Name>
		<Address>0x18B</Address>
		<Description>DC Offset Config2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg18B_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>DC Offset Update&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg18B_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Enable RF Offset Tracking</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg18B_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Reset Acc on Gain Change</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg18B_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable BB DC Offset Tracking</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg18B_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Enable Fast Settle Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg18B_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Must be 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg18C</Name>
		<Address>0x18C</Address>
		<Description>RF Cal Gain Index</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg18C_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RF Minimum Calibration Gain Index&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg18D</Name>
		<Address>0x18D</Address>
		<Description>SOI Threshold</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg18D_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>100</DefaultValue>
			<Description>RF SOI Threshold&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg190</Name>
		<Address>0x190</Address>
		<Description>BB DC Offset Shift</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg190_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BB  DC M Shift&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg190_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BB Tracking Decimate&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg190_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg191</Name>
		<Address>0x191</Address>
		<Description>BB DC Offset Fast Settle Shift</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg191_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>6</DefaultValue>
			<Description>BB DC Tracking Fast Settle M Shift&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg191_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Rx Null</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg191_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Update Tracking Word</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg191_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Read Back  CH Sel</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg192</Name>
		<Address>0x192</Address>
		<Description>BB Fast Settle Dur</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg192_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>BB DC Tracking Fast Settle Duration&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg193</Name>
		<Address>0x193</Address>
		<Description>BB DC Offset Count</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg193_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>63</DefaultValue>
			<Description>Must be x3F</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg194</Name>
		<Address>0x194</Address>
		<Description>BB DC Offset Attenuation</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg194_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>BB DC Offset Atten&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg19A</Name>
		<Address>0x19A</Address>
		<Description>RX1 BB DC word I MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg19A_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1 BB DC Offset Correction word I&lt;14:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg19B</Name>
		<Address>0x19B</Address>
		<Description>RX1 BB DC word I LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg19B_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1 BB DC Offset Correction word I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg19C</Name>
		<Address>0x19C</Address>
		<Description>RX1 BB DC word Q MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg19C_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1 BB DC Offset Correction word Q&lt;14:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg19D</Name>
		<Address>0x19D</Address>
		<Description>RX1 BB DC word Q LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg19D_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1 BB DC Offset Correction word Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg19E</Name>
		<Address>0x19E</Address>
		<Description>RX2 BB DC word I MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg19E_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX2 BB DC Offset Correction word I&lt;14:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg19F</Name>
		<Address>0x19F</Address>
		<Description>RX2 BB DC word I LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg19F_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX2 BB DC Offset Correction word I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A0</Name>
		<Address>0x1A0</Address>
		<Description>RX2 BB DC word Q MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A0_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX2 BB DC Offset Correction word Q&lt;14:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A1</Name>
		<Address>0x1A1</Address>
		<Description>RX2 BB DC word Q LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A1_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX2 BB DC Offset Correction word Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A2</Name>
		<Address>0x1A2</Address>
		<Description>BB Track corr word I MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A2_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1/RX2 BB DC Offset Tracking correction word I&lt;14:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A3</Name>
		<Address>0x1A3</Address>
		<Description>BB Track corr word I LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A3_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1/RX2 BB DC Offset Tracking correction word I&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A4</Name>
		<Address>0x1A4</Address>
		<Description>BB Track corr word Q MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A4_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1/RX2 BB DC Offset Tracking correction word Q&lt;14:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A5</Name>
		<Address>0x1A5</Address>
		<Description>BB Track corr word Q LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A5_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX1/RX2 BB DC Offset Tracking correction word Q&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A7</Name>
		<Address>0x1A7</Address>
		<Description>Rx1 RSSI Symbol</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A7_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 RSSI Symbol&lt;8:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A8</Name>
		<Address>0x1A8</Address>
		<Description>Rx1 RSSI preamble</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A8_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 RSSI preamble&lt;8:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1A9</Name>
		<Address>0x1A9</Address>
		<Description>Rx2 RSSI symbol</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1A9_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 RSSI symbol&lt;8:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1AA</Name>
		<Address>0x1AA</Address>
		<Description>Rx2 RSSI preamble</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1AA_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 RSSI preamble&lt;8:1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1AB</Name>
		<Address>0x1AB</Address>
		<Description>Symbol LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1AB_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 RSSI symbol &lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1AB_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 RSSI symbol &lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1AC</Name>
		<Address>0x1AC</Address>
		<Description>Preamble LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1AC_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 RSSI preamble &lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1AC_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 RSSI preamble &lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1DB</Name>
		<Address>0x1DB</Address>
		<Description>Rx TIA Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1DB_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA1 Override R</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1DB_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA1 Override C</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1DB_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA2 Override R</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1DB_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA2 Override C</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1DB_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>TIA Sel CC&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1DC</Name>
		<Address>0x1DC</Address>
		<Description>TIA1 C LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1DC_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>TIA1  C LSB&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1DC_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA1 RF&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1DD</Name>
		<Address>0x1DD</Address>
		<Description>TIA1 C MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1DD_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>11</DefaultValue>
			<Description>TIA1 C MSB&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1DE</Name>
		<Address>0x1DE</Address>
		<Description>TIA2 C LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1DE_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>TIA2 C LSB&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1DE_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>TIA2 RF&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1DF</Name>
		<Address>0x1DF</Address>
		<Description>TIA2 C MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1DF_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>11</DefaultValue>
			<Description>TIA2 C MSB&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E0</Name>
		<Address>0x1E0</Address>
		<Description>Rx1 BBF R1A</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E0_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Rx1 BBF R1A&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E0_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Rx1 Resistors</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E1</Name>
		<Address>0x1E1</Address>
		<Description>Rx2 BBF R1A</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E1_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Rx2 BBF R1A&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E1_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Rx2 Resistors</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E2</Name>
		<Address>0x1E2</Address>
		<Description>Rx1 Tune Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 PD Tune</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E2_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E2_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E3</Name>
		<Address>0x1E3</Address>
		<Description>Rx2 Tune Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 PD Tune</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E3_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E4</Name>
		<Address>0x1E4</Address>
		<Description>Rx1 BBF R5</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E4_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Rx1 BBF R5&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E5</Name>
		<Address>0x1E5</Address>
		<Description>Rx2 BBF R5</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E5_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Rx2 BBF R5&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E6</Name>
		<Address>0x1E6</Address>
		<Description>Rx BBF R2346</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E6_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Rx BBF R2346&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1E6_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tune Override</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E7</Name>
		<Address>0x1E7</Address>
		<Description>Rx BBF C1 MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E7_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF C1 MSB&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E8</Name>
		<Address>0x1E8</Address>
		<Description>Rx BBF C1 LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E8_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>96</DefaultValue>
			<Description>Rx BBF C1 LSB&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1E9</Name>
		<Address>0x1E9</Address>
		<Description>Rx BBF C2 MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1E9_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF C2 MSB&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1EA</Name>
		<Address>0x1EA</Address>
		<Description>Rx BBF C2 LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1EA_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>96</DefaultValue>
			<Description>Rx BBF C2 LSB&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1EB</Name>
		<Address>0x1EB</Address>
		<Description>Rx BBF C3 MSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1EB_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF C3 MSB&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1EC</Name>
		<Address>0x1EC</Address>
		<Description>Rx BBF C3 LSB</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1EC_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>96</DefaultValue>
			<Description>Rx BBF C3 LSB&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1ED</Name>
		<Address>0x1ED</Address>
		<Description>Rx BBF CC1 Ctr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1ED_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Rx BBF CC1 Ctr&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1EE</Name>
		<Address>0x1EE</Address>
		<Description>Must be 0x60</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1EE_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>96</DefaultValue>
			<Description>Must be 0x60</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1EF</Name>
		<Address>0x1EF</Address>
		<Description>Rx BBF CC2 Ctr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1EF_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Rx BBF CC2 Ctr&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F0</Name>
		<Address>0x1F0</Address>
		<Description>Rx BBF Pow Rz Byte1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F0_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF Rz2 Ctr&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F0_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Rx BBF Pow2 Ctr&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F0_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF RZ3 Ctr&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F0_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>3</DefaultValue>
			<Description>Rx BBF Pow3 Ctr&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F1</Name>
		<Address>0x1F1</Address>
		<Description>Rx BBF CC3 Ctr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F1_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Rx BBF CC3 Ctr&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F2</Name>
		<Address>0x1F2</Address>
		<Description>Rx BBF R5 Tune</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F2_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF R5 Tune&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F3</Name>
		<Address>0x1F3</Address>
		<Description>Rx BBF Tune</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F3_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx BBF R5 Tune</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F3_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Must be 2'b01</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F3_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F4</Name>
		<Address>0x1F4</Address>
		<Description>Rx1 BBF Man Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F4_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 BBF Pole Gain&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F4_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 BBF BQ Gain&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F4_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx1 BBF Force Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F5</Name>
		<Address>0x1F5</Address>
		<Description>Rx2 BBF Man Gain</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F5_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 BBF Pole Gain&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F5_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 BBF BQ Gain&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F5_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx2 BBF Force Gain</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F8</Name>
		<Address>0x1F8</Address>
		<Description>RX BBF Tune Divide</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F8_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>20</DefaultValue>
			<Description>RX BBF Tune Divide&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1F9</Name>
		<Address>0x1F9</Address>
		<Description>RX BBF Tune Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1F9_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>RX BBF Tune Divide&lt;8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F9_b3_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Must be 3'b111</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F9_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Rx Tune Evaltime</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg1F9_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 2'b00</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1FA</Name>
		<Address>0x1FA</Address>
		<Description>Must be 0x01</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1FA_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Must be 0x01</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1FB</Name>
		<Address>0x1FB</Address>
		<Description>Rx BBBW MHz</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1FB_b4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Rx Tune BBBW MHz&lt;4::0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg1FC</Name>
		<Address>0x1FC</Address>
		<Description>Rx BBBW kHz</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg1FC_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Tune BBBW kHz&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg230</Name>
		<Address>0x230</Address>
		<Description>Disable VCO Cal</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg230_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Disable VCO Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg230_b3_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be 3'b010</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg230_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Must be 0x5</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg231</Name>
		<Address>0x231</Address>
		<Description>Integer Byte 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg231_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Integer Word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg232</Name>
		<Address>0x232</Address>
		<Description>Integer Byte 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg232_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Integer Word&lt;10:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg232_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>SDM PD</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg232_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>SDM Bypass</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg233</Name>
		<Address>0x233</Address>
		<Description>Fractional Byte 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg233_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Fractional Word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg234</Name>
		<Address>0x234</Address>
		<Description>Fractional Byte 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg234_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Fractional Word &lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg235</Name>
		<Address>0x235</Address>
		<Description>Fractional Byte 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg235_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Fractional Word &lt;22:16&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg236</Name>
		<Address>0x236</Address>
		<Description>Force ALC</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg236_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force ALC Word&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg236_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force ALC Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg237</Name>
		<Address>0x237</Address>
		<Description>Force VCO Tune 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg237_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO Tune&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg238</Name>
		<Address>0x238</Address>
		<Description>Force VCO Tune 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg238_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO Tune&lt;8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg238_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO Tune Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg238_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg239</Name>
		<Address>0x239</Address>
		<Description>ALC/Varact or</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg239_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>VCO Varactor&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg239_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Init ALC Value&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg23A</Name>
		<Address>0x23A</Address>
		<Description>VCO Output</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg23A_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>VCO Output Level&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23A_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>PORb VCO Logic</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg23B</Name>
		<Address>0x23B</Address>
		<Description>CP Current</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg23B_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Charge Pump Current&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23B_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VTune Out</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23B_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg23C</Name>
		<Address>0x23C</Address>
		<Description>CP Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg23C_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Charge Pump Offset&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23C_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synth Re-Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg23D</Name>
		<Address>0x23D</Address>
		<Description>CP Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg23D_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 2'b00</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23D_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Cp Cal Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23D_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force Cp Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23D_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Cp Offset Off</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23D_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Dither Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23D_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg23E</Name>
		<Address>0x23E</Address>
		<Description>Loop Filter 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg23E_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter C1&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23E_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter C2&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg23F</Name>
		<Address>0x23F</Address>
		<Description>Loop Filter 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg23F_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter C3&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg23F_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter R1&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg240</Name>
		<Address>0x240</Address>
		<Description>Loop Filter 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg240_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter R3&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg240_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass C1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg240_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass C2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg240_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass R1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg240_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass R3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg241</Name>
		<Address>0x241</Address>
		<Description>Dither/CP Cal</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg241_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Forced CP Cal Word&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg241_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Number SDM Dither Bits&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg242</Name>
		<Address>0x242</Address>
		<Description>VCO Bias 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg242_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>4</DefaultValue>
			<Description>VCO Bias Ref&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg242_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VCO Bias Tcf&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg242_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg243</Name>
		<Address>0x243</Address>
		<Description>Must be 0x0D</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg243_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>13</DefaultValue>
			<Description>Must be 0x0D</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg244</Name>
		<Address>0x244</Address>
		<Description>Cal Status</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg244_b3_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Cal Word&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg244_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VCO Cal Busy</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg244_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Cal Done</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg244_b7</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Cal Valid</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg245</Name>
		<Address>0x245</Address>
		<Description>Must be 0x00</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg245_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0x00</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg246</Name>
		<Address>0x246</Address>
		<Description>Set to 0x02</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg246_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 0x02</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg247</Name>
		<Address>0x247</Address>
		<Description>CP Over Range/VCO Lock</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg247_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx PLL Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg247_b6</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Ovrg Low</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg247_b7</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Ovrg High</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg248</Name>
		<Address>0x248</Address>
		<Description>Set to 0x0B</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg248_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Set to 0x0B</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg249</Name>
		<Address>0x249</Address>
		<Description>VCO Cal</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg249_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be 2'b10</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg249_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VCO Cal Count&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg249_b6_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 3'b000</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg249_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg24A</Name>
		<Address>0x24A</Address>
		<Description>Lock Detect Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg24A_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Lock Detect Mode&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg24A_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Lock Detect Count&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg24B</Name>
		<Address>0x24B</Address>
		<Description>Must be 0x17</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg24B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>23</DefaultValue>
			<Description>Must be 0x17</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg24C</Name>
		<Address>0x24C</Address>
		<Description>Must be 0x00</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg24C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0x00</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg24D</Name>
		<Address>0x24D</Address>
		<Description>Must be 0x00</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg24D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0x00</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg250</Name>
		<Address>0x250</Address>
		<Description>Set to 0x70</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg250_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>99</DefaultValue>
			<Description>Set to 0x70</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg251</Name>
		<Address>0x251</Address>
		<Description>VCO Varactor Control 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg251_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>VCO Varactor Reference&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg25A</Name>
		<Address>0x25A</Address>
		<Description>Rx Fast Lock Setup</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg25A_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Mode Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg25A_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Profile Pin Select</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg25A_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Profile Init</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg25A_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Load Synth</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg25A_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Profile&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg25B</Name>
		<Address>0x25B</Address>
		<Description>Rx Fast Lock Setup Init Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg25B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Init Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg25C</Name>
		<Address>0x25C</Address>
		<Description>Rx Fast Lock Program Addr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg25C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Program Address&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg25D</Name>
		<Address>0x25D</Address>
		<Description>Rx Fast Lock Program Data</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg25D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Program Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg25E</Name>
		<Address>0x25E</Address>
		<Description>Rx Fast Lock Program Read</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg25E_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Program Read Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg25F</Name>
		<Address>0x25F</Address>
		<Description>Rx Fast Lock Program Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg25F_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Program Clock Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg25F_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Fast Lock Program Write</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg261</Name>
		<Address>0x261</Address>
		<Description>Rx LO Gen Power Mode</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg261_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Power Mode&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg270</Name>
		<Address>0x270</Address>
		<Description>Disable VCO Cal</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg270_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Disable VCO Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg270_b3_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be 3'b010</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg270_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>5</DefaultValue>
			<Description>Must be 0x05</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg271</Name>
		<Address>0x271</Address>
		<Description>Integer Byte 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg271_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Integer Word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg272</Name>
		<Address>0x272</Address>
		<Description>Integer Byte 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg272_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Integer Word&lt;10:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg272_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>SDM Power Down</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg272_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>SDM Bypass</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg273</Name>
		<Address>0x273</Address>
		<Description>Fractional Byte 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg273_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Fractional Word&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg274</Name>
		<Address>0x274</Address>
		<Description>Fractional Byte 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg274_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Fractional Word &lt;15:8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg275</Name>
		<Address>0x275</Address>
		<Description>Fractional Byte 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg275_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synthesizer Fractional Word &lt;22:16&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg276</Name>
		<Address>0x276</Address>
		<Description>Force ALC</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg276_b6_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force ALC Word&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg276_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force ALC Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg277</Name>
		<Address>0x277</Address>
		<Description>Force VCO Tune 0</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg277_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO Tune&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg278</Name>
		<Address>0x278</Address>
		<Description>Force VCO Tune 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg278_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO Tune&lt;8&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg278_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Force VCO Tune Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg278_b7_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg279</Name>
		<Address>0x279</Address>
		<Description>ALC/Varact or</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg279_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>VCO Varactor&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg279_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>Init ALC Value&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg27A</Name>
		<Address>0x27A</Address>
		<Description>VCO Output</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg27A_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>10</DefaultValue>
			<Description>VCO Output Level&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27A_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>PORb VCO Logic</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg27B</Name>
		<Address>0x27B</Address>
		<Description>CP Current</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg27B_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Charge Pump Current&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27B_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Vtune Out</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27B_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg27C</Name>
		<Address>0x27C</Address>
		<Description>CP Offset</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg27C_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Charge Pump Offset&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27C_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Synth Re-Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg27D</Name>
		<Address>0x27D</Address>
		<Description>CP Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg27D_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 2'b00</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27D_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Cp Cal Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27D_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>F Cp Cal</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27D_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Cp Offset Off</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27D_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Dither Mode</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27D_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>1</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg27E</Name>
		<Address>0x27E</Address>
		<Description>Loop Filter 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg27E_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter C1&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27E_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter C2&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg27F</Name>
		<Address>0x27F</Address>
		<Description>Loop Filter 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg27F_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter C3&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg27F_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter R1&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg280</Name>
		<Address>0x280</Address>
		<Description>Loop Filter 3</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg280_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter R3&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg280_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass C1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg280_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass C2</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg280_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass R1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg280_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Loop Filter Bypass R3</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg281</Name>
		<Address>0x281</Address>
		<Description>Dither/CP Cal</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg281_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Forced CP Cal Word&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg281_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Number SDM Dither Bits&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg282</Name>
		<Address>0x282</Address>
		<Description>VCO Bias 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg282_b2_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>4</DefaultValue>
			<Description>VCO Bias Ref&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg282_b4_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VCO Bias Tcf&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg282_b6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg283</Name>
		<Address>0x283</Address>
		<Description>Must be 0x0D</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg283_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>13</DefaultValue>
			<Description>Must be 0x0D</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg284</Name>
		<Address>0x284</Address>
		<Description>Cal Status</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg284_b3_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Cal Word&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg284_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VCO Cal Busy</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg284_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Cal Done</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg284_b7</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Cal Valid</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg285</Name>
		<Address>0x285</Address>
		<Description>Must be 0x00</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg285_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0x00</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg286</Name>
		<Address>0x286</Address>
		<Description>Set to 0x02</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg286_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 0x02</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg287</Name>
		<Address>0x287</Address>
		<Description>CP Over Range/VCO Lock</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg287_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx PLL Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg287_b6</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Ovrg Low</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg287_b7</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>CP Ovrg High</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg288</Name>
		<Address>0x288</Address>
		<Description>Set to 0x0B</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg288_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>7</DefaultValue>
			<Description>Set to 0x0B</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg289</Name>
		<Address>0x289</Address>
		<Description>VCO Cal</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg289_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Must be 2'b10</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg289_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>VCO Cal Count&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg289_b6_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 3'b000</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg289_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg28A</Name>
		<Address>0x28A</Address>
		<Description>Lock Detect Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg28A_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Lock Detect Mode&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg28A_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Lock Detect Count&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg28B</Name>
		<Address>0x28B</Address>
		<Description>Must be 0x17</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg28B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>64</DefaultValue>
			<Description>Must be 0x17</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg28C</Name>
		<Address>0x28C</Address>
		<Description>Must be 0x00</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg28C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 0x00</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg28D</Name>
		<Address>0x28D</Address>
		<Description>Must be 0x00</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg28D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>128</DefaultValue>
			<Description>Must be 0x00</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg290</Name>
		<Address>0x290</Address>
		<Description>Set to 0x70</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg290_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>99</DefaultValue>
			<Description>Set to 0x70</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg291</Name>
		<Address>0x291</Address>
		<Description>VCO Varactor Control 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg291_b3_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>8</DefaultValue>
			<Description>VCO Varactor Reference&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg292</Name>
		<Address>0x292</Address>
		<Description>DCXO Coarse Tune</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg292_b5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DCXO Tune Coarse&lt;5:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>6</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>6</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg293</Name>
		<Address>0x293</Address>
		<Description>DCXO Fine Tune2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg293_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DCXO Tune Fine&lt;12:5&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg294</Name>
		<Address>0x294</Address>
		<Description>DCXO Fine Tune1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg294_b7_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>DCXO Tune Fine&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg29A</Name>
		<Address>0x29A</Address>
		<Description>Tx Fast Lock Setup</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg29A_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Mode Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg29A_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Profile Pin Select</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg29A_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Profile Init</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg29A_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Load Synth</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg29A_b7_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Profile&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg29B</Name>
		<Address>0x29B</Address>
		<Description>Tx Fast Lock Setup Init Delay</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg29B_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Init Delay&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg29C</Name>
		<Address>0x29C</Address>
		<Description>Tx Fast Lock Program Addr</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg29C_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Program Address&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg29D</Name>
		<Address>0x29D</Address>
		<Description>Tx Fast Lock Program Data</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg29D_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Program Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg29E</Name>
		<Address>0x29E</Address>
		<Description>Tx Fast Lock Program Read</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg29E_b7_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Program Read Data&lt;7:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg29F</Name>
		<Address>0x29F</Address>
		<Description>Tx Fast Lock Program Ctrl</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg29F_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Program Clock Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg29F_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Fast Lock Program Write</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2A1</Name>
		<Address>0x2A1</Address>
		<Description>Tx LO Gen Power Mode</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2A1_b7_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Power Mode&lt;3:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2A6</Name>
		<Address>0x2A6</Address>
		<Description>Set to 0x0E</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2A6_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>4</DefaultValue>
			<Description>set to 0x0E</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2A8</Name>
		<Address>0x2A8</Address>
		<Description>Set to 0x0E</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2A8_b7_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 0x0E</Description>
			<Visibility>Public</Visibility>
			<Width>8</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>8</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2AB</Name>
		<Address>0x2AB</Address>
		<Description>Ref Divide Config 1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2AB_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Ref Divider&lt;1&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2AB_b2_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>2</DefaultValue>
			<Description>Set to 2'b11</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2AC</Name>
		<Address>0x2AC</Address>
		<Description>Ref Divide Config 2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2AC_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 2'b11</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2AC_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tx Ref Divider&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2AC_b6_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 3'b111</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2AC_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Ref Divider&lt;0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B0</Name>
		<Address>0x2B0</Address>
		<Description>Gain Rx1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B0_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Full Table Gain Index Rx1/LMT Gain Rx1&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B1</Name>
		<Address>0x2B1</Address>
		<Description>LPF Gain Rx1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B1_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LPF gain Rx1&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B2</Name>
		<Address>0x2B2</Address>
		<Description>Dig gain Rx1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B2_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Digital gain Rx1&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B3</Name>
		<Address>0x2B3</Address>
		<Description>Fast Attack State</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B3_b2_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Fast Attack State Rx1&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B3_b6_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Fast Attack State Rx2&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B4</Name>
		<Address>0x2B4</Address>
		<Description>Slow Loop State</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B4_b2_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Slow Loop State Rx1&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B4_b6_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Slow Loop State Rx2&lt;2:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>3</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>3</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B5</Name>
		<Address>0x2B5</Address>
		<Description>Gain Rx2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B5_b6_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Full Table Gain IndexRx2/LMT Gain Rx1&lt;6:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>7</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>7</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B6</Name>
		<Address>0x2B6</Address>
		<Description>LPF Gain Rx2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B6_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>LPF gain Rx2&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B7</Name>
		<Address>0x2B7</Address>
		<Description>Dig Gain Rx2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B7_b4_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Digital gain Rx2&lt;4:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>5</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>5</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B8</Name>
		<Address>0x2B8</Address>
		<Description>Ovrg Sigs Rx1</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B8_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Dig Sat</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B8_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Small ADC OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B8_b2</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Large ADC OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B8_b3</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Small LMT OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B8_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Large LMT OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B8_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Low Power</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B8_b6</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Gain Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg2B9</Name>
		<Address>0x2B9</Address>
		<Description>Ovrg Sigs Rx2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg2B9_b0</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Dig Sat</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B9_b1</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Small ADC OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B9_b2</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Large ADC OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B9_b3</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Small LMT OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B9_b4</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Large LMT OL</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B9_b5</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Low Power</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg2B9_b6</Name>
			<Access>R</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Gain Lock</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg3DF</Name>
		<Address>0x3DF</Address>
		<Description>Control</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg3DF_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Set to 1</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg3F4</Name>
		<Address>0x3F4</Address>
		<Description>BIST Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg3F4_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BIST Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F4_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tone/ PRBS</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F4_b3_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BIST Control Point &lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F4_b5_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tone Level&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F4_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Tone Frequency&lt;1:0&gt;</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg3F5</Name>
		<Address>0x3F5</Address>
		<Description>BIST Config2</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg3F5_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Data Port Loop Test Enable</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F5_b4_b1</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 4'b000</Description>
			<Visibility>Public</Visibility>
			<Width>4</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>1</RegOffset>
			<SliceWidth>4</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F5_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Channel</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F5_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Rx Mask</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F5_b7</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Data Port SP, HD Loop Test OE</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>7</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
	<Register>
		<Name>reg3F6</Name>
		<Address>0x3F6</Address>
		<Description>BIST and Data Port Test Config</Description>
		<Exists>True</Exists>
		<Width>8</Width>
		<Notes></Notes>
		<BitFields>
		<BitField>
			<Name>reg3F6_b1_b0</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 2'b00</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>0</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F6_b2</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BIST Mask Channel 1 I data</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>2</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F6_b3</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BIST Mask Channel 1 Q data</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>3</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F6_b4</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BIST Mask Channel 2 I data</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>4</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F6_b5</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>BIST Mask Channel 2 Q data</Description>
			<Visibility>Public</Visibility>
			<Width>1</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>5</RegOffset>
			<SliceWidth>1</SliceWidth>
		</BitField>
		<BitField>
			<Name>reg3F6_b7_b6</Name>
			<Access>R/W</Access>
			<DefaultValue>0</DefaultValue>
			<Description>Must be 2'b00</Description>
			<Visibility>Public</Visibility>
			<Width>2</Width>
			<Notes></Notes>
			<BitOffset>0</BitOffset>
			<RegOffset>6</RegOffset>
			<SliceWidth>2</SliceWidth>
		</BitField>
		</BitFields>
	</Register>
</ad9361_public>
