--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -2.023(R)|      FAST  |    4.507(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -2.023(R)|      FAST  |    4.508(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -2.023(R)|      FAST  |    4.507(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -2.023(R)|      FAST  |    4.508(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.519(R)|      SLOW  |   -3.357(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.748(R)|      SLOW  |   -2.407(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    2.708(R)|      SLOW  |   -1.108(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        11.820(R)|      SLOW  |         7.434(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.574(R)|      SLOW  |         7.293(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.442(R)|      SLOW  |         6.614(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        12.053(F)|      SLOW  |         7.801(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        12.725(F)|      SLOW  |         8.235(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        12.517(F)|      SLOW  |         8.018(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        10.037(F)|      SLOW  |         6.435(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        10.386(F)|      SLOW  |         6.673(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        10.537(F)|      SLOW  |         6.754(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        14.402(F)|      SLOW  |         9.255(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        14.403(F)|      SLOW  |         9.264(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        12.076(F)|      SLOW  |         7.843(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        14.428(F)|      SLOW  |         9.294(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        12.782(F)|      SLOW  |         8.235(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        14.240(F)|      SLOW  |         9.133(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        15.131(F)|      SLOW  |         9.627(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        12.077(F)|      SLOW  |         7.776(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        14.410(F)|      SLOW  |         9.219(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        12.744(F)|      SLOW  |         8.184(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        13.338(F)|      SLOW  |         8.483(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.684(F)|      SLOW  |         8.084(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.118(F)|      SLOW  |         8.351(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.988(F)|      SLOW  |         8.281(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        11.822(F)|      SLOW  |         7.670(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        12.010(F)|      SLOW  |         7.778(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        12.145(F)|      SLOW  |         7.869(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        10.867(F)|      SLOW  |         7.006(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        10.113(F)|      SLOW  |         6.479(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.578(R)|      SLOW  |         5.575(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.484(R)|      SLOW  |         5.502(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |         9.836(R)|      SLOW  |         5.528(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.092(R)|      SLOW  |         4.980(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.184(R)|      SLOW  |         4.981(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        11.814(R)|      SLOW  |         7.246(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        11.814(R)|      SLOW  |         7.131(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        13.427(R)|      SLOW  |         7.677(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        13.427(R)|      SLOW  |         7.841(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        11.616(R)|      SLOW  |         7.225(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        13.774(R)|      SLOW  |         7.062(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        13.721(R)|      SLOW  |         6.699(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.162(R)|      SLOW  |         5.122(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.123(R)|      SLOW  |         4.835(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         7.874(R)|      SLOW  |         4.828(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.721(R)|      SLOW  |         4.749(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         9.120(R)|      SLOW  |         4.858(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         9.119(R)|      SLOW  |         5.724(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         6.981(R)|      SLOW  |         4.209(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        12.181(R)|      SLOW  |         7.021(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         7.306(R)|      SLOW  |         4.575(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         7.130(R)|      SLOW  |         4.460(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         9.154(R)|      SLOW  |         4.515(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         7.868(R)|      SLOW  |         4.474(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         9.154(R)|      SLOW  |         5.328(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        11.121(R)|      SLOW  |         5.800(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         8.400(R)|      SLOW  |         4.792(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         7.326(R)|      SLOW  |         4.176(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.083(R)|      SLOW  |         4.358(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         8.893(R)|      SLOW  |         4.463(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         8.400(R)|      SLOW  |         4.099(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         8.893(R)|      SLOW  |         4.624(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |         9.605(R)|      SLOW  |         4.821(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |         9.605(R)|      SLOW  |         4.656(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.245(R)|      SLOW  |         3.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.106(R)|      SLOW  |         5.917(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.856(R)|      SLOW  |         5.113(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        13.045(R)|      SLOW  |         8.315(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.262|    3.911|    3.187|    6.564|
RESET          |   24.291|   24.291|   23.327|   23.327|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    9.986|         |         |
GPIFII_PCLK_IN |    6.182|         |         |         |
RESET          |    9.434|    9.434|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.491|         |
RESET          |         |         |    2.094|    2.094|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 15 12:33:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



