--
--	Conversion of Motor Sheild Module.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Apr 29 10:08:16 2013
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_73 : bit;
SIGNAL one : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_2:Net_101\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_7\ : bit;
SIGNAL zero : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:Net_3446\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:Net_3120\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_2:Net_96\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3378\ : bit;
SIGNAL \Motor_1:Net_3379\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_2:Net_55\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_332\ : bit;
SIGNAL \Motor_1:Net_3380\ : bit;
SIGNAL \Motor_1:Net_3377\ : bit;
SIGNAL \Motor_1:PWM_2:Net_113\ : bit;
SIGNAL \Motor_1:PWM_2:Net_107\ : bit;
SIGNAL \Motor_1:PWM_2:Net_114\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_1:Net_101\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_1:Net_96\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3398\ : bit;
SIGNAL \Motor_1:Net_3399\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_1:Net_55\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_333\ : bit;
SIGNAL \Motor_1:Net_3400\ : bit;
SIGNAL \Motor_1:Net_3397\ : bit;
SIGNAL \Motor_1:PWM_1:Net_113\ : bit;
SIGNAL \Motor_1:PWM_1:Net_107\ : bit;
SIGNAL \Motor_1:PWM_1:Net_114\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \Motor_1:Net_802\ : bit;
SIGNAL \Motor_1:Net_330\ : bit;
SIGNAL \Motor_1:Net_3619\ : bit;
SIGNAL \Motor_1:Net_3620\ : bit;
SIGNAL Net_98 : bit;
SIGNAL \Motor_1:Net_3622\ : bit;
SIGNAL \Motor_1:Net_3623\ : bit;
SIGNAL \Motor_1:Net_3625\ : bit;
SIGNAL \Motor_1:Net_3621\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \Motor_1:Net_798\ : bit;
SIGNAL \Motor_1:Net_3616\ : bit;
SIGNAL \Motor_1:Net_3617\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \Motor_1:Net_796\ : bit;
SIGNAL \Motor_1:Net_3614\ : bit;
SIGNAL \Motor_1:Net_3604\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_8:Net_101\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_8:Net_96\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_2920\ : bit;
SIGNAL \Motor_1:Net_2921\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_8:Net_55\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_8:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODIN3_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODIN3_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_2922\ : bit;
SIGNAL \Motor_1:Net_2919\ : bit;
SIGNAL \Motor_1:PWM_8:Net_113\ : bit;
SIGNAL \Motor_1:PWM_8:Net_107\ : bit;
SIGNAL \Motor_1:PWM_8:Net_114\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_7:Net_101\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_7:Net_96\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_2930\ : bit;
SIGNAL \Motor_1:Net_2931\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_7:Net_55\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_7:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODIN4_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODIN4_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_2932\ : bit;
SIGNAL \Motor_1:Net_2929\ : bit;
SIGNAL \Motor_1:PWM_7:Net_113\ : bit;
SIGNAL \Motor_1:PWM_7:Net_107\ : bit;
SIGNAL \Motor_1:PWM_7:Net_114\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_6:Net_101\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_6:Net_96\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_2940\ : bit;
SIGNAL \Motor_1:Net_2941\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_6:Net_55\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_6:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODIN5_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODIN5_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_2942\ : bit;
SIGNAL \Motor_1:Net_2939\ : bit;
SIGNAL \Motor_1:PWM_6:Net_113\ : bit;
SIGNAL \Motor_1:PWM_6:Net_107\ : bit;
SIGNAL \Motor_1:PWM_6:Net_114\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_5:Net_101\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_5:Net_96\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_2950\ : bit;
SIGNAL \Motor_1:Net_2951\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_5:Net_55\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_5:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODIN6_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODIN6_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_2952\ : bit;
SIGNAL \Motor_1:Net_2949\ : bit;
SIGNAL \Motor_1:PWM_5:Net_113\ : bit;
SIGNAL \Motor_1:PWM_5:Net_107\ : bit;
SIGNAL \Motor_1:PWM_5:Net_114\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_4:Net_101\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_4:Net_96\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3358\ : bit;
SIGNAL \Motor_1:Net_3359\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_4:Net_55\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_4:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3360\ : bit;
SIGNAL \Motor_1:Net_3357\ : bit;
SIGNAL \Motor_1:PWM_4:Net_113\ : bit;
SIGNAL \Motor_1:PWM_4:Net_107\ : bit;
SIGNAL \Motor_1:PWM_4:Net_114\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_3:Net_101\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_3:Net_96\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3388\ : bit;
SIGNAL \Motor_1:Net_3389\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_3:Net_55\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_3:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3390\ : bit;
SIGNAL \Motor_1:Net_3387\ : bit;
SIGNAL \Motor_1:PWM_3:Net_113\ : bit;
SIGNAL \Motor_1:PWM_3:Net_107\ : bit;
SIGNAL \Motor_1:PWM_3:Net_114\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_0\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_1\ : bit;
SIGNAL \Motor_1:Net_1571\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_2\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_3\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_4\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_5\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_6\ : bit;
SIGNAL \Motor_1:Status_Reg_1:status_7\ : bit;
SIGNAL \Motor_1:Net_810\ : bit;
SIGNAL Net_76 : bit;
SIGNAL \Motor_1:Net_807\ : bit;
SIGNAL Net_173 : bit;
SIGNAL \Motor_1:Control_Reg_1:clk\ : bit;
SIGNAL \Motor_1:Control_Reg_1:rst\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_0\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_1\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_2\ : bit;
SIGNAL \Motor_1:Net_3429\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_3\ : bit;
SIGNAL \Motor_1:Net_3430\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_4\ : bit;
SIGNAL \Motor_1:Net_3431\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_5\ : bit;
SIGNAL \Motor_1:Net_3432\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_6\ : bit;
SIGNAL \Motor_1:Net_3433\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_out_7\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_7\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_6\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_5\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_4\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_3\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_2\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_1\ : bit;
SIGNAL \Motor_1:Control_Reg_1:control_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_9:Net_101\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:Net_3271\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_9:Net_96\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3528\ : bit;
SIGNAL \Motor_1:Net_3529\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_9:Net_55\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_9:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODIN9_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODIN9_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3530\ : bit;
SIGNAL \Motor_1:Net_3527\ : bit;
SIGNAL \Motor_1:PWM_9:Net_113\ : bit;
SIGNAL \Motor_1:PWM_9:Net_107\ : bit;
SIGNAL \Motor_1:PWM_9:Net_114\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_10:Net_101\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_10:Net_96\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3598\ : bit;
SIGNAL \Motor_1:Net_3599\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_10:Net_55\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_10:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_31\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_30\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_29\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_28\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_27\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_26\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_25\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_23\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_22\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_21\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_20\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_19\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_18\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_17\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_15\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_14\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_13\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_12\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_11\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_10\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_9\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:b_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODIN10_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODIN10_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3600\ : bit;
SIGNAL \Motor_1:Net_3597\ : bit;
SIGNAL \Motor_1:PWM_10:Net_113\ : bit;
SIGNAL \Motor_1:PWM_10:Net_107\ : bit;
SIGNAL \Motor_1:PWM_10:Net_114\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_11:Net_101\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_disable\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_11:Net_96\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3588\ : bit;
SIGNAL \Motor_1:Net_3589\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_11:Net_55\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_11:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_31\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_30\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_29\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_28\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_27\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_26\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_25\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_23\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_22\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_21\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_20\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_19\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_18\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_17\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_15\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_14\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_13\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_12\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_11\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_10\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_9\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:b_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODIN11_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODIN11_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_31\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_30\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_29\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_28\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_27\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_26\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_25\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_23\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_22\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_21\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_20\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_19\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_18\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_17\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_15\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_14\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_13\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_12\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_11\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_10\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_9\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:add_vi_vv_MODGEN_11_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3590\ : bit;
SIGNAL \Motor_1:Net_3587\ : bit;
SIGNAL \Motor_1:PWM_11:Net_113\ : bit;
SIGNAL \Motor_1:PWM_11:Net_107\ : bit;
SIGNAL \Motor_1:PWM_11:Net_114\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_12:Net_101\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_12:Net_96\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3578\ : bit;
SIGNAL \Motor_1:Net_3579\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_12:Net_55\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_12:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_31\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_30\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_29\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_28\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_27\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_26\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_25\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_23\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_22\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_21\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_20\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_19\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_18\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_17\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_15\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_14\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_13\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_12\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_11\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_10\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_9\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:b_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODIN12_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODIN12_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_31\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_30\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_29\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_28\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_27\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_26\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_25\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_23\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_22\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_21\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_20\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_19\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_18\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_17\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_15\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_14\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_13\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_12\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_11\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_10\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_9\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:add_vi_vv_MODGEN_12_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3580\ : bit;
SIGNAL \Motor_1:Net_3577\ : bit;
SIGNAL \Motor_1:PWM_12:Net_113\ : bit;
SIGNAL \Motor_1:PWM_12:Net_107\ : bit;
SIGNAL \Motor_1:PWM_12:Net_114\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_13:Net_101\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_13:Net_96\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3568\ : bit;
SIGNAL \Motor_1:Net_3569\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_13:Net_55\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_13:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_31\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_30\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_29\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_28\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_27\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_26\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_25\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_23\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_22\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_21\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_20\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_19\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_18\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_17\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_15\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_14\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_13\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_12\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_11\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_10\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_9\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:b_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODIN13_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODIN13_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_31\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_30\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_29\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_28\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_27\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_26\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_25\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_23\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_22\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_21\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_20\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_19\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_18\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_17\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_15\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_14\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_13\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_12\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_11\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_10\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_9\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:add_vi_vv_MODGEN_13_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3570\ : bit;
SIGNAL \Motor_1:Net_3567\ : bit;
SIGNAL \Motor_1:PWM_13:Net_113\ : bit;
SIGNAL \Motor_1:PWM_13:Net_107\ : bit;
SIGNAL \Motor_1:PWM_13:Net_114\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_14:Net_101\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_14:Net_96\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3558\ : bit;
SIGNAL \Motor_1:Net_3559\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_14:Net_55\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:prevCompare2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_14:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_31\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_30\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_29\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_28\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_27\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_26\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_25\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_23\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_22\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_21\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_20\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_19\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_18\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_17\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_15\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_14\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_13\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_12\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_11\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_10\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_9\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:b_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODIN14_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODIN14_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_31\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_30\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_29\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_28\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_27\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_26\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_25\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_23\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_22\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_21\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_20\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_19\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_18\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_17\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_15\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_14\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_13\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_12\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_11\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_10\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_9\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:add_vi_vv_MODGEN_14_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3560\ : bit;
SIGNAL \Motor_1:Net_3557\ : bit;
SIGNAL \Motor_1:PWM_14:Net_113\ : bit;
SIGNAL \Motor_1:PWM_14:Net_107\ : bit;
SIGNAL \Motor_1:PWM_14:Net_114\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_15:Net_101\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_15:Net_96\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3548\ : bit;
SIGNAL \Motor_1:Net_3549\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_15:Net_55\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_15:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_31\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_30\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_29\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_28\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_27\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_26\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_25\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_23\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_22\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_21\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_20\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_19\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_18\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_17\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_15\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_14\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_13\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_12\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_11\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_10\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_9\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:b_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODIN15_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODIN15_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_31\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_30\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_29\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_28\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_27\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_26\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_25\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_23\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_22\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_21\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_20\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_19\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_18\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_17\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_15\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_14\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_13\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_12\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_11\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_10\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_9\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:add_vi_vv_MODGEN_15_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3550\ : bit;
SIGNAL \Motor_1:Net_3547\ : bit;
SIGNAL \Motor_1:PWM_15:Net_113\ : bit;
SIGNAL \Motor_1:PWM_15:Net_107\ : bit;
SIGNAL \Motor_1:PWM_15:Net_114\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:tc_reg_i\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_1:PWM_16:Net_101\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:control_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:km_run\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:compare1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:compare2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \Motor_1:PWM_16:Net_96\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \Motor_1:Net_3538\ : bit;
SIGNAL \Motor_1:Net_3539\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:status_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_1:PWM_16:Net_55\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_1:PWM_16:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_31\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_30\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_29\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_28\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_27\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_26\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_25\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_23\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_22\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_21\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_20\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_19\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_18\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_17\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_15\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_14\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_13\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_12\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_11\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_10\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_9\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:b_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_31\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_30\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_29\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_28\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_27\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_26\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_25\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_23\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_22\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_21\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_20\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_19\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_18\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_17\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_15\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_14\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_13\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_12\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_11\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_10\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_9\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODIN16_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODIN16_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_31\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_30\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_29\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_28\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_27\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_26\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_25\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_23\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_22\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_21\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_20\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_19\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_18\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_17\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_15\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_14\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_13\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_12\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_11\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_10\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_9\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_31\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_31\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_30\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_30\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_29\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_29\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_28\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_28\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_27\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_27\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_26\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_26\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_25\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_25\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_23\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_23\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_22\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_22\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_21\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_21\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_20\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_20\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_19\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_19\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_18\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_18\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_17\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_17\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_15\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_15\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_14\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_14\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_13\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_13\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_12\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_12\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_11\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_11\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_10\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_10\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_9\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_9\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:add_vi_vv_MODGEN_16_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Motor_1:Net_3540\ : bit;
SIGNAL \Motor_1:Net_3537\ : bit;
SIGNAL \Motor_1:PWM_16:Net_113\ : bit;
SIGNAL \Motor_1:PWM_16:Net_107\ : bit;
SIGNAL \Motor_1:PWM_16:Net_114\ : bit;
SIGNAL \Motor_1:Timer_1:Net_260\ : bit;
SIGNAL \Motor_1:Timer_1:Net_266\ : bit;
SIGNAL \Motor_1:Timer_1:Net_51\ : bit;
SIGNAL \Motor_1:Timer_1:Net_261\ : bit;
SIGNAL \Motor_1:Timer_1:Net_57\ : bit;
SIGNAL \Motor_1:Net_3607\ : bit;
SIGNAL \Motor_1:Timer_1:Net_102\ : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_2:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_8:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_7:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_6:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_5:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_4:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_3:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_9:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_10:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_11:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_12:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_13:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_14:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_15:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_1:PWM_16:PWMUDB:prevCompare1\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\Motor_1:PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_2:PWMUDB:tc_i\);

\Motor_1:PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_2:PWMUDB:dith_count_1\ and \Motor_1:PWM_2:PWMUDB:tc_i\ and \Motor_1:PWM_2:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_2:PWMUDB:dith_count_0\ and \Motor_1:PWM_2:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_2:PWMUDB:tc_i\ and \Motor_1:PWM_2:PWMUDB:dith_count_1\));

\Motor_1:PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_2:PWMUDB:dith_count_0\ and \Motor_1:PWM_2:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_2:PWMUDB:tc_i\ and \Motor_1:PWM_2:PWMUDB:dith_count_0\));

\Motor_1:PWM_2:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_2:PWMUDB:cmp2_less\ and not \Motor_1:PWM_2:PWMUDB:cmp2_eq\));

\Motor_1:PWM_2:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_2:PWMUDB:cmp2_less\ and not \Motor_1:PWM_2:PWMUDB:cmp2_eq\ and \Motor_1:PWM_2:PWMUDB:ctrl_enable\ and \Motor_1:PWM_2:PWMUDB:compare1\));

\Motor_1:PWM_2:PWMUDB:status_5\ <= (not \Motor_1:PWM_2:PWMUDB:final_kill_reg\);

\Motor_1:PWM_2:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_2:PWMUDB:prevCompare1\ and \Motor_1:PWM_2:PWMUDB:compare1\));

\Motor_1:PWM_2:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_2:PWMUDB:cmp2_less\ and not \Motor_1:PWM_2:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_2:PWMUDB:prevCompare2\));

\Motor_1:PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_1:PWMUDB:tc_i\);

\Motor_1:PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_1:PWMUDB:dith_count_1\ and \Motor_1:PWM_1:PWMUDB:tc_i\ and \Motor_1:PWM_1:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_1:PWMUDB:dith_count_0\ and \Motor_1:PWM_1:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_1:PWMUDB:tc_i\ and \Motor_1:PWM_1:PWMUDB:dith_count_1\));

\Motor_1:PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_1:PWMUDB:dith_count_0\ and \Motor_1:PWM_1:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_1:PWMUDB:tc_i\ and \Motor_1:PWM_1:PWMUDB:dith_count_0\));

\Motor_1:PWM_1:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_1:PWMUDB:cmp1_less\ and not \Motor_1:PWM_1:PWMUDB:cmp1_eq\));

\Motor_1:PWM_1:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_1:PWMUDB:cmp1_less\ and not \Motor_1:PWM_1:PWMUDB:cmp1_eq\ and \Motor_1:PWM_1:PWMUDB:ctrl_enable\));

\Motor_1:PWM_1:PWMUDB:status_5\ <= (not \Motor_1:PWM_1:PWMUDB:final_kill_reg\);

\Motor_1:PWM_1:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_1:PWMUDB:cmp1_less\ and not \Motor_1:PWM_1:PWMUDB:cmp1_eq\ and not \Motor_1:PWM_1:PWMUDB:prevCompare1\));

Net_25 <= (\Motor_1:Net_3620\
	OR \Motor_1:Net_3619\
	OR \Motor_1:Net_330\
	OR \Motor_1:Net_802\);

Net_98 <= (\Motor_1:Net_3621\
	OR \Motor_1:Net_3625\
	OR \Motor_1:Net_3623\
	OR \Motor_1:Net_3622\);

Net_99 <= (\Motor_1:Net_3617\
	OR \Motor_1:Net_3616\
	OR \Motor_1:Net_798\
	OR \Motor_1:Net_332\);

Net_22 <= (\Motor_1:Net_3604\
	OR \Motor_1:Net_3614\
	OR \Motor_1:Net_796\
	OR \Motor_1:Net_333\);

\Motor_1:PWM_8:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_8:PWMUDB:tc_i\);

\Motor_1:PWM_8:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_8:PWMUDB:dith_count_1\ and \Motor_1:PWM_8:PWMUDB:tc_i\ and \Motor_1:PWM_8:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_8:PWMUDB:dith_count_0\ and \Motor_1:PWM_8:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_8:PWMUDB:tc_i\ and \Motor_1:PWM_8:PWMUDB:dith_count_1\));

\Motor_1:PWM_8:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_8:PWMUDB:dith_count_0\ and \Motor_1:PWM_8:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_8:PWMUDB:tc_i\ and \Motor_1:PWM_8:PWMUDB:dith_count_0\));

\Motor_1:PWM_8:PWMUDB:pwm_i\ <= ((\Motor_1:PWM_8:PWMUDB:ctrl_enable\ and \Motor_1:PWM_8:PWMUDB:compare1\));

\Motor_1:PWM_8:PWMUDB:status_5\ <= (not \Motor_1:PWM_8:PWMUDB:final_kill_reg\);

\Motor_1:PWM_8:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_8:PWMUDB:prevCompare1\ and \Motor_1:PWM_8:PWMUDB:compare1\));

\Motor_1:PWM_7:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_7:PWMUDB:tc_i\);

\Motor_1:PWM_7:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_7:PWMUDB:dith_count_1\ and \Motor_1:PWM_7:PWMUDB:tc_i\ and \Motor_1:PWM_7:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_7:PWMUDB:dith_count_0\ and \Motor_1:PWM_7:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_7:PWMUDB:tc_i\ and \Motor_1:PWM_7:PWMUDB:dith_count_1\));

\Motor_1:PWM_7:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_7:PWMUDB:dith_count_0\ and \Motor_1:PWM_7:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_7:PWMUDB:tc_i\ and \Motor_1:PWM_7:PWMUDB:dith_count_0\));

\Motor_1:PWM_7:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_7:PWMUDB:cmp2_less\ and not \Motor_1:PWM_7:PWMUDB:cmp2_eq\));

\Motor_1:PWM_7:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_7:PWMUDB:cmp2_less\ and not \Motor_1:PWM_7:PWMUDB:cmp2_eq\ and \Motor_1:PWM_7:PWMUDB:ctrl_enable\ and \Motor_1:PWM_7:PWMUDB:compare1\));

\Motor_1:PWM_7:PWMUDB:status_5\ <= (not \Motor_1:PWM_7:PWMUDB:final_kill_reg\);

\Motor_1:PWM_7:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_7:PWMUDB:prevCompare1\ and \Motor_1:PWM_7:PWMUDB:compare1\));

\Motor_1:PWM_7:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_7:PWMUDB:cmp2_less\ and not \Motor_1:PWM_7:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_7:PWMUDB:prevCompare2\));

\Motor_1:PWM_6:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_6:PWMUDB:tc_i\);

\Motor_1:PWM_6:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_6:PWMUDB:dith_count_1\ and \Motor_1:PWM_6:PWMUDB:tc_i\ and \Motor_1:PWM_6:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_6:PWMUDB:dith_count_0\ and \Motor_1:PWM_6:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_6:PWMUDB:tc_i\ and \Motor_1:PWM_6:PWMUDB:dith_count_1\));

\Motor_1:PWM_6:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_6:PWMUDB:dith_count_0\ and \Motor_1:PWM_6:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_6:PWMUDB:tc_i\ and \Motor_1:PWM_6:PWMUDB:dith_count_0\));

\Motor_1:PWM_6:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_6:PWMUDB:cmp2_less\ and not \Motor_1:PWM_6:PWMUDB:cmp2_eq\));

\Motor_1:PWM_6:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_6:PWMUDB:cmp2_less\ and not \Motor_1:PWM_6:PWMUDB:cmp2_eq\ and \Motor_1:PWM_6:PWMUDB:ctrl_enable\ and \Motor_1:PWM_6:PWMUDB:compare1\));

\Motor_1:PWM_6:PWMUDB:status_5\ <= (not \Motor_1:PWM_6:PWMUDB:final_kill_reg\);

\Motor_1:PWM_6:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_6:PWMUDB:prevCompare1\ and \Motor_1:PWM_6:PWMUDB:compare1\));

\Motor_1:PWM_6:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_6:PWMUDB:cmp2_less\ and not \Motor_1:PWM_6:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_6:PWMUDB:prevCompare2\));

\Motor_1:PWM_5:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_5:PWMUDB:tc_i\);

\Motor_1:PWM_5:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_5:PWMUDB:dith_count_1\ and \Motor_1:PWM_5:PWMUDB:tc_i\ and \Motor_1:PWM_5:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_5:PWMUDB:dith_count_0\ and \Motor_1:PWM_5:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_5:PWMUDB:tc_i\ and \Motor_1:PWM_5:PWMUDB:dith_count_1\));

\Motor_1:PWM_5:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_5:PWMUDB:dith_count_0\ and \Motor_1:PWM_5:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_5:PWMUDB:tc_i\ and \Motor_1:PWM_5:PWMUDB:dith_count_0\));

\Motor_1:PWM_5:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_5:PWMUDB:cmp1_less\ and not \Motor_1:PWM_5:PWMUDB:cmp1_eq\));

\Motor_1:PWM_5:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_5:PWMUDB:cmp1_less\ and not \Motor_1:PWM_5:PWMUDB:cmp1_eq\ and \Motor_1:PWM_5:PWMUDB:ctrl_enable\));

\Motor_1:PWM_5:PWMUDB:status_5\ <= (not \Motor_1:PWM_5:PWMUDB:final_kill_reg\);

\Motor_1:PWM_5:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_5:PWMUDB:cmp1_less\ and not \Motor_1:PWM_5:PWMUDB:cmp1_eq\ and not \Motor_1:PWM_5:PWMUDB:prevCompare1\));

\Motor_1:PWM_4:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_4:PWMUDB:tc_i\);

\Motor_1:PWM_4:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_4:PWMUDB:dith_count_1\ and \Motor_1:PWM_4:PWMUDB:tc_i\ and \Motor_1:PWM_4:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_4:PWMUDB:dith_count_0\ and \Motor_1:PWM_4:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_4:PWMUDB:tc_i\ and \Motor_1:PWM_4:PWMUDB:dith_count_1\));

\Motor_1:PWM_4:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_4:PWMUDB:dith_count_0\ and \Motor_1:PWM_4:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_4:PWMUDB:tc_i\ and \Motor_1:PWM_4:PWMUDB:dith_count_0\));

\Motor_1:PWM_4:PWMUDB:pwm_i\ <= ((\Motor_1:PWM_4:PWMUDB:ctrl_enable\ and \Motor_1:PWM_4:PWMUDB:compare1\));

\Motor_1:PWM_4:PWMUDB:status_5\ <= (not \Motor_1:PWM_4:PWMUDB:final_kill_reg\);

\Motor_1:PWM_4:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_4:PWMUDB:prevCompare1\ and \Motor_1:PWM_4:PWMUDB:compare1\));

\Motor_1:PWM_3:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_1:PWM_3:PWMUDB:tc_i\);

\Motor_1:PWM_3:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_3:PWMUDB:dith_count_1\ and \Motor_1:PWM_3:PWMUDB:tc_i\ and \Motor_1:PWM_3:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_3:PWMUDB:dith_count_0\ and \Motor_1:PWM_3:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_3:PWMUDB:tc_i\ and \Motor_1:PWM_3:PWMUDB:dith_count_1\));

\Motor_1:PWM_3:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_3:PWMUDB:dith_count_0\ and \Motor_1:PWM_3:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_3:PWMUDB:tc_i\ and \Motor_1:PWM_3:PWMUDB:dith_count_0\));

\Motor_1:PWM_3:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_3:PWMUDB:cmp2_less\ and not \Motor_1:PWM_3:PWMUDB:cmp2_eq\));

\Motor_1:PWM_3:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_3:PWMUDB:cmp2_less\ and not \Motor_1:PWM_3:PWMUDB:cmp2_eq\ and \Motor_1:PWM_3:PWMUDB:ctrl_enable\ and \Motor_1:PWM_3:PWMUDB:compare1\));

\Motor_1:PWM_3:PWMUDB:status_5\ <= (not \Motor_1:PWM_3:PWMUDB:final_kill_reg\);

\Motor_1:PWM_3:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_3:PWMUDB:prevCompare1\ and \Motor_1:PWM_3:PWMUDB:compare1\));

\Motor_1:PWM_3:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_3:PWMUDB:cmp2_less\ and not \Motor_1:PWM_3:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_3:PWMUDB:prevCompare2\));

\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_9:PWMUDB:tc_i\ and \Motor_1:Net_3271\)
	OR (not \Motor_1:PWM_9:PWMUDB:tc_i\ and \Motor_1:PWM_9:PWMUDB:sc_kill_tmp\));

\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_9:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_9:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_9:PWMUDB:final_kill\ <= (not \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_9:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_9:PWMUDB:dith_count_1\ and \Motor_1:PWM_9:PWMUDB:tc_i\ and \Motor_1:PWM_9:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_9:PWMUDB:dith_count_0\ and \Motor_1:PWM_9:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_9:PWMUDB:tc_i\ and \Motor_1:PWM_9:PWMUDB:dith_count_1\));

\Motor_1:PWM_9:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_9:PWMUDB:dith_count_0\ and \Motor_1:PWM_9:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_9:PWMUDB:tc_i\ and \Motor_1:PWM_9:PWMUDB:dith_count_0\));

\Motor_1:PWM_9:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_9:PWMUDB:cmp1_less\ and not \Motor_1:PWM_9:PWMUDB:cmp1_eq\));

\Motor_1:PWM_9:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_9:PWMUDB:cmp1_less\ and not \Motor_1:PWM_9:PWMUDB:cmp1_eq\ and \Motor_1:PWM_9:PWMUDB:ctrl_enable\));

\Motor_1:PWM_9:PWMUDB:status_5\ <= (not \Motor_1:PWM_9:PWMUDB:final_kill_reg\);

\Motor_1:PWM_9:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_9:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_9:PWMUDB:cmp1_less\ and not \Motor_1:PWM_9:PWMUDB:cmp1_eq\ and not \Motor_1:PWM_9:PWMUDB:prevCompare1\));

\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_10:PWMUDB:tc_i\ and \Motor_1:PWM_10:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_10:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_10:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_10:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_10:PWMUDB:final_kill\ <= (not \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_10:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_10:PWMUDB:dith_count_1\ and \Motor_1:PWM_10:PWMUDB:tc_i\ and \Motor_1:PWM_10:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_10:PWMUDB:dith_count_0\ and \Motor_1:PWM_10:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_10:PWMUDB:tc_i\ and \Motor_1:PWM_10:PWMUDB:dith_count_1\));

\Motor_1:PWM_10:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_10:PWMUDB:dith_count_0\ and \Motor_1:PWM_10:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_10:PWMUDB:tc_i\ and \Motor_1:PWM_10:PWMUDB:dith_count_0\));

\Motor_1:PWM_10:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_10:PWMUDB:compare1\));

\Motor_1:PWM_10:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_10:PWMUDB:ctrl_enable\ and \Motor_1:PWM_10:PWMUDB:compare1\));

\Motor_1:PWM_10:PWMUDB:status_5\ <= (not \Motor_1:PWM_10:PWMUDB:final_kill_reg\);

\Motor_1:PWM_10:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_10:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_10:PWMUDB:prevCompare1\ and \Motor_1:PWM_10:PWMUDB:compare1\));

\Motor_1:PWM_11:PWMUDB:runmode_enable\\D\ <= ((not \Motor_1:PWM_11:PWMUDB:runmode_enable\ and not \Motor_1:PWM_11:PWMUDB:trig_disable\ and \Motor_1:PWM_11:PWMUDB:ctrl_enable\)
	OR (not \Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:PWM_11:PWMUDB:ctrl_enable\ and \Motor_1:PWM_11:PWMUDB:runmode_enable\));

\Motor_1:PWM_11:PWMUDB:trig_disable\\D\ <= ((\Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:PWM_11:PWMUDB:ctrl_enable\ and \Motor_1:PWM_11:PWMUDB:runmode_enable\)
	OR \Motor_1:PWM_11:PWMUDB:trig_disable\);

\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:PWM_11:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_11:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_11:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_11:PWMUDB:final_kill\ <= (not \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_11:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_11:PWMUDB:dith_count_1\ and \Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:PWM_11:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_11:PWMUDB:dith_count_0\ and \Motor_1:PWM_11:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:PWM_11:PWMUDB:dith_count_1\));

\Motor_1:PWM_11:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_11:PWMUDB:dith_count_0\ and \Motor_1:PWM_11:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_11:PWMUDB:tc_i\ and \Motor_1:PWM_11:PWMUDB:dith_count_0\));

\Motor_1:PWM_11:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_11:PWMUDB:compare1\));

\Motor_1:PWM_11:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_11:PWMUDB:cmp2_less\ and not \Motor_1:PWM_11:PWMUDB:cmp2_eq\));

\Motor_1:PWM_11:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_11:PWMUDB:cmp2_less\ and not \Motor_1:PWM_11:PWMUDB:cmp2_eq\ and \Motor_1:PWM_11:PWMUDB:ctrl_enable\ and \Motor_1:PWM_11:PWMUDB:compare1\));

\Motor_1:PWM_11:PWMUDB:status_5\ <= (not \Motor_1:PWM_11:PWMUDB:final_kill_reg\);

\Motor_1:PWM_11:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_11:PWMUDB:prevCompare1\ and \Motor_1:PWM_11:PWMUDB:compare1\));

\Motor_1:PWM_11:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_11:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_11:PWMUDB:cmp2_less\ and not \Motor_1:PWM_11:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_11:PWMUDB:prevCompare2\));

\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_12:PWMUDB:tc_i\ and \Motor_1:PWM_12:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_12:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_12:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_12:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_12:PWMUDB:final_kill\ <= (not \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_12:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_12:PWMUDB:dith_count_1\ and \Motor_1:PWM_12:PWMUDB:tc_i\ and \Motor_1:PWM_12:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_12:PWMUDB:dith_count_0\ and \Motor_1:PWM_12:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_12:PWMUDB:tc_i\ and \Motor_1:PWM_12:PWMUDB:dith_count_1\));

\Motor_1:PWM_12:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_12:PWMUDB:dith_count_0\ and \Motor_1:PWM_12:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_12:PWMUDB:tc_i\ and \Motor_1:PWM_12:PWMUDB:dith_count_0\));

\Motor_1:PWM_12:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_12:PWMUDB:compare1\));

\Motor_1:PWM_12:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_12:PWMUDB:cmp2_less\ and not \Motor_1:PWM_12:PWMUDB:cmp2_eq\));

\Motor_1:PWM_12:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_12:PWMUDB:cmp2_less\ and not \Motor_1:PWM_12:PWMUDB:cmp2_eq\ and \Motor_1:PWM_12:PWMUDB:ctrl_enable\ and \Motor_1:PWM_12:PWMUDB:compare1\));

\Motor_1:PWM_12:PWMUDB:status_5\ <= (not \Motor_1:PWM_12:PWMUDB:final_kill_reg\);

\Motor_1:PWM_12:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_12:PWMUDB:prevCompare1\ and \Motor_1:PWM_12:PWMUDB:compare1\));

\Motor_1:PWM_12:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_12:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_12:PWMUDB:cmp2_less\ and not \Motor_1:PWM_12:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_12:PWMUDB:prevCompare2\));

\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_13:PWMUDB:tc_i\ and \Motor_1:PWM_13:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_13:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_13:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_13:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_13:PWMUDB:final_kill\ <= (not \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_13:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_13:PWMUDB:dith_count_1\ and \Motor_1:PWM_13:PWMUDB:tc_i\ and \Motor_1:PWM_13:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_13:PWMUDB:dith_count_0\ and \Motor_1:PWM_13:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_13:PWMUDB:tc_i\ and \Motor_1:PWM_13:PWMUDB:dith_count_1\));

\Motor_1:PWM_13:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_13:PWMUDB:dith_count_0\ and \Motor_1:PWM_13:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_13:PWMUDB:tc_i\ and \Motor_1:PWM_13:PWMUDB:dith_count_0\));

\Motor_1:PWM_13:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_13:PWMUDB:compare1\));

\Motor_1:PWM_13:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_13:PWMUDB:cmp2_less\ and not \Motor_1:PWM_13:PWMUDB:cmp2_eq\));

\Motor_1:PWM_13:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_13:PWMUDB:cmp2_less\ and not \Motor_1:PWM_13:PWMUDB:cmp2_eq\ and \Motor_1:PWM_13:PWMUDB:ctrl_enable\ and \Motor_1:PWM_13:PWMUDB:compare1\));

\Motor_1:PWM_13:PWMUDB:status_5\ <= (not \Motor_1:PWM_13:PWMUDB:final_kill_reg\);

\Motor_1:PWM_13:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_13:PWMUDB:prevCompare1\ and \Motor_1:PWM_13:PWMUDB:compare1\));

\Motor_1:PWM_13:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_13:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_13:PWMUDB:cmp2_less\ and not \Motor_1:PWM_13:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_13:PWMUDB:prevCompare2\));

\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_14:PWMUDB:tc_i\ and \Motor_1:PWM_14:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_14:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_14:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_14:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_14:PWMUDB:final_kill\ <= (not \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_14:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_14:PWMUDB:dith_count_1\ and \Motor_1:PWM_14:PWMUDB:tc_i\ and \Motor_1:PWM_14:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_14:PWMUDB:dith_count_0\ and \Motor_1:PWM_14:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_14:PWMUDB:tc_i\ and \Motor_1:PWM_14:PWMUDB:dith_count_1\));

\Motor_1:PWM_14:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_14:PWMUDB:dith_count_0\ and \Motor_1:PWM_14:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_14:PWMUDB:tc_i\ and \Motor_1:PWM_14:PWMUDB:dith_count_0\));

\Motor_1:PWM_14:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_14:PWMUDB:compare1\));

\Motor_1:PWM_14:PWMUDB:cmp2\ <= ((not \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_14:PWMUDB:cmp2_less\ and not \Motor_1:PWM_14:PWMUDB:cmp2_eq\));

\Motor_1:PWM_14:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_14:PWMUDB:cmp2_less\ and not \Motor_1:PWM_14:PWMUDB:cmp2_eq\ and \Motor_1:PWM_14:PWMUDB:ctrl_enable\ and \Motor_1:PWM_14:PWMUDB:compare1\));

\Motor_1:PWM_14:PWMUDB:status_5\ <= (not \Motor_1:PWM_14:PWMUDB:final_kill_reg\);

\Motor_1:PWM_14:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_14:PWMUDB:prevCompare1\ and \Motor_1:PWM_14:PWMUDB:compare1\));

\Motor_1:PWM_14:PWMUDB:cmp2_status\ <= ((not \Motor_1:PWM_14:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_14:PWMUDB:cmp2_less\ and not \Motor_1:PWM_14:PWMUDB:cmp2_eq\ and not \Motor_1:PWM_14:PWMUDB:prevCompare2\));

\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_15:PWMUDB:tc_i\ and \Motor_1:PWM_15:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_15:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_15:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_15:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_15:PWMUDB:final_kill\ <= (not \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_15:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_15:PWMUDB:dith_count_1\ and \Motor_1:PWM_15:PWMUDB:tc_i\ and \Motor_1:PWM_15:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_15:PWMUDB:dith_count_0\ and \Motor_1:PWM_15:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_15:PWMUDB:tc_i\ and \Motor_1:PWM_15:PWMUDB:dith_count_1\));

\Motor_1:PWM_15:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_15:PWMUDB:dith_count_0\ and \Motor_1:PWM_15:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_15:PWMUDB:tc_i\ and \Motor_1:PWM_15:PWMUDB:dith_count_0\));

\Motor_1:PWM_15:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_15:PWMUDB:compare1\));

\Motor_1:PWM_15:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\ and \Motor_1:PWM_15:PWMUDB:ctrl_enable\ and \Motor_1:PWM_15:PWMUDB:compare1\));

\Motor_1:PWM_15:PWMUDB:status_5\ <= (not \Motor_1:PWM_15:PWMUDB:final_kill_reg\);

\Motor_1:PWM_15:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_15:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_15:PWMUDB:prevCompare1\ and \Motor_1:PWM_15:PWMUDB:compare1\));

\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\\D\ <= ((not \Motor_1:PWM_16:PWMUDB:tc_i\ and \Motor_1:PWM_16:PWMUDB:sc_kill_tmp\)
	OR (not \Motor_1:PWM_16:PWMUDB:tc_i\ and \Motor_1:Net_3271\));

\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\\D\ <= (\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_16:PWMUDB:min_kill_reg\\D\ <= (\Motor_1:PWM_16:PWMUDB:min_kill_reg\
	OR \Motor_1:Net_3271\);

\Motor_1:PWM_16:PWMUDB:final_kill\ <= (not \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\);

\Motor_1:PWM_16:PWMUDB:dith_count_1\\D\ <= ((not \Motor_1:PWM_16:PWMUDB:dith_count_1\ and \Motor_1:PWM_16:PWMUDB:tc_i\ and \Motor_1:PWM_16:PWMUDB:dith_count_0\)
	OR (not \Motor_1:PWM_16:PWMUDB:dith_count_0\ and \Motor_1:PWM_16:PWMUDB:dith_count_1\)
	OR (not \Motor_1:PWM_16:PWMUDB:tc_i\ and \Motor_1:PWM_16:PWMUDB:dith_count_1\));

\Motor_1:PWM_16:PWMUDB:dith_count_0\\D\ <= ((not \Motor_1:PWM_16:PWMUDB:dith_count_0\ and \Motor_1:PWM_16:PWMUDB:tc_i\)
	OR (not \Motor_1:PWM_16:PWMUDB:tc_i\ and \Motor_1:PWM_16:PWMUDB:dith_count_0\));

\Motor_1:PWM_16:PWMUDB:cmp1\ <= ((not \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_16:PWMUDB:cmp1_less\ and not \Motor_1:PWM_16:PWMUDB:cmp1_eq\));

\Motor_1:PWM_16:PWMUDB:pwm_i\ <= ((not \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_16:PWMUDB:cmp1_less\ and not \Motor_1:PWM_16:PWMUDB:cmp1_eq\ and \Motor_1:PWM_16:PWMUDB:ctrl_enable\));

\Motor_1:PWM_16:PWMUDB:status_5\ <= (not \Motor_1:PWM_16:PWMUDB:final_kill_reg\);

\Motor_1:PWM_16:PWMUDB:cmp1_status\ <= ((not \Motor_1:PWM_16:PWMUDB:ltch_kill_reg\ and not \Motor_1:PWM_16:PWMUDB:cmp1_less\ and not \Motor_1:PWM_16:PWMUDB:cmp1_eq\ and not \Motor_1:PWM_16:PWMUDB:prevCompare1\));

\Motor_1:PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_2:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_2:PWMUDB:ctrl_enable\, \Motor_1:PWM_2:PWMUDB:control_6\, \Motor_1:PWM_2:PWMUDB:control_5\, \Motor_1:PWM_2:PWMUDB:control_4\,
			\Motor_1:PWM_2:PWMUDB:control_3\, \Motor_1:PWM_2:PWMUDB:control_2\, \Motor_1:PWM_2:PWMUDB:control_1\, \Motor_1:PWM_2:PWMUDB:control_0\));
\Motor_1:PWM_2:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_2:PWMUDB:status_5\, zero, \Motor_1:PWM_2:PWMUDB:status_3\,
			\Motor_1:PWM_2:PWMUDB:tc_i\, \Motor_1:PWM_2:PWMUDB:status_1\, \Motor_1:PWM_2:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_2:Net_55\);
\Motor_1:PWM_2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_2:PWMUDB:tc_i\, \Motor_1:PWM_2:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_2:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_1:PWMUDB:ctrl_enable\, \Motor_1:PWM_1:PWMUDB:control_6\, \Motor_1:PWM_1:PWMUDB:control_5\, \Motor_1:PWM_1:PWMUDB:control_4\,
			\Motor_1:PWM_1:PWMUDB:control_3\, \Motor_1:PWM_1:PWMUDB:control_2\, \Motor_1:PWM_1:PWMUDB:control_1\, \Motor_1:PWM_1:PWMUDB:control_0\));
\Motor_1:PWM_1:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_1:PWMUDB:status_5\, zero, \Motor_1:PWM_1:PWMUDB:status_3\,
			\Motor_1:PWM_1:PWMUDB:tc_i\, \Motor_1:PWM_1:PWMUDB:status_1\, \Motor_1:PWM_1:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_1:Net_55\);
\Motor_1:PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_1:PWMUDB:tc_i\, \Motor_1:PWM_1:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_1:PWMUDB:cmp1_less\,
		z0=>\Motor_1:PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_8:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_8:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_8:PWMUDB:ctrl_enable\, \Motor_1:PWM_8:PWMUDB:control_6\, \Motor_1:PWM_8:PWMUDB:control_5\, \Motor_1:PWM_8:PWMUDB:control_4\,
			\Motor_1:PWM_8:PWMUDB:control_3\, \Motor_1:PWM_8:PWMUDB:control_2\, \Motor_1:PWM_8:PWMUDB:control_1\, \Motor_1:PWM_8:PWMUDB:control_0\));
\Motor_1:PWM_8:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_8:PWMUDB:status_5\, zero, \Motor_1:PWM_8:PWMUDB:status_3\,
			\Motor_1:PWM_8:PWMUDB:tc_i\, \Motor_1:PWM_8:PWMUDB:status_1\, \Motor_1:PWM_8:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_8:Net_55\);
\Motor_1:PWM_8:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_8:PWMUDB:tc_i\, \Motor_1:PWM_8:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_8:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_8:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_8:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_8:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_8:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_8:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_8:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_8:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_7:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_7:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_7:PWMUDB:ctrl_enable\, \Motor_1:PWM_7:PWMUDB:control_6\, \Motor_1:PWM_7:PWMUDB:control_5\, \Motor_1:PWM_7:PWMUDB:control_4\,
			\Motor_1:PWM_7:PWMUDB:control_3\, \Motor_1:PWM_7:PWMUDB:control_2\, \Motor_1:PWM_7:PWMUDB:control_1\, \Motor_1:PWM_7:PWMUDB:control_0\));
\Motor_1:PWM_7:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_7:PWMUDB:status_5\, zero, \Motor_1:PWM_7:PWMUDB:status_3\,
			\Motor_1:PWM_7:PWMUDB:tc_i\, \Motor_1:PWM_7:PWMUDB:status_1\, \Motor_1:PWM_7:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_7:Net_55\);
\Motor_1:PWM_7:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_7:PWMUDB:tc_i\, \Motor_1:PWM_7:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_7:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_7:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_7:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_7:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_7:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_7:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_7:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_7:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_6:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_6:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_6:PWMUDB:ctrl_enable\, \Motor_1:PWM_6:PWMUDB:control_6\, \Motor_1:PWM_6:PWMUDB:control_5\, \Motor_1:PWM_6:PWMUDB:control_4\,
			\Motor_1:PWM_6:PWMUDB:control_3\, \Motor_1:PWM_6:PWMUDB:control_2\, \Motor_1:PWM_6:PWMUDB:control_1\, \Motor_1:PWM_6:PWMUDB:control_0\));
\Motor_1:PWM_6:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_6:PWMUDB:status_5\, zero, \Motor_1:PWM_6:PWMUDB:status_3\,
			\Motor_1:PWM_6:PWMUDB:tc_i\, \Motor_1:PWM_6:PWMUDB:status_1\, \Motor_1:PWM_6:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_6:Net_55\);
\Motor_1:PWM_6:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_6:PWMUDB:tc_i\, \Motor_1:PWM_6:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_6:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_6:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_6:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_6:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_6:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_6:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_6:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_6:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_5:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_5:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_5:PWMUDB:ctrl_enable\, \Motor_1:PWM_5:PWMUDB:control_6\, \Motor_1:PWM_5:PWMUDB:control_5\, \Motor_1:PWM_5:PWMUDB:control_4\,
			\Motor_1:PWM_5:PWMUDB:control_3\, \Motor_1:PWM_5:PWMUDB:control_2\, \Motor_1:PWM_5:PWMUDB:control_1\, \Motor_1:PWM_5:PWMUDB:control_0\));
\Motor_1:PWM_5:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_5:PWMUDB:status_5\, zero, \Motor_1:PWM_5:PWMUDB:status_3\,
			\Motor_1:PWM_5:PWMUDB:tc_i\, \Motor_1:PWM_5:PWMUDB:status_1\, \Motor_1:PWM_5:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_5:Net_55\);
\Motor_1:PWM_5:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_5:PWMUDB:tc_i\, \Motor_1:PWM_5:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_5:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_5:PWMUDB:cmp1_less\,
		z0=>\Motor_1:PWM_5:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_5:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_5:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_5:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_5:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_5:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_4:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_4:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_4:PWMUDB:ctrl_enable\, \Motor_1:PWM_4:PWMUDB:control_6\, \Motor_1:PWM_4:PWMUDB:control_5\, \Motor_1:PWM_4:PWMUDB:control_4\,
			\Motor_1:PWM_4:PWMUDB:control_3\, \Motor_1:PWM_4:PWMUDB:control_2\, \Motor_1:PWM_4:PWMUDB:control_1\, \Motor_1:PWM_4:PWMUDB:control_0\));
\Motor_1:PWM_4:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_4:PWMUDB:status_5\, zero, \Motor_1:PWM_4:PWMUDB:status_3\,
			\Motor_1:PWM_4:PWMUDB:tc_i\, \Motor_1:PWM_4:PWMUDB:status_1\, \Motor_1:PWM_4:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_4:Net_55\);
\Motor_1:PWM_4:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_4:PWMUDB:tc_i\, \Motor_1:PWM_4:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_4:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_4:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_4:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_4:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_4:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_4:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_4:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_4:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_3:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_3:PWMUDB:ctrl_enable\, \Motor_1:PWM_3:PWMUDB:control_6\, \Motor_1:PWM_3:PWMUDB:control_5\, \Motor_1:PWM_3:PWMUDB:control_4\,
			\Motor_1:PWM_3:PWMUDB:control_3\, \Motor_1:PWM_3:PWMUDB:control_2\, \Motor_1:PWM_3:PWMUDB:control_1\, \Motor_1:PWM_3:PWMUDB:control_0\));
\Motor_1:PWM_3:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_3:PWMUDB:status_5\, zero, \Motor_1:PWM_3:PWMUDB:status_3\,
			\Motor_1:PWM_3:PWMUDB:tc_i\, \Motor_1:PWM_3:PWMUDB:status_1\, \Motor_1:PWM_3:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_3:Net_55\);
\Motor_1:PWM_3:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_3:PWMUDB:tc_i\, \Motor_1:PWM_3:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_3:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_3:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_3:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:Status_Reg_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_73,
		status=>(zero, zero, zero, zero,
			zero, zero, one, one));
\Motor_1:Control_Reg_1:Async:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:Control_Reg_1:control_7\, \Motor_1:Control_Reg_1:control_6\, \Motor_1:Control_Reg_1:control_5\, \Motor_1:Control_Reg_1:control_4\,
			\Motor_1:Control_Reg_1:control_3\, \Motor_1:Net_3120\, \Motor_1:Net_810\, \Motor_1:Net_807\));
\Motor_1:PWM_9:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_9:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_9:PWMUDB:ctrl_enable\, \Motor_1:PWM_9:PWMUDB:control_6\, \Motor_1:PWM_9:PWMUDB:control_5\, \Motor_1:PWM_9:PWMUDB:control_4\,
			\Motor_1:PWM_9:PWMUDB:control_3\, \Motor_1:PWM_9:PWMUDB:control_2\, \Motor_1:PWM_9:PWMUDB:control_1\, \Motor_1:PWM_9:PWMUDB:control_0\));
\Motor_1:PWM_9:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_9:PWMUDB:status_5\, zero, \Motor_1:PWM_9:PWMUDB:status_3\,
			\Motor_1:PWM_9:PWMUDB:tc_i\, \Motor_1:PWM_9:PWMUDB:status_1\, \Motor_1:PWM_9:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_9:Net_55\);
\Motor_1:PWM_9:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_9:PWMUDB:tc_i\, \Motor_1:PWM_9:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_9:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_9:PWMUDB:cmp1_less\,
		z0=>\Motor_1:PWM_9:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_9:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_9:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_9:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_9:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_9:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_10:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_10:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_10:PWMUDB:ctrl_enable\, \Motor_1:PWM_10:PWMUDB:control_6\, \Motor_1:PWM_10:PWMUDB:control_5\, \Motor_1:PWM_10:PWMUDB:control_4\,
			\Motor_1:PWM_10:PWMUDB:control_3\, \Motor_1:PWM_10:PWMUDB:control_2\, \Motor_1:PWM_10:PWMUDB:control_1\, \Motor_1:PWM_10:PWMUDB:control_0\));
\Motor_1:PWM_10:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_10:PWMUDB:status_5\, zero, \Motor_1:PWM_10:PWMUDB:status_3\,
			\Motor_1:PWM_10:PWMUDB:tc_i\, \Motor_1:PWM_10:PWMUDB:status_1\, \Motor_1:PWM_10:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_10:Net_55\);
\Motor_1:PWM_10:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_10:PWMUDB:tc_i\, \Motor_1:PWM_10:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_10:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_10:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_10:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_10:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_10:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_10:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_10:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_10:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_11:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_11:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_11:PWMUDB:ctrl_enable\, \Motor_1:PWM_11:PWMUDB:control_6\, \Motor_1:PWM_11:PWMUDB:control_5\, \Motor_1:PWM_11:PWMUDB:control_4\,
			\Motor_1:PWM_11:PWMUDB:control_3\, \Motor_1:PWM_11:PWMUDB:control_2\, \Motor_1:PWM_11:PWMUDB:control_1\, \Motor_1:PWM_11:PWMUDB:control_0\));
\Motor_1:PWM_11:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_11:PWMUDB:status_5\, zero, \Motor_1:PWM_11:PWMUDB:status_3\,
			\Motor_1:PWM_11:PWMUDB:tc_i\, \Motor_1:PWM_11:PWMUDB:status_1\, \Motor_1:PWM_11:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_11:Net_55\);
\Motor_1:PWM_11:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_11:PWMUDB:tc_i\, \Motor_1:PWM_11:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_11:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_11:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_11:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_11:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_11:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_11:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_11:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_11:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_12:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_12:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_12:PWMUDB:ctrl_enable\, \Motor_1:PWM_12:PWMUDB:control_6\, \Motor_1:PWM_12:PWMUDB:control_5\, \Motor_1:PWM_12:PWMUDB:control_4\,
			\Motor_1:PWM_12:PWMUDB:control_3\, \Motor_1:PWM_12:PWMUDB:control_2\, \Motor_1:PWM_12:PWMUDB:control_1\, \Motor_1:PWM_12:PWMUDB:control_0\));
\Motor_1:PWM_12:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_12:PWMUDB:status_5\, zero, \Motor_1:PWM_12:PWMUDB:status_3\,
			\Motor_1:PWM_12:PWMUDB:tc_i\, \Motor_1:PWM_12:PWMUDB:status_1\, \Motor_1:PWM_12:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_12:Net_55\);
\Motor_1:PWM_12:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_12:PWMUDB:tc_i\, \Motor_1:PWM_12:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_12:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_12:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_12:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_12:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_12:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_12:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_12:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_12:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_13:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_13:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_13:PWMUDB:ctrl_enable\, \Motor_1:PWM_13:PWMUDB:control_6\, \Motor_1:PWM_13:PWMUDB:control_5\, \Motor_1:PWM_13:PWMUDB:control_4\,
			\Motor_1:PWM_13:PWMUDB:control_3\, \Motor_1:PWM_13:PWMUDB:control_2\, \Motor_1:PWM_13:PWMUDB:control_1\, \Motor_1:PWM_13:PWMUDB:control_0\));
\Motor_1:PWM_13:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_13:PWMUDB:status_5\, zero, \Motor_1:PWM_13:PWMUDB:status_3\,
			\Motor_1:PWM_13:PWMUDB:tc_i\, \Motor_1:PWM_13:PWMUDB:status_1\, \Motor_1:PWM_13:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_13:Net_55\);
\Motor_1:PWM_13:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_13:PWMUDB:tc_i\, \Motor_1:PWM_13:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_13:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_13:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_13:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_13:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_13:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_13:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_13:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_13:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_14:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_14:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_14:PWMUDB:ctrl_enable\, \Motor_1:PWM_14:PWMUDB:control_6\, \Motor_1:PWM_14:PWMUDB:control_5\, \Motor_1:PWM_14:PWMUDB:control_4\,
			\Motor_1:PWM_14:PWMUDB:control_3\, \Motor_1:PWM_14:PWMUDB:control_2\, \Motor_1:PWM_14:PWMUDB:control_1\, \Motor_1:PWM_14:PWMUDB:control_0\));
\Motor_1:PWM_14:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_14:PWMUDB:status_5\, zero, \Motor_1:PWM_14:PWMUDB:status_3\,
			\Motor_1:PWM_14:PWMUDB:tc_i\, \Motor_1:PWM_14:PWMUDB:status_1\, \Motor_1:PWM_14:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_14:Net_55\);
\Motor_1:PWM_14:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_14:PWMUDB:tc_i\, \Motor_1:PWM_14:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_14:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_14:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_14:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_14:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_14:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_14:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_14:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_14:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_15:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_15:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_15:PWMUDB:ctrl_enable\, \Motor_1:PWM_15:PWMUDB:control_6\, \Motor_1:PWM_15:PWMUDB:control_5\, \Motor_1:PWM_15:PWMUDB:control_4\,
			\Motor_1:PWM_15:PWMUDB:control_3\, \Motor_1:PWM_15:PWMUDB:control_2\, \Motor_1:PWM_15:PWMUDB:control_1\, \Motor_1:PWM_15:PWMUDB:control_0\));
\Motor_1:PWM_15:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_15:PWMUDB:status_5\, zero, \Motor_1:PWM_15:PWMUDB:status_3\,
			\Motor_1:PWM_15:PWMUDB:tc_i\, \Motor_1:PWM_15:PWMUDB:status_1\, \Motor_1:PWM_15:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_15:Net_55\);
\Motor_1:PWM_15:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_15:PWMUDB:tc_i\, \Motor_1:PWM_15:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_15:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_15:PWMUDB:compare1\,
		z0=>\Motor_1:PWM_15:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_15:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_15:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_15:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_15:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_15:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:PWM_16:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_73,
		enable=>one,
		clock_out=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\);
\Motor_1:PWM_16:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_1:PWM_16:PWMUDB:ctrl_enable\, \Motor_1:PWM_16:PWMUDB:control_6\, \Motor_1:PWM_16:PWMUDB:control_5\, \Motor_1:PWM_16:PWMUDB:control_4\,
			\Motor_1:PWM_16:PWMUDB:control_3\, \Motor_1:PWM_16:PWMUDB:control_2\, \Motor_1:PWM_16:PWMUDB:control_1\, \Motor_1:PWM_16:PWMUDB:control_0\));
\Motor_1:PWM_16:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_1:PWM_16:PWMUDB:status_5\, zero, \Motor_1:PWM_16:PWMUDB:status_3\,
			\Motor_1:PWM_16:PWMUDB:tc_i\, \Motor_1:PWM_16:PWMUDB:status_1\, \Motor_1:PWM_16:PWMUDB:status_0\),
		interrupt=>\Motor_1:PWM_16:Net_55\);
\Motor_1:PWM_16:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_1:PWM_16:PWMUDB:tc_i\, \Motor_1:PWM_16:PWMUDB:runmode_enable\, \Motor_1:Net_3120\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_1:PWM_16:PWMUDB:cmp1_eq\,
		cl0=>\Motor_1:PWM_16:PWMUDB:cmp1_less\,
		z0=>\Motor_1:PWM_16:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_1:PWM_16:PWMUDB:cmp2_eq\,
		cl1=>\Motor_1:PWM_16:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_1:PWM_16:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_1:PWM_16:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_1:PWM_16:PWMUDB:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_1:Timer_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_73,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>\Motor_1:Net_3120\,
		tc=>\Motor_1:Net_3271\,
		compare=>\Motor_1:Timer_1:Net_261\,
		interrupt=>\Motor_1:Timer_1:Net_57\);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_22,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c20b752-5799-47d0-8b4e-a1b157f02370",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_99,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"556a1892-ce7b-4273-bf80-bdff6ef242c8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_98,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa932a5d-ef90-4d5c-bd06-41e6b56d6f72",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_25,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"78258ed8-f40b-448f-a50f-28747c9bc1b1",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666666.667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_73,
		dig_domain_out=>open);
\Motor_1:PWM_2:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:tc_reg_i\);
\Motor_1:PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:prevCapture\);
\Motor_1:PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:trig_last\);
\Motor_1:PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:runmode_enable\);
\Motor_1:PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:min_kill_reg\);
\Motor_1:PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:dith_count_1\);
\Motor_1:PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:dith_count_0\);
\Motor_1:PWM_2:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_332\);
\Motor_1:PWM_2:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_2:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:status_0\);
\Motor_1:PWM_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:status_1\);
\Motor_1:PWM_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:final_kill_reg\);
\Motor_1:PWM_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:compare1\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:prevCompare1\);
\Motor_1:PWM_2:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_2:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_2:PWMUDB:prevCompare2\);
\Motor_1:PWM_1:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:tc_reg_i\);
\Motor_1:PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:prevCapture\);
\Motor_1:PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:trig_last\);
\Motor_1:PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:runmode_enable\);
\Motor_1:PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:min_kill_reg\);
\Motor_1:PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:dith_count_1\);
\Motor_1:PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:dith_count_0\);
\Motor_1:PWM_1:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_333\);
\Motor_1:PWM_1:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_1:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:status_0\);
\Motor_1:PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:status_1\);
\Motor_1:PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:final_kill_reg\);
\Motor_1:PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_1:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_1:PWMUDB:prevCompare1\);
\Motor_1:PWM_8:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:tc_reg_i\);
\Motor_1:PWM_8:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:prevCapture\);
\Motor_1:PWM_8:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:trig_last\);
\Motor_1:PWM_8:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:runmode_enable\);
\Motor_1:PWM_8:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_8:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_8:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:min_kill_reg\);
\Motor_1:PWM_8:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:dith_count_1\);
\Motor_1:PWM_8:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:dith_count_0\);
\Motor_1:PWM_8:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_796\);
\Motor_1:PWM_8:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_8:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_8:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:status_0\);
\Motor_1:PWM_8:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:status_1\);
\Motor_1:PWM_8:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:final_kill_reg\);
\Motor_1:PWM_8:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_8:PWMUDB:compare1\,
		clk=>\Motor_1:PWM_8:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_8:PWMUDB:prevCompare1\);
\Motor_1:PWM_7:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:tc_reg_i\);
\Motor_1:PWM_7:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:prevCapture\);
\Motor_1:PWM_7:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:trig_last\);
\Motor_1:PWM_7:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:runmode_enable\);
\Motor_1:PWM_7:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_7:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_7:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:min_kill_reg\);
\Motor_1:PWM_7:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:dith_count_1\);
\Motor_1:PWM_7:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:dith_count_0\);
\Motor_1:PWM_7:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_798\);
\Motor_1:PWM_7:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_7:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_7:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:status_0\);
\Motor_1:PWM_7:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:status_1\);
\Motor_1:PWM_7:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:final_kill_reg\);
\Motor_1:PWM_7:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:compare1\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:prevCompare1\);
\Motor_1:PWM_7:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_7:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_7:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_7:PWMUDB:prevCompare2\);
\Motor_1:PWM_6:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:tc_reg_i\);
\Motor_1:PWM_6:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:prevCapture\);
\Motor_1:PWM_6:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:trig_last\);
\Motor_1:PWM_6:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:runmode_enable\);
\Motor_1:PWM_6:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_6:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_6:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:min_kill_reg\);
\Motor_1:PWM_6:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:dith_count_1\);
\Motor_1:PWM_6:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:dith_count_0\);
\Motor_1:PWM_6:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3622\);
\Motor_1:PWM_6:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_6:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_6:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:status_0\);
\Motor_1:PWM_6:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:status_1\);
\Motor_1:PWM_6:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:final_kill_reg\);
\Motor_1:PWM_6:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:compare1\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:prevCompare1\);
\Motor_1:PWM_6:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_6:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_6:PWMUDB:prevCompare2\);
\Motor_1:PWM_5:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:tc_reg_i\);
\Motor_1:PWM_5:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:prevCapture\);
\Motor_1:PWM_5:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:trig_last\);
\Motor_1:PWM_5:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:runmode_enable\);
\Motor_1:PWM_5:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_5:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_5:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:min_kill_reg\);
\Motor_1:PWM_5:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:dith_count_1\);
\Motor_1:PWM_5:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:dith_count_0\);
\Motor_1:PWM_5:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_802\);
\Motor_1:PWM_5:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_5:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_5:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:status_0\);
\Motor_1:PWM_5:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:status_1\);
\Motor_1:PWM_5:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:final_kill_reg\);
\Motor_1:PWM_5:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_5:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_5:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_5:PWMUDB:prevCompare1\);
\Motor_1:PWM_4:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:tc_reg_i\);
\Motor_1:PWM_4:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:prevCapture\);
\Motor_1:PWM_4:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:trig_last\);
\Motor_1:PWM_4:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:runmode_enable\);
\Motor_1:PWM_4:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_4:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_4:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:min_kill_reg\);
\Motor_1:PWM_4:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:dith_count_1\);
\Motor_1:PWM_4:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:dith_count_0\);
\Motor_1:PWM_4:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_330\);
\Motor_1:PWM_4:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_4:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_4:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:status_0\);
\Motor_1:PWM_4:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:status_1\);
\Motor_1:PWM_4:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:final_kill_reg\);
\Motor_1:PWM_4:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_4:PWMUDB:compare1\,
		clk=>\Motor_1:PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_4:PWMUDB:prevCompare1\);
\Motor_1:PWM_3:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:tc_reg_i\);
\Motor_1:PWM_3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:prevCapture\);
\Motor_1:PWM_3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:trig_last\);
\Motor_1:PWM_3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:runmode_enable\);
\Motor_1:PWM_3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:min_kill_reg\);
\Motor_1:PWM_3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:dith_count_1\);
\Motor_1:PWM_3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:dith_count_0\);
\Motor_1:PWM_3:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3623\);
\Motor_1:PWM_3:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_3:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:status_0\);
\Motor_1:PWM_3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:status_1\);
\Motor_1:PWM_3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:final_kill_reg\);
\Motor_1:PWM_3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:compare1\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:prevCompare1\);
\Motor_1:PWM_3:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_3:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_3:PWMUDB:prevCompare2\);
\Motor_1:PWM_9:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:tc_reg_i\);
\Motor_1:PWM_9:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:prevCapture\);
\Motor_1:PWM_9:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:trig_last\);
\Motor_1:PWM_9:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:runmode_enable\);
\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_9:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:min_kill_reg\);
\Motor_1:PWM_9:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:dith_count_1\);
\Motor_1:PWM_9:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:dith_count_0\);
\Motor_1:PWM_9:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3614\);
\Motor_1:PWM_9:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_9:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_9:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:status_0\);
\Motor_1:PWM_9:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:status_1\);
\Motor_1:PWM_9:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:final_kill_reg\);
\Motor_1:PWM_9:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_9:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_9:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_9:PWMUDB:prevCompare1\);
\Motor_1:PWM_10:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:tc_reg_i\);
\Motor_1:PWM_10:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:prevCapture\);
\Motor_1:PWM_10:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:trig_last\);
\Motor_1:PWM_10:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:runmode_enable\);
\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_10:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:min_kill_reg\);
\Motor_1:PWM_10:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:dith_count_1\);
\Motor_1:PWM_10:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:dith_count_0\);
\Motor_1:PWM_10:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3604\);
\Motor_1:PWM_10:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_10:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_10:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:status_0\);
\Motor_1:PWM_10:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:status_1\);
\Motor_1:PWM_10:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:final_kill_reg\);
\Motor_1:PWM_10:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_10:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_10:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_10:PWMUDB:prevCompare1\);
\Motor_1:PWM_11:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:tc_reg_i\);
\Motor_1:PWM_11:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:prevCapture\);
\Motor_1:PWM_11:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:trig_last\);
\Motor_1:PWM_11:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:runmode_enable\);
\Motor_1:PWM_11:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:trig_disable\);
\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_11:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:min_kill_reg\);
\Motor_1:PWM_11:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:dith_count_1\);
\Motor_1:PWM_11:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:dith_count_0\);
\Motor_1:PWM_11:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3616\);
\Motor_1:PWM_11:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_11:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_11:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:status_0\);
\Motor_1:PWM_11:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:status_1\);
\Motor_1:PWM_11:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:final_kill_reg\);
\Motor_1:PWM_11:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:prevCompare1\);
\Motor_1:PWM_11:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_11:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_11:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_11:PWMUDB:prevCompare2\);
\Motor_1:PWM_12:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:tc_reg_i\);
\Motor_1:PWM_12:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:prevCapture\);
\Motor_1:PWM_12:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:trig_last\);
\Motor_1:PWM_12:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:runmode_enable\);
\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_12:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:min_kill_reg\);
\Motor_1:PWM_12:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:dith_count_1\);
\Motor_1:PWM_12:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:dith_count_0\);
\Motor_1:PWM_12:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3617\);
\Motor_1:PWM_12:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_12:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_12:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:status_0\);
\Motor_1:PWM_12:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:status_1\);
\Motor_1:PWM_12:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:final_kill_reg\);
\Motor_1:PWM_12:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:prevCompare1\);
\Motor_1:PWM_12:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_12:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_12:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_12:PWMUDB:prevCompare2\);
\Motor_1:PWM_13:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:tc_reg_i\);
\Motor_1:PWM_13:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:prevCapture\);
\Motor_1:PWM_13:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:trig_last\);
\Motor_1:PWM_13:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:runmode_enable\);
\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_13:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:min_kill_reg\);
\Motor_1:PWM_13:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:dith_count_1\);
\Motor_1:PWM_13:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:dith_count_0\);
\Motor_1:PWM_13:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3621\);
\Motor_1:PWM_13:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_13:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_13:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:status_0\);
\Motor_1:PWM_13:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:status_1\);
\Motor_1:PWM_13:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:final_kill_reg\);
\Motor_1:PWM_13:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:prevCompare1\);
\Motor_1:PWM_13:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_13:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_13:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_13:PWMUDB:prevCompare2\);
\Motor_1:PWM_14:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:tc_reg_i\);
\Motor_1:PWM_14:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:prevCapture\);
\Motor_1:PWM_14:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:trig_last\);
\Motor_1:PWM_14:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:runmode_enable\);
\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_14:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:min_kill_reg\);
\Motor_1:PWM_14:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:dith_count_1\);
\Motor_1:PWM_14:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:dith_count_0\);
\Motor_1:PWM_14:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3625\);
\Motor_1:PWM_14:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_14:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_14:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:status_0\);
\Motor_1:PWM_14:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:cmp2_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:status_1\);
\Motor_1:PWM_14:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:final_kill_reg\);
\Motor_1:PWM_14:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:prevCompare1\);
\Motor_1:PWM_14:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_14:PWMUDB:cmp2\,
		clk=>\Motor_1:PWM_14:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_14:PWMUDB:prevCompare2\);
\Motor_1:PWM_15:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:tc_reg_i\);
\Motor_1:PWM_15:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:prevCapture\);
\Motor_1:PWM_15:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:trig_last\);
\Motor_1:PWM_15:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:runmode_enable\);
\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_15:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:min_kill_reg\);
\Motor_1:PWM_15:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:dith_count_1\);
\Motor_1:PWM_15:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:dith_count_0\);
\Motor_1:PWM_15:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3620\);
\Motor_1:PWM_15:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_15:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_15:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:status_0\);
\Motor_1:PWM_15:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:status_1\);
\Motor_1:PWM_15:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:final_kill_reg\);
\Motor_1:PWM_15:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_15:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_15:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_15:PWMUDB:prevCompare1\);
\Motor_1:PWM_16:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:tc_i\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:tc_reg_i\);
\Motor_1:PWM_16:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:prevCapture\);
\Motor_1:PWM_16:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:trig_last\);
\Motor_1:PWM_16:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:runmode_enable\);
\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:sc_kill_tmp\);
\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:ltch_kill_reg\);
\Motor_1:PWM_16:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:min_kill_reg\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:min_kill_reg\);
\Motor_1:PWM_16:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:dith_count_1\);
\Motor_1:PWM_16:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:dith_count_0\);
\Motor_1:PWM_16:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:pwm_i\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:Net_3619\);
\Motor_1:PWM_16:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:pwm1_reg_i\);
\Motor_1:PWM_16:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:pwm2_reg_i\);
\Motor_1:PWM_16:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:cmp1_status\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:status_0\);
\Motor_1:PWM_16:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:status_1\);
\Motor_1:PWM_16:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:final_kill\,
		s=>zero,
		r=>\Motor_1:Net_3120\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:final_kill_reg\);
\Motor_1:PWM_16:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_1:PWM_16:PWMUDB:cmp1\,
		clk=>\Motor_1:PWM_16:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_1:PWM_16:PWMUDB:prevCompare1\);

END R_T_L;
