/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_sg_v4_1_10
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_sg_v4_1_10 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_sg_v4_1_10
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_sg_v4_1_10 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_sg_v4_1_10/.cxl.vhdl.axi_sg_v4_1_10.axi_sg_v4_1_10.lin64.cmf
