// Seed: 221034979
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_1 = id_3;
endmodule
module module_2 (
    input wire id_0
);
  always $display(-1);
  assign id_2 = id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 (
    output tri  id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  tri  id_3,
    input  wor  id_4
);
  uwire   id_6;
  supply0 id_7;
  assign id_2 = id_6;
  integer id_8;
  assign id_7 = -1 === 1;
endmodule
module module_4 (
    input wire id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri id_7,
    output logic id_8,
    output wand id_9,
    input logic id_10
);
  wire id_12 id_13;
  module_3 modCall_1 (
      id_9,
      id_5,
      id_1,
      id_5,
      id_2
  );
  assign modCall_1.id_3 = 0;
  always id_8 <= id_10;
  wire id_14;
  parameter id_15 = 1;
endmodule
