{"position": "Analog Engineer", "company": "Intel Corporation", "profiles": ["Summary Extensive industry experience in top technology companies: Intel Corp, Texas Instruments and Lucent Technologies. A renowned analog engineer at Intel for 15 years with in-depth knowledge and hands-on design experiences in low power, high speed interface and high precision advanced analog circuit technology development. Summary Extensive industry experience in top technology companies: Intel Corp, Texas Instruments and Lucent Technologies. A renowned analog engineer at Intel for 15 years with in-depth knowledge and hands-on design experiences in low power, high speed interface and high precision advanced analog circuit technology development. Extensive industry experience in top technology companies: Intel Corp, Texas Instruments and Lucent Technologies. A renowned analog engineer at Intel for 15 years with in-depth knowledge and hands-on design experiences in low power, high speed interface and high precision advanced analog circuit technology development. Extensive industry experience in top technology companies: Intel Corp, Texas Instruments and Lucent Technologies. A renowned analog engineer at Intel for 15 years with in-depth knowledge and hands-on design experiences in low power, high speed interface and high precision advanced analog circuit technology development. Experience Sr. Staff Analog Engineer Intel Corporation 2003  \u2013 Present (12 years) Chandler, AZ 2008-Present: Sr. stuff analog engr & tech lead for 3 PMIC project designs of advanced circuit for multi-phase high efficiency PMIC development. hands-on design features: \n\u2022\tTelemetry blocks: voltage sense for converter\u2019s main control loop modulation, current sense for multiphase phase drop and bridge shedding, thermal sense for converter thermal break protection; \n\u2022\tCell current balance block for multiphase current re-distribution; \n\u2022\tADC/DAC for all telemetry digital readout; \n\u2022\tWide bandwidth PSR Bandgap to reduce the ripple impact from the internal rail/LDO for noise isolations; \n\u2022\tRing Oscillator, triangle generator, comparator, PLL and DLL for the PWM modulator; \n\u2022\tError amplifier in a Type II compensator; \n\u2022\tAn all thin-gate devices with middle power rail bridge design that features a programmable non-overlap duration delay to reduce PVT variation impact in soft switching bridge\u2019s conduction and switching loss. \n \n2003-2008: Sr. staff analog engr & tech lead at Intel Hard IP group. In depth knowledge of high-speed IO: PCI-Express, USB, & Ethernet. Hands-on design experiences on Tx push-pull driver w/ pre-emphasis EQ, Rx AFE (VGA, Sampler) / equalizers (CTLE, &DFE) and CDR (Bang-Bang PD, Muellur Muller PD, dual loop architectures, global PLL, local DLL/PI) Staff Analog Engineer Intel Corporation 1999  \u2013  2003  (4 years) 1999-2003: Staff Analog Engineer at Intel Wireless Communication and Computing group. In-depth knowledge in 3G WCDMA baseband transceivers circuit micro-architecture trade off, and handset SoC development. Hands-on design experiences on pipelined IQ ADC/DAC/Band gap, PTAT current references /LDO designs. Member of Technical Staff Lucent Technologies 1996  \u2013  1999  (3 years) 1996-1999: MTS, Lucent Technologies. Extensive knowledge and hand-on design experiences on data converters/PLL/USB2/Ethernet transceiver designs. Sr. Analog Engineer Texas Instruments 1992  \u2013  1996  (4 years) 1992-1996: Sr. Analog Engineer, Texas Instruments, Inc. Extensive knowledge and experiences on TI read channel development; Hands-on design experiences on low power ADC/DAC and voltage/current references designs. Sr. Staff Analog Engineer Intel Corporation 2003  \u2013 Present (12 years) Chandler, AZ 2008-Present: Sr. stuff analog engr & tech lead for 3 PMIC project designs of advanced circuit for multi-phase high efficiency PMIC development. hands-on design features: \n\u2022\tTelemetry blocks: voltage sense for converter\u2019s main control loop modulation, current sense for multiphase phase drop and bridge shedding, thermal sense for converter thermal break protection; \n\u2022\tCell current balance block for multiphase current re-distribution; \n\u2022\tADC/DAC for all telemetry digital readout; \n\u2022\tWide bandwidth PSR Bandgap to reduce the ripple impact from the internal rail/LDO for noise isolations; \n\u2022\tRing Oscillator, triangle generator, comparator, PLL and DLL for the PWM modulator; \n\u2022\tError amplifier in a Type II compensator; \n\u2022\tAn all thin-gate devices with middle power rail bridge design that features a programmable non-overlap duration delay to reduce PVT variation impact in soft switching bridge\u2019s conduction and switching loss. \n \n2003-2008: Sr. staff analog engr & tech lead at Intel Hard IP group. In depth knowledge of high-speed IO: PCI-Express, USB, & Ethernet. Hands-on design experiences on Tx push-pull driver w/ pre-emphasis EQ, Rx AFE (VGA, Sampler) / equalizers (CTLE, &DFE) and CDR (Bang-Bang PD, Muellur Muller PD, dual loop architectures, global PLL, local DLL/PI) Sr. Staff Analog Engineer Intel Corporation 2003  \u2013 Present (12 years) Chandler, AZ 2008-Present: Sr. stuff analog engr & tech lead for 3 PMIC project designs of advanced circuit for multi-phase high efficiency PMIC development. hands-on design features: \n\u2022\tTelemetry blocks: voltage sense for converter\u2019s main control loop modulation, current sense for multiphase phase drop and bridge shedding, thermal sense for converter thermal break protection; \n\u2022\tCell current balance block for multiphase current re-distribution; \n\u2022\tADC/DAC for all telemetry digital readout; \n\u2022\tWide bandwidth PSR Bandgap to reduce the ripple impact from the internal rail/LDO for noise isolations; \n\u2022\tRing Oscillator, triangle generator, comparator, PLL and DLL for the PWM modulator; \n\u2022\tError amplifier in a Type II compensator; \n\u2022\tAn all thin-gate devices with middle power rail bridge design that features a programmable non-overlap duration delay to reduce PVT variation impact in soft switching bridge\u2019s conduction and switching loss. \n \n2003-2008: Sr. staff analog engr & tech lead at Intel Hard IP group. In depth knowledge of high-speed IO: PCI-Express, USB, & Ethernet. Hands-on design experiences on Tx push-pull driver w/ pre-emphasis EQ, Rx AFE (VGA, Sampler) / equalizers (CTLE, &DFE) and CDR (Bang-Bang PD, Muellur Muller PD, dual loop architectures, global PLL, local DLL/PI) Staff Analog Engineer Intel Corporation 1999  \u2013  2003  (4 years) 1999-2003: Staff Analog Engineer at Intel Wireless Communication and Computing group. In-depth knowledge in 3G WCDMA baseband transceivers circuit micro-architecture trade off, and handset SoC development. Hands-on design experiences on pipelined IQ ADC/DAC/Band gap, PTAT current references /LDO designs. Staff Analog Engineer Intel Corporation 1999  \u2013  2003  (4 years) 1999-2003: Staff Analog Engineer at Intel Wireless Communication and Computing group. In-depth knowledge in 3G WCDMA baseband transceivers circuit micro-architecture trade off, and handset SoC development. Hands-on design experiences on pipelined IQ ADC/DAC/Band gap, PTAT current references /LDO designs. Member of Technical Staff Lucent Technologies 1996  \u2013  1999  (3 years) 1996-1999: MTS, Lucent Technologies. Extensive knowledge and hand-on design experiences on data converters/PLL/USB2/Ethernet transceiver designs. Member of Technical Staff Lucent Technologies 1996  \u2013  1999  (3 years) 1996-1999: MTS, Lucent Technologies. Extensive knowledge and hand-on design experiences on data converters/PLL/USB2/Ethernet transceiver designs. Sr. Analog Engineer Texas Instruments 1992  \u2013  1996  (4 years) 1992-1996: Sr. Analog Engineer, Texas Instruments, Inc. Extensive knowledge and experiences on TI read channel development; Hands-on design experiences on low power ADC/DAC and voltage/current references designs. Sr. Analog Engineer Texas Instruments 1992  \u2013  1996  (4 years) 1992-1996: Sr. Analog Engineer, Texas Instruments, Inc. Extensive knowledge and experiences on TI read channel development; Hands-on design experiences on low power ADC/DAC and voltage/current references designs. Languages English Chinese English Chinese English Chinese Skills Analog Circuit Design Power Management High Speed Interfaces ADCs PLL Semiconductors PCIe USB3.0 Fast Ethernet Op Amp Bandgap References SMPS telemetry Low-power Design System on Chip CDRs Equalizers 3G WCDMA baseband... Opamp Verilog-AMS DAC SoC LDO Analog IC CMOS Integrated Circuit... Mixed Signal Circuit Design SERDES SPICE Spectre EDA Static Timing Analysis RTL design Verilog Physical Design DFT DRC SystemVerilog Verilog-A Cadence Logic Design Processors LVS Silicon Functional Verification ModelSim Primetime Microprocessors Hardware Architecture See 35+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Power Management High Speed Interfaces ADCs PLL Semiconductors PCIe USB3.0 Fast Ethernet Op Amp Bandgap References SMPS telemetry Low-power Design System on Chip CDRs Equalizers 3G WCDMA baseband... Opamp Verilog-AMS DAC SoC LDO Analog IC CMOS Integrated Circuit... Mixed Signal Circuit Design SERDES SPICE Spectre EDA Static Timing Analysis RTL design Verilog Physical Design DFT DRC SystemVerilog Verilog-A Cadence Logic Design Processors LVS Silicon Functional Verification ModelSim Primetime Microprocessors Hardware Architecture See 35+ \u00a0 \u00a0 See less Analog Circuit Design Power Management High Speed Interfaces ADCs PLL Semiconductors PCIe USB3.0 Fast Ethernet Op Amp Bandgap References SMPS telemetry Low-power Design System on Chip CDRs Equalizers 3G WCDMA baseband... Opamp Verilog-AMS DAC SoC LDO Analog IC CMOS Integrated Circuit... Mixed Signal Circuit Design SERDES SPICE Spectre EDA Static Timing Analysis RTL design Verilog Physical Design DFT DRC SystemVerilog Verilog-A Cadence Logic Design Processors LVS Silicon Functional Verification ModelSim Primetime Microprocessors Hardware Architecture See 35+ \u00a0 \u00a0 See less Analog Circuit Design Power Management High Speed Interfaces ADCs PLL Semiconductors PCIe USB3.0 Fast Ethernet Op Amp Bandgap References SMPS telemetry Low-power Design System on Chip CDRs Equalizers 3G WCDMA baseband... Opamp Verilog-AMS DAC SoC LDO Analog IC CMOS Integrated Circuit... Mixed Signal Circuit Design SERDES SPICE Spectre EDA Static Timing Analysis RTL design Verilog Physical Design DFT DRC SystemVerilog Verilog-A Cadence Logic Design Processors LVS Silicon Functional Verification ModelSim Primetime Microprocessors Hardware Architecture See 35+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Master of Science (MS),  Electrical , Electronics and Communications Engineering Hunan University Bachelor of Applied Science (BASc),  Electrical , Electronics and Communications Engineering Georgia Institute of Technology Master of Science (MS),  Electrical , Electronics and Communications Engineering Georgia Institute of Technology Master of Science (MS),  Electrical , Electronics and Communications Engineering Georgia Institute of Technology Master of Science (MS),  Electrical , Electronics and Communications Engineering Hunan University Bachelor of Applied Science (BASc),  Electrical , Electronics and Communications Engineering Hunan University Bachelor of Applied Science (BASc),  Electrical , Electronics and Communications Engineering Hunan University Bachelor of Applied Science (BASc),  Electrical , Electronics and Communications Engineering ", "Languages English Native or bilingual proficiency Italian Limited working proficiency English Native or bilingual proficiency Italian Limited working proficiency English Native or bilingual proficiency Italian Limited working proficiency Native or bilingual proficiency Limited working proficiency Skills Analog Debugging Semiconductors Failure Analysis Smith Chart CMOS Mixed Signal Verilog Signal Integrity Embedded Systems Electronics PCB design Engineering Management PCB Design Leadership Team Building See 1+ \u00a0 \u00a0 See less Skills  Analog Debugging Semiconductors Failure Analysis Smith Chart CMOS Mixed Signal Verilog Signal Integrity Embedded Systems Electronics PCB design Engineering Management PCB Design Leadership Team Building See 1+ \u00a0 \u00a0 See less Analog Debugging Semiconductors Failure Analysis Smith Chart CMOS Mixed Signal Verilog Signal Integrity Embedded Systems Electronics PCB design Engineering Management PCB Design Leadership Team Building See 1+ \u00a0 \u00a0 See less Analog Debugging Semiconductors Failure Analysis Smith Chart CMOS Mixed Signal Verilog Signal Integrity Embedded Systems Electronics PCB design Engineering Management PCB Design Leadership Team Building See 1+ \u00a0 \u00a0 See less ", "Summary Experience in wide variety of interrelated fields such as high speed IO design, analog and mixed signal design and low power circuit design. Designed complex circuits including high speed receivers with continuous time linear equalization, decision feedback equalization, programmable gain amplifiers, phase interpolators, DACs, op-amps, comparators, high speed transmitters. Experience in sigma delta ADCs, bias, bandgaps, voltage regulators, PLL, VCO, discrete time filter implementation, modeling of clock data recovery core and DFE adaptation. Hands on with various high speed standards and specifications including PCIe-Gen3, MIPI-MPHY gear3, SATA-3, USB 3.0, MIPI-DPHY. Experience across product life cycle including spec definition, design, co-ordinate logistic and schedules, silicon bring-up and debug, and release to production on multiple high volume products. Summary Experience in wide variety of interrelated fields such as high speed IO design, analog and mixed signal design and low power circuit design. Designed complex circuits including high speed receivers with continuous time linear equalization, decision feedback equalization, programmable gain amplifiers, phase interpolators, DACs, op-amps, comparators, high speed transmitters. Experience in sigma delta ADCs, bias, bandgaps, voltage regulators, PLL, VCO, discrete time filter implementation, modeling of clock data recovery core and DFE adaptation. Hands on with various high speed standards and specifications including PCIe-Gen3, MIPI-MPHY gear3, SATA-3, USB 3.0, MIPI-DPHY. Experience across product life cycle including spec definition, design, co-ordinate logistic and schedules, silicon bring-up and debug, and release to production on multiple high volume products. Experience in wide variety of interrelated fields such as high speed IO design, analog and mixed signal design and low power circuit design. Designed complex circuits including high speed receivers with continuous time linear equalization, decision feedback equalization, programmable gain amplifiers, phase interpolators, DACs, op-amps, comparators, high speed transmitters. Experience in sigma delta ADCs, bias, bandgaps, voltage regulators, PLL, VCO, discrete time filter implementation, modeling of clock data recovery core and DFE adaptation. Hands on with various high speed standards and specifications including PCIe-Gen3, MIPI-MPHY gear3, SATA-3, USB 3.0, MIPI-DPHY. Experience across product life cycle including spec definition, design, co-ordinate logistic and schedules, silicon bring-up and debug, and release to production on multiple high volume products. Experience in wide variety of interrelated fields such as high speed IO design, analog and mixed signal design and low power circuit design. Designed complex circuits including high speed receivers with continuous time linear equalization, decision feedback equalization, programmable gain amplifiers, phase interpolators, DACs, op-amps, comparators, high speed transmitters. Experience in sigma delta ADCs, bias, bandgaps, voltage regulators, PLL, VCO, discrete time filter implementation, modeling of clock data recovery core and DFE adaptation. Hands on with various high speed standards and specifications including PCIe-Gen3, MIPI-MPHY gear3, SATA-3, USB 3.0, MIPI-DPHY. Experience across product life cycle including spec definition, design, co-ordinate logistic and schedules, silicon bring-up and debug, and release to production on multiple high volume products. Experience Senior Hardware Engineer NVIDIA September 2014  \u2013 Present (1 year) San Francisco Bay Area Senior High Speed Analog Engineer Intel Corporation August 2012  \u2013  September 2014  (2 years 2 months) Folsom, CA Design Lead for MIPI-DPHY Analog Front End Intel Corporation June 2010  \u2013  July 2012  (2 years 2 months) Folsom, CA High Speed Analog Engineer Intel Corporation February 2008  \u2013  June 2010  (2 years 5 months) Folsom, CA Analog Design Engineer Intel Corporation January 2006  \u2013  January 2008  (2 years 1 month) Folsom, CA R&D Engineer STMicroelectronics June 2002  \u2013  June 2003  (1 year 1 month) Noida Area, India Senior Hardware Engineer NVIDIA September 2014  \u2013 Present (1 year) San Francisco Bay Area Senior Hardware Engineer NVIDIA September 2014  \u2013 Present (1 year) San Francisco Bay Area Senior High Speed Analog Engineer Intel Corporation August 2012  \u2013  September 2014  (2 years 2 months) Folsom, CA Senior High Speed Analog Engineer Intel Corporation August 2012  \u2013  September 2014  (2 years 2 months) Folsom, CA Design Lead for MIPI-DPHY Analog Front End Intel Corporation June 2010  \u2013  July 2012  (2 years 2 months) Folsom, CA Design Lead for MIPI-DPHY Analog Front End Intel Corporation June 2010  \u2013  July 2012  (2 years 2 months) Folsom, CA High Speed Analog Engineer Intel Corporation February 2008  \u2013  June 2010  (2 years 5 months) Folsom, CA High Speed Analog Engineer Intel Corporation February 2008  \u2013  June 2010  (2 years 5 months) Folsom, CA Analog Design Engineer Intel Corporation January 2006  \u2013  January 2008  (2 years 1 month) Folsom, CA Analog Design Engineer Intel Corporation January 2006  \u2013  January 2008  (2 years 1 month) Folsom, CA R&D Engineer STMicroelectronics June 2002  \u2013  June 2003  (1 year 1 month) Noida Area, India R&D Engineer STMicroelectronics June 2002  \u2013  June 2003  (1 year 1 month) Noida Area, India Skills CMOS Mixed Signal IC ASIC Semiconductors Analog Circuit Design SERDES Analog Low-power Design ADCs Debugging Silicon SoC Verilog VLSI Cadence Virtuoso Circuit Design See 2+ \u00a0 \u00a0 See less Skills  CMOS Mixed Signal IC ASIC Semiconductors Analog Circuit Design SERDES Analog Low-power Design ADCs Debugging Silicon SoC Verilog VLSI Cadence Virtuoso Circuit Design See 2+ \u00a0 \u00a0 See less CMOS Mixed Signal IC ASIC Semiconductors Analog Circuit Design SERDES Analog Low-power Design ADCs Debugging Silicon SoC Verilog VLSI Cadence Virtuoso Circuit Design See 2+ \u00a0 \u00a0 See less CMOS Mixed Signal IC ASIC Semiconductors Analog Circuit Design SERDES Analog Low-power Design ADCs Debugging Silicon SoC Verilog VLSI Cadence Virtuoso Circuit Design See 2+ \u00a0 \u00a0 See less Education University of Florida Master of Science (MS),  Electrical and Electronics Engineering 2003  \u2013 2005 Birla institute of technology and science Bachelor of Engineering (BE),  Electrical and Electronics Engineering 1998  \u2013 2002 University of Florida Master of Science (MS),  Electrical and Electronics Engineering 2003  \u2013 2005 University of Florida Master of Science (MS),  Electrical and Electronics Engineering 2003  \u2013 2005 University of Florida Master of Science (MS),  Electrical and Electronics Engineering 2003  \u2013 2005 Birla institute of technology and science Bachelor of Engineering (BE),  Electrical and Electronics Engineering 1998  \u2013 2002 Birla institute of technology and science Bachelor of Engineering (BE),  Electrical and Electronics Engineering 1998  \u2013 2002 Birla institute of technology and science Bachelor of Engineering (BE),  Electrical and Electronics Engineering 1998  \u2013 2002 ", "Experience Senior Analog Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Senior Package Design and Analysis Engineer Intel Corporation September 2005  \u2013  December 2011  (6 years 4 months) Grad Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  May 2005  (2 years 10 months) Senior Analog Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Senior Analog Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Senior Package Design and Analysis Engineer Intel Corporation September 2005  \u2013  December 2011  (6 years 4 months) Senior Package Design and Analysis Engineer Intel Corporation September 2005  \u2013  December 2011  (6 years 4 months) Grad Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  May 2005  (2 years 10 months) Grad Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  May 2005  (2 years 10 months) Skills Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Skills  Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Gazi Anadolu Lisesi University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Gazi Anadolu Lisesi Gazi Anadolu Lisesi Gazi Anadolu Lisesi ", "Skills Signal Integrity ASIC Mixed Signal Analog Logic Design Perl Power Delivery SPICE SoC Simulations Hardware Architecture EDA IC packaging PCB design Analog Circuit Design Skills  Signal Integrity ASIC Mixed Signal Analog Logic Design Perl Power Delivery SPICE SoC Simulations Hardware Architecture EDA IC packaging PCB design Analog Circuit Design Signal Integrity ASIC Mixed Signal Analog Logic Design Perl Power Delivery SPICE SoC Simulations Hardware Architecture EDA IC packaging PCB design Analog Circuit Design Signal Integrity ASIC Mixed Signal Analog Logic Design Perl Power Delivery SPICE SoC Simulations Hardware Architecture EDA IC packaging PCB design Analog Circuit Design ", "Summary IC Design, Patents and Intellectual Property, High Speed Electronic Systems, Analog and Mixed Signal Design, Solutions to Difficult Problems Specialties:Patents and Intellectual Properties, High Speed Serial Systems, Differential Skew Reduction, Built-In Test for Mixed Signal IC's, Summary IC Design, Patents and Intellectual Property, High Speed Electronic Systems, Analog and Mixed Signal Design, Solutions to Difficult Problems Specialties:Patents and Intellectual Properties, High Speed Serial Systems, Differential Skew Reduction, Built-In Test for Mixed Signal IC's, IC Design, Patents and Intellectual Property, High Speed Electronic Systems, Analog and Mixed Signal Design, Solutions to Difficult Problems Specialties:Patents and Intellectual Properties, High Speed Serial Systems, Differential Skew Reduction, Built-In Test for Mixed Signal IC's, IC Design, Patents and Intellectual Property, High Speed Electronic Systems, Analog and Mixed Signal Design, Solutions to Difficult Problems Specialties:Patents and Intellectual Properties, High Speed Serial Systems, Differential Skew Reduction, Built-In Test for Mixed Signal IC's, Experience Analog Engineer Intel Corporation September 2008  \u2013 Present (7 years) CEO WarpSpeed Chips, LLC November 2006  \u2013  August 2008  (1 year 10 months) Design of High Speed Serial IC's, Mixed Signal Devices, and Proprietary IP for Built-In Test and Control MTS Credence Systems September 1998  \u2013  November 2006  (8 years 3 months) Design of IC's and systems VP Embedded Test Fluence Technology June 1999  \u2013  August 2001  (2 years 3 months) Lead a group developing embedded test products for analog/mixed-signal testing of integrated circuits Tektronix Fellow Tektronix Inc August 1980  \u2013  September 1998  (18 years 2 months) Top technical position in company. IC and system design, algorithm development, inventions. DARPA Principal Investigator Tektronix Laboratories December 1993  \u2013  January 1998  (4 years 2 months) Ran 4 million $ research contract on Known-Good-Die. Analog Engineer Intel Corporation September 2008  \u2013 Present (7 years) Analog Engineer Intel Corporation September 2008  \u2013 Present (7 years) CEO WarpSpeed Chips, LLC November 2006  \u2013  August 2008  (1 year 10 months) Design of High Speed Serial IC's, Mixed Signal Devices, and Proprietary IP for Built-In Test and Control CEO WarpSpeed Chips, LLC November 2006  \u2013  August 2008  (1 year 10 months) Design of High Speed Serial IC's, Mixed Signal Devices, and Proprietary IP for Built-In Test and Control MTS Credence Systems September 1998  \u2013  November 2006  (8 years 3 months) Design of IC's and systems MTS Credence Systems September 1998  \u2013  November 2006  (8 years 3 months) Design of IC's and systems VP Embedded Test Fluence Technology June 1999  \u2013  August 2001  (2 years 3 months) Lead a group developing embedded test products for analog/mixed-signal testing of integrated circuits VP Embedded Test Fluence Technology June 1999  \u2013  August 2001  (2 years 3 months) Lead a group developing embedded test products for analog/mixed-signal testing of integrated circuits Tektronix Fellow Tektronix Inc August 1980  \u2013  September 1998  (18 years 2 months) Top technical position in company. IC and system design, algorithm development, inventions. Tektronix Fellow Tektronix Inc August 1980  \u2013  September 1998  (18 years 2 months) Top technical position in company. IC and system design, algorithm development, inventions. DARPA Principal Investigator Tektronix Laboratories December 1993  \u2013  January 1998  (4 years 2 months) Ran 4 million $ research contract on Known-Good-Die. DARPA Principal Investigator Tektronix Laboratories December 1993  \u2013  January 1998  (4 years 2 months) Ran 4 million $ research contract on Known-Good-Die. Education New York University - Polytechnic School of Engineering MSEE,  EMT, Control Systems, Communications 1958  \u2013 1962 City University of New York City College BEE,  Electrical Engineering 1953  \u2013 1957 New York University - Polytechnic School of Engineering MSEE,  EMT, Control Systems, Communications 1958  \u2013 1962 New York University - Polytechnic School of Engineering MSEE,  EMT, Control Systems, Communications 1958  \u2013 1962 New York University - Polytechnic School of Engineering MSEE,  EMT, Control Systems, Communications 1958  \u2013 1962 City University of New York City College BEE,  Electrical Engineering 1953  \u2013 1957 City University of New York City College BEE,  Electrical Engineering 1953  \u2013 1957 City University of New York City College BEE,  Electrical Engineering 1953  \u2013 1957 ", "Skills Semiconductors ASIC IC Verilog Analog Analog Circuit Design SoC Mixed Signal VLSI CMOS Circuit Design Debugging Embedded Systems FPGA Hardware Architecture SystemVerilog Signal Integrity VHDL SPICE Cadence Silicon See 6+ \u00a0 \u00a0 See less Skills  Semiconductors ASIC IC Verilog Analog Analog Circuit Design SoC Mixed Signal VLSI CMOS Circuit Design Debugging Embedded Systems FPGA Hardware Architecture SystemVerilog Signal Integrity VHDL SPICE Cadence Silicon See 6+ \u00a0 \u00a0 See less Semiconductors ASIC IC Verilog Analog Analog Circuit Design SoC Mixed Signal VLSI CMOS Circuit Design Debugging Embedded Systems FPGA Hardware Architecture SystemVerilog Signal Integrity VHDL SPICE Cadence Silicon See 6+ \u00a0 \u00a0 See less Semiconductors ASIC IC Verilog Analog Analog Circuit Design SoC Mixed Signal VLSI CMOS Circuit Design Debugging Embedded Systems FPGA Hardware Architecture SystemVerilog Signal Integrity VHDL SPICE Cadence Silicon See 6+ \u00a0 \u00a0 See less ", "Summary Analog Engineer Summary Analog Engineer Analog Engineer Analog Engineer Experience Analog Engineer Intel Corporation July 1999  \u2013 Present (16 years 2 months) Perform circuit technology readiness to evaluate and define Intel's next generation process Analog Engineer Intel Corporation July 1999  \u2013 Present (16 years 2 months) Perform circuit technology readiness to evaluate and define Intel's next generation process Analog Engineer Intel Corporation July 1999  \u2013 Present (16 years 2 months) Perform circuit technology readiness to evaluate and define Intel's next generation process Skills Analog Semiconductors VLSI Mixed Signal SoC Verilog ASIC IC Analog Circuit Design Debugging CMOS Integrated Circuit... Circuit Design Hardware Architecture Microprocessors Skills  Analog Semiconductors VLSI Mixed Signal SoC Verilog ASIC IC Analog Circuit Design Debugging CMOS Integrated Circuit... Circuit Design Hardware Architecture Microprocessors Analog Semiconductors VLSI Mixed Signal SoC Verilog ASIC IC Analog Circuit Design Debugging CMOS Integrated Circuit... Circuit Design Hardware Architecture Microprocessors Analog Semiconductors VLSI Mixed Signal SoC Verilog ASIC IC Analog Circuit Design Debugging CMOS Integrated Circuit... Circuit Design Hardware Architecture Microprocessors Education Stanford University MS,  Electrical Engineering 1997  \u2013 1999 The University of Texas-Pan American BS,  Electrical Engineering 1991  \u2013 1997 Stanford University MS,  Electrical Engineering 1997  \u2013 1999 Stanford University MS,  Electrical Engineering 1997  \u2013 1999 Stanford University MS,  Electrical Engineering 1997  \u2013 1999 The University of Texas-Pan American BS,  Electrical Engineering 1991  \u2013 1997 The University of Texas-Pan American BS,  Electrical Engineering 1991  \u2013 1997 The University of Texas-Pan American BS,  Electrical Engineering 1991  \u2013 1997 ", "Summary \u2022\tInventive and solution driven Integrated Circuit Designer with extensive experience in  \nSemiconductor industry is seeking position in circuit design to contribute in the advancement of this sector by using acquired experience, skills and abilities. \n\u2022\tExperience in Analog Integrated Circuit Design and IC engineering life cycle from system definition to market release  \n\u2022\tIn depth knowledge of analog and mixed signal circuit design blocks \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tProficient in Cadence schematic, layout and simulation tools \n\u2022\tWorking knowledge of digital circuit design in HDL \n\u2022\tGood communication skills and ability to work individually or within of a group  \n \nTechnical and Leadership Skills  \n\u2022\tProficient in Cadence schematic, layout and simulation tools, working knowledge of digital circuit design in HDL  \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tTechnical expertise in analog building blocks such as Comparators, Op- Amps, Oscillators and Bandgaps. \n\u2022\tMentored and coached engineers in the application of advanced validation tools and techniques \n \nTools and Technology  \n\u2022\tAreas: Analog, Mixed Signal, AMS, Digital Design, Validation, Behavioral Modeling (BMOD) \n\u2022\tHigh Speed I/O circuits: PCIE Gen1, 2, 3, 4; SATA 1, 2, 3; USB 3.0, 3.1; Transmitter, Receiver, Clock, Termination, Compensation \n\u2022\tEngineering Tools and Languages: Cadence ADE, ADEXL, Cadence IC Design & Layout tools, Synopsys XA, VCS, DVE, ADX (Analog circuit optimizer), Verilog, Verilog-A, SystemVerilog, VHDL, MATLAB, SKILL, C, C++, PERL,Tcl \n\u2022\tValidation: Reliability Verification (RV), Electromigration, Self-heat, Electrical Over Stress (EOS), Aging and Burn-in Simulations, Electrical Rule Checker (ERC), Schematic Rule Checker (SRC), Quality Assurance and Reliability Summary \u2022\tInventive and solution driven Integrated Circuit Designer with extensive experience in  \nSemiconductor industry is seeking position in circuit design to contribute in the advancement of this sector by using acquired experience, skills and abilities. \n\u2022\tExperience in Analog Integrated Circuit Design and IC engineering life cycle from system definition to market release  \n\u2022\tIn depth knowledge of analog and mixed signal circuit design blocks \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tProficient in Cadence schematic, layout and simulation tools \n\u2022\tWorking knowledge of digital circuit design in HDL \n\u2022\tGood communication skills and ability to work individually or within of a group  \n \nTechnical and Leadership Skills  \n\u2022\tProficient in Cadence schematic, layout and simulation tools, working knowledge of digital circuit design in HDL  \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tTechnical expertise in analog building blocks such as Comparators, Op- Amps, Oscillators and Bandgaps. \n\u2022\tMentored and coached engineers in the application of advanced validation tools and techniques \n \nTools and Technology  \n\u2022\tAreas: Analog, Mixed Signal, AMS, Digital Design, Validation, Behavioral Modeling (BMOD) \n\u2022\tHigh Speed I/O circuits: PCIE Gen1, 2, 3, 4; SATA 1, 2, 3; USB 3.0, 3.1; Transmitter, Receiver, Clock, Termination, Compensation \n\u2022\tEngineering Tools and Languages: Cadence ADE, ADEXL, Cadence IC Design & Layout tools, Synopsys XA, VCS, DVE, ADX (Analog circuit optimizer), Verilog, Verilog-A, SystemVerilog, VHDL, MATLAB, SKILL, C, C++, PERL,Tcl \n\u2022\tValidation: Reliability Verification (RV), Electromigration, Self-heat, Electrical Over Stress (EOS), Aging and Burn-in Simulations, Electrical Rule Checker (ERC), Schematic Rule Checker (SRC), Quality Assurance and Reliability \u2022\tInventive and solution driven Integrated Circuit Designer with extensive experience in  \nSemiconductor industry is seeking position in circuit design to contribute in the advancement of this sector by using acquired experience, skills and abilities. \n\u2022\tExperience in Analog Integrated Circuit Design and IC engineering life cycle from system definition to market release  \n\u2022\tIn depth knowledge of analog and mixed signal circuit design blocks \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tProficient in Cadence schematic, layout and simulation tools \n\u2022\tWorking knowledge of digital circuit design in HDL \n\u2022\tGood communication skills and ability to work individually or within of a group  \n \nTechnical and Leadership Skills  \n\u2022\tProficient in Cadence schematic, layout and simulation tools, working knowledge of digital circuit design in HDL  \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tTechnical expertise in analog building blocks such as Comparators, Op- Amps, Oscillators and Bandgaps. \n\u2022\tMentored and coached engineers in the application of advanced validation tools and techniques \n \nTools and Technology  \n\u2022\tAreas: Analog, Mixed Signal, AMS, Digital Design, Validation, Behavioral Modeling (BMOD) \n\u2022\tHigh Speed I/O circuits: PCIE Gen1, 2, 3, 4; SATA 1, 2, 3; USB 3.0, 3.1; Transmitter, Receiver, Clock, Termination, Compensation \n\u2022\tEngineering Tools and Languages: Cadence ADE, ADEXL, Cadence IC Design & Layout tools, Synopsys XA, VCS, DVE, ADX (Analog circuit optimizer), Verilog, Verilog-A, SystemVerilog, VHDL, MATLAB, SKILL, C, C++, PERL,Tcl \n\u2022\tValidation: Reliability Verification (RV), Electromigration, Self-heat, Electrical Over Stress (EOS), Aging and Burn-in Simulations, Electrical Rule Checker (ERC), Schematic Rule Checker (SRC), Quality Assurance and Reliability \u2022\tInventive and solution driven Integrated Circuit Designer with extensive experience in  \nSemiconductor industry is seeking position in circuit design to contribute in the advancement of this sector by using acquired experience, skills and abilities. \n\u2022\tExperience in Analog Integrated Circuit Design and IC engineering life cycle from system definition to market release  \n\u2022\tIn depth knowledge of analog and mixed signal circuit design blocks \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tProficient in Cadence schematic, layout and simulation tools \n\u2022\tWorking knowledge of digital circuit design in HDL \n\u2022\tGood communication skills and ability to work individually or within of a group  \n \nTechnical and Leadership Skills  \n\u2022\tProficient in Cadence schematic, layout and simulation tools, working knowledge of digital circuit design in HDL  \n\u2022\tExcellent understanding of device layout for performance, isolation and optimization \n\u2022\tTechnical expertise in analog building blocks such as Comparators, Op- Amps, Oscillators and Bandgaps. \n\u2022\tMentored and coached engineers in the application of advanced validation tools and techniques \n \nTools and Technology  \n\u2022\tAreas: Analog, Mixed Signal, AMS, Digital Design, Validation, Behavioral Modeling (BMOD) \n\u2022\tHigh Speed I/O circuits: PCIE Gen1, 2, 3, 4; SATA 1, 2, 3; USB 3.0, 3.1; Transmitter, Receiver, Clock, Termination, Compensation \n\u2022\tEngineering Tools and Languages: Cadence ADE, ADEXL, Cadence IC Design & Layout tools, Synopsys XA, VCS, DVE, ADX (Analog circuit optimizer), Verilog, Verilog-A, SystemVerilog, VHDL, MATLAB, SKILL, C, C++, PERL,Tcl \n\u2022\tValidation: Reliability Verification (RV), Electromigration, Self-heat, Electrical Over Stress (EOS), Aging and Burn-in Simulations, Electrical Rule Checker (ERC), Schematic Rule Checker (SRC), Quality Assurance and Reliability Experience Analog Engineer Intel Corporation January 2009  \u2013  July 2015  (6 years 7 months) Chandler, AZ High-Speed Serial IO Receiver Design \n\u2022\tDesigned activity detector/wake-up circuits (squelch in PCIE and SATA; LFPS in USB3.x) and DFx (Design for Test/Manufacturing/Debug) circuitry on 32nm, 14nm and 10nm CMOS processes.  \no\tDesign work included behavioral modeling, Spice/Mixed-signal simulations using Cadence ADEXL/ADE, floor planning, layout supervision and post-layout extraction activities.  \no\tWorked on Post Silicon Electrical Validation of the same. \n\u2022\tLed the Pre-Si Validation of the High-speed Serial IO receiver covering functional verification using XA/Ultrasim, AMS, Formal Verification, reliability verification (Electromigration, Self-heat), Electrical Over Stress (EOS), Aging and Burn-in simulations, ERC (Electrical Rule Checker), SRC (Schematic Rule Checker), QA. Conducted statistical analysis with the variations in gate length and thresholds on circuit performance and validating schematics with their behavioral models.  \n\u2022\tDeveloped behavioral model of the entire receiver in the 10nm project.  \n\u2022\tWorked on the power supply current profile (Icc(t)) of the chip for its power delivery.  \nKey Achievements \n\u2022\tTackled the challenge of meeting overlapping specs of low-frequency detection and high-frequency rejection in LFPS by utilizing circuit techniques on analog front and incorporating controls on digital front. \n\u2022\tDevised design approach to ensure device junction voltages do not exceed allowed voltage limits in a high power supply. \n\u2022\tValidation Lead -- Collaborated with the tools and methodologies team as a subject matter expert and assisted the team in the enhancement of innovative 32nm and 14nm project tools and methodologies adopted by all future projects.  \n Analog Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Chandler, AZ Chipset Design on 45nm Process \n\u2022\tDesigned Current Mode Logic (CML) level clock distribution network, PLLEBB and Compensation block (ICOMP and RCOMP) for QuickPath Interconnect QPI (3.2GHz Clk speed). The design included differential amplifier buffers, analog multiplexers, and high-speed dividers. Conducted validation using Tango, Ultrasim, ERC of PLLEBB and Compensation block (ICOMP and RCOMP) in QPI (QuickPath Interconnect).  \n\u2022\tLed Pre-Si Validation of QPI Transmitter (TX), PLLEBB and compensation block and the Reliability Verification of the entire QPI.  \n\u2022\tWorked on Post-Si Electrical Validation of QPI Transmitter (TX), PLLEBB and compensation block involving FIBing and pico-probing.  \n \nAnalog Engineer -- Chipset Design on 45nm Process (continued) \nKey Achievements \n\u2022\tDuring validation of an external Intel chipset project, Identified and determined the root cause of numerous bugs in the chip, which included op-amp stability, DCC stability, narrow hold margins, narrow clock routing, and insufficient vias, documented and submitted bugs to the design team for resolution. \n Analog Engineer Intel Corporation August 2005  \u2013  January 2007  (1 year 6 months) Chandler, AZ Chipset Design on 65nm Process (08/2005 to 01/2007) \n\u2022\tDesigned PCI, GPIO, APSM, Fuse EBB and HVSYNC, wrote CAS and delivered lib files.  \n\u2022\tDesigned the fuse read logic to meet the timing spec. \no\tWorked on fuse placement inside core targeted to die size reduction.  \n\u2022\tWorked on LVS QA of special devices (GBNWELL, VDNMOS etc.) tolerant to high voltages. \n Sr. Component Design Engineer Intel Corporation October 2002  \u2013  August 2005  (2 years 11 months) Chandler, AZ Standard Cell Library and ROM Compiler Development \n\u2022\tDeveloped standard cell libraries (1000+ standard cells) for the 65nm and 90nm processes.  \n\u2022\tConducted Spice simulation and Optim2 to size devices in the standard cells.  \n\u2022\tCharacterized standard cells using IDEAL II and released Verilog and Synopsys libraries along with other views/models used by the customers. \nKey Achievements \n\u2022\tEarned the Divisional Recognition Award for delivering multiple high-quality Standard Cell Libraries.  \n\u2022\tConverted the ROM characterization flow from Ocean to Perl that reduced the characterization time by more than 50X \n Component Design Engineer Intel Corporation January 2001  \u2013  October 2002  (1 year 10 months) Chandler,AZ \u2022\tLogic Verification (LVR) of Madison, 64-bit microprocessor of Itanium family.  \no\tConducted simulations on the circuit model built using \u201cShark\u201d tool.  \no\tRan LVR on Data Control Cluster and full-chip.  \no\tDeveloped the behavioral model of Level 1 Data Cache that reduced the simulation run time and the initialization sequence cycle count significantly.  \n\u2022\tWrote RTL of Madison clock unit ( a complex mixture of analog/digital circuitry). \n Analog Engineer Intel Corporation January 2009  \u2013  July 2015  (6 years 7 months) Chandler, AZ High-Speed Serial IO Receiver Design \n\u2022\tDesigned activity detector/wake-up circuits (squelch in PCIE and SATA; LFPS in USB3.x) and DFx (Design for Test/Manufacturing/Debug) circuitry on 32nm, 14nm and 10nm CMOS processes.  \no\tDesign work included behavioral modeling, Spice/Mixed-signal simulations using Cadence ADEXL/ADE, floor planning, layout supervision and post-layout extraction activities.  \no\tWorked on Post Silicon Electrical Validation of the same. \n\u2022\tLed the Pre-Si Validation of the High-speed Serial IO receiver covering functional verification using XA/Ultrasim, AMS, Formal Verification, reliability verification (Electromigration, Self-heat), Electrical Over Stress (EOS), Aging and Burn-in simulations, ERC (Electrical Rule Checker), SRC (Schematic Rule Checker), QA. Conducted statistical analysis with the variations in gate length and thresholds on circuit performance and validating schematics with their behavioral models.  \n\u2022\tDeveloped behavioral model of the entire receiver in the 10nm project.  \n\u2022\tWorked on the power supply current profile (Icc(t)) of the chip for its power delivery.  \nKey Achievements \n\u2022\tTackled the challenge of meeting overlapping specs of low-frequency detection and high-frequency rejection in LFPS by utilizing circuit techniques on analog front and incorporating controls on digital front. \n\u2022\tDevised design approach to ensure device junction voltages do not exceed allowed voltage limits in a high power supply. \n\u2022\tValidation Lead -- Collaborated with the tools and methodologies team as a subject matter expert and assisted the team in the enhancement of innovative 32nm and 14nm project tools and methodologies adopted by all future projects.  \n Analog Engineer Intel Corporation January 2009  \u2013  July 2015  (6 years 7 months) Chandler, AZ High-Speed Serial IO Receiver Design \n\u2022\tDesigned activity detector/wake-up circuits (squelch in PCIE and SATA; LFPS in USB3.x) and DFx (Design for Test/Manufacturing/Debug) circuitry on 32nm, 14nm and 10nm CMOS processes.  \no\tDesign work included behavioral modeling, Spice/Mixed-signal simulations using Cadence ADEXL/ADE, floor planning, layout supervision and post-layout extraction activities.  \no\tWorked on Post Silicon Electrical Validation of the same. \n\u2022\tLed the Pre-Si Validation of the High-speed Serial IO receiver covering functional verification using XA/Ultrasim, AMS, Formal Verification, reliability verification (Electromigration, Self-heat), Electrical Over Stress (EOS), Aging and Burn-in simulations, ERC (Electrical Rule Checker), SRC (Schematic Rule Checker), QA. Conducted statistical analysis with the variations in gate length and thresholds on circuit performance and validating schematics with their behavioral models.  \n\u2022\tDeveloped behavioral model of the entire receiver in the 10nm project.  \n\u2022\tWorked on the power supply current profile (Icc(t)) of the chip for its power delivery.  \nKey Achievements \n\u2022\tTackled the challenge of meeting overlapping specs of low-frequency detection and high-frequency rejection in LFPS by utilizing circuit techniques on analog front and incorporating controls on digital front. \n\u2022\tDevised design approach to ensure device junction voltages do not exceed allowed voltage limits in a high power supply. \n\u2022\tValidation Lead -- Collaborated with the tools and methodologies team as a subject matter expert and assisted the team in the enhancement of innovative 32nm and 14nm project tools and methodologies adopted by all future projects.  \n Analog Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Chandler, AZ Chipset Design on 45nm Process \n\u2022\tDesigned Current Mode Logic (CML) level clock distribution network, PLLEBB and Compensation block (ICOMP and RCOMP) for QuickPath Interconnect QPI (3.2GHz Clk speed). The design included differential amplifier buffers, analog multiplexers, and high-speed dividers. Conducted validation using Tango, Ultrasim, ERC of PLLEBB and Compensation block (ICOMP and RCOMP) in QPI (QuickPath Interconnect).  \n\u2022\tLed Pre-Si Validation of QPI Transmitter (TX), PLLEBB and compensation block and the Reliability Verification of the entire QPI.  \n\u2022\tWorked on Post-Si Electrical Validation of QPI Transmitter (TX), PLLEBB and compensation block involving FIBing and pico-probing.  \n \nAnalog Engineer -- Chipset Design on 45nm Process (continued) \nKey Achievements \n\u2022\tDuring validation of an external Intel chipset project, Identified and determined the root cause of numerous bugs in the chip, which included op-amp stability, DCC stability, narrow hold margins, narrow clock routing, and insufficient vias, documented and submitted bugs to the design team for resolution. \n Analog Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Chandler, AZ Chipset Design on 45nm Process \n\u2022\tDesigned Current Mode Logic (CML) level clock distribution network, PLLEBB and Compensation block (ICOMP and RCOMP) for QuickPath Interconnect QPI (3.2GHz Clk speed). The design included differential amplifier buffers, analog multiplexers, and high-speed dividers. Conducted validation using Tango, Ultrasim, ERC of PLLEBB and Compensation block (ICOMP and RCOMP) in QPI (QuickPath Interconnect).  \n\u2022\tLed Pre-Si Validation of QPI Transmitter (TX), PLLEBB and compensation block and the Reliability Verification of the entire QPI.  \n\u2022\tWorked on Post-Si Electrical Validation of QPI Transmitter (TX), PLLEBB and compensation block involving FIBing and pico-probing.  \n \nAnalog Engineer -- Chipset Design on 45nm Process (continued) \nKey Achievements \n\u2022\tDuring validation of an external Intel chipset project, Identified and determined the root cause of numerous bugs in the chip, which included op-amp stability, DCC stability, narrow hold margins, narrow clock routing, and insufficient vias, documented and submitted bugs to the design team for resolution. \n Analog Engineer Intel Corporation August 2005  \u2013  January 2007  (1 year 6 months) Chandler, AZ Chipset Design on 65nm Process (08/2005 to 01/2007) \n\u2022\tDesigned PCI, GPIO, APSM, Fuse EBB and HVSYNC, wrote CAS and delivered lib files.  \n\u2022\tDesigned the fuse read logic to meet the timing spec. \no\tWorked on fuse placement inside core targeted to die size reduction.  \n\u2022\tWorked on LVS QA of special devices (GBNWELL, VDNMOS etc.) tolerant to high voltages. \n Analog Engineer Intel Corporation August 2005  \u2013  January 2007  (1 year 6 months) Chandler, AZ Chipset Design on 65nm Process (08/2005 to 01/2007) \n\u2022\tDesigned PCI, GPIO, APSM, Fuse EBB and HVSYNC, wrote CAS and delivered lib files.  \n\u2022\tDesigned the fuse read logic to meet the timing spec. \no\tWorked on fuse placement inside core targeted to die size reduction.  \n\u2022\tWorked on LVS QA of special devices (GBNWELL, VDNMOS etc.) tolerant to high voltages. \n Sr. Component Design Engineer Intel Corporation October 2002  \u2013  August 2005  (2 years 11 months) Chandler, AZ Standard Cell Library and ROM Compiler Development \n\u2022\tDeveloped standard cell libraries (1000+ standard cells) for the 65nm and 90nm processes.  \n\u2022\tConducted Spice simulation and Optim2 to size devices in the standard cells.  \n\u2022\tCharacterized standard cells using IDEAL II and released Verilog and Synopsys libraries along with other views/models used by the customers. \nKey Achievements \n\u2022\tEarned the Divisional Recognition Award for delivering multiple high-quality Standard Cell Libraries.  \n\u2022\tConverted the ROM characterization flow from Ocean to Perl that reduced the characterization time by more than 50X \n Sr. Component Design Engineer Intel Corporation October 2002  \u2013  August 2005  (2 years 11 months) Chandler, AZ Standard Cell Library and ROM Compiler Development \n\u2022\tDeveloped standard cell libraries (1000+ standard cells) for the 65nm and 90nm processes.  \n\u2022\tConducted Spice simulation and Optim2 to size devices in the standard cells.  \n\u2022\tCharacterized standard cells using IDEAL II and released Verilog and Synopsys libraries along with other views/models used by the customers. \nKey Achievements \n\u2022\tEarned the Divisional Recognition Award for delivering multiple high-quality Standard Cell Libraries.  \n\u2022\tConverted the ROM characterization flow from Ocean to Perl that reduced the characterization time by more than 50X \n Component Design Engineer Intel Corporation January 2001  \u2013  October 2002  (1 year 10 months) Chandler,AZ \u2022\tLogic Verification (LVR) of Madison, 64-bit microprocessor of Itanium family.  \no\tConducted simulations on the circuit model built using \u201cShark\u201d tool.  \no\tRan LVR on Data Control Cluster and full-chip.  \no\tDeveloped the behavioral model of Level 1 Data Cache that reduced the simulation run time and the initialization sequence cycle count significantly.  \n\u2022\tWrote RTL of Madison clock unit ( a complex mixture of analog/digital circuitry). \n Component Design Engineer Intel Corporation January 2001  \u2013  October 2002  (1 year 10 months) Chandler,AZ \u2022\tLogic Verification (LVR) of Madison, 64-bit microprocessor of Itanium family.  \no\tConducted simulations on the circuit model built using \u201cShark\u201d tool.  \no\tRan LVR on Data Control Cluster and full-chip.  \no\tDeveloped the behavioral model of Level 1 Data Cache that reduced the simulation run time and the initialization sequence cycle count significantly.  \n\u2022\tWrote RTL of Madison clock unit ( a complex mixture of analog/digital circuitry). \n Languages English Native or bilingual proficiency Bengali Native or bilingual proficiency Hindi Native or bilingual proficiency Urdu Full professional proficiency Arabic Limited working proficiency English Native or bilingual proficiency Bengali Native or bilingual proficiency Hindi Native or bilingual proficiency Urdu Full professional proficiency Arabic Limited working proficiency English Native or bilingual proficiency Bengali Native or bilingual proficiency Hindi Native or bilingual proficiency Urdu Full professional proficiency Arabic Limited working proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Full professional proficiency Limited working proficiency Skills IC Circuit Design Semiconductors Verilog ASIC Integrated Circuit... SoC Debugging Mixed Signal VLSI CMOS SystemVerilog VHDL Cadence RTL Design Perl TCL SERDES AMS Analog Circuits Digital Circuit Design Validation Verilog-A ADE Synopsys tools Low-power Design DFT SPICE PCIe SATA USB3.1 Behavioral Modeling C++ C Receivers Transmitters Clocking PLL Compensation Matlab Reliability High Speed Serial I/O Analog Analog Circuit Design See 29+ \u00a0 \u00a0 See less Skills  IC Circuit Design Semiconductors Verilog ASIC Integrated Circuit... SoC Debugging Mixed Signal VLSI CMOS SystemVerilog VHDL Cadence RTL Design Perl TCL SERDES AMS Analog Circuits Digital Circuit Design Validation Verilog-A ADE Synopsys tools Low-power Design DFT SPICE PCIe SATA USB3.1 Behavioral Modeling C++ C Receivers Transmitters Clocking PLL Compensation Matlab Reliability High Speed Serial I/O Analog Analog Circuit Design See 29+ \u00a0 \u00a0 See less IC Circuit Design Semiconductors Verilog ASIC Integrated Circuit... SoC Debugging Mixed Signal VLSI CMOS SystemVerilog VHDL Cadence RTL Design Perl TCL SERDES AMS Analog Circuits Digital Circuit Design Validation Verilog-A ADE Synopsys tools Low-power Design DFT SPICE PCIe SATA USB3.1 Behavioral Modeling C++ C Receivers Transmitters Clocking PLL Compensation Matlab Reliability High Speed Serial I/O Analog Analog Circuit Design See 29+ \u00a0 \u00a0 See less IC Circuit Design Semiconductors Verilog ASIC Integrated Circuit... SoC Debugging Mixed Signal VLSI CMOS SystemVerilog VHDL Cadence RTL Design Perl TCL SERDES AMS Analog Circuits Digital Circuit Design Validation Verilog-A ADE Synopsys tools Low-power Design DFT SPICE PCIe SATA USB3.1 Behavioral Modeling C++ C Receivers Transmitters Clocking PLL Compensation Matlab Reliability High Speed Serial I/O Analog Analog Circuit Design See 29+ \u00a0 \u00a0 See less Education University of Arizona Master of Science (MS),  Electrical and Computer Engineering 1998  \u2013 2000 Bangladesh University of Engineering and Technology Bachelor of Science,  Electrical and Electronic Engineering 1991  \u2013 1996 University of Arizona Master of Science (MS),  Electrical and Computer Engineering 1998  \u2013 2000 University of Arizona Master of Science (MS),  Electrical and Computer Engineering 1998  \u2013 2000 University of Arizona Master of Science (MS),  Electrical and Computer Engineering 1998  \u2013 2000 Bangladesh University of Engineering and Technology Bachelor of Science,  Electrical and Electronic Engineering 1991  \u2013 1996 Bangladesh University of Engineering and Technology Bachelor of Science,  Electrical and Electronic Engineering 1991  \u2013 1996 Bangladesh University of Engineering and Technology Bachelor of Science,  Electrical and Electronic Engineering 1991  \u2013 1996 ", "Experience Senior Staff Analog Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Hillsboro, OR Process Engineering Intern Analog Devices 2000  \u2013  2001  (1 year) Cambridge, MA Senior Staff Analog Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Hillsboro, OR Senior Staff Analog Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Hillsboro, OR Process Engineering Intern Analog Devices 2000  \u2013  2001  (1 year) Cambridge, MA Process Engineering Intern Analog Devices 2000  \u2013  2001  (1 year) Cambridge, MA Skills Circuit Design Semiconductors Analog Circuit Design CMOS IC Mixed Signal Simulations Verilog ASIC SoC VLSI Skills  Circuit Design Semiconductors Analog Circuit Design CMOS IC Mixed Signal Simulations Verilog ASIC SoC VLSI Circuit Design Semiconductors Analog Circuit Design CMOS IC Mixed Signal Simulations Verilog ASIC SoC VLSI Circuit Design Semiconductors Analog Circuit Design CMOS IC Mixed Signal Simulations Verilog ASIC SoC VLSI Education Massachusetts Institute of Technology PhD,  EECS 2002  \u2013 2007 Dartmouth College BA/BE,  Engineering Sciences 1998  \u2013 2002 Massachusetts Institute of Technology PhD,  EECS 2002  \u2013 2007 Massachusetts Institute of Technology PhD,  EECS 2002  \u2013 2007 Massachusetts Institute of Technology PhD,  EECS 2002  \u2013 2007 Dartmouth College BA/BE,  Engineering Sciences 1998  \u2013 2002 Dartmouth College BA/BE,  Engineering Sciences 1998  \u2013 2002 Dartmouth College BA/BE,  Engineering Sciences 1998  \u2013 2002 ", "Summary High Speed I/O (USB3.1, PCIE3, SATA3) Design in 22nm / 14nm FinFet  \nPLL Design in 22nm and 32nm (10G)  \nAnalog and Mixed Signal Design \nHigh Precision Analog Design \nHigh Speed Analog Design  \nHigh Speed PLL Designs for latest process.  \nPCI-Express Gen3/2 Tx Design, Rx Design, Compensation circuit, Bgap, Voltage Regulator, Bias circuit, Clock distribution. Pre/Post Silicon validation. Customer issues.  \n16 bit Sigma-Delta ADC \n10 bit Current Steering DAC \nCap Sensor design (For touch application)  \nOpamps, VGA, ESD, Behavioral level modeling. \n \nSpecialties: Project Lead Experience \nAnalog Design (High Speed and High Performance)  \nMixed Signal Design Summary High Speed I/O (USB3.1, PCIE3, SATA3) Design in 22nm / 14nm FinFet  \nPLL Design in 22nm and 32nm (10G)  \nAnalog and Mixed Signal Design \nHigh Precision Analog Design \nHigh Speed Analog Design  \nHigh Speed PLL Designs for latest process.  \nPCI-Express Gen3/2 Tx Design, Rx Design, Compensation circuit, Bgap, Voltage Regulator, Bias circuit, Clock distribution. Pre/Post Silicon validation. Customer issues.  \n16 bit Sigma-Delta ADC \n10 bit Current Steering DAC \nCap Sensor design (For touch application)  \nOpamps, VGA, ESD, Behavioral level modeling. \n \nSpecialties: Project Lead Experience \nAnalog Design (High Speed and High Performance)  \nMixed Signal Design High Speed I/O (USB3.1, PCIE3, SATA3) Design in 22nm / 14nm FinFet  \nPLL Design in 22nm and 32nm (10G)  \nAnalog and Mixed Signal Design \nHigh Precision Analog Design \nHigh Speed Analog Design  \nHigh Speed PLL Designs for latest process.  \nPCI-Express Gen3/2 Tx Design, Rx Design, Compensation circuit, Bgap, Voltage Regulator, Bias circuit, Clock distribution. Pre/Post Silicon validation. Customer issues.  \n16 bit Sigma-Delta ADC \n10 bit Current Steering DAC \nCap Sensor design (For touch application)  \nOpamps, VGA, ESD, Behavioral level modeling. \n \nSpecialties: Project Lead Experience \nAnalog Design (High Speed and High Performance)  \nMixed Signal Design High Speed I/O (USB3.1, PCIE3, SATA3) Design in 22nm / 14nm FinFet  \nPLL Design in 22nm and 32nm (10G)  \nAnalog and Mixed Signal Design \nHigh Precision Analog Design \nHigh Speed Analog Design  \nHigh Speed PLL Designs for latest process.  \nPCI-Express Gen3/2 Tx Design, Rx Design, Compensation circuit, Bgap, Voltage Regulator, Bias circuit, Clock distribution. Pre/Post Silicon validation. Customer issues.  \n16 bit Sigma-Delta ADC \n10 bit Current Steering DAC \nCap Sensor design (For touch application)  \nOpamps, VGA, ESD, Behavioral level modeling. \n \nSpecialties: Project Lead Experience \nAnalog Design (High Speed and High Performance)  \nMixed Signal Design Experience Analog Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) San Francisco Bay Area High Speed Serial I/O (Rx Design) \nPCIE3/2, SATA3 Senior Member of Technical Staff (Analog Design) Maxim Integrated Products May 2010  \u2013  November 2012  (2 years 7 months) San Francisco Bay Area One Patent pending (Granted in Jan 2014)  \n \nHIgh Performance Analog Design \nHigh speed Analog Design  Senior Member of Technical Staff AMD 2009  \u2013  2010  (1 year) San Francisco Bay Area Worked on PLL core design in 22nm Sr. Analog / Mixed Signal Design Engineer Intel May 2004  \u2013  2009  (5 years) 32nm PLL Design  \nPCI-Express Gen1/Gen2 Designs  \nWorked on Voltage Regulator, Bgap designs and DAC.  \nExp in 90nm, 65nm and 32nm designs. \nSub-1V Design Experience \nProject Lead Experience Sr Analog / Mixed Signal Engineer Analog Devices February 2002  \u2013  May 2004  (2 years 4 months) Cap sensor design for touch based application. (< 1 femto farad cap detection)  \nWorked on 16bit Signal Delta ADC \n10 bit Video DAC (Current Steering DAC)  \nUnity Gain buffer with chopping, Differential Gain Stages \nMatlab modelling / Verilog A modelling / Perl Scripting \nTemp Sensor Design Design Engineer TIL July 1999  \u2013  June 2000  (1 year) Mumbai Area, India Analog Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) San Francisco Bay Area High Speed Serial I/O (Rx Design) \nPCIE3/2, SATA3 Analog Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) San Francisco Bay Area High Speed Serial I/O (Rx Design) \nPCIE3/2, SATA3 Senior Member of Technical Staff (Analog Design) Maxim Integrated Products May 2010  \u2013  November 2012  (2 years 7 months) San Francisco Bay Area One Patent pending (Granted in Jan 2014)  \n \nHIgh Performance Analog Design \nHigh speed Analog Design  Senior Member of Technical Staff (Analog Design) Maxim Integrated Products May 2010  \u2013  November 2012  (2 years 7 months) San Francisco Bay Area One Patent pending (Granted in Jan 2014)  \n \nHIgh Performance Analog Design \nHigh speed Analog Design  Senior Member of Technical Staff AMD 2009  \u2013  2010  (1 year) San Francisco Bay Area Worked on PLL core design in 22nm Senior Member of Technical Staff AMD 2009  \u2013  2010  (1 year) San Francisco Bay Area Worked on PLL core design in 22nm Sr. Analog / Mixed Signal Design Engineer Intel May 2004  \u2013  2009  (5 years) 32nm PLL Design  \nPCI-Express Gen1/Gen2 Designs  \nWorked on Voltage Regulator, Bgap designs and DAC.  \nExp in 90nm, 65nm and 32nm designs. \nSub-1V Design Experience \nProject Lead Experience Sr. Analog / Mixed Signal Design Engineer Intel May 2004  \u2013  2009  (5 years) 32nm PLL Design  \nPCI-Express Gen1/Gen2 Designs  \nWorked on Voltage Regulator, Bgap designs and DAC.  \nExp in 90nm, 65nm and 32nm designs. \nSub-1V Design Experience \nProject Lead Experience Sr Analog / Mixed Signal Engineer Analog Devices February 2002  \u2013  May 2004  (2 years 4 months) Cap sensor design for touch based application. (< 1 femto farad cap detection)  \nWorked on 16bit Signal Delta ADC \n10 bit Video DAC (Current Steering DAC)  \nUnity Gain buffer with chopping, Differential Gain Stages \nMatlab modelling / Verilog A modelling / Perl Scripting \nTemp Sensor Design Sr Analog / Mixed Signal Engineer Analog Devices February 2002  \u2013  May 2004  (2 years 4 months) Cap sensor design for touch based application. (< 1 femto farad cap detection)  \nWorked on 16bit Signal Delta ADC \n10 bit Video DAC (Current Steering DAC)  \nUnity Gain buffer with chopping, Differential Gain Stages \nMatlab modelling / Verilog A modelling / Perl Scripting \nTemp Sensor Design Design Engineer TIL July 1999  \u2013  June 2000  (1 year) Mumbai Area, India Design Engineer TIL July 1999  \u2013  June 2000  (1 year) Mumbai Area, India Skills Verilog Mixed Signal PLL Analog Analog Circuit Design DAC PCIe Sensors EDA ASIC SoC RTL design CMOS IC Power Management SERDES Circuit Design Cadence VLSI Low-power Design See 5+ \u00a0 \u00a0 See less Skills  Verilog Mixed Signal PLL Analog Analog Circuit Design DAC PCIe Sensors EDA ASIC SoC RTL design CMOS IC Power Management SERDES Circuit Design Cadence VLSI Low-power Design See 5+ \u00a0 \u00a0 See less Verilog Mixed Signal PLL Analog Analog Circuit Design DAC PCIe Sensors EDA ASIC SoC RTL design CMOS IC Power Management SERDES Circuit Design Cadence VLSI Low-power Design See 5+ \u00a0 \u00a0 See less Verilog Mixed Signal PLL Analog Analog Circuit Design DAC PCIe Sensors EDA ASIC SoC RTL design CMOS IC Power Management SERDES Circuit Design Cadence VLSI Low-power Design See 5+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Bombay M.Tech. / M.S.,  Microelectronics 2000  \u2013 2001 S.G.S.I.T.S Indore B.E. (B.S.),  Electronics and Telecommunication 1995  \u2013 1999 Indian Institute of Technology, Bombay M.Tech. / M.S.,  Microelectronics 2000  \u2013 2001 Indian Institute of Technology, Bombay M.Tech. / M.S.,  Microelectronics 2000  \u2013 2001 Indian Institute of Technology, Bombay M.Tech. / M.S.,  Microelectronics 2000  \u2013 2001 S.G.S.I.T.S Indore B.E. (B.S.),  Electronics and Telecommunication 1995  \u2013 1999 S.G.S.I.T.S Indore B.E. (B.S.),  Electronics and Telecommunication 1995  \u2013 1999 S.G.S.I.T.S Indore B.E. (B.S.),  Electronics and Telecommunication 1995  \u2013 1999 Honors & Awards Additional Honors & Awards One Patent on Clocking (Analog Devices)  \nOne Patent on High Precision Analog Circuit. (Granted in Jan 2014) [Maxim Integrated Products] Additional Honors & Awards One Patent on Clocking (Analog Devices)  \nOne Patent on High Precision Analog Circuit. (Granted in Jan 2014) [Maxim Integrated Products] Additional Honors & Awards One Patent on Clocking (Analog Devices)  \nOne Patent on High Precision Analog Circuit. (Granted in Jan 2014) [Maxim Integrated Products] Additional Honors & Awards One Patent on Clocking (Analog Devices)  \nOne Patent on High Precision Analog Circuit. (Granted in Jan 2014) [Maxim Integrated Products] ", "Summary Analog Engineer at Intel Corporation \nSoftware Engineer at Tucson Embedded Systems Summary Analog Engineer at Intel Corporation \nSoftware Engineer at Tucson Embedded Systems Analog Engineer at Intel Corporation \nSoftware Engineer at Tucson Embedded Systems Analog Engineer at Intel Corporation \nSoftware Engineer at Tucson Embedded Systems Experience Analog Engineer Intel Corporation February 2006  \u2013 Present (9 years 7 months) Power integrity analysis on server microprocessor packages. Software Engineer Tucson Embedded Systems Inc. August 2005  \u2013  February 2006  (7 months) Analog Engineer Intel Corporation February 2006  \u2013 Present (9 years 7 months) Power integrity analysis on server microprocessor packages. Analog Engineer Intel Corporation February 2006  \u2013 Present (9 years 7 months) Power integrity analysis on server microprocessor packages. Software Engineer Tucson Embedded Systems Inc. August 2005  \u2013  February 2006  (7 months) Software Engineer Tucson Embedded Systems Inc. August 2005  \u2013  February 2006  (7 months) Languages Arabic Arabic Arabic Skills Signal Integrity SoC Matlab Microcontrollers PCB design power integrity microprocessor packaging project management simulations Hspice Ansoft Sigrity Cadence Allegro Cadence SPICE Analog Circuit Design See 2+ \u00a0 \u00a0 See less Skills  Signal Integrity SoC Matlab Microcontrollers PCB design power integrity microprocessor packaging project management simulations Hspice Ansoft Sigrity Cadence Allegro Cadence SPICE Analog Circuit Design See 2+ \u00a0 \u00a0 See less Signal Integrity SoC Matlab Microcontrollers PCB design power integrity microprocessor packaging project management simulations Hspice Ansoft Sigrity Cadence Allegro Cadence SPICE Analog Circuit Design See 2+ \u00a0 \u00a0 See less Signal Integrity SoC Matlab Microcontrollers PCB design power integrity microprocessor packaging project management simulations Hspice Ansoft Sigrity Cadence Allegro Cadence SPICE Analog Circuit Design See 2+ \u00a0 \u00a0 See less Education Arizona State University Master's Of Science,  Electrical Engineering 2006  \u2013 2009 Arizona State University Bachelor of Science,  Electrical Engineering 2001  \u2013 2004 Arizona State University Master's Of Science,  Electrical Engineering 2006  \u2013 2009 Arizona State University Master's Of Science,  Electrical Engineering 2006  \u2013 2009 Arizona State University Master's Of Science,  Electrical Engineering 2006  \u2013 2009 Arizona State University Bachelor of Science,  Electrical Engineering 2001  \u2013 2004 Arizona State University Bachelor of Science,  Electrical Engineering 2001  \u2013 2004 Arizona State University Bachelor of Science,  Electrical Engineering 2001  \u2013 2004 ", "Summary I have been working as a researcher for the past nine years. My field of competences covers an analog integrated circuits design, layout and measurements of PLLs, VCOs, DACs, communication systems as well as modeling of various phenomena related to electronic circuits, such as noise, stability, 3D electromagnetic field simulations (HFSS), effects of high radiation environment. \n \nFrom 2013 I have been working at Swiss start-up Lemoptix, a leading developer of laser scanning microprojection technology for next generation mobile augmented reality and human/machine interaction. I am responsible for lab-tests of full projection systems; design and measurements of the electronic circuit components, including ASICs. I have been also responsible for HFSS simulations of the MEMS mirrors. \n \nFrom 2006 to 2013 I worked as a researcher at CERN where I was responsible for numerous projects and product development together with other laboratories and scientific institutes.  \nI developed various analog blocks, which were included in ASICs, then installed and operating at the CERN experiments.  \n \nI hold a PhD degree, Master degree and BSc degree in Applied Physics from AGH University of Science and Technology in Cracow (Poland). Summary I have been working as a researcher for the past nine years. My field of competences covers an analog integrated circuits design, layout and measurements of PLLs, VCOs, DACs, communication systems as well as modeling of various phenomena related to electronic circuits, such as noise, stability, 3D electromagnetic field simulations (HFSS), effects of high radiation environment. \n \nFrom 2013 I have been working at Swiss start-up Lemoptix, a leading developer of laser scanning microprojection technology for next generation mobile augmented reality and human/machine interaction. I am responsible for lab-tests of full projection systems; design and measurements of the electronic circuit components, including ASICs. I have been also responsible for HFSS simulations of the MEMS mirrors. \n \nFrom 2006 to 2013 I worked as a researcher at CERN where I was responsible for numerous projects and product development together with other laboratories and scientific institutes.  \nI developed various analog blocks, which were included in ASICs, then installed and operating at the CERN experiments.  \n \nI hold a PhD degree, Master degree and BSc degree in Applied Physics from AGH University of Science and Technology in Cracow (Poland). I have been working as a researcher for the past nine years. My field of competences covers an analog integrated circuits design, layout and measurements of PLLs, VCOs, DACs, communication systems as well as modeling of various phenomena related to electronic circuits, such as noise, stability, 3D electromagnetic field simulations (HFSS), effects of high radiation environment. \n \nFrom 2013 I have been working at Swiss start-up Lemoptix, a leading developer of laser scanning microprojection technology for next generation mobile augmented reality and human/machine interaction. I am responsible for lab-tests of full projection systems; design and measurements of the electronic circuit components, including ASICs. I have been also responsible for HFSS simulations of the MEMS mirrors. \n \nFrom 2006 to 2013 I worked as a researcher at CERN where I was responsible for numerous projects and product development together with other laboratories and scientific institutes.  \nI developed various analog blocks, which were included in ASICs, then installed and operating at the CERN experiments.  \n \nI hold a PhD degree, Master degree and BSc degree in Applied Physics from AGH University of Science and Technology in Cracow (Poland). I have been working as a researcher for the past nine years. My field of competences covers an analog integrated circuits design, layout and measurements of PLLs, VCOs, DACs, communication systems as well as modeling of various phenomena related to electronic circuits, such as noise, stability, 3D electromagnetic field simulations (HFSS), effects of high radiation environment. \n \nFrom 2013 I have been working at Swiss start-up Lemoptix, a leading developer of laser scanning microprojection technology for next generation mobile augmented reality and human/machine interaction. I am responsible for lab-tests of full projection systems; design and measurements of the electronic circuit components, including ASICs. I have been also responsible for HFSS simulations of the MEMS mirrors. \n \nFrom 2006 to 2013 I worked as a researcher at CERN where I was responsible for numerous projects and product development together with other laboratories and scientific institutes.  \nI developed various analog blocks, which were included in ASICs, then installed and operating at the CERN experiments.  \n \nI hold a PhD degree, Master degree and BSc degree in Applied Physics from AGH University of Science and Technology in Cracow (Poland). Experience Analog Engineer Intel Corporation March 2015  \u2013 Present (6 months) Lausanne Area, Switzerland Analog IC Design Engineer Lemoptix SA February 2013  \u2013 Present (2 years 7 months) Lausanne Area, Switzerland - ASIC design: analog and digital blocks for MEMS-based projection systems (concept, schematic, full custom layout, top level verification) \n- HFSS simulations of MEMS mirrors with its electronic circuits \n- lab tests of ASICs and projection systems; data analysis; Researcher, Analog IC Design Engineer AGH University of Science and Technology July 2012  \u2013  February 2013  (8 months) based at CERN, Geneva, Switzerland Design and development of a serializer and a PLL for high-rate physics experiments: \n- Schematic and full custom layout design of a 3.2 GHz serializer and a 3.2 GHz PLL.  \n- Analog and mixed-mode simulations of the schematic and extracted layout cells; veriaction; ESD protection; power routing.  \n- PLL feasibility study: stability and noise analysis. Senior fellow (postdoc), Analog IC Design Engineer CERN - European Organization for Nuclear Research, Switzerland July 2009  \u2013  June 2012  (3 years) Geneva Area, Switzerland - Multi-gigabit Phase-Locked Loops (PLLs); \n- Multi-gigabit serializers; \n- Clock and Data Recovery (CDR) systems; \n- Transistor level design and circuit simulation; schematics entry; full custom layout; extracted simulations; mixed-mode signal simulation of the IC from transistor level to systems level; tape out; testing and characterization of the prototypes; \n- Noise optimization of analog front-end amplifiers and PLL circuits. Marie Curie fellow, Analog IC Design Engineer CERN July 2006  \u2013  July 2009  (3 years 1 month) Geneva Area, Switzerland - Low-noise, low-power analog ASIC design for Pixel Si detectors; \n- Digital-To-Analog Converters (DACs); \n- Development, testing and characterization of front-end electronics; \n- Transistor level design and circuit simulation; schematics entry; full custom layout; extracted simulations; tape out; testing and characterization of the prototypes; Analog Engineer Intel Corporation March 2015  \u2013 Present (6 months) Lausanne Area, Switzerland Analog Engineer Intel Corporation March 2015  \u2013 Present (6 months) Lausanne Area, Switzerland Analog IC Design Engineer Lemoptix SA February 2013  \u2013 Present (2 years 7 months) Lausanne Area, Switzerland - ASIC design: analog and digital blocks for MEMS-based projection systems (concept, schematic, full custom layout, top level verification) \n- HFSS simulations of MEMS mirrors with its electronic circuits \n- lab tests of ASICs and projection systems; data analysis; Analog IC Design Engineer Lemoptix SA February 2013  \u2013 Present (2 years 7 months) Lausanne Area, Switzerland - ASIC design: analog and digital blocks for MEMS-based projection systems (concept, schematic, full custom layout, top level verification) \n- HFSS simulations of MEMS mirrors with its electronic circuits \n- lab tests of ASICs and projection systems; data analysis; Researcher, Analog IC Design Engineer AGH University of Science and Technology July 2012  \u2013  February 2013  (8 months) based at CERN, Geneva, Switzerland Design and development of a serializer and a PLL for high-rate physics experiments: \n- Schematic and full custom layout design of a 3.2 GHz serializer and a 3.2 GHz PLL.  \n- Analog and mixed-mode simulations of the schematic and extracted layout cells; veriaction; ESD protection; power routing.  \n- PLL feasibility study: stability and noise analysis. Researcher, Analog IC Design Engineer AGH University of Science and Technology July 2012  \u2013  February 2013  (8 months) based at CERN, Geneva, Switzerland Design and development of a serializer and a PLL for high-rate physics experiments: \n- Schematic and full custom layout design of a 3.2 GHz serializer and a 3.2 GHz PLL.  \n- Analog and mixed-mode simulations of the schematic and extracted layout cells; veriaction; ESD protection; power routing.  \n- PLL feasibility study: stability and noise analysis. Senior fellow (postdoc), Analog IC Design Engineer CERN - European Organization for Nuclear Research, Switzerland July 2009  \u2013  June 2012  (3 years) Geneva Area, Switzerland - Multi-gigabit Phase-Locked Loops (PLLs); \n- Multi-gigabit serializers; \n- Clock and Data Recovery (CDR) systems; \n- Transistor level design and circuit simulation; schematics entry; full custom layout; extracted simulations; mixed-mode signal simulation of the IC from transistor level to systems level; tape out; testing and characterization of the prototypes; \n- Noise optimization of analog front-end amplifiers and PLL circuits. Senior fellow (postdoc), Analog IC Design Engineer CERN - European Organization for Nuclear Research, Switzerland July 2009  \u2013  June 2012  (3 years) Geneva Area, Switzerland - Multi-gigabit Phase-Locked Loops (PLLs); \n- Multi-gigabit serializers; \n- Clock and Data Recovery (CDR) systems; \n- Transistor level design and circuit simulation; schematics entry; full custom layout; extracted simulations; mixed-mode signal simulation of the IC from transistor level to systems level; tape out; testing and characterization of the prototypes; \n- Noise optimization of analog front-end amplifiers and PLL circuits. Marie Curie fellow, Analog IC Design Engineer CERN July 2006  \u2013  July 2009  (3 years 1 month) Geneva Area, Switzerland - Low-noise, low-power analog ASIC design for Pixel Si detectors; \n- Digital-To-Analog Converters (DACs); \n- Development, testing and characterization of front-end electronics; \n- Transistor level design and circuit simulation; schematics entry; full custom layout; extracted simulations; tape out; testing and characterization of the prototypes; Marie Curie fellow, Analog IC Design Engineer CERN July 2006  \u2013  July 2009  (3 years 1 month) Geneva Area, Switzerland - Low-noise, low-power analog ASIC design for Pixel Si detectors; \n- Digital-To-Analog Converters (DACs); \n- Development, testing and characterization of front-end electronics; \n- Transistor level design and circuit simulation; schematics entry; full custom layout; extracted simulations; tape out; testing and characterization of the prototypes; Languages Polish Native or bilingual proficiency English Full professional proficiency French Elementary proficiency Polish Native or bilingual proficiency English Full professional proficiency French Elementary proficiency Polish Native or bilingual proficiency English Full professional proficiency French Elementary proficiency Native or bilingual proficiency Full professional proficiency Elementary proficiency Skills Physics Analog Circuit Design Front-end Design Noise Reduction PLL VCO DAC IC layout Simulations Matlab Mathematica ROOT Perl Script Labview LaTeX Cadence Virtuoso Cadence Virtuoso XL Cadence Spectre Cadence Virtuoso Layout... Full-custom layout Cadence Analog Artist Ultrasim Assura Physical... Calibre QRC See 10+ \u00a0 \u00a0 See less Skills  Physics Analog Circuit Design Front-end Design Noise Reduction PLL VCO DAC IC layout Simulations Matlab Mathematica ROOT Perl Script Labview LaTeX Cadence Virtuoso Cadence Virtuoso XL Cadence Spectre Cadence Virtuoso Layout... Full-custom layout Cadence Analog Artist Ultrasim Assura Physical... Calibre QRC See 10+ \u00a0 \u00a0 See less Physics Analog Circuit Design Front-end Design Noise Reduction PLL VCO DAC IC layout Simulations Matlab Mathematica ROOT Perl Script Labview LaTeX Cadence Virtuoso Cadence Virtuoso XL Cadence Spectre Cadence Virtuoso Layout... Full-custom layout Cadence Analog Artist Ultrasim Assura Physical... Calibre QRC See 10+ \u00a0 \u00a0 See less Physics Analog Circuit Design Front-end Design Noise Reduction PLL VCO DAC IC layout Simulations Matlab Mathematica ROOT Perl Script Labview LaTeX Cadence Virtuoso Cadence Virtuoso XL Cadence Spectre Cadence Virtuoso Layout... Full-custom layout Cadence Analog Artist Ultrasim Assura Physical... Calibre QRC See 10+ \u00a0 \u00a0 See less Education AGH University of Science and Technology in Cracow PhD,  Applied Physics 2005  \u2013 2010 Thesis: \"Front-end electronics in submicron CMOS technologies \nfor tracking detectors in future particle physics experiments\" AGH University of Science and Technology in Cracow MSc,  Applied Physics 2000  \u2013 2005 Thesis: \"Application of Microstrip Silicon Detectors for Position Sensitive Neutron Detection.\" \nAward for scientific achievement attributed by the Zielinscy Fundation, Krakow, Poland (2005) Activities and Societies:\u00a0 - 2004 - 2005 President of the Student Council;\n- 2002 - 2004 Member of the University Senate;\n- 2002 - 2004 Member of the Faculty Council;\n- 2000 - 2005 Member of Physics Students Scientific Interest Group \"BOZON\" (member of a management team in 2003 - 2004). AGH University of Science and Technology in Cracow PhD,  Applied Physics 2005  \u2013 2010 Thesis: \"Front-end electronics in submicron CMOS technologies \nfor tracking detectors in future particle physics experiments\" AGH University of Science and Technology in Cracow PhD,  Applied Physics 2005  \u2013 2010 Thesis: \"Front-end electronics in submicron CMOS technologies \nfor tracking detectors in future particle physics experiments\" AGH University of Science and Technology in Cracow PhD,  Applied Physics 2005  \u2013 2010 Thesis: \"Front-end electronics in submicron CMOS technologies \nfor tracking detectors in future particle physics experiments\" AGH University of Science and Technology in Cracow MSc,  Applied Physics 2000  \u2013 2005 Thesis: \"Application of Microstrip Silicon Detectors for Position Sensitive Neutron Detection.\" \nAward for scientific achievement attributed by the Zielinscy Fundation, Krakow, Poland (2005) Activities and Societies:\u00a0 - 2004 - 2005 President of the Student Council;\n- 2002 - 2004 Member of the University Senate;\n- 2002 - 2004 Member of the Faculty Council;\n- 2000 - 2005 Member of Physics Students Scientific Interest Group \"BOZON\" (member of a management team in 2003 - 2004). AGH University of Science and Technology in Cracow MSc,  Applied Physics 2000  \u2013 2005 Thesis: \"Application of Microstrip Silicon Detectors for Position Sensitive Neutron Detection.\" \nAward for scientific achievement attributed by the Zielinscy Fundation, Krakow, Poland (2005) Activities and Societies:\u00a0 - 2004 - 2005 President of the Student Council;\n- 2002 - 2004 Member of the University Senate;\n- 2002 - 2004 Member of the Faculty Council;\n- 2000 - 2005 Member of Physics Students Scientific Interest Group \"BOZON\" (member of a management team in 2003 - 2004). AGH University of Science and Technology in Cracow MSc,  Applied Physics 2000  \u2013 2005 Thesis: \"Application of Microstrip Silicon Detectors for Position Sensitive Neutron Detection.\" \nAward for scientific achievement attributed by the Zielinscy Fundation, Krakow, Poland (2005) Activities and Societies:\u00a0 - 2004 - 2005 President of the Student Council;\n- 2002 - 2004 Member of the University Senate;\n- 2002 - 2004 Member of the Faculty Council;\n- 2000 - 2005 Member of Physics Students Scientific Interest Group \"BOZON\" (member of a management team in 2003 - 2004). ", "Skills Semiconductors Test Engineering Skills  Semiconductors Test Engineering Semiconductors Test Engineering Semiconductors Test Engineering ", "Summary Felipe is very pashioned at his work. Felipe likes challenges and he is pursuing a Ph.D. He is looking continuously into path-finding activities and systems engineering implementation. Felipe lokes to work as a team. Summary Felipe is very pashioned at his work. Felipe likes challenges and he is pursuing a Ph.D. He is looking continuously into path-finding activities and systems engineering implementation. Felipe lokes to work as a team. Felipe is very pashioned at his work. Felipe likes challenges and he is pursuing a Ph.D. He is looking continuously into path-finding activities and systems engineering implementation. Felipe lokes to work as a team. Felipe is very pashioned at his work. Felipe likes challenges and he is pursuing a Ph.D. He is looking continuously into path-finding activities and systems engineering implementation. Felipe lokes to work as a team. Experience Analog Engineer Intel Corporation Analog Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Since 2008 Analog Engineer Intel Corporation Analog Engineer Intel Corporation Analog Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Since 2008 Analog Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Since 2008 Skills Semiconductors Embedded Systems ASIC IC SoC Electronics Power Delivery Signal... Skills  Semiconductors Embedded Systems ASIC IC SoC Electronics Power Delivery Signal... Semiconductors Embedded Systems ASIC IC SoC Electronics Power Delivery Signal... Semiconductors Embedded Systems ASIC IC SoC Electronics Power Delivery Signal... Education Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2015  \u2013 2018 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Master's degree,  Electrical and Electronics Engineering 2006  \u2013 2012 Research student. Full time student Universidad Aut\u00f3noma de Aguascalientes Bachelor's degree,  Electrical , Electronics and Communications Engineering , Bachelors 2000  \u2013 2005 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2015  \u2013 2018 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2015  \u2013 2018 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering 2015  \u2013 2018 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Master's degree,  Electrical and Electronics Engineering 2006  \u2013 2012 Research student. Full time student Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Master's degree,  Electrical and Electronics Engineering 2006  \u2013 2012 Research student. Full time student Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Master's degree,  Electrical and Electronics Engineering 2006  \u2013 2012 Research student. Full time student Universidad Aut\u00f3noma de Aguascalientes Bachelor's degree,  Electrical , Electronics and Communications Engineering , Bachelors 2000  \u2013 2005 Universidad Aut\u00f3noma de Aguascalientes Bachelor's degree,  Electrical , Electronics and Communications Engineering , Bachelors 2000  \u2013 2005 Universidad Aut\u00f3noma de Aguascalientes Bachelor's degree,  Electrical , Electronics and Communications Engineering , Bachelors 2000  \u2013 2005 ", "Skills Signal Integrity HFSS VNA ADS TDR Skills  Signal Integrity HFSS VNA ADS TDR Signal Integrity HFSS VNA ADS TDR Signal Integrity HFSS VNA ADS TDR ", "Skills Analog Circuit Design Analog PLL Integrated Circuit... CMOS Mixed Signal IC ASIC SoC Semiconductors VLSI Cadence Virtuoso Verilog Circuit Design EDA Low-power Design Debugging Power Management Silicon RTL design See 5+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Analog PLL Integrated Circuit... CMOS Mixed Signal IC ASIC SoC Semiconductors VLSI Cadence Virtuoso Verilog Circuit Design EDA Low-power Design Debugging Power Management Silicon RTL design See 5+ \u00a0 \u00a0 See less Analog Circuit Design Analog PLL Integrated Circuit... CMOS Mixed Signal IC ASIC SoC Semiconductors VLSI Cadence Virtuoso Verilog Circuit Design EDA Low-power Design Debugging Power Management Silicon RTL design See 5+ \u00a0 \u00a0 See less Analog Circuit Design Analog PLL Integrated Circuit... CMOS Mixed Signal IC ASIC SoC Semiconductors VLSI Cadence Virtuoso Verilog Circuit Design EDA Low-power Design Debugging Power Management Silicon RTL design See 5+ \u00a0 \u00a0 See less Honors & Awards ", "Summary SKILLS \n_________________________________________ \n \nANALOG DESIGN: \n\u2022\tCMOS Custom Circuit Design. \n\u2022\tSingle Stage MOS Amplifiers. \n\u2022\tBandgap references design. \n\u2022\tBiasing Networks, Current Mirrors. \n\u2022\tSupply Independent Biasing. \n\u2022\tDifferential Amplifiers, OTAs. \n\u2022\tMulti-stage Operational Amplifier Design. \n\u2022\tFrequency response, pole-zero analysis, feedback \n\u2022\tSlew-rate,Stability,Phase margin,Compensation \n\u2022\tThermal, shot, flicker noise in MOS circuits. \n\u2022\tFingering, Common Centroid, Inter-digitized layout  \ntechniques. \n\u2022\tMatching, offset minimization, parasitic optimization in  \nCMOS design. \n \nMIXED SIGNAL DESIGN:  \n\u2022\tProgrammable ADC,Flash, Pipelined A/D, Oversampling  \nData Converters. \n\u2022\tData Converter performance metrics: INL, DNL, SFDR,  \nSNR, ENOB, Monotonicity. \n\u2022\tSRAM and DRAM System Architectures. \n\u2022\tDesign of SRAM and DRAM system components.  \n(Sense amplifiers, Line drivers, Row/Column  \ndecoders,layout optimization.) \n\u2022\tHigh speed IO design- CML driver, Tx/Rx, Adaptive  \nEqualizer. \n\u2022\tDesign of circuits to meet ESD and latch up protection  \nrequirements. \n\u2022\tContinuous time and switched capacitor filter design. \n \nDIGITAL IC DESIGN: \n\u2022\tHigh Performance CMOS logic design.  \n\u2022\tDigital Design performance metrics: Noise margin,  \nDelay, power, fan-in, fan-out, reliability.  \n\u2022\tAsynchronous circuit design using GaSP cells. \n\u2022\tDigital design Testing (BIST, DFT,Scan-chain). \n \nSpecialties: Analog-Mixed signal design and Validation Summary SKILLS \n_________________________________________ \n \nANALOG DESIGN: \n\u2022\tCMOS Custom Circuit Design. \n\u2022\tSingle Stage MOS Amplifiers. \n\u2022\tBandgap references design. \n\u2022\tBiasing Networks, Current Mirrors. \n\u2022\tSupply Independent Biasing. \n\u2022\tDifferential Amplifiers, OTAs. \n\u2022\tMulti-stage Operational Amplifier Design. \n\u2022\tFrequency response, pole-zero analysis, feedback \n\u2022\tSlew-rate,Stability,Phase margin,Compensation \n\u2022\tThermal, shot, flicker noise in MOS circuits. \n\u2022\tFingering, Common Centroid, Inter-digitized layout  \ntechniques. \n\u2022\tMatching, offset minimization, parasitic optimization in  \nCMOS design. \n \nMIXED SIGNAL DESIGN:  \n\u2022\tProgrammable ADC,Flash, Pipelined A/D, Oversampling  \nData Converters. \n\u2022\tData Converter performance metrics: INL, DNL, SFDR,  \nSNR, ENOB, Monotonicity. \n\u2022\tSRAM and DRAM System Architectures. \n\u2022\tDesign of SRAM and DRAM system components.  \n(Sense amplifiers, Line drivers, Row/Column  \ndecoders,layout optimization.) \n\u2022\tHigh speed IO design- CML driver, Tx/Rx, Adaptive  \nEqualizer. \n\u2022\tDesign of circuits to meet ESD and latch up protection  \nrequirements. \n\u2022\tContinuous time and switched capacitor filter design. \n \nDIGITAL IC DESIGN: \n\u2022\tHigh Performance CMOS logic design.  \n\u2022\tDigital Design performance metrics: Noise margin,  \nDelay, power, fan-in, fan-out, reliability.  \n\u2022\tAsynchronous circuit design using GaSP cells. \n\u2022\tDigital design Testing (BIST, DFT,Scan-chain). \n \nSpecialties: Analog-Mixed signal design and Validation SKILLS \n_________________________________________ \n \nANALOG DESIGN: \n\u2022\tCMOS Custom Circuit Design. \n\u2022\tSingle Stage MOS Amplifiers. \n\u2022\tBandgap references design. \n\u2022\tBiasing Networks, Current Mirrors. \n\u2022\tSupply Independent Biasing. \n\u2022\tDifferential Amplifiers, OTAs. \n\u2022\tMulti-stage Operational Amplifier Design. \n\u2022\tFrequency response, pole-zero analysis, feedback \n\u2022\tSlew-rate,Stability,Phase margin,Compensation \n\u2022\tThermal, shot, flicker noise in MOS circuits. \n\u2022\tFingering, Common Centroid, Inter-digitized layout  \ntechniques. \n\u2022\tMatching, offset minimization, parasitic optimization in  \nCMOS design. \n \nMIXED SIGNAL DESIGN:  \n\u2022\tProgrammable ADC,Flash, Pipelined A/D, Oversampling  \nData Converters. \n\u2022\tData Converter performance metrics: INL, DNL, SFDR,  \nSNR, ENOB, Monotonicity. \n\u2022\tSRAM and DRAM System Architectures. \n\u2022\tDesign of SRAM and DRAM system components.  \n(Sense amplifiers, Line drivers, Row/Column  \ndecoders,layout optimization.) \n\u2022\tHigh speed IO design- CML driver, Tx/Rx, Adaptive  \nEqualizer. \n\u2022\tDesign of circuits to meet ESD and latch up protection  \nrequirements. \n\u2022\tContinuous time and switched capacitor filter design. \n \nDIGITAL IC DESIGN: \n\u2022\tHigh Performance CMOS logic design.  \n\u2022\tDigital Design performance metrics: Noise margin,  \nDelay, power, fan-in, fan-out, reliability.  \n\u2022\tAsynchronous circuit design using GaSP cells. \n\u2022\tDigital design Testing (BIST, DFT,Scan-chain). \n \nSpecialties: Analog-Mixed signal design and Validation SKILLS \n_________________________________________ \n \nANALOG DESIGN: \n\u2022\tCMOS Custom Circuit Design. \n\u2022\tSingle Stage MOS Amplifiers. \n\u2022\tBandgap references design. \n\u2022\tBiasing Networks, Current Mirrors. \n\u2022\tSupply Independent Biasing. \n\u2022\tDifferential Amplifiers, OTAs. \n\u2022\tMulti-stage Operational Amplifier Design. \n\u2022\tFrequency response, pole-zero analysis, feedback \n\u2022\tSlew-rate,Stability,Phase margin,Compensation \n\u2022\tThermal, shot, flicker noise in MOS circuits. \n\u2022\tFingering, Common Centroid, Inter-digitized layout  \ntechniques. \n\u2022\tMatching, offset minimization, parasitic optimization in  \nCMOS design. \n \nMIXED SIGNAL DESIGN:  \n\u2022\tProgrammable ADC,Flash, Pipelined A/D, Oversampling  \nData Converters. \n\u2022\tData Converter performance metrics: INL, DNL, SFDR,  \nSNR, ENOB, Monotonicity. \n\u2022\tSRAM and DRAM System Architectures. \n\u2022\tDesign of SRAM and DRAM system components.  \n(Sense amplifiers, Line drivers, Row/Column  \ndecoders,layout optimization.) \n\u2022\tHigh speed IO design- CML driver, Tx/Rx, Adaptive  \nEqualizer. \n\u2022\tDesign of circuits to meet ESD and latch up protection  \nrequirements. \n\u2022\tContinuous time and switched capacitor filter design. \n \nDIGITAL IC DESIGN: \n\u2022\tHigh Performance CMOS logic design.  \n\u2022\tDigital Design performance metrics: Noise margin,  \nDelay, power, fan-in, fan-out, reliability.  \n\u2022\tAsynchronous circuit design using GaSP cells. \n\u2022\tDigital design Testing (BIST, DFT,Scan-chain). \n \nSpecialties: Analog-Mixed signal design and Validation Experience Analog Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Folsom PLL Circuit design team Analog Engineer Intel Corporation July 2011  \u2013  February 2013  (1 year 8 months) Chandler, Arizona, USA,85226 High Speed Serdes design. \n Analog Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Folsom PLL Circuit design team Analog Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Folsom PLL Circuit design team Analog Engineer Intel Corporation July 2011  \u2013  February 2013  (1 year 8 months) Chandler, Arizona, USA,85226 High Speed Serdes design. \n Analog Engineer Intel Corporation July 2011  \u2013  February 2013  (1 year 8 months) Chandler, Arizona, USA,85226 High Speed Serdes design. \n Skills Mixed Signal PLL Analog Circuit Design Analog CMOS Circuit Design Integrated Circuit... RTL Design Simulations SystemVerilog ASIC Semiconductors Testing Skills  Mixed Signal PLL Analog Circuit Design Analog CMOS Circuit Design Integrated Circuit... RTL Design Simulations SystemVerilog ASIC Semiconductors Testing Mixed Signal PLL Analog Circuit Design Analog CMOS Circuit Design Integrated Circuit... RTL Design Simulations SystemVerilog ASIC Semiconductors Testing Mixed Signal PLL Analog Circuit Design Analog CMOS Circuit Design Integrated Circuit... RTL Design Simulations SystemVerilog ASIC Semiconductors Testing Education Portland State University Master\u2019s Degree,  Analog-Mixed Signal Engineering 2008  \u2013 2010 VIT, Pune Bachelor\u2019s Degree,  Electrical and Electronics Engineering Portland State University Master\u2019s Degree,  Analog-Mixed Signal Engineering 2008  \u2013 2010 Portland State University Master\u2019s Degree,  Analog-Mixed Signal Engineering 2008  \u2013 2010 Portland State University Master\u2019s Degree,  Analog-Mixed Signal Engineering 2008  \u2013 2010 VIT, Pune Bachelor\u2019s Degree,  Electrical and Electronics Engineering VIT, Pune Bachelor\u2019s Degree,  Electrical and Electronics Engineering VIT, Pune Bachelor\u2019s Degree,  Electrical and Electronics Engineering "]}