{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623230621965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623230621984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:53:38 2021 " "Processing started: Wed Jun 09 14:53:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623230621984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230621984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAM -c top " "Command: quartus_sta SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230621984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230622248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230627589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230627589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230627685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230627685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230629974 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230630458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230630458 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230630458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230630458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623230630458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623230630458 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230630458 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_reset_controller.sdc " "Reading SDC File: 'LPDDR2/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230630568 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230630604 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'LPDDR2/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230630617 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230630628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230630707 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230630708 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230631834 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230632044 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230632122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230632122 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230632122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230632122 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230632122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230632122 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230632166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230632166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230633181 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230633181 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230633193 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230633193 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230633197 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230633197 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230633258 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230633349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.111 " "Worst-case setup slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.111               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.150               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    2.150               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.243               0.000 altera_reserved_tck  " "   10.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.626               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   14.626               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230634275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.160               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.256               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.260               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 altera_reserved_tck  " "    0.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230634423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.761 " "Worst-case recovery slack is 9.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.761               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    9.761               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.896               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   19.896               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.490               0.000 altera_reserved_tck  " "   30.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230634468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.004 " "Worst-case removal slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.004               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 altera_reserved_tck  " "    0.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    1.630               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230634518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.757               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    0.810               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.512               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.146               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.146               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50_B5B  " "    9.731               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.707               0.000 altera_reserved_tck  " "   15.707               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.771               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   21.771               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230634543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230634543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.179 ns " "Worst Case Available Settling Time: 13.179 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230634761 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230634761 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230635290 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230636181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639233 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230639233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639365 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230639365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639676 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230639676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230639995 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230639995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.761 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 9.761" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640147 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230640147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230640282 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230640282 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640478 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640478 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640482 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640482 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  0.111   0.16" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  0.111   0.16" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640482 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.761  0.004" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  9.761  0.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640482 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640483 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.252  0.205" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.252  0.205" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640483 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640484 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230640954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230641180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230666267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230667890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230667890 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230667890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230667890 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230667890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230667890 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230667926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230667926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230668899 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230668899 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230668906 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230668906 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230668910 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230668910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.180 " "Worst-case setup slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.180               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.432               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    2.432               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.409               0.000 altera_reserved_tck  " "   10.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.522               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   14.522               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230669334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.210               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.238               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.242               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 altera_reserved_tck  " "    0.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230669499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.065 " "Worst-case recovery slack is 10.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.065               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "   10.065               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.992               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   19.992               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.595               0.000 altera_reserved_tck  " "   30.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230669608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.060 " "Worst-case removal slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.060               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 altera_reserved_tck  " "    0.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.536               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    1.536               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230669716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.671 " "Worst-case minimum pulse width slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.671               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    0.818               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.510               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.102               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.102               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50_B5B  " "    9.741               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.720               0.000 altera_reserved_tck  " "   15.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.769               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   21.769               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230669806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230669806 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.294 ns " "Worst Case Available Settling Time: 13.294 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230669955 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230669955 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230670515 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230671322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230673829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230673829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230673829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230673829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230673829 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230673829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674017 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230674017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674300 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230674300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674628 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230674628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.065 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230674840 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230674840 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230675060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230675060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230675060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230675060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230675060 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230675060 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675320 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675320 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675323 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675323 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   0.18   0.21" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   0.18   0.21" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675323 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.065   0.06" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.065   0.06" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675323 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675324 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.263  0.216" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.263  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675324 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675324 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230675923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230677120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230690851 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230692014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692014 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230692014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692014 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230692014 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692014 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230692050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692970 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692970 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230692980 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692980 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230692985 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230692985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.375               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.387               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    8.387               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.372               0.000 altera_reserved_tck  " "   13.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.529               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   18.529               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230693250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.085               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.132               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 altera_reserved_tck  " "    0.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.183               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230693507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.751 " "Worst-case recovery slack is 11.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.751               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "   11.751               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.057               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   21.057               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.625               0.000 altera_reserved_tck  " "   31.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230693693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.080 " "Worst-case removal slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.080               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 altera_reserved_tck  " "    0.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.839               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230693872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230693872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.065 " "Worst-case minimum pulse width slack is 1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.065               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    1.149               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.514               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.463               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.463               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50_B5B  " "    9.336               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.739               0.000 altera_reserved_tck  " "   15.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.277               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   22.277               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230694033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230694033 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.046 ns " "Worst Case Available Settling Time: 14.046 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230694171 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230694171 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230695096 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230695899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699166 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230699166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699428 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230699428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230699849 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230699849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700290 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230700290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.751 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 11.751" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700614 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230700614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.080 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.080" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230700999 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230700999 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701444 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701444 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701447 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701449 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.375  0.085" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.375  0.085" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701449 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 11.751   0.08" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 11.751   0.08" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701449 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701449 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.426  0.379" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.426  0.379" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701449 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230701449 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230702291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B6A " "Node: CLOCK_50_B6A was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_init:ram_init_inst\|global_reset_n CLOCK_50_B6A " "Register ram_init:ram_init_inst\|global_reset_n is being clocked by CLOCK_50_B6A" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230703663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230703663 "|top|CLOCK_50_B6A"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|wr_data\[6\] KEY\[0\] " "Latch mem_op:mem_op_inst_0\|wr_data\[6\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230703663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230703663 "|top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mem_op:mem_op_inst_0\|data\[6\] KEY\[3\] " "Latch mem_op:mem_op_inst_0\|data\[6\] is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623230703663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230703663 "|top|KEY[3]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ram_init:ram_init_inst\|LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623230703700 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230703700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230704643 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230704643 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1623230704651 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230704651 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1623230704651 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230704651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.461 " "Worst-case setup slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.461               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.965               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    8.965               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.764               0.000 altera_reserved_tck  " "   13.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230704993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.912               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   18.912               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230704993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230704993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.063               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.120               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    0.219               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230705315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.212 " "Worst-case recovery slack is 12.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.212               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "   12.212               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.240               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   21.240               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.780               0.000 altera_reserved_tck  " "   31.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230705568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.032 " "Worst-case removal slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    0.032               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 altera_reserved_tck  " "    0.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "    0.756               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230705817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230705817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.059 " "Worst-case minimum pulse width slack is 1.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk  " "    1.059               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk  " "    1.147               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock  " "    1.513               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.464               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk  " "    6.464               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50_B5B  " "    9.286               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.767               0.000 altera_reserved_tck  " "   15.767               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.274               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk  " "   22.274               0.000 ram_init_inst\|LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623230706060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230706060 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.421" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.175 ns " "Worst Case Available Settling Time: 14.175 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623230706199 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230706199 ""}
{ "Info" "0" "" "Initializing DDR database for CORE LPDDR2_p0" {  } {  } 0 0 "Initializing DDR database for CORE LPDDR2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230707350 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: LPDDR2_p0 INSTANCE: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230708122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712045 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712045 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230712045 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\} \{mem_dqs\[2\]\} \{mem_dqs\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712372 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230712372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230712798 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230712798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.063 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713277 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230713277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.212 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.212" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713574 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230713574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.032 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.032" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*\}\] \[get_registers \{\{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ram_init_inst\|*:LPDDR2_inst\|*:lpddr2_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\} " "-panel_name \{ram_init_inst\|LPDDR2_inst\|lpddr2_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1623230713925 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230713925 ""}
{ "Info" "0" "" "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" {  } {  } 0 0 "Core: LPDDR2_p0 - Instance: ram_init_inst\|LPDDR2_inst\|lpddr2_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714328 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714328 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714329 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714330 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.461  0.063" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.461  0.063" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714330 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.212  0.032" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 12.212  0.032" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714330 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714330 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.43  0.383" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.43  0.383" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714330 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" 0 0 "TimeQuest Timing Analyzer" 0 0 1623230714330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230721382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230721383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6378 " "Peak virtual memory: 6378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623230723751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:55:23 2021 " "Processing ended: Wed Jun 09 14:55:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623230723751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623230723751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623230723751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623230723751 ""}
