Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ViataEoSimulare_behav xil_defaultlib.ViataEoSimulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Entries
Compiling module xil_defaultlib.Sumator16Biti_Entries_0_3
Compiling module xil_defaultlib.Outputs
Compiling module xil_defaultlib.Sumator16Biti_Outputs_0_0
Compiling module xil_defaultlib.UAT
Compiling module xil_defaultlib.Sum4Bits
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_0_0
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_1_0
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_2_0
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_3_0
Compiling module xil_defaultlib.Sumator16Biti_UAT_0_0
Compiling module xil_defaultlib.Sumator16Biti
Compiling module xil_defaultlib.Sumator16Biti_wrapper
Compiling module xil_defaultlib.ViataEoSimulare
Compiling module xil_defaultlib.glbl
Built simulation snapshot ViataEoSimulare_behav
