{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666838397380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666838397380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 23:39:57 2022 " "Processing started: Wed Oct 26 23:39:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666838397380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666838397380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666838397380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666838397738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666838397777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666838397777 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Core.v(84) " "Verilog HDL information at Core.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666838397779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666838397780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666838397780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "MemoryController.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666838397782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666838397782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666838397784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666838397784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apll.v 1 1 " "Found 1 design units, including 1 entities, in source file apll.v" { { "Info" "ISGN_ENTITY_NAME" "1 apll " "Found entity 1: apll" {  } { { "apll.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/apll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666838397786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666838397786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller_tb " "Found entity 1: sram_controller_tb" {  } { { "MemoryController_tb.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666838397789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666838397789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDR MemoryController_tb.v(52) " "Verilog HDL Implicit Net warning at MemoryController_tb.v(52): created implicit net for \"ADDR\"" {  } { { "MemoryController_tb.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController_tb.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838397789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dram_ba MemoryController_tb.v(53) " "Verilog HDL Implicit Net warning at MemoryController_tb.v(53): created implicit net for \"dram_ba\"" {  } { { "MemoryController_tb.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController_tb.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838397789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqm MemoryController_tb.v(54) " "Verilog HDL Implicit Net warning at MemoryController_tb.v(54): created implicit net for \"dqm\"" {  } { { "MemoryController_tb.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController_tb.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838397789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666838397821 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13..0\] TopLevel.v(5) " "Output port \"LEDR\[13..0\]\" at TopLevel.v(5) has no driver" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666838397822 "|TopLevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] TopLevel.v(6) " "Output port \"LEDG\[8\]\" at TopLevel.v(6) has no driver" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666838397822 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller sram_controller:c " "Elaborating entity \"sram_controller\" for hierarchy \"sram_controller:c\"" {  } { { "TopLevel.v" "c" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core sram_controller:c\|core:m " "Elaborating entity \"core\" for hierarchy \"sram_controller:c\|core:m\"" {  } { { "MemoryController.v" "m" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397827 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we_n Core.v(127) " "Verilog HDL Always Construct warning at Core.v(127): variable \"we_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "re_n Core.v(127) " "Verilog HDL Always Construct warning at Core.v(127): variable \"re_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we_n Core.v(130) " "Verilog HDL Always Construct warning at Core.v(130): variable \"we_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "re_n Core.v(130) " "Verilog HDL Always Construct warning at Core.v(130): variable \"re_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_incom Core.v(133) " "Verilog HDL Always Construct warning at Core.v(133): variable \"rd_incom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_ready Core.v(84) " "Verilog HDL Always Construct warning at Core.v(84): inferring latch(es) for variable \"w_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_incom Core.v(84) " "Verilog HDL Always Construct warning at Core.v(84): inferring latch(es) for variable \"rd_incom\", which holds its previous value in one or more paths through the always construct" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waiting Core.v(84) " "Verilog HDL Always Construct warning at Core.v(84): inferring latch(es) for variable \"waiting\", which holds its previous value in one or more paths through the always construct" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid Core.v(84) " "Verilog HDL Always Construct warning at Core.v(84): inferring latch(es) for variable \"valid\", which holds its previous value in one or more paths through the always construct" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid Core.v(84) " "Inferred latch for \"valid\" at Core.v(84)" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waiting Core.v(84) " "Inferred latch for \"waiting\" at Core.v(84)" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_incom Core.v(84) " "Inferred latch for \"rd_incom\" at Core.v(84)" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ready Core.v(84) " "Inferred latch for \"w_ready\" at Core.v(84)" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397828 "|TopLevel|sram_controller:c|core:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface sram_controller:c\|memory_interface:c " "Elaborating entity \"memory_interface\" for hierarchy \"sram_controller:c\|memory_interface:c\"" {  } { { "MemoryController.v" "c" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryController.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397830 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mrs MemoryInterface.v(87) " "Verilog HDL Always Construct warning at MemoryInterface.v(87): variable \"mrs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in MemoryInterface.v(96) " "Verilog HDL Always Construct warning at MemoryInterface.v(96): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_l MemoryInterface.v(97) " "Verilog HDL Always Construct warning at MemoryInterface.v(97): variable \"addr_l\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "be_in MemoryInterface.v(98) " "Verilog HDL Always Construct warning at MemoryInterface.v(98): variable \"be_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in MemoryInterface.v(107) " "Verilog HDL Always Construct warning at MemoryInterface.v(107): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c MemoryInterface.v(108) " "Verilog HDL Always Construct warning at MemoryInterface.v(108): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "be_in MemoryInterface.v(109) " "Verilog HDL Always Construct warning at MemoryInterface.v(109): variable \"be_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in MemoryInterface.v(118) " "Verilog HDL Always Construct warning at MemoryInterface.v(118): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c MemoryInterface.v(119) " "Verilog HDL Always Construct warning at MemoryInterface.v(119): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "be_in MemoryInterface.v(120) " "Verilog HDL Always Construct warning at MemoryInterface.v(120): variable \"be_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in MemoryInterface.v(129) " "Verilog HDL Always Construct warning at MemoryInterface.v(129): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c MemoryInterface.v(130) " "Verilog HDL Always Construct warning at MemoryInterface.v(130): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "be_in MemoryInterface.v(131) " "Verilog HDL Always Construct warning at MemoryInterface.v(131): variable \"be_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in MemoryInterface.v(140) " "Verilog HDL Always Construct warning at MemoryInterface.v(140): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_c MemoryInterface.v(141) " "Verilog HDL Always Construct warning at MemoryInterface.v(141): variable \"addr_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "be_in MemoryInterface.v(142) " "Verilog HDL Always Construct warning at MemoryInterface.v(142): variable \"be_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ba_in MemoryInterface.v(151) " "Verilog HDL Always Construct warning at MemoryInterface.v(151): variable \"ba_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ras_n MemoryInterface.v(43) " "Verilog HDL Always Construct warning at MemoryInterface.v(43): inferring latch(es) for variable \"ras_n\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cas_n MemoryInterface.v(43) " "Verilog HDL Always Construct warning at MemoryInterface.v(43): inferring latch(es) for variable \"cas_n\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397831 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_n MemoryInterface.v(43) " "Verilog HDL Always Construct warning at MemoryInterface.v(43): inferring latch(es) for variable \"we_n\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dqm MemoryInterface.v(43) " "Verilog HDL Always Construct warning at MemoryInterface.v(43): inferring latch(es) for variable \"dqm\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ba_out MemoryInterface.v(43) " "Verilog HDL Always Construct warning at MemoryInterface.v(43): inferring latch(es) for variable \"ba_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out MemoryInterface.v(43) " "Verilog HDL Always Construct warning at MemoryInterface.v(43): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[0\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[1\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[2\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[3\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[4\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[5\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[6\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[7\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[8\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[9\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[10\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] MemoryInterface.v(43) " "Inferred latch for \"addr_out\[11\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ba_out\[0\] MemoryInterface.v(43) " "Inferred latch for \"ba_out\[0\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ba_out\[1\] MemoryInterface.v(43) " "Inferred latch for \"ba_out\[1\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dqm\[0\] MemoryInterface.v(43) " "Inferred latch for \"dqm\[0\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dqm\[1\] MemoryInterface.v(43) " "Inferred latch for \"dqm\[1\]\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_n MemoryInterface.v(43) " "Inferred latch for \"we_n\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cas_n MemoryInterface.v(43) " "Inferred latch for \"cas_n\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397832 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ras_n MemoryInterface.v(43) " "Inferred latch for \"ras_n\" at MemoryInterface.v(43)" {  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666838397833 "|TopLevel|sram_controller:c|memory_interface:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apll apll:a " "Elaborating entity \"apll\" for hierarchy \"apll:a\"" {  } { { "TopLevel.v" "a" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll apll:a\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"apll:a\|altpll:altpll_component\"" {  } { { "apll.v" "altpll_component" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/apll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "apll:a\|altpll:altpll_component " "Elaborated megafunction instantiation \"apll:a\|altpll:altpll_component\"" {  } { { "apll.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/apll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "apll:a\|altpll:altpll_component " "Instantiated megafunction \"apll:a\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=apll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=apll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666838397870 ""}  } { { "apll.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/apll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666838397870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[0\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398162 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[1\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[2\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[3\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[4\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[5\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[9\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|addr_out\[10\] " "Latch sram_controller:c\|memory_interface:c\|addr_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[3\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|dqm\[0\] " "Latch sram_controller:c\|memory_interface:c\|dqm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[3\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|dqm\[1\] " "Latch sram_controller:c\|memory_interface:c\|dqm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[3\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398163 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|ras_n " "Latch sram_controller:c\|memory_interface:c\|ras_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[3\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|cas_n " "Latch sram_controller:c\|memory_interface:c\|cas_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[3\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|memory_interface:c\|we_n " "Latch sram_controller:c\|memory_interface:c\|we_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[3\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "MemoryInterface.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/MemoryInterface.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|core:m\|waiting " "Latch sram_controller:c\|core:m\|waiting has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[1\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[1\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|core:m\|valid " "Latch sram_controller:c\|core:m\|valid has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|core:m\|rd_incom " "Latch sram_controller:c\|core:m\|rd_incom has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram_controller:c\|core:m\|w_ready " "Latch sram_controller:c\|core:m\|w_ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_controller:c\|core:m\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_controller:c\|core:m\|cur_state\[0\]" {  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666838398164 ""}  } { { "Core.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/Core.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666838398164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666838398201 "|TopLevel|DRAM_BA_0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666838398201 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/output_files/VerilogWarmup.map.smsg " "Generated suppressed messages file D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/output_files/VerilogWarmup.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666838398321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666838398426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838398426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838398460 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TopLevel.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666838398460 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666838398460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666838398461 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666838398461 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1666838398461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666838398461 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1666838398461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666838398461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666838398483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 23:39:58 2022 " "Processing ended: Wed Oct 26 23:39:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666838398483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666838398483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666838398483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666838398483 ""}
