#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 14 08:33:09 2020
# Process ID: 856
# Current directory: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14536 C:\DEV\sysnum\projet-sysnum-multiplicateur-de-matrice-ll\Vestion Materiel\artix7\artix7.xpr
# Log file: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/vivado.log
# Journal file: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 878.289 ; gain = 166.934
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 08:40:21 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 08:41:35 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 08:43:31 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 08:44:54 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 08:46:46 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 08:48:12 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Jan 14 08:49:03 2020] Launched impl_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 09:04:17 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Jan 14 09:05:16 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Jan 14 09:06:10 2020] Launched impl_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Jan 14 09:18:10 2020] Launched synth_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/synth_1/runme.log
[Tue Jan 14 09:18:10 2020] Launched impl_1...
Run output will be captured here: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/lenny.boegli/Downloads/testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/nanoProcesseur_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Accu_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accu_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Address_Decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Address_Decode
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Data_Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Data_Multiplexer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/new/IPMultMat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IPMultMat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Instruction_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Operandes_Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Operandes_Multiplexer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Operandes_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Operandes_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Output_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Output_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Sequenceur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sequenceur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Stack_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/Status_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Status_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/interrupt_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Interrupt_Manager
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/nanoControleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nanoControleur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/nanoProcesseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nanoProcesseur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity timer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sim_1/imports/Downloads/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e345d01aed547a0991b199625322bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.nanoprocesseur_package
Compiling architecture behavorial of entity xil_defaultlib.Instruction_Register [instruction_register_default]
Compiling architecture behavorial of entity xil_defaultlib.Interrupt_Manager [interrupt_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.Sequenceur [sequenceur_default]
Compiling architecture behavorial of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavorial of entity xil_defaultlib.Stack_Register [stack_register_default]
Compiling architecture behavorial of entity xil_defaultlib.Operandes_Multiplexer [operandes_multiplexer_default]
Compiling architecture behavorial of entity xil_defaultlib.Operandes_Register [operandes_register_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavorial of entity xil_defaultlib.Accu_Register [accu_register_default]
Compiling architecture behavorial of entity xil_defaultlib.Status_Register [status_register_default]
Compiling architecture structural of entity xil_defaultlib.nanoProcesseur [nanoprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Multiplexer [data_multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.Address_Decode [address_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IPMultMat [ipmultmat_default]
Compiling architecture behavioral of entity xil_defaultlib.Output_Register [output_register_default]
Compiling architecture behavorial of entity xil_defaultlib.timer [\timer(simulation=true)\]
Compiling architecture structural of entity xil_defaultlib.nanoControleur [\nanoControleur(simulation=true)...]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion -notrace
couldn't read file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 14 09:33:34 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 945.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: La simulation est en cours
Time: 0 ps  Iteration: 0  Process: /testbench/run  File: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sim_1/imports/Downloads/testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 973.445 ; gain = 28.082
run 25 ns
run 25 ns
run 25 ns
run 25 ns
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/nanoControleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nanoControleur
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sim_1/imports/Downloads/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e345d01aed547a0991b199625322bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.nanoprocesseur_package
Compiling architecture behavorial of entity xil_defaultlib.Instruction_Register [instruction_register_default]
Compiling architecture behavorial of entity xil_defaultlib.Interrupt_Manager [interrupt_manager_default]
Compiling architecture behavioral of entity xil_defaultlib.Sequenceur [sequenceur_default]
Compiling architecture behavorial of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavorial of entity xil_defaultlib.Stack_Register [stack_register_default]
Compiling architecture behavorial of entity xil_defaultlib.Operandes_Multiplexer [operandes_multiplexer_default]
Compiling architecture behavorial of entity xil_defaultlib.Operandes_Register [operandes_register_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavorial of entity xil_defaultlib.Accu_Register [accu_register_default]
Compiling architecture behavorial of entity xil_defaultlib.Status_Register [status_register_default]
Compiling architecture structural of entity xil_defaultlib.nanoProcesseur [nanoprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Multiplexer [data_multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.Address_Decode [address_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.IPMultMat [ipmultmat_default]
Compiling architecture behavioral of entity xil_defaultlib.Output_Register [output_register_default]
Compiling architecture behavorial of entity xil_defaultlib.timer [\timer(simulation=true)\]
Compiling architecture structural of entity xil_defaultlib.nanoControleur [\nanoControleur(simulation=true)...]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: La simulation est en cours
Time: 0 ps  Iteration: 0  Process: /testbench/run  File: C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sim_1/imports/Downloads/testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 976.895 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 976.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/new/IPMultMat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IPMultMat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e345d01aed547a0991b199625322bb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice 0 is already covered [C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.srcs/sources_1/imports/nanoProcesseur_src/ROM.vhd:172]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/DEV/sysnum/projet-sysnum-multiplicateur-de-matrice-ll/Vestion Materiel/artix7/artix7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 09:44:03 2020...
