$date
	Sat Jun 25 16:14:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module assign1_tb $end
$var wire 6 ! o [5:0] $end
$var reg 6 " a [5:0] $end
$var reg 5 # b [4:0] $end
$scope module uut $end
$var wire 6 $ a [5:0] $end
$var wire 5 % b [4:0] $end
$var wire 6 & o [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110100 &
b0 %
b0 $
b0 #
b0 "
b110100 !
$end
#5000
b11101 !
b11101 &
b11111 #
b11111 %
#10000
b1101 !
b1101 &
b0 #
b0 %
b111111 "
b111111 $
#20000
b11 !
b11 &
b11111 #
b11111 %
#30000
