<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='104' type='bool llvm::canReplaceReg(llvm::Register DstReg, llvm::Register SrcReg, llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='102'>/// Check if DstReg can be replaced with SrcReg depending on the register
/// constraints.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='151' u='c' c='_ZN4llvm14CombinerHelper16matchCombineCopyERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2622' u='c' c='_ZN4llvm14CombinerHelper18matchSelectSameValERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2628' u='c' c='_ZN4llvm14CombinerHelper17matchBinOpSameValERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2634' u='c' c='_ZN4llvm14CombinerHelper18matchOperandIsZeroERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2941' u='c' c='_ZN4llvm14CombinerHelper17matchRedundantAndERNS_12MachineInstrERNS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2948' u='c' c='_ZN4llvm14CombinerHelper17matchRedundantAndERNS_12MachineInstrERNS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2987' u='c' c='_ZN4llvm14CombinerHelper16matchRedundantOrERNS_12MachineInstrERNS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2994' u='c' c='_ZN4llvm14CombinerHelper16matchRedundantOrERNS_12MachineInstrERNS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='490' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21replaceRegOrBuildCopyENS_8RegisterES1_RNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_15SmallVectorImplIS15584151'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='179' ll='191' type='bool llvm::canReplaceReg(llvm::Register DstReg, llvm::Register SrcReg, llvm::MachineRegisterInfo &amp; MRI)'/>
