Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Aug 18 12:20:08 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 87
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 1          |
| TIMING-7  | Warning  | No common node between related clocks              | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 62         |
| TIMING-18 | Warning  | Missing input or output delay                      | 18         |
| TIMING-20 | Warning  | Non-clocked latch                                  | 3          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock xxx/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_0 and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin count_eenheden/count_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin count_eenheden/count_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin count_eenheden/count_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin count_eenheden/count_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin count_eenheden/enable_next_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin mux/disCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin mux/disCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin rr/X_ball_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin rr/Y_ball_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin rr/Y_paddle_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin rr/ball_fall_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin rr/direction_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin rr/direction_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin rr/direction_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin rr/direction_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin rr/qml_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin rr/qmr_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin rr/scored_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin tens/count_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin tens/count_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin tens/count_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin tens/count_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn_down relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn_reset relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn_start relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn_up relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Hsync relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on Vsync relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on vgaBlue[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on vgaBlue[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on vgaBlue[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on vgaBlue[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on vgaGreen[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on vgaGreen[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on vgaGreen[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on vgaGreen[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vgaRed[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on vgaRed[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on vgaRed[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on vgaRed[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch rr/R2_reg cannot be properly analyzed as its control pin rr/R2_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch rr/RB_reg cannot be properly analyzed as its control pin rr/RB_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch rr/R_reg cannot be properly analyzed as its control pin rr/R_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock xxx/inst/clk_in1 is created on an inappropriate internal pin xxx/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


