Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr  6 20:34:39 2023
| Host         : LAPTOP-FUP56MSR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   103 |
|    Minimum number of control sets                        |   103 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   103 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    84 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |             469 |          231 |
| No           | Yes                   | No                     |              72 |           35 |
| Yes          | No                    | No                     |              81 |           34 |
| Yes          | No                    | Yes                    |            1374 |          606 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                   Enable Signal                                                  |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  FSM_sequential_cs_reg[2]_i_2_n_0 |                                                                                                                  |                                                       |                1 |              2 |         2.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/ret_state[3]_i_1_n_0                                                               | nolabel_line30/rstn                                   |                1 |              4 |         4.00 |
|  FSM_sequential_cs_reg[2]_i_2_n_0 | nolabel_line21/nolabel_line72/TX/CNT/cnt[3]_i_1_n_0                                                              | nolabel_line30/rstn                                   |                2 |              4 |         2.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line89/count[4]_i_1_n_0                                                                   | nolabel_line30/rstn                                   |                1 |              4 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/RX/cntc                                                                            |                                                       |                2 |              4 |         2.00 |
|  FSM_sequential_cs_reg[2]_i_2_n_0 | nolabel_line21/nolabel_line72/PRINT/cnt                                                                          | nolabel_line21/nolabel_line72/PRINT/cnt[3]_i_1__2_n_0 |                1 |              4 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/RX/cntb_0                                                                          |                                                       |                1 |              4 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/RX/cnt                                                                             |                                                       |                1 |              4 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/cnt                                                                                |                                                       |                2 |              5 |         2.50 |
|  clk_ld_BUFG                      |                                                                                                                  |                                                       |                5 |              6 |         1.20 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line89/dout_tx[7]_i_1__0_n_0                                                              | nolabel_line30/rstn                                   |                1 |              7 |         7.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/str_addr[7]_i_1_n_0                                                                | nolabel_line30/rstn                                   |                3 |              8 |         2.67 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/RX/temp_1                                                                          | nolabel_line21/nolabel_line72/RX/temp0                |                1 |              8 |         8.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/RX/d_rx[7]_i_1_n_0                                                                 |                                                       |                1 |              8 |         8.00 |
|  FSM_sequential_cs_reg[2]_i_2_n_0 | nolabel_line21/nolabel_line72/PRINT/d_tx[7]_i_1_n_0                                                              |                                                       |                3 |              8 |         2.67 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/SCAN/last                                                                          |                                                       |                2 |              8 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/SCAN/din_rx[7]_i_1_n_0                                                             |                                                       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                    |                                                                                                                  | nolabel_line30/rstn                                   |                3 |             10 |         3.33 |
|  FSM_sequential_cs_reg[2]_i_2_n_0 |                                                                                                                  | nolabel_line30/rstn                                   |                6 |             13 |         2.17 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/SCAN/din_rx[7]_i_1_n_0                                                             | nolabel_line21/nolabel_line72/SCAN/din_rx[31]_i_1_n_0 |                7 |             24 |         3.43 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[31][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               25 |             32 |         1.28 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[11][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               11 |             32 |         2.91 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[17][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[14][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[2][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[24][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               13 |             32 |         2.46 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[8][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[15][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[19][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[4][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[12][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               10 |             32 |         3.20 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[26][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[18][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               19 |             32 |         1.68 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[20][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[21][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[28][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[13][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |                9 |             32 |         3.56 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[5][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[3][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               14 |             32 |         2.29 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[25][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               16 |             32 |         2.00 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[22][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[30][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               18 |             32 |         1.78 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[6][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[7][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[27][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               16 |             32 |         2.00 |
|  FSM_sequential_cs_reg[2]_i_2_n_0 | nolabel_line21/nolabel_line72/PRINT/dout_tx_reg[31]_i_1_n_0                                                      |                                                       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[29][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               19 |             32 |         1.68 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/addr_out[31]_i_1_n_0                                                               | nolabel_line30/rstn                                   |               15 |             32 |         2.13 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/d_addr[0]_i_1_n_0                                                                  | nolabel_line30/rstn                                   |                9 |             32 |         3.56 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/dout_tx[31]_i_1_n_0                                                                | nolabel_line30/rstn                                   |               15 |             32 |         2.13 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line76/i_addr[0]_i_1_n_0                                                                  | nolabel_line30/rstn                                   |                9 |             32 |         3.56 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[16][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               11 |             32 |         2.91 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line72/SCAN/E[0]                                                                          | nolabel_line30/rstn                                   |               13 |             32 |         2.46 |
|  clk_cpu_BUFG                     | nolabel_line30/pc[31]_i_1_n_0                                                                                    | nolabel_line30/rstn                                   |               19 |             32 |         1.68 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[0][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               26 |             32 |         1.23 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[10][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |                9 |             32 |         3.56 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[23][31]_i_1_n_0                                                                                | nolabel_line30/rstn                                   |               12 |             32 |         2.67 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[9][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               15 |             32 |         2.13 |
|  clk_cpu_BUFG                     | nolabel_line30/rf[1][31]_i_1_n_0                                                                                 | nolabel_line30/rstn                                   |               14 |             32 |         2.29 |
|  clk_ld_BUFG                      | nolabel_line21/nolabel_line89/din[32]_i_1_n_0                                                                    | nolabel_line30/rstn                                   |               18 |             64 |         3.56 |
|  clk_cpu_BUFG                     | nolabel_line30/ir0                                                                                               | nolabel_line30/rstn                                   |               21 |             67 |         3.19 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0     |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2176_2303_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2304_2431_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2432_2559_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2688_2815_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3200_3327_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3328_3455_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3456_3583_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0  |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0  |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0     |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line67/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_0_0_i_1_n_0 |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      | nolabel_line30/nolabel_line78/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0   |                                                       |               32 |            128 |         4.00 |
|  clk_ld_BUFG                      |                                                                                                                  | nolabel_line30/rstn                                   |               64 |            130 |         2.03 |
|  clk_cpu_BUFG                     |                                                                                                                  | nolabel_line30/rstn                                   |              193 |            388 |         2.01 |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


