// Seed: 1012289503
module module_0 #(
    parameter id_2 = 32'd49,
    parameter id_5 = 32'd21
) (
    input _id_2,
    input id_3,
    input logic id_4
    , _id_5,
    input id_6
);
  always @(posedge id_5) begin
    id_2 <= 1'b0;
    while (1'b0) id_3 <= id_5;
    id_1[id_5 : id_2] = id_6;
  end
endmodule
