SCHM0103

HEADER
{
 FREEID 856
 VARIABLES
 {
  #ARCHITECTURE="SomSub"
  #BLOCKTABLE_FILE="#LARC.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="SomSub"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="LARC-EPUSP"
  CREATIONDATE="15/11/2008"
  PAGECOUNT="2"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="A(NB - 1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (420,480)
   VERTEXES ( (2,202) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (222,463,369,498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="B(NB - 1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (420,700)
   VERTEXES ( (2,208) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (222,683,369,718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="C(NB - 1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1500,640)
   VERTEXES ( (2,327) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1552,623,1701,658)
   ALIGN 4
   MARGINS (1,1)
   PARENT 25
  }
  INSTANCE  35, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="Veum"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (780,400)
   VERTEXES ( (2,727) )
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (651,383,729,418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 35
  }
  INSTANCE  40, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Zero"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (840,1140)
   ORIENTATION 7
   VERTEXES ( (2,691) )
  }
  TEXT  41, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (823,1212,858,1274)
   ALIGN 1
   MARGINS (1,1)
   PARENT 40
   ORIENTATION 7
  }
  INSTANCE  45, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Vaum"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (780,1140)
   ORIENTATION 7
   VERTEXES ( (2,688) )
  }
  TEXT  46, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (743,1192,778,1270)
   ALIGN 1
   MARGINS (1,1)
   PARENT 45
   ORIENTATION 7
  }
  INSTANCE  50, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Sinal"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (900,1140)
   ORIENTATION 5
   VERTEXES ( (2,694) )
  }
  TEXT  51, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (882,1212,917,1279)
   ALIGN 1
   MARGINS (1,1)
   PARENT 50
   ORIENTATION 5
  }
  INSTANCE  55, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="cUla(1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (420,900)
   VERTEXES ( (2,204) )
  }
  TEXT  56, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (248,883,369,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 55
  }
  GENERIC  60, 0, 0
  {
   LABEL "Generic_1"
   TEXT "NB : integer := 8"
   RECT (260,240,640,320)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  VHDLDESIGNUNITHDR  61, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.std_logic_arith.all;\n"+
"use IEEE.std_logic_signed.all;\n"+
""
   RECT (1480,800,1980,980)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  62, 0, 0
  {
   LABEL "Generic_2"
   TEXT "Tsom : time := 5 ns"
   RECT (880,240,1180,320)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  63, 0, 0
  {
   LABEL "Generic_3"
   TEXT "Tsub : time := 5 ns"
   RECT (1200,240,1500,320)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  64, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT 
"With cUla select\n"+
"\t\tS_NB <= '0' & (A + Veum)\t\t\t\twhen \"00\",\n"+
"\t\t\t\t\t\t\t '0' & (A + B + Veum)\twhen \"01\",\n"+
"\t\t\t\t\t\t\t '0' & (B + Veum)\t\t\t  when \"10\",\n"+
"\t\t\t\t\t\t\t '0' & (A - B + Veum)\t  when \"11\",\n"+
"\t\t\t\t\t\t\t(others => '0')\t\t\t\t\twhen others;\n"+
"-- Saída de Vai um\n"+
"Vaum <= S_NB(NB) after Tsom;\n"+
"-- Resultado da Operação\n"+
"C <= S_NB(NB - 1 downto 0) after Ttrans  when cUla = \"00\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tsom  when cUla = \"01\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Ttrans  when cUla = \"10\" else\n"+
"\t\t\tS_NB(NB - 1 downto 0) after Tsub  when cUla = \"11\" else;\n"+
"-- Atualização do sinal\n"+
"Sinal <= S_NB(NB - 1) after Tsom;\n"+
"-- Atualização de Zero\n"+
"Zero <= '1'  after Tsom when S_NB = Zer else\n"+
"\t\t\t\t\t'0' after Tsom ;\n"+
""
   RECT (500,460,1420,1100)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
   VTX (  201, 205, 209, 326, 687, 690, 693, 731 )
  }
  NET BUS  66, 0, 0
  VTX  201, 0, 0
  {
   COORD (500,480)
  }
  VTX  202, 0, 0
  {
   COORD (420,480)
  }
  BUS  203, 0, 0
  {
   NET 66
   VTX 201, 202
  }
  VTX  204, 0, 0
  {
   COORD (420,900)
  }
  VTX  205, 0, 0
  {
   COORD (500,900)
  }
  NET BUS  206, 0, 0
  BUS  207, 0, 0
  {
   NET 206
   VTX 204, 205
  }
  VTX  208, 0, 0
  {
   COORD (420,700)
  }
  VTX  209, 0, 0
  {
   COORD (500,700)
  }
  NET BUS  210, 0, 0
  BUS  211, 0, 0
  {
   NET 210
   VTX 208, 209
  }
  NET WIRE  223, 0, 0
  NET WIRE  254, 0, 0
  NET WIRE  258, 0, 0
  VTX  326, 0, 0
  {
   COORD (1420,640)
  }
  VTX  327, 0, 0
  {
   COORD (1500,640)
  }
  NET BUS  328, 0, 0
  BUS  329, 0, 0
  {
   NET 328
   VTX 326, 327
  }
  ARCHITECTUREDECLARATIONS  486, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"signal S_NB : std_logic_vector (NB downto 0);\n"+
"signal Zer : std_logic_vector (NB downto 0) := (others => '0');"
   RECT (220,1320,940,1460)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  533, 0, 0
  {
   LABEL "Generic_4"
   TEXT "Ttrans : time := 5 ns"
   RECT (1520,240,1900,320)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  VTX  687, 0, 0
  {
   COORD (780,1100)
  }
  VTX  688, 0, 0
  {
   COORD (780,1140)
  }
  WIRE  689, 0, 0
  {
   NET 223
   VTX 687, 688
  }
  VTX  690, 0, 0
  {
   COORD (840,1100)
  }
  VTX  691, 0, 0
  {
   COORD (840,1140)
  }
  WIRE  692, 0, 0
  {
   NET 254
   VTX 690, 691
  }
  VTX  693, 0, 0
  {
   COORD (900,1100)
  }
  VTX  694, 0, 0
  {
   COORD (900,1140)
  }
  WIRE  695, 0, 0
  {
   NET 258
   VTX 693, 694
  }
  VTX  727, 0, 0
  {
   COORD (780,400)
  }
  VTX  728, 0, 0
  {
   COORD (980,400)
  }
  NET WIRE  729, 0, 0
  WIRE  730, 0, 0
  {
   NET 729
   VTX 727, 728
  }
  VTX  731, 0, 0
  {
   COORD (980,460)
  }
  WIRE  732, 0, 0
  {
   NET 729
   VTX 728, 731
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1282849448"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  838, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Data:"
   RECT (1180,1384,1253,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  839, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1310,1393,1448,1428)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  840, 0, 0
  {
   PAGEALIGN 10
   TEXT "Titulo:"
   RECT (1179,1444,1268,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  841, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1453,1407,1488)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  842, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1500), (1170,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  843, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  844, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  845, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1380), (1300,1500) )
  }
  LINE  846, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1260), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  847, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  848, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  849, 0, 0
  {
   PAGEALIGN 10
   TEXT "PCS-2307: Organização de Computadores"
   RECT (1420,1300,1986,1335)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  850, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1400,1260), (1400,1380) )
  }
  LINE  851, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1860,1380), (1860,1440) )
  }
  TEXT  852, 0, 0
  {
   PAGEALIGN 10
   TEXT "Pagina:"
   RECT (1718,1384,1822,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  853, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT"
   RECT (1876,1382,1998,1442)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  854, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1700,1380), (1700,1440) )
  }
  LINKBMPPICT  855, 0, 0
  {
   FILENAME ".\\..\\..\\..\\DAT\\#LARC.bmp"
   RECT (1180,1280,1380,1360)
  }
 }
 
}

