{
    "version": "0.1",
    "confs": [
        {
            "name": "W",
            "type": "P",
            "val": "21",
            "min": "1",
            "max": "32",
            "descr": "IO width"
        }
    ],
    "ports": [
        "\n            a_i -s a_i:W\n            -d 'Input port'\n\n            b_i -s b_i:W\n            -d 'Input port'\n\n            y_o -s y_o:W\n            -d 'Output port'\n            "
    ],
    "snippets": [
        {
            "verilog_code": "   assign y_o = a_i | b_i;"
        }
    ]
}
