<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>reg_addr.h source code [dpdk_1805/drivers/net/qede/base/reg_addr.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/qede/base/reg_addr.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='reg_addr.h.html'>reg_addr.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE_SHIFT" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE_SHIFT">CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE_SHIFT</dfn> \</u></td></tr>
<tr><th id="8">8</th><td><u>	0</u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE">CDU_REG_CID_ADDR_PARAMS_CONTEXT_SIZE</dfn>		( \</u></td></tr>
<tr><th id="11">11</th><td><u>		0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE_SHIFT" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE_SHIFT">CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE_SHIFT</dfn> \</u></td></tr>
<tr><th id="14">14</th><td><u>	12</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE">CDU_REG_CID_ADDR_PARAMS_BLOCK_WASTE</dfn>		( \</u></td></tr>
<tr><th id="17">17</th><td><u>		0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_NCIB_SHIFT" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_NCIB_SHIFT">CDU_REG_CID_ADDR_PARAMS_NCIB_SHIFT</dfn> \</u></td></tr>
<tr><th id="20">20</th><td><u>	24</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_NCIB" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_NCIB">CDU_REG_CID_ADDR_PARAMS_NCIB</dfn>			( \</u></td></tr>
<tr><th id="23">23</th><td><u>		0xffUL &lt;&lt; 24) /* @DPDK */</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define  <dfn class="macro" id="_M/XSDM_REG_OPERATION_GEN" data-ref="_M/XSDM_REG_OPERATION_GEN">XSDM_REG_OPERATION_GEN</dfn> \</u></td></tr>
<tr><th id="26">26</th><td><u>	0xf80408UL</u></td></tr>
<tr><th id="27">27</th><td><u>#define  <dfn class="macro" id="_M/NIG_REG_RX_BRB_OUT_EN" data-ref="_M/NIG_REG_RX_BRB_OUT_EN">NIG_REG_RX_BRB_OUT_EN</dfn> \</u></td></tr>
<tr><th id="28">28</th><td><u>	0x500e18UL</u></td></tr>
<tr><th id="29">29</th><td><u>#define  <dfn class="macro" id="_M/NIG_REG_STORM_OUT_EN" data-ref="_M/NIG_REG_STORM_OUT_EN">NIG_REG_STORM_OUT_EN</dfn> \</u></td></tr>
<tr><th id="30">30</th><td><u>	0x500e08UL</u></td></tr>
<tr><th id="31">31</th><td><u>#define  <dfn class="macro" id="_M/PSWRQ2_REG_L2P_VALIDATE_VFID" data-ref="_M/PSWRQ2_REG_L2P_VALIDATE_VFID">PSWRQ2_REG_L2P_VALIDATE_VFID</dfn> \</u></td></tr>
<tr><th id="32">32</th><td><u>	0x240c50UL</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_USE_CLIENTID_IN_TAG" data-ref="_M/PGLUE_B_REG_USE_CLIENTID_IN_TAG">PGLUE_B_REG_USE_CLIENTID_IN_TAG</dfn>	\</u></td></tr>
<tr><th id="34">34</th><td><u>	0x2aae04UL</u></td></tr>
<tr><th id="35">35</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER" data-ref="_M/PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER">PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER</dfn>	\</u></td></tr>
<tr><th id="36">36</th><td><u>	0x2aa16cUL</u></td></tr>
<tr><th id="37">37</th><td><u>#define  <dfn class="macro" id="_M/BAR0_MAP_REG_MSDM_RAM" data-ref="_M/BAR0_MAP_REG_MSDM_RAM">BAR0_MAP_REG_MSDM_RAM</dfn> \</u></td></tr>
<tr><th id="38">38</th><td><u>	0x1d00000UL</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/BAR0_MAP_REG_USDM_RAM" data-ref="_M/BAR0_MAP_REG_USDM_RAM">BAR0_MAP_REG_USDM_RAM</dfn> \</u></td></tr>
<tr><th id="40">40</th><td><u>	0x1d80000UL</u></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/BAR0_MAP_REG_PSDM_RAM" data-ref="_M/BAR0_MAP_REG_PSDM_RAM">BAR0_MAP_REG_PSDM_RAM</dfn> \</u></td></tr>
<tr><th id="42">42</th><td><u>	0x1f00000UL</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/BAR0_MAP_REG_TSDM_RAM" data-ref="_M/BAR0_MAP_REG_TSDM_RAM">BAR0_MAP_REG_TSDM_RAM</dfn> \</u></td></tr>
<tr><th id="44">44</th><td><u>	0x1c80000UL</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/NIG_REG_RX_LLH_BRB_GATE_DNTFWD_PERPF" data-ref="_M/NIG_REG_RX_LLH_BRB_GATE_DNTFWD_PERPF">NIG_REG_RX_LLH_BRB_GATE_DNTFWD_PERPF</dfn> \</u></td></tr>
<tr><th id="46">46</th><td><u>	0x5011f4UL</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/PRS_REG_SEARCH_TCP" data-ref="_M/PRS_REG_SEARCH_TCP">PRS_REG_SEARCH_TCP</dfn> \</u></td></tr>
<tr><th id="48">48</th><td><u>	0x1f0400UL</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/PRS_REG_SEARCH_UDP" data-ref="_M/PRS_REG_SEARCH_UDP">PRS_REG_SEARCH_UDP</dfn> \</u></td></tr>
<tr><th id="50">50</th><td><u>	0x1f0404UL</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/PRS_REG_SEARCH_OPENFLOW" data-ref="_M/PRS_REG_SEARCH_OPENFLOW">PRS_REG_SEARCH_OPENFLOW</dfn>	\</u></td></tr>
<tr><th id="52">52</th><td><u>	0x1f0434UL</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/TM_REG_PF_ENABLE_CONN" data-ref="_M/TM_REG_PF_ENABLE_CONN">TM_REG_PF_ENABLE_CONN</dfn> \</u></td></tr>
<tr><th id="54">54</th><td><u>	0x2c043cUL</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/TM_REG_PF_ENABLE_TASK" data-ref="_M/TM_REG_PF_ENABLE_TASK">TM_REG_PF_ENABLE_TASK</dfn> \</u></td></tr>
<tr><th id="56">56</th><td><u>	0x2c0444UL</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/TM_REG_PF_SCAN_ACTIVE_CONN" data-ref="_M/TM_REG_PF_SCAN_ACTIVE_CONN">TM_REG_PF_SCAN_ACTIVE_CONN</dfn> \</u></td></tr>
<tr><th id="58">58</th><td><u>	0x2c04fcUL</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/TM_REG_PF_SCAN_ACTIVE_TASK" data-ref="_M/TM_REG_PF_SCAN_ACTIVE_TASK">TM_REG_PF_SCAN_ACTIVE_TASK</dfn> \</u></td></tr>
<tr><th id="60">60</th><td><u>	0x2c0500UL</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_LEADING_EDGE_LATCH" data-ref="_M/IGU_REG_LEADING_EDGE_LATCH">IGU_REG_LEADING_EDGE_LATCH</dfn> \</u></td></tr>
<tr><th id="62">62</th><td><u>	0x18082cUL</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_TRAILING_EDGE_LATCH" data-ref="_M/IGU_REG_TRAILING_EDGE_LATCH">IGU_REG_TRAILING_EDGE_LATCH</dfn> \</u></td></tr>
<tr><th id="64">64</th><td><u>	0x180830UL</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_USG_CNT_PF_TX" data-ref="_M/QM_REG_USG_CNT_PF_TX">QM_REG_USG_CNT_PF_TX</dfn> \</u></td></tr>
<tr><th id="66">66</th><td><u>	0x2f2eacUL</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_USG_CNT_PF_OTHER" data-ref="_M/QM_REG_USG_CNT_PF_OTHER">QM_REG_USG_CNT_PF_OTHER</dfn>	\</u></td></tr>
<tr><th id="68">68</th><td><u>	0x2f2eb0UL</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/DORQ_REG_PF_DB_ENABLE" data-ref="_M/DORQ_REG_PF_DB_ENABLE">DORQ_REG_PF_DB_ENABLE</dfn> \</u></td></tr>
<tr><th id="70">70</th><td><u>	0x100508UL</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_PF_EN" data-ref="_M/QM_REG_PF_EN">QM_REG_PF_EN</dfn> \</u></td></tr>
<tr><th id="72">72</th><td><u>	0x2f2ea4UL</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/TCFC_REG_STRONG_ENABLE_PF" data-ref="_M/TCFC_REG_STRONG_ENABLE_PF">TCFC_REG_STRONG_ENABLE_PF</dfn> \</u></td></tr>
<tr><th id="74">74</th><td><u>	0x2d0708UL</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/CCFC_REG_STRONG_ENABLE_PF" data-ref="_M/CCFC_REG_STRONG_ENABLE_PF">CCFC_REG_STRONG_ENABLE_PF</dfn> \</u></td></tr>
<tr><th id="76">76</th><td><u>	0x2e0708UL</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_88_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_88_F0">PGLUE_B_REG_PGL_ADDR_88_F0</dfn> \</u></td></tr>
<tr><th id="78">78</th><td><u>	0x2aa404UL</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_8C_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_8C_F0">PGLUE_B_REG_PGL_ADDR_8C_F0</dfn> \</u></td></tr>
<tr><th id="80">80</th><td><u>	0x2aa408UL</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_90_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_90_F0">PGLUE_B_REG_PGL_ADDR_90_F0</dfn> \</u></td></tr>
<tr><th id="82">82</th><td><u>	0x2aa40cUL</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_94_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_94_F0">PGLUE_B_REG_PGL_ADDR_94_F0</dfn> \</u></td></tr>
<tr><th id="84">84</th><td><u>	0x2aa410UL</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_WAS_ERROR_PF_31_0_CLR" data-ref="_M/PGLUE_B_REG_WAS_ERROR_PF_31_0_CLR">PGLUE_B_REG_WAS_ERROR_PF_31_0_CLR</dfn> \</u></td></tr>
<tr><th id="86">86</th><td><u>	0x2aa138UL</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ" data-ref="_M/PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ">PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ</dfn> \</u></td></tr>
<tr><th id="88">88</th><td><u>	0x2aa174UL</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/MISC_REG_GEN_PURP_CR0" data-ref="_M/MISC_REG_GEN_PURP_CR0">MISC_REG_GEN_PURP_CR0</dfn> \</u></td></tr>
<tr><th id="90">90</th><td><u>	0x008c80UL</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/MCP_REG_SCRATCH" data-ref="_M/MCP_REG_SCRATCH">MCP_REG_SCRATCH</dfn>	\</u></td></tr>
<tr><th id="92">92</th><td><u>	0xe20000UL</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/CNIG_REG_NW_PORT_MODE_BB_B0" data-ref="_M/CNIG_REG_NW_PORT_MODE_BB_B0">CNIG_REG_NW_PORT_MODE_BB_B0</dfn> \</u></td></tr>
<tr><th id="94">94</th><td><u>	0x218200UL</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_CHIP_NUM" data-ref="_M/MISCS_REG_CHIP_NUM">MISCS_REG_CHIP_NUM</dfn> \</u></td></tr>
<tr><th id="96">96</th><td><u>	0x00976cUL</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_CHIP_REV" data-ref="_M/MISCS_REG_CHIP_REV">MISCS_REG_CHIP_REV</dfn> \</u></td></tr>
<tr><th id="98">98</th><td><u>	0x009770UL</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_CMT_ENABLED_FOR_PAIR" data-ref="_M/MISCS_REG_CMT_ENABLED_FOR_PAIR">MISCS_REG_CMT_ENABLED_FOR_PAIR</dfn> \</u></td></tr>
<tr><th id="100">100</th><td><u>	0x00971cUL</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_CHIP_TEST_REG" data-ref="_M/MISCS_REG_CHIP_TEST_REG">MISCS_REG_CHIP_TEST_REG</dfn>	\</u></td></tr>
<tr><th id="102">102</th><td><u>	0x009778UL</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_CHIP_METAL" data-ref="_M/MISCS_REG_CHIP_METAL">MISCS_REG_CHIP_METAL</dfn> \</u></td></tr>
<tr><th id="104">104</th><td><u>	0x009774UL</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/BRB_REG_HEADER_SIZE" data-ref="_M/BRB_REG_HEADER_SIZE">BRB_REG_HEADER_SIZE</dfn> \</u></td></tr>
<tr><th id="106">106</th><td><u>	0x340804UL</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/BTB_REG_HEADER_SIZE" data-ref="_M/BTB_REG_HEADER_SIZE">BTB_REG_HEADER_SIZE</dfn> \</u></td></tr>
<tr><th id="108">108</th><td><u>	0xdb0804UL</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/CAU_REG_LONG_TIMEOUT_THRESHOLD" data-ref="_M/CAU_REG_LONG_TIMEOUT_THRESHOLD">CAU_REG_LONG_TIMEOUT_THRESHOLD</dfn> \</u></td></tr>
<tr><th id="110">110</th><td><u>	0x1c0708UL</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/CCFC_REG_ACTIVITY_COUNTER" data-ref="_M/CCFC_REG_ACTIVITY_COUNTER">CCFC_REG_ACTIVITY_COUNTER</dfn> \</u></td></tr>
<tr><th id="112">112</th><td><u>	0x2e8800UL</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS" data-ref="_M/CDU_REG_CID_ADDR_PARAMS">CDU_REG_CID_ADDR_PARAMS</dfn>	\</u></td></tr>
<tr><th id="114">114</th><td><u>	0x580900UL</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/DBG_REG_CLIENT_ENABLE" data-ref="_M/DBG_REG_CLIENT_ENABLE">DBG_REG_CLIENT_ENABLE</dfn> \</u></td></tr>
<tr><th id="116">116</th><td><u>	0x010004UL</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_INIT" data-ref="_M/DMAE_REG_INIT">DMAE_REG_INIT</dfn> \</u></td></tr>
<tr><th id="118">118</th><td><u>	0x00c000UL</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/DORQ_REG_IFEN" data-ref="_M/DORQ_REG_IFEN">DORQ_REG_IFEN</dfn> \</u></td></tr>
<tr><th id="120">120</th><td><u>	0x100040UL</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/GRC_REG_TIMEOUT_EN" data-ref="_M/GRC_REG_TIMEOUT_EN">GRC_REG_TIMEOUT_EN</dfn> \</u></td></tr>
<tr><th id="122">122</th><td><u>	0x050404UL</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_BLOCK_CONFIGURATION" data-ref="_M/IGU_REG_BLOCK_CONFIGURATION">IGU_REG_BLOCK_CONFIGURATION</dfn> \</u></td></tr>
<tr><th id="124">124</th><td><u>	0x180040UL</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/MCM_REG_INIT" data-ref="_M/MCM_REG_INIT">MCM_REG_INIT</dfn> \</u></td></tr>
<tr><th id="126">126</th><td><u>	0x1200000UL</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/MCP2_REG_DBG_DWORD_ENABLE" data-ref="_M/MCP2_REG_DBG_DWORD_ENABLE">MCP2_REG_DBG_DWORD_ENABLE</dfn> \</u></td></tr>
<tr><th id="128">128</th><td><u>	0x052404UL</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/MISC_REG_PORT_MODE" data-ref="_M/MISC_REG_PORT_MODE">MISC_REG_PORT_MODE</dfn> \</u></td></tr>
<tr><th id="130">130</th><td><u>	0x008c00UL</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_BLOCK_256B_EN" data-ref="_M/MISC_REG_BLOCK_256B_EN">MISC_REG_BLOCK_256B_EN</dfn> \</u></td></tr>
<tr><th id="132">132</th><td><u>	0x008c14UL</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_RESET_PL_HV" data-ref="_M/MISCS_REG_RESET_PL_HV">MISCS_REG_RESET_PL_HV</dfn> \</u></td></tr>
<tr><th id="134">134</th><td><u>	0x009060UL</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_CLK_100G_MODE" data-ref="_M/MISCS_REG_CLK_100G_MODE">MISCS_REG_CLK_100G_MODE</dfn>	\</u></td></tr>
<tr><th id="136">136</th><td><u>	0x009070UL</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_RESET_PL_HV_2" data-ref="_M/MISCS_REG_RESET_PL_HV_2">MISCS_REG_RESET_PL_HV_2</dfn> \</u></td></tr>
<tr><th id="138">138</th><td><u>	0x009150UL</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/MSDM_REG_ENABLE_IN1" data-ref="_M/MSDM_REG_ENABLE_IN1">MSDM_REG_ENABLE_IN1</dfn> \</u></td></tr>
<tr><th id="140">140</th><td><u>	0xfc0004UL</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/MSEM_REG_ENABLE_IN" data-ref="_M/MSEM_REG_ENABLE_IN">MSEM_REG_ENABLE_IN</dfn> \</u></td></tr>
<tr><th id="142">142</th><td><u>	0x1800004UL</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/NIG_REG_CM_HDR" data-ref="_M/NIG_REG_CM_HDR">NIG_REG_CM_HDR</dfn> \</u></td></tr>
<tr><th id="144">144</th><td><u>	0x500840UL</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/NCSI_REG_CONFIG" data-ref="_M/NCSI_REG_CONFIG">NCSI_REG_CONFIG</dfn>	\</u></td></tr>
<tr><th id="146">146</th><td><u>	0x040200UL</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_RBC_DONE" data-ref="_M/PSWRQ2_REG_RBC_DONE">PSWRQ2_REG_RBC_DONE</dfn> \</u></td></tr>
<tr><th id="148">148</th><td><u>	0x240000UL</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CFG_DONE" data-ref="_M/PSWRQ2_REG_CFG_DONE">PSWRQ2_REG_CFG_DONE</dfn> \</u></td></tr>
<tr><th id="150">150</th><td><u>	0x240004UL</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/PBF_REG_INIT" data-ref="_M/PBF_REG_INIT">PBF_REG_INIT</dfn> \</u></td></tr>
<tr><th id="152">152</th><td><u>	0xd80000UL</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/PTU_REG_ATC_INIT_ARRAY" data-ref="_M/PTU_REG_ATC_INIT_ARRAY">PTU_REG_ATC_INIT_ARRAY</dfn> \</u></td></tr>
<tr><th id="154">154</th><td><u>	0x560000UL</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/PCM_REG_INIT" data-ref="_M/PCM_REG_INIT">PCM_REG_INIT</dfn> \</u></td></tr>
<tr><th id="156">156</th><td><u>	0x1100000UL</u></td></tr>
<tr><th id="157">157</th><td><u>#define  <dfn class="macro" id="_M/PGLUE_B_REG_ADMIN_PER_PF_REGION" data-ref="_M/PGLUE_B_REG_ADMIN_PER_PF_REGION">PGLUE_B_REG_ADMIN_PER_PF_REGION</dfn>	\</u></td></tr>
<tr><th id="158">158</th><td><u>	0x2a9000UL</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/PRM_REG_DISABLE_PRM" data-ref="_M/PRM_REG_DISABLE_PRM">PRM_REG_DISABLE_PRM</dfn> \</u></td></tr>
<tr><th id="160">160</th><td><u>	0x230000UL</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/PRS_REG_SOFT_RST" data-ref="_M/PRS_REG_SOFT_RST">PRS_REG_SOFT_RST</dfn> \</u></td></tr>
<tr><th id="162">162</th><td><u>	0x1f0000UL</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/PSDM_REG_ENABLE_IN1" data-ref="_M/PSDM_REG_ENABLE_IN1">PSDM_REG_ENABLE_IN1</dfn> \</u></td></tr>
<tr><th id="164">164</th><td><u>	0xfa0004UL</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/PSEM_REG_ENABLE_IN" data-ref="_M/PSEM_REG_ENABLE_IN">PSEM_REG_ENABLE_IN</dfn> \</u></td></tr>
<tr><th id="166">166</th><td><u>	0x1600004UL</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/PSWRQ_REG_DBG_SELECT" data-ref="_M/PSWRQ_REG_DBG_SELECT">PSWRQ_REG_DBG_SELECT</dfn> \</u></td></tr>
<tr><th id="168">168</th><td><u>	0x280020UL</u></td></tr>
<tr><th id="169">169</th><td><u>#define  <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_P_SIZE" data-ref="_M/PSWRQ2_REG_CDUT_P_SIZE">PSWRQ2_REG_CDUT_P_SIZE</dfn> \</u></td></tr>
<tr><th id="170">170</th><td><u>	0x24000cUL</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/PSWHST_REG_DISCARD_INTERNAL_WRITES" data-ref="_M/PSWHST_REG_DISCARD_INTERNAL_WRITES">PSWHST_REG_DISCARD_INTERNAL_WRITES</dfn> \</u></td></tr>
<tr><th id="172">172</th><td><u>	0x2a0040UL</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/PSWHST2_REG_DBGSYN_ALMOST_FULL_THR" data-ref="_M/PSWHST2_REG_DBGSYN_ALMOST_FULL_THR">PSWHST2_REG_DBGSYN_ALMOST_FULL_THR</dfn> \</u></td></tr>
<tr><th id="174">174</th><td><u>	0x29e050UL</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/PSWRD_REG_DBG_SELECT" data-ref="_M/PSWRD_REG_DBG_SELECT">PSWRD_REG_DBG_SELECT</dfn> \</u></td></tr>
<tr><th id="176">176</th><td><u>	0x29c040UL</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/PSWRD2_REG_CONF11" data-ref="_M/PSWRD2_REG_CONF11">PSWRD2_REG_CONF11</dfn> \</u></td></tr>
<tr><th id="178">178</th><td><u>	0x29d064UL</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/PSWWR_REG_USDM_FULL_TH" data-ref="_M/PSWWR_REG_USDM_FULL_TH">PSWWR_REG_USDM_FULL_TH</dfn> \</u></td></tr>
<tr><th id="180">180</th><td><u>	0x29a040UL</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/PSWWR2_REG_CDU_FULL_TH2" data-ref="_M/PSWWR2_REG_CDU_FULL_TH2">PSWWR2_REG_CDU_FULL_TH2</dfn>	\</u></td></tr>
<tr><th id="182">182</th><td><u>	0x29b040UL</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_MAXPQSIZE_0" data-ref="_M/QM_REG_MAXPQSIZE_0">QM_REG_MAXPQSIZE_0</dfn> \</u></td></tr>
<tr><th id="184">184</th><td><u>	0x2f0434UL</u></td></tr>
<tr><th id="185">185</th><td><u>#define  <dfn class="macro" id="_M/RSS_REG_RSS_INIT_EN" data-ref="_M/RSS_REG_RSS_INIT_EN">RSS_REG_RSS_INIT_EN</dfn> \</u></td></tr>
<tr><th id="186">186</th><td><u>	0x238804UL</u></td></tr>
<tr><th id="187">187</th><td><u>#define  <dfn class="macro" id="_M/RDIF_REG_STOP_ON_ERROR" data-ref="_M/RDIF_REG_STOP_ON_ERROR">RDIF_REG_STOP_ON_ERROR</dfn> \</u></td></tr>
<tr><th id="188">188</th><td><u>	0x300040UL</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/SRC_REG_SOFT_RST" data-ref="_M/SRC_REG_SOFT_RST">SRC_REG_SOFT_RST</dfn> \</u></td></tr>
<tr><th id="190">190</th><td><u>	0x23874cUL</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/TCFC_REG_ACTIVITY_COUNTER" data-ref="_M/TCFC_REG_ACTIVITY_COUNTER">TCFC_REG_ACTIVITY_COUNTER</dfn> \</u></td></tr>
<tr><th id="192">192</th><td><u>	0x2d8800UL</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/TCM_REG_INIT" data-ref="_M/TCM_REG_INIT">TCM_REG_INIT</dfn> \</u></td></tr>
<tr><th id="194">194</th><td><u>	0x1180000UL</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/TM_REG_PXP_READ_DATA_FIFO_INIT" data-ref="_M/TM_REG_PXP_READ_DATA_FIFO_INIT">TM_REG_PXP_READ_DATA_FIFO_INIT</dfn> \</u></td></tr>
<tr><th id="196">196</th><td><u>	0x2c0014UL</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/TSDM_REG_ENABLE_IN1" data-ref="_M/TSDM_REG_ENABLE_IN1">TSDM_REG_ENABLE_IN1</dfn> \</u></td></tr>
<tr><th id="198">198</th><td><u>	0xfb0004UL</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/TSEM_REG_ENABLE_IN" data-ref="_M/TSEM_REG_ENABLE_IN">TSEM_REG_ENABLE_IN</dfn> \</u></td></tr>
<tr><th id="200">200</th><td><u>	0x1700004UL</u></td></tr>
<tr><th id="201">201</th><td><u>#define  <dfn class="macro" id="_M/TDIF_REG_STOP_ON_ERROR" data-ref="_M/TDIF_REG_STOP_ON_ERROR">TDIF_REG_STOP_ON_ERROR</dfn> \</u></td></tr>
<tr><th id="202">202</th><td><u>	0x310040UL</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/UCM_REG_INIT" data-ref="_M/UCM_REG_INIT">UCM_REG_INIT</dfn> \</u></td></tr>
<tr><th id="204">204</th><td><u>	0x1280000UL</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/UMAC_REG_IPG_HD_BKP_CNTL_BB_B0" data-ref="_M/UMAC_REG_IPG_HD_BKP_CNTL_BB_B0">UMAC_REG_IPG_HD_BKP_CNTL_BB_B0</dfn> \</u></td></tr>
<tr><th id="206">206</th><td><u>	0x051004UL</u></td></tr>
<tr><th id="207">207</th><td><u>#define  <dfn class="macro" id="_M/USDM_REG_ENABLE_IN1" data-ref="_M/USDM_REG_ENABLE_IN1">USDM_REG_ENABLE_IN1</dfn> \</u></td></tr>
<tr><th id="208">208</th><td><u>	0xfd0004UL</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/USEM_REG_ENABLE_IN" data-ref="_M/USEM_REG_ENABLE_IN">USEM_REG_ENABLE_IN</dfn> \</u></td></tr>
<tr><th id="210">210</th><td><u>	0x1900004UL</u></td></tr>
<tr><th id="211">211</th><td><u>#define  <dfn class="macro" id="_M/XCM_REG_INIT" data-ref="_M/XCM_REG_INIT">XCM_REG_INIT</dfn> \</u></td></tr>
<tr><th id="212">212</th><td><u>	0x1000000UL</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/XSDM_REG_ENABLE_IN1" data-ref="_M/XSDM_REG_ENABLE_IN1">XSDM_REG_ENABLE_IN1</dfn> \</u></td></tr>
<tr><th id="214">214</th><td><u>	0xf80004UL</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/XSEM_REG_ENABLE_IN" data-ref="_M/XSEM_REG_ENABLE_IN">XSEM_REG_ENABLE_IN</dfn> \</u></td></tr>
<tr><th id="216">216</th><td><u>	0x1400004UL</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/YCM_REG_INIT" data-ref="_M/YCM_REG_INIT">YCM_REG_INIT</dfn> \</u></td></tr>
<tr><th id="218">218</th><td><u>	0x1080000UL</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/YSDM_REG_ENABLE_IN1" data-ref="_M/YSDM_REG_ENABLE_IN1">YSDM_REG_ENABLE_IN1</dfn> \</u></td></tr>
<tr><th id="220">220</th><td><u>	0xf90004UL</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/YSEM_REG_ENABLE_IN" data-ref="_M/YSEM_REG_ENABLE_IN">YSEM_REG_ENABLE_IN</dfn> \</u></td></tr>
<tr><th id="222">222</th><td><u>	0x1500004UL</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/XYLD_REG_SCBD_STRICT_PRIO" data-ref="_M/XYLD_REG_SCBD_STRICT_PRIO">XYLD_REG_SCBD_STRICT_PRIO</dfn> \</u></td></tr>
<tr><th id="224">224</th><td><u>	0x4c0000UL</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/TMLD_REG_SCBD_STRICT_PRIO" data-ref="_M/TMLD_REG_SCBD_STRICT_PRIO">TMLD_REG_SCBD_STRICT_PRIO</dfn> \</u></td></tr>
<tr><th id="226">226</th><td><u>	0x4d0000UL</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/MULD_REG_SCBD_STRICT_PRIO" data-ref="_M/MULD_REG_SCBD_STRICT_PRIO">MULD_REG_SCBD_STRICT_PRIO</dfn> \</u></td></tr>
<tr><th id="228">228</th><td><u>	0x4e0000UL</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/YULD_REG_SCBD_STRICT_PRIO" data-ref="_M/YULD_REG_SCBD_STRICT_PRIO">YULD_REG_SCBD_STRICT_PRIO</dfn> \</u></td></tr>
<tr><th id="230">230</th><td><u>	0x4c8000UL</u></td></tr>
<tr><th id="231">231</th><td><u>#define  <dfn class="macro" id="_M/MISC_REG_SHARED_MEM_ADDR" data-ref="_M/MISC_REG_SHARED_MEM_ADDR">MISC_REG_SHARED_MEM_ADDR</dfn> \</u></td></tr>
<tr><th id="232">232</th><td><u>	0x008c20UL</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C0" data-ref="_M/DMAE_REG_GO_C0">DMAE_REG_GO_C0</dfn> \</u></td></tr>
<tr><th id="234">234</th><td><u>	0x00c048UL</u></td></tr>
<tr><th id="235">235</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C1" data-ref="_M/DMAE_REG_GO_C1">DMAE_REG_GO_C1</dfn> \</u></td></tr>
<tr><th id="236">236</th><td><u>	0x00c04cUL</u></td></tr>
<tr><th id="237">237</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C2" data-ref="_M/DMAE_REG_GO_C2">DMAE_REG_GO_C2</dfn> \</u></td></tr>
<tr><th id="238">238</th><td><u>	0x00c050UL</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C3" data-ref="_M/DMAE_REG_GO_C3">DMAE_REG_GO_C3</dfn> \</u></td></tr>
<tr><th id="240">240</th><td><u>	0x00c054UL</u></td></tr>
<tr><th id="241">241</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C4" data-ref="_M/DMAE_REG_GO_C4">DMAE_REG_GO_C4</dfn> \</u></td></tr>
<tr><th id="242">242</th><td><u>	0x00c058UL</u></td></tr>
<tr><th id="243">243</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C5" data-ref="_M/DMAE_REG_GO_C5">DMAE_REG_GO_C5</dfn> \</u></td></tr>
<tr><th id="244">244</th><td><u>	0x00c05cUL</u></td></tr>
<tr><th id="245">245</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C6" data-ref="_M/DMAE_REG_GO_C6">DMAE_REG_GO_C6</dfn> \</u></td></tr>
<tr><th id="246">246</th><td><u>	0x00c060UL</u></td></tr>
<tr><th id="247">247</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C7" data-ref="_M/DMAE_REG_GO_C7">DMAE_REG_GO_C7</dfn> \</u></td></tr>
<tr><th id="248">248</th><td><u>	0x00c064UL</u></td></tr>
<tr><th id="249">249</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C8" data-ref="_M/DMAE_REG_GO_C8">DMAE_REG_GO_C8</dfn> \</u></td></tr>
<tr><th id="250">250</th><td><u>	0x00c068UL</u></td></tr>
<tr><th id="251">251</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C9" data-ref="_M/DMAE_REG_GO_C9">DMAE_REG_GO_C9</dfn> \</u></td></tr>
<tr><th id="252">252</th><td><u>	0x00c06cUL</u></td></tr>
<tr><th id="253">253</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C10" data-ref="_M/DMAE_REG_GO_C10">DMAE_REG_GO_C10</dfn>	\</u></td></tr>
<tr><th id="254">254</th><td><u>	0x00c070UL</u></td></tr>
<tr><th id="255">255</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C11" data-ref="_M/DMAE_REG_GO_C11">DMAE_REG_GO_C11</dfn>	\</u></td></tr>
<tr><th id="256">256</th><td><u>	0x00c074UL</u></td></tr>
<tr><th id="257">257</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C12" data-ref="_M/DMAE_REG_GO_C12">DMAE_REG_GO_C12</dfn>	\</u></td></tr>
<tr><th id="258">258</th><td><u>	0x00c078UL</u></td></tr>
<tr><th id="259">259</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C13" data-ref="_M/DMAE_REG_GO_C13">DMAE_REG_GO_C13</dfn>	\</u></td></tr>
<tr><th id="260">260</th><td><u>	0x00c07cUL</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C14" data-ref="_M/DMAE_REG_GO_C14">DMAE_REG_GO_C14</dfn>	\</u></td></tr>
<tr><th id="262">262</th><td><u>	0x00c080UL</u></td></tr>
<tr><th id="263">263</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C15" data-ref="_M/DMAE_REG_GO_C15">DMAE_REG_GO_C15</dfn>	\</u></td></tr>
<tr><th id="264">264</th><td><u>	0x00c084UL</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C16" data-ref="_M/DMAE_REG_GO_C16">DMAE_REG_GO_C16</dfn>	\</u></td></tr>
<tr><th id="266">266</th><td><u>	0x00c088UL</u></td></tr>
<tr><th id="267">267</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C17" data-ref="_M/DMAE_REG_GO_C17">DMAE_REG_GO_C17</dfn>	\</u></td></tr>
<tr><th id="268">268</th><td><u>	0x00c08cUL</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C18" data-ref="_M/DMAE_REG_GO_C18">DMAE_REG_GO_C18</dfn>	\</u></td></tr>
<tr><th id="270">270</th><td><u>	0x00c090UL</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C19" data-ref="_M/DMAE_REG_GO_C19">DMAE_REG_GO_C19</dfn>	\</u></td></tr>
<tr><th id="272">272</th><td><u>	0x00c094UL</u></td></tr>
<tr><th id="273">273</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C20" data-ref="_M/DMAE_REG_GO_C20">DMAE_REG_GO_C20</dfn>	\</u></td></tr>
<tr><th id="274">274</th><td><u>	0x00c098UL</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C21" data-ref="_M/DMAE_REG_GO_C21">DMAE_REG_GO_C21</dfn>	\</u></td></tr>
<tr><th id="276">276</th><td><u>	0x00c09cUL</u></td></tr>
<tr><th id="277">277</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C22" data-ref="_M/DMAE_REG_GO_C22">DMAE_REG_GO_C22</dfn>	\</u></td></tr>
<tr><th id="278">278</th><td><u>	0x00c0a0UL</u></td></tr>
<tr><th id="279">279</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C23" data-ref="_M/DMAE_REG_GO_C23">DMAE_REG_GO_C23</dfn>	\</u></td></tr>
<tr><th id="280">280</th><td><u>	0x00c0a4UL</u></td></tr>
<tr><th id="281">281</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C24" data-ref="_M/DMAE_REG_GO_C24">DMAE_REG_GO_C24</dfn>	\</u></td></tr>
<tr><th id="282">282</th><td><u>	0x00c0a8UL</u></td></tr>
<tr><th id="283">283</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C25" data-ref="_M/DMAE_REG_GO_C25">DMAE_REG_GO_C25</dfn>	\</u></td></tr>
<tr><th id="284">284</th><td><u>	0x00c0acUL</u></td></tr>
<tr><th id="285">285</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C26" data-ref="_M/DMAE_REG_GO_C26">DMAE_REG_GO_C26</dfn>	\</u></td></tr>
<tr><th id="286">286</th><td><u>	0x00c0b0UL</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C27" data-ref="_M/DMAE_REG_GO_C27">DMAE_REG_GO_C27</dfn>	\</u></td></tr>
<tr><th id="288">288</th><td><u>	0x00c0b4UL</u></td></tr>
<tr><th id="289">289</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C28" data-ref="_M/DMAE_REG_GO_C28">DMAE_REG_GO_C28</dfn>	\</u></td></tr>
<tr><th id="290">290</th><td><u>	0x00c0b8UL</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C29" data-ref="_M/DMAE_REG_GO_C29">DMAE_REG_GO_C29</dfn>	\</u></td></tr>
<tr><th id="292">292</th><td><u>	0x00c0bcUL</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C30" data-ref="_M/DMAE_REG_GO_C30">DMAE_REG_GO_C30</dfn>	\</u></td></tr>
<tr><th id="294">294</th><td><u>	0x00c0c0UL</u></td></tr>
<tr><th id="295">295</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_GO_C31" data-ref="_M/DMAE_REG_GO_C31">DMAE_REG_GO_C31</dfn>	\</u></td></tr>
<tr><th id="296">296</th><td><u>	0x00c0c4UL</u></td></tr>
<tr><th id="297">297</th><td><u>#define  <dfn class="macro" id="_M/DMAE_REG_CMD_MEM" data-ref="_M/DMAE_REG_CMD_MEM">DMAE_REG_CMD_MEM</dfn> \</u></td></tr>
<tr><th id="298">298</th><td><u>	0x00c800UL</u></td></tr>
<tr><th id="299">299</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_0" data-ref="_M/QM_REG_MAXPQSIZETXSEL_0">QM_REG_MAXPQSIZETXSEL_0</dfn>	\</u></td></tr>
<tr><th id="300">300</th><td><u>	0x2f0440UL</u></td></tr>
<tr><th id="301">301</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_SDMCMDREADY" data-ref="_M/QM_REG_SDMCMDREADY">QM_REG_SDMCMDREADY</dfn> \</u></td></tr>
<tr><th id="302">302</th><td><u>	0x2f1e10UL</u></td></tr>
<tr><th id="303">303</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_SDMCMDADDR" data-ref="_M/QM_REG_SDMCMDADDR">QM_REG_SDMCMDADDR</dfn> \</u></td></tr>
<tr><th id="304">304</th><td><u>	0x2f1e04UL</u></td></tr>
<tr><th id="305">305</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_SDMCMDDATALSB" data-ref="_M/QM_REG_SDMCMDDATALSB">QM_REG_SDMCMDDATALSB</dfn> \</u></td></tr>
<tr><th id="306">306</th><td><u>	0x2f1e08UL</u></td></tr>
<tr><th id="307">307</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_SDMCMDDATAMSB" data-ref="_M/QM_REG_SDMCMDDATAMSB">QM_REG_SDMCMDDATAMSB</dfn> \</u></td></tr>
<tr><th id="308">308</th><td><u>	0x2f1e0cUL</u></td></tr>
<tr><th id="309">309</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_SDMCMDGO" data-ref="_M/QM_REG_SDMCMDGO">QM_REG_SDMCMDGO</dfn>	\</u></td></tr>
<tr><th id="310">310</th><td><u>	0x2f1e14UL</u></td></tr>
<tr><th id="311">311</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_RLPFCRD" data-ref="_M/QM_REG_RLPFCRD">QM_REG_RLPFCRD</dfn> \</u></td></tr>
<tr><th id="312">312</th><td><u>	0x2f4d80UL</u></td></tr>
<tr><th id="313">313</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_RLPFINCVAL" data-ref="_M/QM_REG_RLPFINCVAL">QM_REG_RLPFINCVAL</dfn> \</u></td></tr>
<tr><th id="314">314</th><td><u>	0x2f4c80UL</u></td></tr>
<tr><th id="315">315</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_RLGLBLCRD" data-ref="_M/QM_REG_RLGLBLCRD">QM_REG_RLGLBLCRD</dfn> \</u></td></tr>
<tr><th id="316">316</th><td><u>	0x2f4400UL</u></td></tr>
<tr><th id="317">317</th><td><u>#define  <dfn class="macro" id="_M/QM_REG_RLGLBLINCVAL" data-ref="_M/QM_REG_RLGLBLINCVAL">QM_REG_RLGLBLINCVAL</dfn> \</u></td></tr>
<tr><th id="318">318</th><td><u>	0x2f3400UL</u></td></tr>
<tr><th id="319">319</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_ATTENTION_ENABLE" data-ref="_M/IGU_REG_ATTENTION_ENABLE">IGU_REG_ATTENTION_ENABLE</dfn> \</u></td></tr>
<tr><th id="320">320</th><td><u>	0x18083cUL</u></td></tr>
<tr><th id="321">321</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_ATTN_MSG_ADDR_L" data-ref="_M/IGU_REG_ATTN_MSG_ADDR_L">IGU_REG_ATTN_MSG_ADDR_L</dfn>	\</u></td></tr>
<tr><th id="322">322</th><td><u>	0x180820UL</u></td></tr>
<tr><th id="323">323</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_ATTN_MSG_ADDR_H" data-ref="_M/IGU_REG_ATTN_MSG_ADDR_H">IGU_REG_ATTN_MSG_ADDR_H</dfn>	\</u></td></tr>
<tr><th id="324">324</th><td><u>	0x180824UL</u></td></tr>
<tr><th id="325">325</th><td><u>#define  <dfn class="macro" id="_M/MISC_REG_AEU_GENERAL_ATTN_0" data-ref="_M/MISC_REG_AEU_GENERAL_ATTN_0">MISC_REG_AEU_GENERAL_ATTN_0</dfn> \</u></td></tr>
<tr><th id="326">326</th><td><u>	0x008400UL</u></td></tr>
<tr><th id="327">327</th><td><u>#define  <dfn class="macro" id="_M/CAU_REG_SB_ADDR_MEMORY" data-ref="_M/CAU_REG_SB_ADDR_MEMORY">CAU_REG_SB_ADDR_MEMORY</dfn> \</u></td></tr>
<tr><th id="328">328</th><td><u>	0x1c8000UL</u></td></tr>
<tr><th id="329">329</th><td><u>#define  <dfn class="macro" id="_M/CAU_REG_SB_VAR_MEMORY" data-ref="_M/CAU_REG_SB_VAR_MEMORY">CAU_REG_SB_VAR_MEMORY</dfn> \</u></td></tr>
<tr><th id="330">330</th><td><u>	0x1c6000UL</u></td></tr>
<tr><th id="331">331</th><td><u>#define  <dfn class="macro" id="_M/CAU_REG_PI_MEMORY" data-ref="_M/CAU_REG_PI_MEMORY">CAU_REG_PI_MEMORY</dfn> \</u></td></tr>
<tr><th id="332">332</th><td><u>	0x1d0000UL</u></td></tr>
<tr><th id="333">333</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_PF_CONFIGURATION" data-ref="_M/IGU_REG_PF_CONFIGURATION">IGU_REG_PF_CONFIGURATION</dfn> \</u></td></tr>
<tr><th id="334">334</th><td><u>	0x180800UL</u></td></tr>
<tr><th id="335">335</th><td><u>#define  <dfn class="macro" id="_M/MISC_REG_AEU_ENABLE1_IGU_OUT_0" data-ref="_M/MISC_REG_AEU_ENABLE1_IGU_OUT_0">MISC_REG_AEU_ENABLE1_IGU_OUT_0</dfn> \</u></td></tr>
<tr><th id="336">336</th><td><u>	0x00849cUL</u></td></tr>
<tr><th id="337">337</th><td><u>#define  <dfn class="macro" id="_M/MISC_REG_AEU_MASK_ATTN_IGU" data-ref="_M/MISC_REG_AEU_MASK_ATTN_IGU">MISC_REG_AEU_MASK_ATTN_IGU</dfn> \</u></td></tr>
<tr><th id="338">338</th><td><u>	0x008494UL</u></td></tr>
<tr><th id="339">339</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_CLEANUP_STATUS_0" data-ref="_M/IGU_REG_CLEANUP_STATUS_0">IGU_REG_CLEANUP_STATUS_0</dfn> \</u></td></tr>
<tr><th id="340">340</th><td><u>	0x180980UL</u></td></tr>
<tr><th id="341">341</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_CLEANUP_STATUS_1" data-ref="_M/IGU_REG_CLEANUP_STATUS_1">IGU_REG_CLEANUP_STATUS_1</dfn> \</u></td></tr>
<tr><th id="342">342</th><td><u>	0x180a00UL</u></td></tr>
<tr><th id="343">343</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_CLEANUP_STATUS_2" data-ref="_M/IGU_REG_CLEANUP_STATUS_2">IGU_REG_CLEANUP_STATUS_2</dfn> \</u></td></tr>
<tr><th id="344">344</th><td><u>	0x180a80UL</u></td></tr>
<tr><th id="345">345</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_CLEANUP_STATUS_3" data-ref="_M/IGU_REG_CLEANUP_STATUS_3">IGU_REG_CLEANUP_STATUS_3</dfn> \</u></td></tr>
<tr><th id="346">346</th><td><u>	0x180b00UL</u></td></tr>
<tr><th id="347">347</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_CLEANUP_STATUS_4" data-ref="_M/IGU_REG_CLEANUP_STATUS_4">IGU_REG_CLEANUP_STATUS_4</dfn> \</u></td></tr>
<tr><th id="348">348</th><td><u>	0x180b80UL</u></td></tr>
<tr><th id="349">349</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_COMMAND_REG_32LSB_DATA" data-ref="_M/IGU_REG_COMMAND_REG_32LSB_DATA">IGU_REG_COMMAND_REG_32LSB_DATA</dfn> \</u></td></tr>
<tr><th id="350">350</th><td><u>	0x180840UL</u></td></tr>
<tr><th id="351">351</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_COMMAND_REG_CTRL" data-ref="_M/IGU_REG_COMMAND_REG_CTRL">IGU_REG_COMMAND_REG_CTRL</dfn> \</u></td></tr>
<tr><th id="352">352</th><td><u>	0x180848UL</u></td></tr>
<tr><th id="353">353</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_BLOCK_CONFIGURATION_VF_CLEANUP_EN" data-ref="_M/IGU_REG_BLOCK_CONFIGURATION_VF_CLEANUP_EN">IGU_REG_BLOCK_CONFIGURATION_VF_CLEANUP_EN</dfn>	( \</u></td></tr>
<tr><th id="354">354</th><td><u>		0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="355">355</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_BLOCK_CONFIGURATION_PXP_TPH_INTERFACE_EN" data-ref="_M/IGU_REG_BLOCK_CONFIGURATION_PXP_TPH_INTERFACE_EN">IGU_REG_BLOCK_CONFIGURATION_PXP_TPH_INTERFACE_EN</dfn>	( \</u></td></tr>
<tr><th id="356">356</th><td><u>		0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="357">357</th><td><u>#define  <dfn class="macro" id="_M/IGU_REG_MAPPING_MEMORY" data-ref="_M/IGU_REG_MAPPING_MEMORY">IGU_REG_MAPPING_MEMORY</dfn> \</u></td></tr>
<tr><th id="358">358</th><td><u>	0x184000UL</u></td></tr>
<tr><th id="359">359</th><td><u>#define  <dfn class="macro" id="_M/MISCS_REG_GENERIC_POR_0" data-ref="_M/MISCS_REG_GENERIC_POR_0">MISCS_REG_GENERIC_POR_0</dfn>	\</u></td></tr>
<tr><th id="360">360</th><td><u>	0x0096d4UL</u></td></tr>
<tr><th id="361">361</th><td><u>#define  <dfn class="macro" id="_M/MCP_REG_NVM_CFG4" data-ref="_M/MCP_REG_NVM_CFG4">MCP_REG_NVM_CFG4</dfn> \</u></td></tr>
<tr><th id="362">362</th><td><u>	0xe0642cUL</u></td></tr>
<tr><th id="363">363</th><td><u>#define  <dfn class="macro" id="_M/MCP_REG_NVM_CFG4_FLASH_SIZE" data-ref="_M/MCP_REG_NVM_CFG4_FLASH_SIZE">MCP_REG_NVM_CFG4_FLASH_SIZE</dfn>	( \</u></td></tr>
<tr><th id="364">364</th><td><u>		0x7 &lt;&lt; 0)</u></td></tr>
<tr><th id="365">365</th><td><u>#define  <dfn class="macro" id="_M/MCP_REG_NVM_CFG4_FLASH_SIZE_SHIFT" data-ref="_M/MCP_REG_NVM_CFG4_FLASH_SIZE_SHIFT">MCP_REG_NVM_CFG4_FLASH_SIZE_SHIFT</dfn> \</u></td></tr>
<tr><th id="366">366</th><td><u>	0</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_STRONG_ENABLE_VF" data-ref="_M/CCFC_REG_STRONG_ENABLE_VF">CCFC_REG_STRONG_ENABLE_VF</dfn> 0x2e070cUL</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_PMEG_IF_CMD_BB_B0" data-ref="_M/CNIG_REG_PMEG_IF_CMD_BB_B0">CNIG_REG_PMEG_IF_CMD_BB_B0</dfn> 0x21821cUL</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_PMEG_IF_ADDR_BB_B0" data-ref="_M/CNIG_REG_PMEG_IF_ADDR_BB_B0">CNIG_REG_PMEG_IF_ADDR_BB_B0</dfn> 0x218224UL</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_PMEG_IF_WRDATA_BB_B0" data-ref="_M/CNIG_REG_PMEG_IF_WRDATA_BB_B0">CNIG_REG_PMEG_IF_WRDATA_BB_B0</dfn> 0x218228UL</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_MAC0" data-ref="_M/NWM_REG_MAC0">NWM_REG_MAC0</dfn> 0x800400UL</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_MAC0_SIZE" data-ref="_M/NWM_REG_MAC0_SIZE">NWM_REG_MAC0_SIZE</dfn> 256</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_K2" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_K2">CNIG_REG_NIG_PORT0_CONF_K2</dfn> 0x218200UL</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_ENABLE_0_SHIFT" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_ENABLE_0_SHIFT">CNIG_REG_NIG_PORT0_CONF_NIG_PORT_ENABLE_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_NWM_PORT_MAP_0_SHIFT" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_NWM_PORT_MAP_0_SHIFT">CNIG_REG_NIG_PORT0_CONF_NIG_PORT_NWM_PORT_MAP_0_SHIFT</dfn> 1</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_RATE_0_SHIFT" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_RATE_0_SHIFT">CNIG_REG_NIG_PORT0_CONF_NIG_PORT_RATE_0_SHIFT</dfn> 3</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_XIF_MODE" data-ref="_M/ETH_MAC_REG_XIF_MODE">ETH_MAC_REG_XIF_MODE</dfn> 0x000080UL</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_XIF_MODE_XGMII_SHIFT" data-ref="_M/ETH_MAC_REG_XIF_MODE_XGMII_SHIFT">ETH_MAC_REG_XIF_MODE_XGMII_SHIFT</dfn> 0</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_FRM_LENGTH" data-ref="_M/ETH_MAC_REG_FRM_LENGTH">ETH_MAC_REG_FRM_LENGTH</dfn> 0x000014UL</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_FRM_LENGTH_FRM_LENGTH_SHIFT" data-ref="_M/ETH_MAC_REG_FRM_LENGTH_FRM_LENGTH_SHIFT">ETH_MAC_REG_FRM_LENGTH_FRM_LENGTH_SHIFT</dfn> 0</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_IPG_LENGTH" data-ref="_M/ETH_MAC_REG_TX_IPG_LENGTH">ETH_MAC_REG_TX_IPG_LENGTH</dfn> 0x000044UL</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_IPG_LENGTH_TXIPG_SHIFT" data-ref="_M/ETH_MAC_REG_TX_IPG_LENGTH_TXIPG_SHIFT">ETH_MAC_REG_TX_IPG_LENGTH_TXIPG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_RX_FIFO_SECTIONS" data-ref="_M/ETH_MAC_REG_RX_FIFO_SECTIONS">ETH_MAC_REG_RX_FIFO_SECTIONS</dfn> 0x00001cUL</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_RX_FIFO_SECTIONS_RX_SECTION_FULL_SHIFT" data-ref="_M/ETH_MAC_REG_RX_FIFO_SECTIONS_RX_SECTION_FULL_SHIFT">ETH_MAC_REG_RX_FIFO_SECTIONS_RX_SECTION_FULL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_FIFO_SECTIONS" data-ref="_M/ETH_MAC_REG_TX_FIFO_SECTIONS">ETH_MAC_REG_TX_FIFO_SECTIONS</dfn> 0x000020UL</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_SHIFT" data-ref="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_SHIFT">ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_SHIFT</dfn> 16</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_FULL_SHIFT" data-ref="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_FULL_SHIFT">ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_FULL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_COMMAND_CONFIG" data-ref="_M/ETH_MAC_REG_COMMAND_CONFIG">ETH_MAC_REG_COMMAND_CONFIG</dfn> 0x000008UL</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_RESET_PL_PDA_VAUX" data-ref="_M/MISC_REG_RESET_PL_PDA_VAUX">MISC_REG_RESET_PL_PDA_VAUX</dfn> 0x008090UL</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_XMAC_CORE_PORT_MODE" data-ref="_M/MISC_REG_XMAC_CORE_PORT_MODE">MISC_REG_XMAC_CORE_PORT_MODE</dfn> 0x008c08UL</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_XMAC_PHY_PORT_MODE" data-ref="_M/MISC_REG_XMAC_PHY_PORT_MODE">MISC_REG_XMAC_PHY_PORT_MODE</dfn> 0x008c04UL</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_MODE" data-ref="_M/XMAC_REG_MODE">XMAC_REG_MODE</dfn> 0x210008UL</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_RX_MAX_SIZE" data-ref="_M/XMAC_REG_RX_MAX_SIZE">XMAC_REG_RX_MAX_SIZE</dfn> 0x210040UL</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_TX_CTRL_LO" data-ref="_M/XMAC_REG_TX_CTRL_LO">XMAC_REG_TX_CTRL_LO</dfn> 0x210020UL</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_CTRL" data-ref="_M/XMAC_REG_CTRL">XMAC_REG_CTRL</dfn> 0x210000UL</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_RX_CTRL" data-ref="_M/XMAC_REG_RX_CTRL">XMAC_REG_RX_CTRL</dfn> 0x210030UL</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE" data-ref="_M/XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE">XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE</dfn> (0x1 &lt;&lt; 12)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_CLK_100G_MODE" data-ref="_M/MISC_REG_CLK_100G_MODE">MISC_REG_CLK_100G_MODE</dfn> 0x008c10UL</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_OPTE_MODE" data-ref="_M/MISC_REG_OPTE_MODE">MISC_REG_OPTE_MODE</dfn> 0x008c0cUL</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_ENG_CLS_TCP_4_TUPLE_SEARCH" data-ref="_M/NIG_REG_LLH_ENG_CLS_TCP_4_TUPLE_SEARCH">NIG_REG_LLH_ENG_CLS_TCP_4_TUPLE_SEARCH</dfn> 0x501b84UL</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_ENG_CLS_ENG_ID_TBL" data-ref="_M/NIG_REG_LLH_ENG_CLS_ENG_ID_TBL">NIG_REG_LLH_ENG_CLS_ENG_ID_TBL</dfn> 0x501b90UL</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_TAG1" data-ref="_M/PRS_REG_SEARCH_TAG1">PRS_REG_SEARCH_TAG1</dfn> 0x1f0444UL</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_TCP_FIRST_FRAG" data-ref="_M/PRS_REG_SEARCH_TCP_FIRST_FRAG">PRS_REG_SEARCH_TCP_FIRST_FRAG</dfn> 0x1f0410UL</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_PLL_MAIN_CTRL_4" data-ref="_M/MISCS_REG_PLL_MAIN_CTRL_4">MISCS_REG_PLL_MAIN_CTRL_4</dfn> 0x00974cUL</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_ECO_RESERVED" data-ref="_M/MISCS_REG_ECO_RESERVED">MISCS_REG_ECO_RESERVED</dfn> 0x0097b4UL</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PF_BAR0_SIZE" data-ref="_M/PGLUE_B_REG_PF_BAR0_SIZE">PGLUE_B_REG_PF_BAR0_SIZE</dfn> 0x2aae60UL</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PF_BAR1_SIZE" data-ref="_M/PGLUE_B_REG_PF_BAR1_SIZE">PGLUE_B_REG_PF_BAR1_SIZE</dfn> 0x2aae64UL</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_SIZE</dfn> 16</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN">NIG_REG_LLH_FUNC_FILTER_EN</dfn> 0x501a80UL</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE">NIG_REG_LLH_FUNC_FILTER_VALUE</dfn> 0x501a00UL</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE">NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE</dfn> 0x501b00UL</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_SIZE</dfn> 16</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE">NIG_REG_LLH_FUNC_FILTER_VALUE</dfn> 0x501a00UL</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN">NIG_REG_LLH_FUNC_FILTER_EN</dfn> 0x501a80UL</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_SIZE</dfn> 16</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN">NIG_REG_LLH_FUNC_FILTER_EN</dfn> 0x501a80UL</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE">NIG_REG_LLH_FUNC_FILTER_VALUE</dfn> 0x501a00UL</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_MODE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_MODE">NIG_REG_LLH_FUNC_FILTER_MODE</dfn> 0x501ac0UL</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE">NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE</dfn> 0x501b00UL</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_SIZE</dfn> 16</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE">NIG_REG_LLH_FUNC_FILTER_VALUE</dfn> 0x501a00UL</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN">NIG_REG_LLH_FUNC_FILTER_EN</dfn> 0x501a80UL</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_SIZE</dfn> 16</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN">NIG_REG_LLH_FUNC_FILTER_EN</dfn> 0x501a80UL</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_SIZE</dfn> 16</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE">NIG_REG_LLH_FUNC_FILTER_VALUE</dfn> 0x501a00UL</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_CTRL_TX_EN" data-ref="_M/XMAC_REG_CTRL_TX_EN">XMAC_REG_CTRL_TX_EN</dfn> (0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_CTRL_RX_EN" data-ref="_M/XMAC_REG_CTRL_RX_EN">XMAC_REG_CTRL_RX_EN</dfn> (0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE">CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE</dfn> (0xffUL &lt;&lt; 24) /* @DPDK */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE">CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE</dfn> (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE_SHIFT" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE_SHIFT">CDU_REG_SEGMENT0_PARAMS_T0_TID_BLOCK_WASTE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE">CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE</dfn> (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE">CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE</dfn> (0xffUL &lt;&lt; 24) /* @DPDK */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK">CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK</dfn> (0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK_SHIFT" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK_SHIFT">CDU_REG_SEGMENT1_PARAMS_T1_NUM_TIDS_IN_BLOCK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK">CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK</dfn> (0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK_SHIFT" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK_SHIFT">CDU_REG_SEGMENT0_PARAMS_T0_NUM_TIDS_IN_BLOCK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_ILT_MEMORY" data-ref="_M/PSWRQ2_REG_ILT_MEMORY">PSWRQ2_REG_ILT_MEMORY</dfn> 0x260000UL</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFWEIGHT" data-ref="_M/QM_REG_WFQPFWEIGHT">QM_REG_WFQPFWEIGHT</dfn> 0x2f4e80UL</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPWEIGHT" data-ref="_M/QM_REG_WFQVPWEIGHT">QM_REG_WFQVPWEIGHT</dfn> 0x2fa000UL</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_ARB_CREDIT_WEIGHT_0" data-ref="_M/NIG_REG_LB_ARB_CREDIT_WEIGHT_0">NIG_REG_LB_ARB_CREDIT_WEIGHT_0</dfn> 0x50160cUL</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_ARB_CREDIT_WEIGHT_0" data-ref="_M/NIG_REG_TX_ARB_CREDIT_WEIGHT_0">NIG_REG_TX_ARB_CREDIT_WEIGHT_0</dfn> 0x501f88UL</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_ARB_CREDIT_WEIGHT_1" data-ref="_M/NIG_REG_LB_ARB_CREDIT_WEIGHT_1">NIG_REG_LB_ARB_CREDIT_WEIGHT_1</dfn> 0x501610UL</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_ARB_CREDIT_WEIGHT_1" data-ref="_M/NIG_REG_TX_ARB_CREDIT_WEIGHT_1">NIG_REG_TX_ARB_CREDIT_WEIGHT_1</dfn> 0x501f8cUL</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_ARB_CREDIT_UPPER_BOUND_0" data-ref="_M/NIG_REG_LB_ARB_CREDIT_UPPER_BOUND_0">NIG_REG_LB_ARB_CREDIT_UPPER_BOUND_0</dfn> 0x5015e4UL</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_ARB_CREDIT_UPPER_BOUND_0" data-ref="_M/NIG_REG_TX_ARB_CREDIT_UPPER_BOUND_0">NIG_REG_TX_ARB_CREDIT_UPPER_BOUND_0</dfn> 0x501f58UL</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_ARB_CREDIT_UPPER_BOUND_1" data-ref="_M/NIG_REG_LB_ARB_CREDIT_UPPER_BOUND_1">NIG_REG_LB_ARB_CREDIT_UPPER_BOUND_1</dfn> 0x5015e8UL</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_ARB_CREDIT_UPPER_BOUND_1" data-ref="_M/NIG_REG_TX_ARB_CREDIT_UPPER_BOUND_1">NIG_REG_TX_ARB_CREDIT_UPPER_BOUND_1</dfn> 0x501f5cUL</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_ARB_CLIENT_IS_STRICT" data-ref="_M/NIG_REG_LB_ARB_CLIENT_IS_STRICT">NIG_REG_LB_ARB_CLIENT_IS_STRICT</dfn> 0x5015c0UL</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_ARB_CLIENT_IS_STRICT" data-ref="_M/NIG_REG_TX_ARB_CLIENT_IS_STRICT">NIG_REG_TX_ARB_CLIENT_IS_STRICT</dfn> 0x501f34UL</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_ARB_CLIENT_IS_SUBJECT2WFQ" data-ref="_M/NIG_REG_LB_ARB_CLIENT_IS_SUBJECT2WFQ">NIG_REG_LB_ARB_CLIENT_IS_SUBJECT2WFQ</dfn> 0x5015c4UL</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_ARB_CLIENT_IS_SUBJECT2WFQ" data-ref="_M/NIG_REG_TX_ARB_CLIENT_IS_SUBJECT2WFQ">NIG_REG_TX_ARB_CLIENT_IS_SUBJECT2WFQ</dfn> 0x501f38UL</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_LB_GLBRATELIMIT_CTRL_TX_LB_GLBRATELIMIT_BASE_TYPE_SHIFT" data-ref="_M/NIG_REG_TX_LB_GLBRATELIMIT_CTRL_TX_LB_GLBRATELIMIT_BASE_TYPE_SHIFT">NIG_REG_TX_LB_GLBRATELIMIT_CTRL_TX_LB_GLBRATELIMIT_BASE_TYPE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_LB_GLBRATELIMIT_CTRL" data-ref="_M/NIG_REG_TX_LB_GLBRATELIMIT_CTRL">NIG_REG_TX_LB_GLBRATELIMIT_CTRL</dfn> 0x501f1cUL</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_LB_GLBRATELIMIT_INC_PERIOD" data-ref="_M/NIG_REG_TX_LB_GLBRATELIMIT_INC_PERIOD">NIG_REG_TX_LB_GLBRATELIMIT_INC_PERIOD</dfn> 0x501f20UL</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_LB_GLBRATELIMIT_INC_VALUE" data-ref="_M/NIG_REG_TX_LB_GLBRATELIMIT_INC_VALUE">NIG_REG_TX_LB_GLBRATELIMIT_INC_VALUE</dfn> 0x501f24UL</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_LB_GLBRATELIMIT_MAX_VALUE" data-ref="_M/NIG_REG_TX_LB_GLBRATELIMIT_MAX_VALUE">NIG_REG_TX_LB_GLBRATELIMIT_MAX_VALUE</dfn> 0x501f28UL</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_LB_GLBRATELIMIT_CTRL_TX_LB_GLBRATELIMIT_EN_SHIFT" data-ref="_M/NIG_REG_TX_LB_GLBRATELIMIT_CTRL_TX_LB_GLBRATELIMIT_EN_SHIFT">NIG_REG_TX_LB_GLBRATELIMIT_CTRL_TX_LB_GLBRATELIMIT_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_BRBRATELIMIT_CTRL_LB_BRBRATELIMIT_BASE_TYPE_SHIFT" data-ref="_M/NIG_REG_LB_BRBRATELIMIT_CTRL_LB_BRBRATELIMIT_BASE_TYPE_SHIFT">NIG_REG_LB_BRBRATELIMIT_CTRL_LB_BRBRATELIMIT_BASE_TYPE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_BRBRATELIMIT_CTRL" data-ref="_M/NIG_REG_LB_BRBRATELIMIT_CTRL">NIG_REG_LB_BRBRATELIMIT_CTRL</dfn> 0x50150cUL</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_BRBRATELIMIT_INC_PERIOD" data-ref="_M/NIG_REG_LB_BRBRATELIMIT_INC_PERIOD">NIG_REG_LB_BRBRATELIMIT_INC_PERIOD</dfn> 0x501510UL</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_BRBRATELIMIT_INC_VALUE" data-ref="_M/NIG_REG_LB_BRBRATELIMIT_INC_VALUE">NIG_REG_LB_BRBRATELIMIT_INC_VALUE</dfn> 0x501514UL</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_BRBRATELIMIT_MAX_VALUE" data-ref="_M/NIG_REG_LB_BRBRATELIMIT_MAX_VALUE">NIG_REG_LB_BRBRATELIMIT_MAX_VALUE</dfn> 0x501518UL</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_BRBRATELIMIT_CTRL_LB_BRBRATELIMIT_EN_SHIFT" data-ref="_M/NIG_REG_LB_BRBRATELIMIT_CTRL_LB_BRBRATELIMIT_EN_SHIFT">NIG_REG_LB_BRBRATELIMIT_CTRL_LB_BRBRATELIMIT_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_TCRATELIMIT_CTRL_0_LB_TCRATELIMIT_BASE_TYPE_0_SHIFT" data-ref="_M/NIG_REG_LB_TCRATELIMIT_CTRL_0_LB_TCRATELIMIT_BASE_TYPE_0_SHIFT">NIG_REG_LB_TCRATELIMIT_CTRL_0_LB_TCRATELIMIT_BASE_TYPE_0_SHIFT</dfn> 1</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_TCRATELIMIT_CTRL_0" data-ref="_M/NIG_REG_LB_TCRATELIMIT_CTRL_0">NIG_REG_LB_TCRATELIMIT_CTRL_0</dfn> 0x501520UL</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_TCRATELIMIT_INC_PERIOD_0" data-ref="_M/NIG_REG_LB_TCRATELIMIT_INC_PERIOD_0">NIG_REG_LB_TCRATELIMIT_INC_PERIOD_0</dfn> 0x501540UL</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_TCRATELIMIT_INC_VALUE_0" data-ref="_M/NIG_REG_LB_TCRATELIMIT_INC_VALUE_0">NIG_REG_LB_TCRATELIMIT_INC_VALUE_0</dfn> 0x501560UL</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_TCRATELIMIT_MAX_VALUE_0" data-ref="_M/NIG_REG_LB_TCRATELIMIT_MAX_VALUE_0">NIG_REG_LB_TCRATELIMIT_MAX_VALUE_0</dfn> 0x501580UL</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LB_TCRATELIMIT_CTRL_0_LB_TCRATELIMIT_EN_0_SHIFT" data-ref="_M/NIG_REG_LB_TCRATELIMIT_CTRL_0_LB_TCRATELIMIT_EN_0_SHIFT">NIG_REG_LB_TCRATELIMIT_CTRL_0_LB_TCRATELIMIT_EN_0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_PRIORITY_FOR_TC_0" data-ref="_M/NIG_REG_PRIORITY_FOR_TC_0">NIG_REG_PRIORITY_FOR_TC_0</dfn> 0x501bccUL</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_RX_TC0_PRIORITY_MASK" data-ref="_M/NIG_REG_RX_TC0_PRIORITY_MASK">NIG_REG_RX_TC0_PRIORITY_MASK</dfn> 0x501becUL</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ETS_ARB_CREDIT_WEIGHT_1" data-ref="_M/PRS_REG_ETS_ARB_CREDIT_WEIGHT_1">PRS_REG_ETS_ARB_CREDIT_WEIGHT_1</dfn> 0x1f0540UL</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ETS_ARB_CREDIT_WEIGHT_0" data-ref="_M/PRS_REG_ETS_ARB_CREDIT_WEIGHT_0">PRS_REG_ETS_ARB_CREDIT_WEIGHT_0</dfn> 0x1f0534UL</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ETS_ARB_CREDIT_UPPER_BOUND_1" data-ref="_M/PRS_REG_ETS_ARB_CREDIT_UPPER_BOUND_1">PRS_REG_ETS_ARB_CREDIT_UPPER_BOUND_1</dfn> 0x1f053cUL</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ETS_ARB_CREDIT_UPPER_BOUND_0" data-ref="_M/PRS_REG_ETS_ARB_CREDIT_UPPER_BOUND_0">PRS_REG_ETS_ARB_CREDIT_UPPER_BOUND_0</dfn> 0x1f0530UL</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ETS_ARB_CLIENT_IS_STRICT" data-ref="_M/PRS_REG_ETS_ARB_CLIENT_IS_STRICT">PRS_REG_ETS_ARB_CLIENT_IS_STRICT</dfn> 0x1f0514UL</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ" data-ref="_M/PRS_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ">PRS_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ</dfn> 0x1f0518UL</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_TOTAL_MAC_SIZE" data-ref="_M/BRB_REG_TOTAL_MAC_SIZE">BRB_REG_TOTAL_MAC_SIZE</dfn> 0x3408c0UL</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_SHARED_HR_AREA" data-ref="_M/BRB_REG_SHARED_HR_AREA">BRB_REG_SHARED_HR_AREA</dfn> 0x340880UL</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_TC_GUARANTIED_0" data-ref="_M/BRB_REG_TC_GUARANTIED_0">BRB_REG_TC_GUARANTIED_0</dfn> 0x340900UL</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_MAIN_TC_GUARANTIED_HYST_0" data-ref="_M/BRB_REG_MAIN_TC_GUARANTIED_HYST_0">BRB_REG_MAIN_TC_GUARANTIED_HYST_0</dfn> 0x340978UL</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_LB_TC_FULL_XOFF_THRESHOLD_0" data-ref="_M/BRB_REG_LB_TC_FULL_XOFF_THRESHOLD_0">BRB_REG_LB_TC_FULL_XOFF_THRESHOLD_0</dfn> 0x340c60UL</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_LB_TC_FULL_XON_THRESHOLD_0" data-ref="_M/BRB_REG_LB_TC_FULL_XON_THRESHOLD_0">BRB_REG_LB_TC_FULL_XON_THRESHOLD_0</dfn> 0x340d38UL</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_LB_TC_PAUSE_XOFF_THRESHOLD_0" data-ref="_M/BRB_REG_LB_TC_PAUSE_XOFF_THRESHOLD_0">BRB_REG_LB_TC_PAUSE_XOFF_THRESHOLD_0</dfn> 0x340ab0UL</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_LB_TC_PAUSE_XON_THRESHOLD_0" data-ref="_M/BRB_REG_LB_TC_PAUSE_XON_THRESHOLD_0">BRB_REG_LB_TC_PAUSE_XON_THRESHOLD_0</dfn> 0x340b88UL</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_MAIN_TC_FULL_XOFF_THRESHOLD_0" data-ref="_M/BRB_REG_MAIN_TC_FULL_XOFF_THRESHOLD_0">BRB_REG_MAIN_TC_FULL_XOFF_THRESHOLD_0</dfn> 0x340c00UL</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_MAIN_TC_FULL_XON_THRESHOLD_0" data-ref="_M/BRB_REG_MAIN_TC_FULL_XON_THRESHOLD_0">BRB_REG_MAIN_TC_FULL_XON_THRESHOLD_0</dfn> 0x340cd8UL</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_MAIN_TC_PAUSE_XOFF_THRESHOLD_0" data-ref="_M/BRB_REG_MAIN_TC_PAUSE_XOFF_THRESHOLD_0">BRB_REG_MAIN_TC_PAUSE_XOFF_THRESHOLD_0</dfn> 0x340a50UL</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_MAIN_TC_PAUSE_XON_THRESHOLD_0" data-ref="_M/BRB_REG_MAIN_TC_PAUSE_XON_THRESHOLD_0">BRB_REG_MAIN_TC_PAUSE_XON_THRESHOLD_0</dfn> 0x340b28UL</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_VXLAN_PORT" data-ref="_M/PRS_REG_VXLAN_PORT">PRS_REG_VXLAN_PORT</dfn> 0x1f0738UL</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_VXLAN_PORT" data-ref="_M/NIG_REG_VXLAN_PORT">NIG_REG_VXLAN_PORT</dfn> 0x50105cUL</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_VXLAN_PORT" data-ref="_M/PBF_REG_VXLAN_PORT">PBF_REG_VXLAN_PORT</dfn> 0xd80518UL</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN">PRS_REG_ENCAPSULATION_TYPE_EN</dfn> 0x1f0730UL</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_OUTPUT_FORMAT_4_0" data-ref="_M/PRS_REG_OUTPUT_FORMAT_4_0">PRS_REG_OUTPUT_FORMAT_4_0</dfn> 0x1f099cUL</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_ENC_TYPE_ENABLE" data-ref="_M/NIG_REG_ENC_TYPE_ENABLE">NIG_REG_ENC_TYPE_ENABLE</dfn> 0x501058UL</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_ENC_TYPE_ENABLE_VXLAN_ENABLE_SHIFT" data-ref="_M/NIG_REG_ENC_TYPE_ENABLE_VXLAN_ENABLE_SHIFT">NIG_REG_ENC_TYPE_ENABLE_VXLAN_ENABLE_SHIFT</dfn> 2</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_VXLAN_EN" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_VXLAN_EN">DORQ_REG_L2_EDPM_TUNNEL_VXLAN_EN</dfn> 0x100914UL</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN">PRS_REG_ENCAPSULATION_TYPE_EN</dfn> 0x1f0730UL</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_OUTPUT_FORMAT_4_0" data-ref="_M/PRS_REG_OUTPUT_FORMAT_4_0">PRS_REG_OUTPUT_FORMAT_4_0</dfn> 0x1f099cUL</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_ENC_TYPE_ENABLE" data-ref="_M/NIG_REG_ENC_TYPE_ENABLE">NIG_REG_ENC_TYPE_ENABLE</dfn> 0x501058UL</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_ENC_TYPE_ENABLE_ETH_OVER_GRE_ENABLE_SHIFT" data-ref="_M/NIG_REG_ENC_TYPE_ENABLE_ETH_OVER_GRE_ENABLE_SHIFT">NIG_REG_ENC_TYPE_ENABLE_ETH_OVER_GRE_ENABLE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_ENC_TYPE_ENABLE_IP_OVER_GRE_ENABLE_SHIFT" data-ref="_M/NIG_REG_ENC_TYPE_ENABLE_IP_OVER_GRE_ENABLE_SHIFT">NIG_REG_ENC_TYPE_ENABLE_IP_OVER_GRE_ENABLE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_GRE_ETH_EN" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_GRE_ETH_EN">DORQ_REG_L2_EDPM_TUNNEL_GRE_ETH_EN</dfn> 0x10090cUL</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_GRE_IP_EN" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_GRE_IP_EN">DORQ_REG_L2_EDPM_TUNNEL_GRE_IP_EN</dfn> 0x100910UL</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_NGE_PORT" data-ref="_M/PRS_REG_NGE_PORT">PRS_REG_NGE_PORT</dfn> 0x1f086cUL</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_NGE_PORT" data-ref="_M/NIG_REG_NGE_PORT">NIG_REG_NGE_PORT</dfn> 0x508b38UL</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_NGE_PORT" data-ref="_M/PBF_REG_NGE_PORT">PBF_REG_NGE_PORT</dfn> 0xd8051cUL</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN">PRS_REG_ENCAPSULATION_TYPE_EN</dfn> 0x1f0730UL</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_OUTPUT_FORMAT_4_0" data-ref="_M/PRS_REG_OUTPUT_FORMAT_4_0">PRS_REG_OUTPUT_FORMAT_4_0</dfn> 0x1f099cUL</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_NGE_ETH_ENABLE" data-ref="_M/NIG_REG_NGE_ETH_ENABLE">NIG_REG_NGE_ETH_ENABLE</dfn> 0x508b2cUL</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_NGE_IP_ENABLE" data-ref="_M/NIG_REG_NGE_IP_ENABLE">NIG_REG_NGE_IP_ENABLE</dfn> 0x508b28UL</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_NGE_COMP_VER" data-ref="_M/NIG_REG_NGE_COMP_VER">NIG_REG_NGE_COMP_VER</dfn> 0x508b30UL</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_NGE_COMP_VER" data-ref="_M/PBF_REG_NGE_COMP_VER">PBF_REG_NGE_COMP_VER</dfn> 0xd80524UL</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_NGE_COMP_VER" data-ref="_M/PRS_REG_NGE_COMP_VER">PRS_REG_NGE_COMP_VER</dfn> 0x1f0878UL</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN">DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN</dfn> 0x100930UL</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN">DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN</dfn> 0x10092cUL</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_PKT_PRIORITY_TO_TC" data-ref="_M/NIG_REG_PKT_PRIORITY_TO_TC">NIG_REG_PKT_PRIORITY_TO_TC</dfn> 0x501ba4UL</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_START_INIT_PTT_GTT" data-ref="_M/PGLUE_B_REG_START_INIT_PTT_GTT">PGLUE_B_REG_START_INIT_PTT_GTT</dfn> 0x2a8008UL</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_INIT_DONE_PTT_GTT" data-ref="_M/PGLUE_B_REG_INIT_DONE_PTT_GTT">PGLUE_B_REG_INIT_DONE_PTT_GTT</dfn> 0x2a800cUL</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_AEU_GENERAL_ATTN_35" data-ref="_M/MISC_REG_AEU_GENERAL_ATTN_35">MISC_REG_AEU_GENERAL_ATTN_35</dfn> 0x00848cUL</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_STATE" data-ref="_M/MCP_REG_CPU_STATE">MCP_REG_CPU_STATE</dfn> 0xe05004UL</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_MODE" data-ref="_M/MCP_REG_CPU_MODE">MCP_REG_CPU_MODE</dfn> 0xe05000UL</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_MODE_SOFT_HALT" data-ref="_M/MCP_REG_CPU_MODE_SOFT_HALT">MCP_REG_CPU_MODE_SOFT_HALT</dfn> (0x1 &lt;&lt; 10)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_EVENT_MASK" data-ref="_M/MCP_REG_CPU_EVENT_MASK">MCP_REG_CPU_EVENT_MASK</dfn> 0xe05008UL</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_VF_DISABLED_ERROR_VALID" data-ref="_M/PSWHST_REG_VF_DISABLED_ERROR_VALID">PSWHST_REG_VF_DISABLED_ERROR_VALID</dfn> 0x2a0060UL</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_VF_DISABLED_ERROR_ADDRESS" data-ref="_M/PSWHST_REG_VF_DISABLED_ERROR_ADDRESS">PSWHST_REG_VF_DISABLED_ERROR_ADDRESS</dfn> 0x2a0064UL</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_VF_DISABLED_ERROR_DATA" data-ref="_M/PSWHST_REG_VF_DISABLED_ERROR_DATA">PSWHST_REG_VF_DISABLED_ERROR_DATA</dfn> 0x2a005cUL</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_INCORRECT_ACCESS_VALID" data-ref="_M/PSWHST_REG_INCORRECT_ACCESS_VALID">PSWHST_REG_INCORRECT_ACCESS_VALID</dfn> 0x2a0070UL</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_INCORRECT_ACCESS_ADDRESS" data-ref="_M/PSWHST_REG_INCORRECT_ACCESS_ADDRESS">PSWHST_REG_INCORRECT_ACCESS_ADDRESS</dfn> 0x2a0074UL</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_INCORRECT_ACCESS_DATA" data-ref="_M/PSWHST_REG_INCORRECT_ACCESS_DATA">PSWHST_REG_INCORRECT_ACCESS_DATA</dfn> 0x2a0068UL</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_INCORRECT_ACCESS_LENGTH" data-ref="_M/PSWHST_REG_INCORRECT_ACCESS_LENGTH">PSWHST_REG_INCORRECT_ACCESS_LENGTH</dfn> 0x2a006cUL</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_TIMEOUT_ATTN_ACCESS_VALID" data-ref="_M/GRC_REG_TIMEOUT_ATTN_ACCESS_VALID">GRC_REG_TIMEOUT_ATTN_ACCESS_VALID</dfn> 0x050054UL</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_0" data-ref="_M/GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_0">GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_0</dfn> 0x05004cUL</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_1" data-ref="_M/GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_1">GRC_REG_TIMEOUT_ATTN_ACCESS_DATA_1</dfn> 0x050050UL</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_WR_DETAILS2" data-ref="_M/PGLUE_B_REG_TX_ERR_WR_DETAILS2">PGLUE_B_REG_TX_ERR_WR_DETAILS2</dfn> 0x2aa150UL</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_WR_ADD_31_0" data-ref="_M/PGLUE_B_REG_TX_ERR_WR_ADD_31_0">PGLUE_B_REG_TX_ERR_WR_ADD_31_0</dfn> 0x2aa144UL</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_WR_ADD_63_32" data-ref="_M/PGLUE_B_REG_TX_ERR_WR_ADD_63_32">PGLUE_B_REG_TX_ERR_WR_ADD_63_32</dfn> 0x2aa148UL</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_WR_DETAILS" data-ref="_M/PGLUE_B_REG_TX_ERR_WR_DETAILS">PGLUE_B_REG_TX_ERR_WR_DETAILS</dfn> 0x2aa14cUL</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_RD_DETAILS2" data-ref="_M/PGLUE_B_REG_TX_ERR_RD_DETAILS2">PGLUE_B_REG_TX_ERR_RD_DETAILS2</dfn> 0x2aa160UL</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_RD_ADD_31_0" data-ref="_M/PGLUE_B_REG_TX_ERR_RD_ADD_31_0">PGLUE_B_REG_TX_ERR_RD_ADD_31_0</dfn> 0x2aa154UL</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_RD_ADD_63_32" data-ref="_M/PGLUE_B_REG_TX_ERR_RD_ADD_63_32">PGLUE_B_REG_TX_ERR_RD_ADD_63_32</dfn> 0x2aa158UL</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_RD_DETAILS" data-ref="_M/PGLUE_B_REG_TX_ERR_RD_DETAILS">PGLUE_B_REG_TX_ERR_RD_DETAILS</dfn> 0x2aa15cUL</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_TX_ERR_WR_DETAILS_ICPL" data-ref="_M/PGLUE_B_REG_TX_ERR_WR_DETAILS_ICPL">PGLUE_B_REG_TX_ERR_WR_DETAILS_ICPL</dfn> 0x2aa164UL</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_MASTER_ZLR_ERR_DETAILS" data-ref="_M/PGLUE_B_REG_MASTER_ZLR_ERR_DETAILS">PGLUE_B_REG_MASTER_ZLR_ERR_DETAILS</dfn> 0x2aa54cUL</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_MASTER_ZLR_ERR_ADD_31_0" data-ref="_M/PGLUE_B_REG_MASTER_ZLR_ERR_ADD_31_0">PGLUE_B_REG_MASTER_ZLR_ERR_ADD_31_0</dfn> 0x2aa544UL</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_MASTER_ZLR_ERR_ADD_63_32" data-ref="_M/PGLUE_B_REG_MASTER_ZLR_ERR_ADD_63_32">PGLUE_B_REG_MASTER_ZLR_ERR_ADD_63_32</dfn> 0x2aa548UL</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_ILT_ERR_DETAILS2" data-ref="_M/PGLUE_B_REG_VF_ILT_ERR_DETAILS2">PGLUE_B_REG_VF_ILT_ERR_DETAILS2</dfn> 0x2aae80UL</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_ILT_ERR_ADD_31_0" data-ref="_M/PGLUE_B_REG_VF_ILT_ERR_ADD_31_0">PGLUE_B_REG_VF_ILT_ERR_ADD_31_0</dfn> 0x2aae74UL</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_ILT_ERR_ADD_63_32" data-ref="_M/PGLUE_B_REG_VF_ILT_ERR_ADD_63_32">PGLUE_B_REG_VF_ILT_ERR_ADD_63_32</dfn> 0x2aae78UL</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_ILT_ERR_DETAILS" data-ref="_M/PGLUE_B_REG_VF_ILT_ERR_DETAILS">PGLUE_B_REG_VF_ILT_ERR_DETAILS</dfn> 0x2aae7cUL</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_LATCHED_ERRORS_CLR" data-ref="_M/PGLUE_B_REG_LATCHED_ERRORS_CLR">PGLUE_B_REG_LATCHED_ERRORS_CLR</dfn> 0x2aa3bcUL</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_INT_MASK_3_P0_LB_TC1_PAUSE_TOO_LONG_INT" data-ref="_M/NIG_REG_INT_MASK_3_P0_LB_TC1_PAUSE_TOO_LONG_INT">NIG_REG_INT_MASK_3_P0_LB_TC1_PAUSE_TOO_LONG_INT</dfn> (0x1 &lt;&lt; 10)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DB_DROP_REASON" data-ref="_M/DORQ_REG_DB_DROP_REASON">DORQ_REG_DB_DROP_REASON</dfn> 0x100a2cUL</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DB_DROP_DETAILS" data-ref="_M/DORQ_REG_DB_DROP_DETAILS">DORQ_REG_DB_DROP_DETAILS</dfn> 0x100a24UL</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/TM_REG_INT_STS_1" data-ref="_M/TM_REG_INT_STS_1">TM_REG_INT_STS_1</dfn> 0x2c0190UL</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/TM_REG_INT_STS_1_PEND_TASK_SCAN" data-ref="_M/TM_REG_INT_STS_1_PEND_TASK_SCAN">TM_REG_INT_STS_1_PEND_TASK_SCAN</dfn> (0x1 &lt;&lt; 6)</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/TM_REG_INT_STS_1_PEND_CONN_SCAN" data-ref="_M/TM_REG_INT_STS_1_PEND_CONN_SCAN">TM_REG_INT_STS_1_PEND_CONN_SCAN</dfn> (0x1 &lt;&lt; 5)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/TM_REG_INT_MASK_1" data-ref="_M/TM_REG_INT_MASK_1">TM_REG_INT_MASK_1</dfn> 0x2c0194UL</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/TM_REG_INT_MASK_1_PEND_CONN_SCAN" data-ref="_M/TM_REG_INT_MASK_1_PEND_CONN_SCAN">TM_REG_INT_MASK_1_PEND_CONN_SCAN</dfn> (0x1 &lt;&lt; 5)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/TM_REG_INT_MASK_1_PEND_TASK_SCAN" data-ref="_M/TM_REG_INT_MASK_1_PEND_TASK_SCAN">TM_REG_INT_MASK_1_PEND_TASK_SCAN</dfn> (0x1 &lt;&lt; 6)</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_AEU_AFTER_INVERT_1_IGU" data-ref="_M/MISC_REG_AEU_AFTER_INVERT_1_IGU">MISC_REG_AEU_AFTER_INVERT_1_IGU</dfn> 0x0087b4UL</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_AEU_ENABLE4_IGU_OUT_0" data-ref="_M/MISC_REG_AEU_ENABLE4_IGU_OUT_0">MISC_REG_AEU_ENABLE4_IGU_OUT_0</dfn> 0x0084a8UL</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_AEU_ENABLE3_IGU_OUT_0" data-ref="_M/MISC_REG_AEU_ENABLE3_IGU_OUT_0">MISC_REG_AEU_ENABLE3_IGU_OUT_0</dfn> 0x0084a4UL</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_FAST_MEMORY" data-ref="_M/YSEM_REG_FAST_MEMORY">YSEM_REG_FAST_MEMORY</dfn> 0x1540000UL</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_FLOWCTRL_MODE" data-ref="_M/NIG_REG_FLOWCTRL_MODE">NIG_REG_FLOWCTRL_MODE</dfn> 0x501ba0UL</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_FAST_MEMORY" data-ref="_M/TSEM_REG_FAST_MEMORY">TSEM_REG_FAST_MEMORY</dfn> 0x1740000UL</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_FRAME_MODE" data-ref="_M/TSEM_REG_DBG_FRAME_MODE">TSEM_REG_DBG_FRAME_MODE</dfn> 0x1701408UL</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_SLOW_DBG_ACTIVE" data-ref="_M/TSEM_REG_SLOW_DBG_ACTIVE">TSEM_REG_SLOW_DBG_ACTIVE</dfn> 0x1701400UL</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_SLOW_DBG_MODE" data-ref="_M/TSEM_REG_SLOW_DBG_MODE">TSEM_REG_SLOW_DBG_MODE</dfn> 0x1701404UL</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_MODE1_CFG" data-ref="_M/TSEM_REG_DBG_MODE1_CFG">TSEM_REG_DBG_MODE1_CFG</dfn> 0x1701420UL</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_SYNC_DBG_EMPTY" data-ref="_M/TSEM_REG_SYNC_DBG_EMPTY">TSEM_REG_SYNC_DBG_EMPTY</dfn> 0x1701160UL</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_SLOW_DBG_EMPTY" data-ref="_M/TSEM_REG_SLOW_DBG_EMPTY">TSEM_REG_SLOW_DBG_EMPTY</dfn> 0x1701140UL</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_CTX_RBC_ACCS" data-ref="_M/TCM_REG_CTX_RBC_ACCS">TCM_REG_CTX_RBC_ACCS</dfn> 0x11814c0UL</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_AGG_CON_CTX" data-ref="_M/TCM_REG_AGG_CON_CTX">TCM_REG_AGG_CON_CTX</dfn> 0x11814c4UL</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_SM_CON_CTX" data-ref="_M/TCM_REG_SM_CON_CTX">TCM_REG_SM_CON_CTX</dfn> 0x11814ccUL</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_AGG_TASK_CTX" data-ref="_M/TCM_REG_AGG_TASK_CTX">TCM_REG_AGG_TASK_CTX</dfn> 0x11814c8UL</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_SM_TASK_CTX" data-ref="_M/TCM_REG_SM_TASK_CTX">TCM_REG_SM_TASK_CTX</dfn> 0x11814d0UL</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_FAST_MEMORY" data-ref="_M/MSEM_REG_FAST_MEMORY">MSEM_REG_FAST_MEMORY</dfn> 0x1840000UL</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_FRAME_MODE" data-ref="_M/MSEM_REG_DBG_FRAME_MODE">MSEM_REG_DBG_FRAME_MODE</dfn> 0x1801408UL</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_SLOW_DBG_ACTIVE" data-ref="_M/MSEM_REG_SLOW_DBG_ACTIVE">MSEM_REG_SLOW_DBG_ACTIVE</dfn> 0x1801400UL</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_SLOW_DBG_MODE" data-ref="_M/MSEM_REG_SLOW_DBG_MODE">MSEM_REG_SLOW_DBG_MODE</dfn> 0x1801404UL</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_MODE1_CFG" data-ref="_M/MSEM_REG_DBG_MODE1_CFG">MSEM_REG_DBG_MODE1_CFG</dfn> 0x1801420UL</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_SYNC_DBG_EMPTY" data-ref="_M/MSEM_REG_SYNC_DBG_EMPTY">MSEM_REG_SYNC_DBG_EMPTY</dfn> 0x1801160UL</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_SLOW_DBG_EMPTY" data-ref="_M/MSEM_REG_SLOW_DBG_EMPTY">MSEM_REG_SLOW_DBG_EMPTY</dfn> 0x1801140UL</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_CTX_RBC_ACCS" data-ref="_M/MCM_REG_CTX_RBC_ACCS">MCM_REG_CTX_RBC_ACCS</dfn> 0x1201800UL</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_AGG_CON_CTX" data-ref="_M/MCM_REG_AGG_CON_CTX">MCM_REG_AGG_CON_CTX</dfn> 0x1201804UL</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_SM_CON_CTX" data-ref="_M/MCM_REG_SM_CON_CTX">MCM_REG_SM_CON_CTX</dfn> 0x120180cUL</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_AGG_TASK_CTX" data-ref="_M/MCM_REG_AGG_TASK_CTX">MCM_REG_AGG_TASK_CTX</dfn> 0x1201808UL</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_SM_TASK_CTX" data-ref="_M/MCM_REG_SM_TASK_CTX">MCM_REG_SM_TASK_CTX</dfn> 0x1201810UL</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_FAST_MEMORY" data-ref="_M/USEM_REG_FAST_MEMORY">USEM_REG_FAST_MEMORY</dfn> 0x1940000UL</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_FRAME_MODE" data-ref="_M/USEM_REG_DBG_FRAME_MODE">USEM_REG_DBG_FRAME_MODE</dfn> 0x1901408UL</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_SLOW_DBG_ACTIVE" data-ref="_M/USEM_REG_SLOW_DBG_ACTIVE">USEM_REG_SLOW_DBG_ACTIVE</dfn> 0x1901400UL</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_SLOW_DBG_MODE" data-ref="_M/USEM_REG_SLOW_DBG_MODE">USEM_REG_SLOW_DBG_MODE</dfn> 0x1901404UL</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_MODE1_CFG" data-ref="_M/USEM_REG_DBG_MODE1_CFG">USEM_REG_DBG_MODE1_CFG</dfn> 0x1901420UL</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_SYNC_DBG_EMPTY" data-ref="_M/USEM_REG_SYNC_DBG_EMPTY">USEM_REG_SYNC_DBG_EMPTY</dfn> 0x1901160UL</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_SLOW_DBG_EMPTY" data-ref="_M/USEM_REG_SLOW_DBG_EMPTY">USEM_REG_SLOW_DBG_EMPTY</dfn> 0x1901140UL</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_CTX_RBC_ACCS" data-ref="_M/UCM_REG_CTX_RBC_ACCS">UCM_REG_CTX_RBC_ACCS</dfn> 0x1281700UL</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_AGG_CON_CTX" data-ref="_M/UCM_REG_AGG_CON_CTX">UCM_REG_AGG_CON_CTX</dfn> 0x1281704UL</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_SM_CON_CTX" data-ref="_M/UCM_REG_SM_CON_CTX">UCM_REG_SM_CON_CTX</dfn> 0x128170cUL</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_AGG_TASK_CTX" data-ref="_M/UCM_REG_AGG_TASK_CTX">UCM_REG_AGG_TASK_CTX</dfn> 0x1281708UL</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_SM_TASK_CTX" data-ref="_M/UCM_REG_SM_TASK_CTX">UCM_REG_SM_TASK_CTX</dfn> 0x1281710UL</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_FAST_MEMORY" data-ref="_M/XSEM_REG_FAST_MEMORY">XSEM_REG_FAST_MEMORY</dfn> 0x1440000UL</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_FRAME_MODE" data-ref="_M/XSEM_REG_DBG_FRAME_MODE">XSEM_REG_DBG_FRAME_MODE</dfn> 0x1401408UL</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_SLOW_DBG_ACTIVE" data-ref="_M/XSEM_REG_SLOW_DBG_ACTIVE">XSEM_REG_SLOW_DBG_ACTIVE</dfn> 0x1401400UL</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_SLOW_DBG_MODE" data-ref="_M/XSEM_REG_SLOW_DBG_MODE">XSEM_REG_SLOW_DBG_MODE</dfn> 0x1401404UL</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_MODE1_CFG" data-ref="_M/XSEM_REG_DBG_MODE1_CFG">XSEM_REG_DBG_MODE1_CFG</dfn> 0x1401420UL</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_SYNC_DBG_EMPTY" data-ref="_M/XSEM_REG_SYNC_DBG_EMPTY">XSEM_REG_SYNC_DBG_EMPTY</dfn> 0x1401160UL</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_SLOW_DBG_EMPTY" data-ref="_M/XSEM_REG_SLOW_DBG_EMPTY">XSEM_REG_SLOW_DBG_EMPTY</dfn> 0x1401140UL</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_CTX_RBC_ACCS" data-ref="_M/XCM_REG_CTX_RBC_ACCS">XCM_REG_CTX_RBC_ACCS</dfn> 0x1001800UL</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_AGG_CON_CTX" data-ref="_M/XCM_REG_AGG_CON_CTX">XCM_REG_AGG_CON_CTX</dfn> 0x1001804UL</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_SM_CON_CTX" data-ref="_M/XCM_REG_SM_CON_CTX">XCM_REG_SM_CON_CTX</dfn> 0x1001808UL</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_FRAME_MODE" data-ref="_M/YSEM_REG_DBG_FRAME_MODE">YSEM_REG_DBG_FRAME_MODE</dfn> 0x1501408UL</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_SLOW_DBG_ACTIVE" data-ref="_M/YSEM_REG_SLOW_DBG_ACTIVE">YSEM_REG_SLOW_DBG_ACTIVE</dfn> 0x1501400UL</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_SLOW_DBG_MODE" data-ref="_M/YSEM_REG_SLOW_DBG_MODE">YSEM_REG_SLOW_DBG_MODE</dfn> 0x1501404UL</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_MODE1_CFG" data-ref="_M/YSEM_REG_DBG_MODE1_CFG">YSEM_REG_DBG_MODE1_CFG</dfn> 0x1501420UL</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_SYNC_DBG_EMPTY" data-ref="_M/YSEM_REG_SYNC_DBG_EMPTY">YSEM_REG_SYNC_DBG_EMPTY</dfn> 0x1501160UL</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_CTX_RBC_ACCS" data-ref="_M/YCM_REG_CTX_RBC_ACCS">YCM_REG_CTX_RBC_ACCS</dfn> 0x1081800UL</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_AGG_CON_CTX" data-ref="_M/YCM_REG_AGG_CON_CTX">YCM_REG_AGG_CON_CTX</dfn> 0x1081804UL</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_SM_CON_CTX" data-ref="_M/YCM_REG_SM_CON_CTX">YCM_REG_SM_CON_CTX</dfn> 0x108180cUL</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_AGG_TASK_CTX" data-ref="_M/YCM_REG_AGG_TASK_CTX">YCM_REG_AGG_TASK_CTX</dfn> 0x1081808UL</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_SM_TASK_CTX" data-ref="_M/YCM_REG_SM_TASK_CTX">YCM_REG_SM_TASK_CTX</dfn> 0x1081810UL</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_FAST_MEMORY" data-ref="_M/PSEM_REG_FAST_MEMORY">PSEM_REG_FAST_MEMORY</dfn> 0x1640000UL</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_FRAME_MODE" data-ref="_M/PSEM_REG_DBG_FRAME_MODE">PSEM_REG_DBG_FRAME_MODE</dfn> 0x1601408UL</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_SLOW_DBG_ACTIVE" data-ref="_M/PSEM_REG_SLOW_DBG_ACTIVE">PSEM_REG_SLOW_DBG_ACTIVE</dfn> 0x1601400UL</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_SLOW_DBG_MODE" data-ref="_M/PSEM_REG_SLOW_DBG_MODE">PSEM_REG_SLOW_DBG_MODE</dfn> 0x1601404UL</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_MODE1_CFG" data-ref="_M/PSEM_REG_DBG_MODE1_CFG">PSEM_REG_DBG_MODE1_CFG</dfn> 0x1601420UL</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_SYNC_DBG_EMPTY" data-ref="_M/PSEM_REG_SYNC_DBG_EMPTY">PSEM_REG_SYNC_DBG_EMPTY</dfn> 0x1601160UL</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_SLOW_DBG_EMPTY" data-ref="_M/PSEM_REG_SLOW_DBG_EMPTY">PSEM_REG_SLOW_DBG_EMPTY</dfn> 0x1601140UL</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_CTX_RBC_ACCS" data-ref="_M/PCM_REG_CTX_RBC_ACCS">PCM_REG_CTX_RBC_ACCS</dfn> 0x1101440UL</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_SM_CON_CTX" data-ref="_M/PCM_REG_SM_CON_CTX">PCM_REG_SM_CON_CTX</dfn> 0x1101444UL</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_DBG_SELECT" data-ref="_M/GRC_REG_DBG_SELECT">GRC_REG_DBG_SELECT</dfn> 0x0500a4UL</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_DBG_DWORD_ENABLE" data-ref="_M/GRC_REG_DBG_DWORD_ENABLE">GRC_REG_DBG_DWORD_ENABLE</dfn> 0x0500a8UL</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_DBG_SHIFT" data-ref="_M/GRC_REG_DBG_SHIFT">GRC_REG_DBG_SHIFT</dfn> 0x0500acUL</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_DBG_FORCE_VALID" data-ref="_M/GRC_REG_DBG_FORCE_VALID">GRC_REG_DBG_FORCE_VALID</dfn> 0x0500b0UL</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_DBG_FORCE_FRAME" data-ref="_M/GRC_REG_DBG_FORCE_FRAME">GRC_REG_DBG_FORCE_FRAME</dfn> 0x0500b4UL</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_DBG_SELECT" data-ref="_M/PGLUE_B_REG_DBG_SELECT">PGLUE_B_REG_DBG_SELECT</dfn> 0x2a8400UL</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_DBG_DWORD_ENABLE" data-ref="_M/PGLUE_B_REG_DBG_DWORD_ENABLE">PGLUE_B_REG_DBG_DWORD_ENABLE</dfn> 0x2a8404UL</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_DBG_SHIFT" data-ref="_M/PGLUE_B_REG_DBG_SHIFT">PGLUE_B_REG_DBG_SHIFT</dfn> 0x2a8408UL</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_DBG_FORCE_VALID" data-ref="_M/PGLUE_B_REG_DBG_FORCE_VALID">PGLUE_B_REG_DBG_FORCE_VALID</dfn> 0x2a840cUL</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_DBG_FORCE_FRAME" data-ref="_M/PGLUE_B_REG_DBG_FORCE_FRAME">PGLUE_B_REG_DBG_FORCE_FRAME</dfn> 0x2a8410UL</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_DBG_SELECT_K2" data-ref="_M/CNIG_REG_DBG_SELECT_K2">CNIG_REG_DBG_SELECT_K2</dfn> 0x218254UL</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_DBG_DWORD_ENABLE_K2" data-ref="_M/CNIG_REG_DBG_DWORD_ENABLE_K2">CNIG_REG_DBG_DWORD_ENABLE_K2</dfn> 0x218258UL</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_DBG_SHIFT_K2" data-ref="_M/CNIG_REG_DBG_SHIFT_K2">CNIG_REG_DBG_SHIFT_K2</dfn> 0x21825cUL</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_DBG_FORCE_VALID_K2" data-ref="_M/CNIG_REG_DBG_FORCE_VALID_K2">CNIG_REG_DBG_FORCE_VALID_K2</dfn> 0x218260UL</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_DBG_FORCE_FRAME_K2" data-ref="_M/CNIG_REG_DBG_FORCE_FRAME_K2">CNIG_REG_DBG_FORCE_FRAME_K2</dfn> 0x218264UL</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/NCSI_REG_DBG_SELECT" data-ref="_M/NCSI_REG_DBG_SELECT">NCSI_REG_DBG_SELECT</dfn> 0x040474UL</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/NCSI_REG_DBG_DWORD_ENABLE" data-ref="_M/NCSI_REG_DBG_DWORD_ENABLE">NCSI_REG_DBG_DWORD_ENABLE</dfn> 0x040478UL</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/NCSI_REG_DBG_SHIFT" data-ref="_M/NCSI_REG_DBG_SHIFT">NCSI_REG_DBG_SHIFT</dfn> 0x04047cUL</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/NCSI_REG_DBG_FORCE_VALID" data-ref="_M/NCSI_REG_DBG_FORCE_VALID">NCSI_REG_DBG_FORCE_VALID</dfn> 0x040480UL</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/NCSI_REG_DBG_FORCE_FRAME" data-ref="_M/NCSI_REG_DBG_FORCE_FRAME">NCSI_REG_DBG_FORCE_FRAME</dfn> 0x040484UL</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_DBG_SELECT" data-ref="_M/BMB_REG_DBG_SELECT">BMB_REG_DBG_SELECT</dfn> 0x540a7cUL</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_DBG_DWORD_ENABLE" data-ref="_M/BMB_REG_DBG_DWORD_ENABLE">BMB_REG_DBG_DWORD_ENABLE</dfn> 0x540a80UL</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_DBG_SHIFT" data-ref="_M/BMB_REG_DBG_SHIFT">BMB_REG_DBG_SHIFT</dfn> 0x540a84UL</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_DBG_FORCE_VALID" data-ref="_M/BMB_REG_DBG_FORCE_VALID">BMB_REG_DBG_FORCE_VALID</dfn> 0x540a88UL</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_DBG_FORCE_FRAME" data-ref="_M/BMB_REG_DBG_FORCE_FRAME">BMB_REG_DBG_FORCE_FRAME</dfn> 0x540a8cUL</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_DBG_SELECT" data-ref="_M/PCIE_REG_DBG_SELECT">PCIE_REG_DBG_SELECT</dfn> 0x0547e8UL</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/PHY_PCIE_REG_DBG_SELECT" data-ref="_M/PHY_PCIE_REG_DBG_SELECT">PHY_PCIE_REG_DBG_SELECT</dfn> 0x629fe8UL</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_DBG_DWORD_ENABLE" data-ref="_M/PCIE_REG_DBG_DWORD_ENABLE">PCIE_REG_DBG_DWORD_ENABLE</dfn> 0x0547ecUL</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/PHY_PCIE_REG_DBG_DWORD_ENABLE" data-ref="_M/PHY_PCIE_REG_DBG_DWORD_ENABLE">PHY_PCIE_REG_DBG_DWORD_ENABLE</dfn> 0x629fecUL</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_DBG_SHIFT" data-ref="_M/PCIE_REG_DBG_SHIFT">PCIE_REG_DBG_SHIFT</dfn> 0x0547f0UL</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/PHY_PCIE_REG_DBG_SHIFT" data-ref="_M/PHY_PCIE_REG_DBG_SHIFT">PHY_PCIE_REG_DBG_SHIFT</dfn> 0x629ff0UL</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_DBG_FORCE_VALID" data-ref="_M/PCIE_REG_DBG_FORCE_VALID">PCIE_REG_DBG_FORCE_VALID</dfn> 0x0547f4UL</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/PHY_PCIE_REG_DBG_FORCE_VALID" data-ref="_M/PHY_PCIE_REG_DBG_FORCE_VALID">PHY_PCIE_REG_DBG_FORCE_VALID</dfn> 0x629ff4UL</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_DBG_FORCE_FRAME" data-ref="_M/PCIE_REG_DBG_FORCE_FRAME">PCIE_REG_DBG_FORCE_FRAME</dfn> 0x0547f8UL</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/PHY_PCIE_REG_DBG_FORCE_FRAME" data-ref="_M/PHY_PCIE_REG_DBG_FORCE_FRAME">PHY_PCIE_REG_DBG_FORCE_FRAME</dfn> 0x629ff8UL</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/MCP2_REG_DBG_SELECT" data-ref="_M/MCP2_REG_DBG_SELECT">MCP2_REG_DBG_SELECT</dfn> 0x052400UL</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/MCP2_REG_DBG_SHIFT" data-ref="_M/MCP2_REG_DBG_SHIFT">MCP2_REG_DBG_SHIFT</dfn> 0x052408UL</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/MCP2_REG_DBG_FORCE_VALID" data-ref="_M/MCP2_REG_DBG_FORCE_VALID">MCP2_REG_DBG_FORCE_VALID</dfn> 0x052440UL</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/MCP2_REG_DBG_FORCE_FRAME" data-ref="_M/MCP2_REG_DBG_FORCE_FRAME">MCP2_REG_DBG_FORCE_FRAME</dfn> 0x052444UL</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_DBG_SELECT" data-ref="_M/PSWHST_REG_DBG_SELECT">PSWHST_REG_DBG_SELECT</dfn> 0x2a0100UL</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWHST_REG_DBG_DWORD_ENABLE">PSWHST_REG_DBG_DWORD_ENABLE</dfn> 0x2a0104UL</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_DBG_SHIFT" data-ref="_M/PSWHST_REG_DBG_SHIFT">PSWHST_REG_DBG_SHIFT</dfn> 0x2a0108UL</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_DBG_FORCE_VALID" data-ref="_M/PSWHST_REG_DBG_FORCE_VALID">PSWHST_REG_DBG_FORCE_VALID</dfn> 0x2a010cUL</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_DBG_FORCE_FRAME" data-ref="_M/PSWHST_REG_DBG_FORCE_FRAME">PSWHST_REG_DBG_FORCE_FRAME</dfn> 0x2a0110UL</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/PSWHST2_REG_DBG_SELECT" data-ref="_M/PSWHST2_REG_DBG_SELECT">PSWHST2_REG_DBG_SELECT</dfn> 0x29e058UL</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/PSWHST2_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWHST2_REG_DBG_DWORD_ENABLE">PSWHST2_REG_DBG_DWORD_ENABLE</dfn> 0x29e05cUL</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/PSWHST2_REG_DBG_SHIFT" data-ref="_M/PSWHST2_REG_DBG_SHIFT">PSWHST2_REG_DBG_SHIFT</dfn> 0x29e060UL</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/PSWHST2_REG_DBG_FORCE_VALID" data-ref="_M/PSWHST2_REG_DBG_FORCE_VALID">PSWHST2_REG_DBG_FORCE_VALID</dfn> 0x29e064UL</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/PSWHST2_REG_DBG_FORCE_FRAME" data-ref="_M/PSWHST2_REG_DBG_FORCE_FRAME">PSWHST2_REG_DBG_FORCE_FRAME</dfn> 0x29e068UL</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/PSWRD_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWRD_REG_DBG_DWORD_ENABLE">PSWRD_REG_DBG_DWORD_ENABLE</dfn> 0x29c044UL</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/PSWRD_REG_DBG_SHIFT" data-ref="_M/PSWRD_REG_DBG_SHIFT">PSWRD_REG_DBG_SHIFT</dfn> 0x29c048UL</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/PSWRD_REG_DBG_FORCE_VALID" data-ref="_M/PSWRD_REG_DBG_FORCE_VALID">PSWRD_REG_DBG_FORCE_VALID</dfn> 0x29c04cUL</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/PSWRD_REG_DBG_FORCE_FRAME" data-ref="_M/PSWRD_REG_DBG_FORCE_FRAME">PSWRD_REG_DBG_FORCE_FRAME</dfn> 0x29c050UL</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/PSWRD2_REG_DBG_SELECT" data-ref="_M/PSWRD2_REG_DBG_SELECT">PSWRD2_REG_DBG_SELECT</dfn> 0x29d400UL</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/PSWRD2_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWRD2_REG_DBG_DWORD_ENABLE">PSWRD2_REG_DBG_DWORD_ENABLE</dfn> 0x29d404UL</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/PSWRD2_REG_DBG_SHIFT" data-ref="_M/PSWRD2_REG_DBG_SHIFT">PSWRD2_REG_DBG_SHIFT</dfn> 0x29d408UL</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/PSWRD2_REG_DBG_FORCE_VALID" data-ref="_M/PSWRD2_REG_DBG_FORCE_VALID">PSWRD2_REG_DBG_FORCE_VALID</dfn> 0x29d40cUL</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/PSWRD2_REG_DBG_FORCE_FRAME" data-ref="_M/PSWRD2_REG_DBG_FORCE_FRAME">PSWRD2_REG_DBG_FORCE_FRAME</dfn> 0x29d410UL</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/PSWWR_REG_DBG_SELECT" data-ref="_M/PSWWR_REG_DBG_SELECT">PSWWR_REG_DBG_SELECT</dfn> 0x29a084UL</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/PSWWR_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWWR_REG_DBG_DWORD_ENABLE">PSWWR_REG_DBG_DWORD_ENABLE</dfn> 0x29a088UL</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/PSWWR_REG_DBG_SHIFT" data-ref="_M/PSWWR_REG_DBG_SHIFT">PSWWR_REG_DBG_SHIFT</dfn> 0x29a08cUL</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/PSWWR_REG_DBG_FORCE_VALID" data-ref="_M/PSWWR_REG_DBG_FORCE_VALID">PSWWR_REG_DBG_FORCE_VALID</dfn> 0x29a090UL</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/PSWWR_REG_DBG_FORCE_FRAME" data-ref="_M/PSWWR_REG_DBG_FORCE_FRAME">PSWWR_REG_DBG_FORCE_FRAME</dfn> 0x29a094UL</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/PSWRQ_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWRQ_REG_DBG_DWORD_ENABLE">PSWRQ_REG_DBG_DWORD_ENABLE</dfn> 0x280024UL</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/PSWRQ_REG_DBG_SHIFT" data-ref="_M/PSWRQ_REG_DBG_SHIFT">PSWRQ_REG_DBG_SHIFT</dfn> 0x280028UL</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/PSWRQ_REG_DBG_FORCE_VALID" data-ref="_M/PSWRQ_REG_DBG_FORCE_VALID">PSWRQ_REG_DBG_FORCE_VALID</dfn> 0x28002cUL</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/PSWRQ_REG_DBG_FORCE_FRAME" data-ref="_M/PSWRQ_REG_DBG_FORCE_FRAME">PSWRQ_REG_DBG_FORCE_FRAME</dfn> 0x280030UL</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DBG_SELECT" data-ref="_M/PSWRQ2_REG_DBG_SELECT">PSWRQ2_REG_DBG_SELECT</dfn> 0x240100UL</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DBG_DWORD_ENABLE" data-ref="_M/PSWRQ2_REG_DBG_DWORD_ENABLE">PSWRQ2_REG_DBG_DWORD_ENABLE</dfn> 0x240104UL</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DBG_SHIFT" data-ref="_M/PSWRQ2_REG_DBG_SHIFT">PSWRQ2_REG_DBG_SHIFT</dfn> 0x240108UL</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DBG_FORCE_VALID" data-ref="_M/PSWRQ2_REG_DBG_FORCE_VALID">PSWRQ2_REG_DBG_FORCE_VALID</dfn> 0x24010cUL</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DBG_FORCE_FRAME" data-ref="_M/PSWRQ2_REG_DBG_FORCE_FRAME">PSWRQ2_REG_DBG_FORCE_FRAME</dfn> 0x240110UL</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/PGLCS_REG_DBG_SELECT" data-ref="_M/PGLCS_REG_DBG_SELECT">PGLCS_REG_DBG_SELECT</dfn> 0x001d14UL</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/PGLCS_REG_DBG_DWORD_ENABLE" data-ref="_M/PGLCS_REG_DBG_DWORD_ENABLE">PGLCS_REG_DBG_DWORD_ENABLE</dfn> 0x001d18UL</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/PGLCS_REG_DBG_SHIFT" data-ref="_M/PGLCS_REG_DBG_SHIFT">PGLCS_REG_DBG_SHIFT</dfn> 0x001d1cUL</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/PGLCS_REG_DBG_FORCE_VALID" data-ref="_M/PGLCS_REG_DBG_FORCE_VALID">PGLCS_REG_DBG_FORCE_VALID</dfn> 0x001d20UL</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/PGLCS_REG_DBG_FORCE_FRAME" data-ref="_M/PGLCS_REG_DBG_FORCE_FRAME">PGLCS_REG_DBG_FORCE_FRAME</dfn> 0x001d24UL</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/PTU_REG_DBG_SELECT" data-ref="_M/PTU_REG_DBG_SELECT">PTU_REG_DBG_SELECT</dfn> 0x560100UL</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/PTU_REG_DBG_DWORD_ENABLE" data-ref="_M/PTU_REG_DBG_DWORD_ENABLE">PTU_REG_DBG_DWORD_ENABLE</dfn> 0x560104UL</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/PTU_REG_DBG_SHIFT" data-ref="_M/PTU_REG_DBG_SHIFT">PTU_REG_DBG_SHIFT</dfn> 0x560108UL</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/PTU_REG_DBG_FORCE_VALID" data-ref="_M/PTU_REG_DBG_FORCE_VALID">PTU_REG_DBG_FORCE_VALID</dfn> 0x56010cUL</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/PTU_REG_DBG_FORCE_FRAME" data-ref="_M/PTU_REG_DBG_FORCE_FRAME">PTU_REG_DBG_FORCE_FRAME</dfn> 0x560110UL</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/DMAE_REG_DBG_SELECT" data-ref="_M/DMAE_REG_DBG_SELECT">DMAE_REG_DBG_SELECT</dfn> 0x00c510UL</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/DMAE_REG_DBG_DWORD_ENABLE" data-ref="_M/DMAE_REG_DBG_DWORD_ENABLE">DMAE_REG_DBG_DWORD_ENABLE</dfn> 0x00c514UL</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/DMAE_REG_DBG_SHIFT" data-ref="_M/DMAE_REG_DBG_SHIFT">DMAE_REG_DBG_SHIFT</dfn> 0x00c518UL</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/DMAE_REG_DBG_FORCE_VALID" data-ref="_M/DMAE_REG_DBG_FORCE_VALID">DMAE_REG_DBG_FORCE_VALID</dfn> 0x00c51cUL</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/DMAE_REG_DBG_FORCE_FRAME" data-ref="_M/DMAE_REG_DBG_FORCE_FRAME">DMAE_REG_DBG_FORCE_FRAME</dfn> 0x00c520UL</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_DBG_SELECT" data-ref="_M/TCM_REG_DBG_SELECT">TCM_REG_DBG_SELECT</dfn> 0x1180040UL</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_DBG_DWORD_ENABLE" data-ref="_M/TCM_REG_DBG_DWORD_ENABLE">TCM_REG_DBG_DWORD_ENABLE</dfn> 0x1180044UL</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_DBG_SHIFT" data-ref="_M/TCM_REG_DBG_SHIFT">TCM_REG_DBG_SHIFT</dfn> 0x1180048UL</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_DBG_FORCE_VALID" data-ref="_M/TCM_REG_DBG_FORCE_VALID">TCM_REG_DBG_FORCE_VALID</dfn> 0x118004cUL</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/TCM_REG_DBG_FORCE_FRAME" data-ref="_M/TCM_REG_DBG_FORCE_FRAME">TCM_REG_DBG_FORCE_FRAME</dfn> 0x1180050UL</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_DBG_SELECT" data-ref="_M/MCM_REG_DBG_SELECT">MCM_REG_DBG_SELECT</dfn> 0x1200040UL</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_DBG_DWORD_ENABLE" data-ref="_M/MCM_REG_DBG_DWORD_ENABLE">MCM_REG_DBG_DWORD_ENABLE</dfn> 0x1200044UL</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_DBG_SHIFT" data-ref="_M/MCM_REG_DBG_SHIFT">MCM_REG_DBG_SHIFT</dfn> 0x1200048UL</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_DBG_FORCE_VALID" data-ref="_M/MCM_REG_DBG_FORCE_VALID">MCM_REG_DBG_FORCE_VALID</dfn> 0x120004cUL</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/MCM_REG_DBG_FORCE_FRAME" data-ref="_M/MCM_REG_DBG_FORCE_FRAME">MCM_REG_DBG_FORCE_FRAME</dfn> 0x1200050UL</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_DBG_SELECT" data-ref="_M/UCM_REG_DBG_SELECT">UCM_REG_DBG_SELECT</dfn> 0x1280050UL</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_DBG_DWORD_ENABLE" data-ref="_M/UCM_REG_DBG_DWORD_ENABLE">UCM_REG_DBG_DWORD_ENABLE</dfn> 0x1280054UL</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_DBG_SHIFT" data-ref="_M/UCM_REG_DBG_SHIFT">UCM_REG_DBG_SHIFT</dfn> 0x1280058UL</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_DBG_FORCE_VALID" data-ref="_M/UCM_REG_DBG_FORCE_VALID">UCM_REG_DBG_FORCE_VALID</dfn> 0x128005cUL</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/UCM_REG_DBG_FORCE_FRAME" data-ref="_M/UCM_REG_DBG_FORCE_FRAME">UCM_REG_DBG_FORCE_FRAME</dfn> 0x1280060UL</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_DBG_SELECT" data-ref="_M/XCM_REG_DBG_SELECT">XCM_REG_DBG_SELECT</dfn> 0x1000040UL</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_DBG_DWORD_ENABLE" data-ref="_M/XCM_REG_DBG_DWORD_ENABLE">XCM_REG_DBG_DWORD_ENABLE</dfn> 0x1000044UL</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_DBG_SHIFT" data-ref="_M/XCM_REG_DBG_SHIFT">XCM_REG_DBG_SHIFT</dfn> 0x1000048UL</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_DBG_FORCE_VALID" data-ref="_M/XCM_REG_DBG_FORCE_VALID">XCM_REG_DBG_FORCE_VALID</dfn> 0x100004cUL</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_DBG_FORCE_FRAME" data-ref="_M/XCM_REG_DBG_FORCE_FRAME">XCM_REG_DBG_FORCE_FRAME</dfn> 0x1000050UL</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_DBG_SELECT" data-ref="_M/YCM_REG_DBG_SELECT">YCM_REG_DBG_SELECT</dfn> 0x1080040UL</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_DBG_DWORD_ENABLE" data-ref="_M/YCM_REG_DBG_DWORD_ENABLE">YCM_REG_DBG_DWORD_ENABLE</dfn> 0x1080044UL</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_DBG_SHIFT" data-ref="_M/YCM_REG_DBG_SHIFT">YCM_REG_DBG_SHIFT</dfn> 0x1080048UL</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_DBG_FORCE_VALID" data-ref="_M/YCM_REG_DBG_FORCE_VALID">YCM_REG_DBG_FORCE_VALID</dfn> 0x108004cUL</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/YCM_REG_DBG_FORCE_FRAME" data-ref="_M/YCM_REG_DBG_FORCE_FRAME">YCM_REG_DBG_FORCE_FRAME</dfn> 0x1080050UL</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_DBG_SELECT" data-ref="_M/PCM_REG_DBG_SELECT">PCM_REG_DBG_SELECT</dfn> 0x1100040UL</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_DBG_DWORD_ENABLE" data-ref="_M/PCM_REG_DBG_DWORD_ENABLE">PCM_REG_DBG_DWORD_ENABLE</dfn> 0x1100044UL</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_DBG_SHIFT" data-ref="_M/PCM_REG_DBG_SHIFT">PCM_REG_DBG_SHIFT</dfn> 0x1100048UL</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_DBG_FORCE_VALID" data-ref="_M/PCM_REG_DBG_FORCE_VALID">PCM_REG_DBG_FORCE_VALID</dfn> 0x110004cUL</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/PCM_REG_DBG_FORCE_FRAME" data-ref="_M/PCM_REG_DBG_FORCE_FRAME">PCM_REG_DBG_FORCE_FRAME</dfn> 0x1100050UL</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/QM_REG_DBG_SELECT" data-ref="_M/QM_REG_DBG_SELECT">QM_REG_DBG_SELECT</dfn> 0x2f2e74UL</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/QM_REG_DBG_DWORD_ENABLE" data-ref="_M/QM_REG_DBG_DWORD_ENABLE">QM_REG_DBG_DWORD_ENABLE</dfn> 0x2f2e78UL</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/QM_REG_DBG_SHIFT" data-ref="_M/QM_REG_DBG_SHIFT">QM_REG_DBG_SHIFT</dfn> 0x2f2e7cUL</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/QM_REG_DBG_FORCE_VALID" data-ref="_M/QM_REG_DBG_FORCE_VALID">QM_REG_DBG_FORCE_VALID</dfn> 0x2f2e80UL</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/QM_REG_DBG_FORCE_FRAME" data-ref="_M/QM_REG_DBG_FORCE_FRAME">QM_REG_DBG_FORCE_FRAME</dfn> 0x2f2e84UL</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/TM_REG_DBG_SELECT" data-ref="_M/TM_REG_DBG_SELECT">TM_REG_DBG_SELECT</dfn> 0x2c07a8UL</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/TM_REG_DBG_DWORD_ENABLE" data-ref="_M/TM_REG_DBG_DWORD_ENABLE">TM_REG_DBG_DWORD_ENABLE</dfn> 0x2c07acUL</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/TM_REG_DBG_SHIFT" data-ref="_M/TM_REG_DBG_SHIFT">TM_REG_DBG_SHIFT</dfn> 0x2c07b0UL</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/TM_REG_DBG_FORCE_VALID" data-ref="_M/TM_REG_DBG_FORCE_VALID">TM_REG_DBG_FORCE_VALID</dfn> 0x2c07b4UL</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/TM_REG_DBG_FORCE_FRAME" data-ref="_M/TM_REG_DBG_FORCE_FRAME">TM_REG_DBG_FORCE_FRAME</dfn> 0x2c07b8UL</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DBG_SELECT" data-ref="_M/DORQ_REG_DBG_SELECT">DORQ_REG_DBG_SELECT</dfn> 0x100ad0UL</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DBG_DWORD_ENABLE" data-ref="_M/DORQ_REG_DBG_DWORD_ENABLE">DORQ_REG_DBG_DWORD_ENABLE</dfn> 0x100ad4UL</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DBG_SHIFT" data-ref="_M/DORQ_REG_DBG_SHIFT">DORQ_REG_DBG_SHIFT</dfn> 0x100ad8UL</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DBG_FORCE_VALID" data-ref="_M/DORQ_REG_DBG_FORCE_VALID">DORQ_REG_DBG_FORCE_VALID</dfn> 0x100adcUL</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DBG_FORCE_FRAME" data-ref="_M/DORQ_REG_DBG_FORCE_FRAME">DORQ_REG_DBG_FORCE_FRAME</dfn> 0x100ae0UL</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_DBG_SELECT" data-ref="_M/BRB_REG_DBG_SELECT">BRB_REG_DBG_SELECT</dfn> 0x340ed0UL</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_DBG_DWORD_ENABLE" data-ref="_M/BRB_REG_DBG_DWORD_ENABLE">BRB_REG_DBG_DWORD_ENABLE</dfn> 0x340ed4UL</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_DBG_SHIFT" data-ref="_M/BRB_REG_DBG_SHIFT">BRB_REG_DBG_SHIFT</dfn> 0x340ed8UL</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_DBG_FORCE_VALID" data-ref="_M/BRB_REG_DBG_FORCE_VALID">BRB_REG_DBG_FORCE_VALID</dfn> 0x340edcUL</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_DBG_FORCE_FRAME" data-ref="_M/BRB_REG_DBG_FORCE_FRAME">BRB_REG_DBG_FORCE_FRAME</dfn> 0x340ee0UL</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_DBG_SELECT" data-ref="_M/SRC_REG_DBG_SELECT">SRC_REG_DBG_SELECT</dfn> 0x238700UL</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_DBG_DWORD_ENABLE" data-ref="_M/SRC_REG_DBG_DWORD_ENABLE">SRC_REG_DBG_DWORD_ENABLE</dfn> 0x238704UL</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_DBG_SHIFT" data-ref="_M/SRC_REG_DBG_SHIFT">SRC_REG_DBG_SHIFT</dfn> 0x238708UL</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_DBG_FORCE_VALID" data-ref="_M/SRC_REG_DBG_FORCE_VALID">SRC_REG_DBG_FORCE_VALID</dfn> 0x23870cUL</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_DBG_FORCE_FRAME" data-ref="_M/SRC_REG_DBG_FORCE_FRAME">SRC_REG_DBG_FORCE_FRAME</dfn> 0x238710UL</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_DBG_SELECT" data-ref="_M/PRS_REG_DBG_SELECT">PRS_REG_DBG_SELECT</dfn> 0x1f0b6cUL</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_DBG_DWORD_ENABLE" data-ref="_M/PRS_REG_DBG_DWORD_ENABLE">PRS_REG_DBG_DWORD_ENABLE</dfn> 0x1f0b70UL</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_DBG_SHIFT" data-ref="_M/PRS_REG_DBG_SHIFT">PRS_REG_DBG_SHIFT</dfn> 0x1f0b74UL</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_DBG_FORCE_VALID" data-ref="_M/PRS_REG_DBG_FORCE_VALID">PRS_REG_DBG_FORCE_VALID</dfn> 0x1f0ba0UL</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_DBG_FORCE_FRAME" data-ref="_M/PRS_REG_DBG_FORCE_FRAME">PRS_REG_DBG_FORCE_FRAME</dfn> 0x1f0ba4UL</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/TSDM_REG_DBG_SELECT" data-ref="_M/TSDM_REG_DBG_SELECT">TSDM_REG_DBG_SELECT</dfn> 0xfb0e28UL</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/TSDM_REG_DBG_DWORD_ENABLE" data-ref="_M/TSDM_REG_DBG_DWORD_ENABLE">TSDM_REG_DBG_DWORD_ENABLE</dfn> 0xfb0e2cUL</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/TSDM_REG_DBG_SHIFT" data-ref="_M/TSDM_REG_DBG_SHIFT">TSDM_REG_DBG_SHIFT</dfn> 0xfb0e30UL</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/TSDM_REG_DBG_FORCE_VALID" data-ref="_M/TSDM_REG_DBG_FORCE_VALID">TSDM_REG_DBG_FORCE_VALID</dfn> 0xfb0e34UL</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/TSDM_REG_DBG_FORCE_FRAME" data-ref="_M/TSDM_REG_DBG_FORCE_FRAME">TSDM_REG_DBG_FORCE_FRAME</dfn> 0xfb0e38UL</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/MSDM_REG_DBG_SELECT" data-ref="_M/MSDM_REG_DBG_SELECT">MSDM_REG_DBG_SELECT</dfn> 0xfc0e28UL</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/MSDM_REG_DBG_DWORD_ENABLE" data-ref="_M/MSDM_REG_DBG_DWORD_ENABLE">MSDM_REG_DBG_DWORD_ENABLE</dfn> 0xfc0e2cUL</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/MSDM_REG_DBG_SHIFT" data-ref="_M/MSDM_REG_DBG_SHIFT">MSDM_REG_DBG_SHIFT</dfn> 0xfc0e30UL</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/MSDM_REG_DBG_FORCE_VALID" data-ref="_M/MSDM_REG_DBG_FORCE_VALID">MSDM_REG_DBG_FORCE_VALID</dfn> 0xfc0e34UL</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/MSDM_REG_DBG_FORCE_FRAME" data-ref="_M/MSDM_REG_DBG_FORCE_FRAME">MSDM_REG_DBG_FORCE_FRAME</dfn> 0xfc0e38UL</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/USDM_REG_DBG_SELECT" data-ref="_M/USDM_REG_DBG_SELECT">USDM_REG_DBG_SELECT</dfn> 0xfd0e28UL</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/USDM_REG_DBG_DWORD_ENABLE" data-ref="_M/USDM_REG_DBG_DWORD_ENABLE">USDM_REG_DBG_DWORD_ENABLE</dfn> 0xfd0e2cUL</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/USDM_REG_DBG_SHIFT" data-ref="_M/USDM_REG_DBG_SHIFT">USDM_REG_DBG_SHIFT</dfn> 0xfd0e30UL</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/USDM_REG_DBG_FORCE_VALID" data-ref="_M/USDM_REG_DBG_FORCE_VALID">USDM_REG_DBG_FORCE_VALID</dfn> 0xfd0e34UL</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/USDM_REG_DBG_FORCE_FRAME" data-ref="_M/USDM_REG_DBG_FORCE_FRAME">USDM_REG_DBG_FORCE_FRAME</dfn> 0xfd0e38UL</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/XSDM_REG_DBG_SELECT" data-ref="_M/XSDM_REG_DBG_SELECT">XSDM_REG_DBG_SELECT</dfn> 0xf80e28UL</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/XSDM_REG_DBG_DWORD_ENABLE" data-ref="_M/XSDM_REG_DBG_DWORD_ENABLE">XSDM_REG_DBG_DWORD_ENABLE</dfn> 0xf80e2cUL</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/XSDM_REG_DBG_SHIFT" data-ref="_M/XSDM_REG_DBG_SHIFT">XSDM_REG_DBG_SHIFT</dfn> 0xf80e30UL</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/XSDM_REG_DBG_FORCE_VALID" data-ref="_M/XSDM_REG_DBG_FORCE_VALID">XSDM_REG_DBG_FORCE_VALID</dfn> 0xf80e34UL</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/XSDM_REG_DBG_FORCE_FRAME" data-ref="_M/XSDM_REG_DBG_FORCE_FRAME">XSDM_REG_DBG_FORCE_FRAME</dfn> 0xf80e38UL</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/YSDM_REG_DBG_SELECT" data-ref="_M/YSDM_REG_DBG_SELECT">YSDM_REG_DBG_SELECT</dfn> 0xf90e28UL</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/YSDM_REG_DBG_DWORD_ENABLE" data-ref="_M/YSDM_REG_DBG_DWORD_ENABLE">YSDM_REG_DBG_DWORD_ENABLE</dfn> 0xf90e2cUL</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/YSDM_REG_DBG_SHIFT" data-ref="_M/YSDM_REG_DBG_SHIFT">YSDM_REG_DBG_SHIFT</dfn> 0xf90e30UL</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/YSDM_REG_DBG_FORCE_VALID" data-ref="_M/YSDM_REG_DBG_FORCE_VALID">YSDM_REG_DBG_FORCE_VALID</dfn> 0xf90e34UL</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/YSDM_REG_DBG_FORCE_FRAME" data-ref="_M/YSDM_REG_DBG_FORCE_FRAME">YSDM_REG_DBG_FORCE_FRAME</dfn> 0xf90e38UL</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/PSDM_REG_DBG_SELECT" data-ref="_M/PSDM_REG_DBG_SELECT">PSDM_REG_DBG_SELECT</dfn> 0xfa0e28UL</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/PSDM_REG_DBG_DWORD_ENABLE" data-ref="_M/PSDM_REG_DBG_DWORD_ENABLE">PSDM_REG_DBG_DWORD_ENABLE</dfn> 0xfa0e2cUL</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/PSDM_REG_DBG_SHIFT" data-ref="_M/PSDM_REG_DBG_SHIFT">PSDM_REG_DBG_SHIFT</dfn> 0xfa0e30UL</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/PSDM_REG_DBG_FORCE_VALID" data-ref="_M/PSDM_REG_DBG_FORCE_VALID">PSDM_REG_DBG_FORCE_VALID</dfn> 0xfa0e34UL</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/PSDM_REG_DBG_FORCE_FRAME" data-ref="_M/PSDM_REG_DBG_FORCE_FRAME">PSDM_REG_DBG_FORCE_FRAME</dfn> 0xfa0e38UL</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_SELECT" data-ref="_M/TSEM_REG_DBG_SELECT">TSEM_REG_DBG_SELECT</dfn> 0x1701528UL</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_DWORD_ENABLE" data-ref="_M/TSEM_REG_DBG_DWORD_ENABLE">TSEM_REG_DBG_DWORD_ENABLE</dfn> 0x170152cUL</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_SHIFT" data-ref="_M/TSEM_REG_DBG_SHIFT">TSEM_REG_DBG_SHIFT</dfn> 0x1701530UL</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_FORCE_VALID" data-ref="_M/TSEM_REG_DBG_FORCE_VALID">TSEM_REG_DBG_FORCE_VALID</dfn> 0x1701534UL</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_DBG_FORCE_FRAME" data-ref="_M/TSEM_REG_DBG_FORCE_FRAME">TSEM_REG_DBG_FORCE_FRAME</dfn> 0x1701538UL</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_SELECT" data-ref="_M/MSEM_REG_DBG_SELECT">MSEM_REG_DBG_SELECT</dfn> 0x1801528UL</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_DWORD_ENABLE" data-ref="_M/MSEM_REG_DBG_DWORD_ENABLE">MSEM_REG_DBG_DWORD_ENABLE</dfn> 0x180152cUL</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_SHIFT" data-ref="_M/MSEM_REG_DBG_SHIFT">MSEM_REG_DBG_SHIFT</dfn> 0x1801530UL</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_FORCE_VALID" data-ref="_M/MSEM_REG_DBG_FORCE_VALID">MSEM_REG_DBG_FORCE_VALID</dfn> 0x1801534UL</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_DBG_FORCE_FRAME" data-ref="_M/MSEM_REG_DBG_FORCE_FRAME">MSEM_REG_DBG_FORCE_FRAME</dfn> 0x1801538UL</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_SELECT" data-ref="_M/USEM_REG_DBG_SELECT">USEM_REG_DBG_SELECT</dfn> 0x1901528UL</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_DWORD_ENABLE" data-ref="_M/USEM_REG_DBG_DWORD_ENABLE">USEM_REG_DBG_DWORD_ENABLE</dfn> 0x190152cUL</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_SHIFT" data-ref="_M/USEM_REG_DBG_SHIFT">USEM_REG_DBG_SHIFT</dfn> 0x1901530UL</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_FORCE_VALID" data-ref="_M/USEM_REG_DBG_FORCE_VALID">USEM_REG_DBG_FORCE_VALID</dfn> 0x1901534UL</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_DBG_FORCE_FRAME" data-ref="_M/USEM_REG_DBG_FORCE_FRAME">USEM_REG_DBG_FORCE_FRAME</dfn> 0x1901538UL</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_SELECT" data-ref="_M/XSEM_REG_DBG_SELECT">XSEM_REG_DBG_SELECT</dfn> 0x1401528UL</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_DWORD_ENABLE" data-ref="_M/XSEM_REG_DBG_DWORD_ENABLE">XSEM_REG_DBG_DWORD_ENABLE</dfn> 0x140152cUL</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_SHIFT" data-ref="_M/XSEM_REG_DBG_SHIFT">XSEM_REG_DBG_SHIFT</dfn> 0x1401530UL</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_FORCE_VALID" data-ref="_M/XSEM_REG_DBG_FORCE_VALID">XSEM_REG_DBG_FORCE_VALID</dfn> 0x1401534UL</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_DBG_FORCE_FRAME" data-ref="_M/XSEM_REG_DBG_FORCE_FRAME">XSEM_REG_DBG_FORCE_FRAME</dfn> 0x1401538UL</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_SELECT" data-ref="_M/YSEM_REG_DBG_SELECT">YSEM_REG_DBG_SELECT</dfn> 0x1501528UL</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_DWORD_ENABLE" data-ref="_M/YSEM_REG_DBG_DWORD_ENABLE">YSEM_REG_DBG_DWORD_ENABLE</dfn> 0x150152cUL</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_SHIFT" data-ref="_M/YSEM_REG_DBG_SHIFT">YSEM_REG_DBG_SHIFT</dfn> 0x1501530UL</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_FORCE_VALID" data-ref="_M/YSEM_REG_DBG_FORCE_VALID">YSEM_REG_DBG_FORCE_VALID</dfn> 0x1501534UL</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_DBG_FORCE_FRAME" data-ref="_M/YSEM_REG_DBG_FORCE_FRAME">YSEM_REG_DBG_FORCE_FRAME</dfn> 0x1501538UL</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_SELECT" data-ref="_M/PSEM_REG_DBG_SELECT">PSEM_REG_DBG_SELECT</dfn> 0x1601528UL</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_DWORD_ENABLE" data-ref="_M/PSEM_REG_DBG_DWORD_ENABLE">PSEM_REG_DBG_DWORD_ENABLE</dfn> 0x160152cUL</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_SHIFT" data-ref="_M/PSEM_REG_DBG_SHIFT">PSEM_REG_DBG_SHIFT</dfn> 0x1601530UL</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_FORCE_VALID" data-ref="_M/PSEM_REG_DBG_FORCE_VALID">PSEM_REG_DBG_FORCE_VALID</dfn> 0x1601534UL</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_DBG_FORCE_FRAME" data-ref="_M/PSEM_REG_DBG_FORCE_FRAME">PSEM_REG_DBG_FORCE_FRAME</dfn> 0x1601538UL</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_DBG_SELECT" data-ref="_M/RSS_REG_DBG_SELECT">RSS_REG_DBG_SELECT</dfn> 0x238c4cUL</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_DBG_DWORD_ENABLE" data-ref="_M/RSS_REG_DBG_DWORD_ENABLE">RSS_REG_DBG_DWORD_ENABLE</dfn> 0x238c50UL</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_DBG_SHIFT" data-ref="_M/RSS_REG_DBG_SHIFT">RSS_REG_DBG_SHIFT</dfn> 0x238c54UL</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_DBG_FORCE_VALID" data-ref="_M/RSS_REG_DBG_FORCE_VALID">RSS_REG_DBG_FORCE_VALID</dfn> 0x238c58UL</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_DBG_FORCE_FRAME" data-ref="_M/RSS_REG_DBG_FORCE_FRAME">RSS_REG_DBG_FORCE_FRAME</dfn> 0x238c5cUL</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/TMLD_REG_DBG_SELECT" data-ref="_M/TMLD_REG_DBG_SELECT">TMLD_REG_DBG_SELECT</dfn> 0x4d1600UL</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/TMLD_REG_DBG_DWORD_ENABLE" data-ref="_M/TMLD_REG_DBG_DWORD_ENABLE">TMLD_REG_DBG_DWORD_ENABLE</dfn> 0x4d1604UL</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/TMLD_REG_DBG_SHIFT" data-ref="_M/TMLD_REG_DBG_SHIFT">TMLD_REG_DBG_SHIFT</dfn> 0x4d1608UL</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/TMLD_REG_DBG_FORCE_VALID" data-ref="_M/TMLD_REG_DBG_FORCE_VALID">TMLD_REG_DBG_FORCE_VALID</dfn> 0x4d160cUL</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/TMLD_REG_DBG_FORCE_FRAME" data-ref="_M/TMLD_REG_DBG_FORCE_FRAME">TMLD_REG_DBG_FORCE_FRAME</dfn> 0x4d1610UL</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/MULD_REG_DBG_SELECT" data-ref="_M/MULD_REG_DBG_SELECT">MULD_REG_DBG_SELECT</dfn> 0x4e1600UL</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/MULD_REG_DBG_DWORD_ENABLE" data-ref="_M/MULD_REG_DBG_DWORD_ENABLE">MULD_REG_DBG_DWORD_ENABLE</dfn> 0x4e1604UL</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/MULD_REG_DBG_SHIFT" data-ref="_M/MULD_REG_DBG_SHIFT">MULD_REG_DBG_SHIFT</dfn> 0x4e1608UL</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/MULD_REG_DBG_FORCE_VALID" data-ref="_M/MULD_REG_DBG_FORCE_VALID">MULD_REG_DBG_FORCE_VALID</dfn> 0x4e160cUL</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/MULD_REG_DBG_FORCE_FRAME" data-ref="_M/MULD_REG_DBG_FORCE_FRAME">MULD_REG_DBG_FORCE_FRAME</dfn> 0x4e1610UL</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/YULD_REG_DBG_SELECT" data-ref="_M/YULD_REG_DBG_SELECT">YULD_REG_DBG_SELECT</dfn> 0x4c9600UL</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/YULD_REG_DBG_DWORD_ENABLE" data-ref="_M/YULD_REG_DBG_DWORD_ENABLE">YULD_REG_DBG_DWORD_ENABLE</dfn> 0x4c9604UL</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/YULD_REG_DBG_SHIFT" data-ref="_M/YULD_REG_DBG_SHIFT">YULD_REG_DBG_SHIFT</dfn> 0x4c9608UL</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/YULD_REG_DBG_FORCE_VALID" data-ref="_M/YULD_REG_DBG_FORCE_VALID">YULD_REG_DBG_FORCE_VALID</dfn> 0x4c960cUL</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/YULD_REG_DBG_FORCE_FRAME" data-ref="_M/YULD_REG_DBG_FORCE_FRAME">YULD_REG_DBG_FORCE_FRAME</dfn> 0x4c9610UL</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/XYLD_REG_DBG_SELECT" data-ref="_M/XYLD_REG_DBG_SELECT">XYLD_REG_DBG_SELECT</dfn> 0x4c1600UL</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/XYLD_REG_DBG_DWORD_ENABLE" data-ref="_M/XYLD_REG_DBG_DWORD_ENABLE">XYLD_REG_DBG_DWORD_ENABLE</dfn> 0x4c1604UL</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/XYLD_REG_DBG_SHIFT" data-ref="_M/XYLD_REG_DBG_SHIFT">XYLD_REG_DBG_SHIFT</dfn> 0x4c1608UL</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/XYLD_REG_DBG_FORCE_VALID" data-ref="_M/XYLD_REG_DBG_FORCE_VALID">XYLD_REG_DBG_FORCE_VALID</dfn> 0x4c160cUL</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/XYLD_REG_DBG_FORCE_FRAME" data-ref="_M/XYLD_REG_DBG_FORCE_FRAME">XYLD_REG_DBG_FORCE_FRAME</dfn> 0x4c1610UL</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/PRM_REG_DBG_SELECT" data-ref="_M/PRM_REG_DBG_SELECT">PRM_REG_DBG_SELECT</dfn> 0x2306a8UL</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/PRM_REG_DBG_DWORD_ENABLE" data-ref="_M/PRM_REG_DBG_DWORD_ENABLE">PRM_REG_DBG_DWORD_ENABLE</dfn> 0x2306acUL</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/PRM_REG_DBG_SHIFT" data-ref="_M/PRM_REG_DBG_SHIFT">PRM_REG_DBG_SHIFT</dfn> 0x2306b0UL</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/PRM_REG_DBG_FORCE_VALID" data-ref="_M/PRM_REG_DBG_FORCE_VALID">PRM_REG_DBG_FORCE_VALID</dfn> 0x2306b4UL</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/PRM_REG_DBG_FORCE_FRAME" data-ref="_M/PRM_REG_DBG_FORCE_FRAME">PRM_REG_DBG_FORCE_FRAME</dfn> 0x2306b8UL</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/PBF_PB1_REG_DBG_SELECT" data-ref="_M/PBF_PB1_REG_DBG_SELECT">PBF_PB1_REG_DBG_SELECT</dfn> 0xda0728UL</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/PBF_PB1_REG_DBG_DWORD_ENABLE" data-ref="_M/PBF_PB1_REG_DBG_DWORD_ENABLE">PBF_PB1_REG_DBG_DWORD_ENABLE</dfn> 0xda072cUL</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/PBF_PB1_REG_DBG_SHIFT" data-ref="_M/PBF_PB1_REG_DBG_SHIFT">PBF_PB1_REG_DBG_SHIFT</dfn> 0xda0730UL</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/PBF_PB1_REG_DBG_FORCE_VALID" data-ref="_M/PBF_PB1_REG_DBG_FORCE_VALID">PBF_PB1_REG_DBG_FORCE_VALID</dfn> 0xda0734UL</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/PBF_PB1_REG_DBG_FORCE_FRAME" data-ref="_M/PBF_PB1_REG_DBG_FORCE_FRAME">PBF_PB1_REG_DBG_FORCE_FRAME</dfn> 0xda0738UL</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/PBF_PB2_REG_DBG_SELECT" data-ref="_M/PBF_PB2_REG_DBG_SELECT">PBF_PB2_REG_DBG_SELECT</dfn> 0xda4728UL</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/PBF_PB2_REG_DBG_DWORD_ENABLE" data-ref="_M/PBF_PB2_REG_DBG_DWORD_ENABLE">PBF_PB2_REG_DBG_DWORD_ENABLE</dfn> 0xda472cUL</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/PBF_PB2_REG_DBG_SHIFT" data-ref="_M/PBF_PB2_REG_DBG_SHIFT">PBF_PB2_REG_DBG_SHIFT</dfn> 0xda4730UL</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/PBF_PB2_REG_DBG_FORCE_VALID" data-ref="_M/PBF_PB2_REG_DBG_FORCE_VALID">PBF_PB2_REG_DBG_FORCE_VALID</dfn> 0xda4734UL</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/PBF_PB2_REG_DBG_FORCE_FRAME" data-ref="_M/PBF_PB2_REG_DBG_FORCE_FRAME">PBF_PB2_REG_DBG_FORCE_FRAME</dfn> 0xda4738UL</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/RPB_REG_DBG_SELECT" data-ref="_M/RPB_REG_DBG_SELECT">RPB_REG_DBG_SELECT</dfn> 0x23c728UL</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/RPB_REG_DBG_DWORD_ENABLE" data-ref="_M/RPB_REG_DBG_DWORD_ENABLE">RPB_REG_DBG_DWORD_ENABLE</dfn> 0x23c72cUL</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/RPB_REG_DBG_SHIFT" data-ref="_M/RPB_REG_DBG_SHIFT">RPB_REG_DBG_SHIFT</dfn> 0x23c730UL</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/RPB_REG_DBG_FORCE_VALID" data-ref="_M/RPB_REG_DBG_FORCE_VALID">RPB_REG_DBG_FORCE_VALID</dfn> 0x23c734UL</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/RPB_REG_DBG_FORCE_FRAME" data-ref="_M/RPB_REG_DBG_FORCE_FRAME">RPB_REG_DBG_FORCE_FRAME</dfn> 0x23c738UL</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_DBG_SELECT" data-ref="_M/BTB_REG_DBG_SELECT">BTB_REG_DBG_SELECT</dfn> 0xdb08c8UL</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_DBG_DWORD_ENABLE" data-ref="_M/BTB_REG_DBG_DWORD_ENABLE">BTB_REG_DBG_DWORD_ENABLE</dfn> 0xdb08ccUL</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_DBG_SHIFT" data-ref="_M/BTB_REG_DBG_SHIFT">BTB_REG_DBG_SHIFT</dfn> 0xdb08d0UL</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_DBG_FORCE_VALID" data-ref="_M/BTB_REG_DBG_FORCE_VALID">BTB_REG_DBG_FORCE_VALID</dfn> 0xdb08d4UL</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_DBG_FORCE_FRAME" data-ref="_M/BTB_REG_DBG_FORCE_FRAME">BTB_REG_DBG_FORCE_FRAME</dfn> 0xdb08d8UL</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_DBG_SELECT" data-ref="_M/PBF_REG_DBG_SELECT">PBF_REG_DBG_SELECT</dfn> 0xd80060UL</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_DBG_DWORD_ENABLE" data-ref="_M/PBF_REG_DBG_DWORD_ENABLE">PBF_REG_DBG_DWORD_ENABLE</dfn> 0xd80064UL</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_DBG_SHIFT" data-ref="_M/PBF_REG_DBG_SHIFT">PBF_REG_DBG_SHIFT</dfn> 0xd80068UL</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_DBG_FORCE_VALID" data-ref="_M/PBF_REG_DBG_FORCE_VALID">PBF_REG_DBG_FORCE_VALID</dfn> 0xd8006cUL</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_DBG_FORCE_FRAME" data-ref="_M/PBF_REG_DBG_FORCE_FRAME">PBF_REG_DBG_FORCE_FRAME</dfn> 0xd80070UL</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/RDIF_REG_DBG_SELECT" data-ref="_M/RDIF_REG_DBG_SELECT">RDIF_REG_DBG_SELECT</dfn> 0x300500UL</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/RDIF_REG_DBG_DWORD_ENABLE" data-ref="_M/RDIF_REG_DBG_DWORD_ENABLE">RDIF_REG_DBG_DWORD_ENABLE</dfn> 0x300504UL</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/RDIF_REG_DBG_SHIFT" data-ref="_M/RDIF_REG_DBG_SHIFT">RDIF_REG_DBG_SHIFT</dfn> 0x300508UL</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/RDIF_REG_DBG_FORCE_VALID" data-ref="_M/RDIF_REG_DBG_FORCE_VALID">RDIF_REG_DBG_FORCE_VALID</dfn> 0x30050cUL</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/RDIF_REG_DBG_FORCE_FRAME" data-ref="_M/RDIF_REG_DBG_FORCE_FRAME">RDIF_REG_DBG_FORCE_FRAME</dfn> 0x300510UL</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/TDIF_REG_DBG_SELECT" data-ref="_M/TDIF_REG_DBG_SELECT">TDIF_REG_DBG_SELECT</dfn> 0x310500UL</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/TDIF_REG_DBG_DWORD_ENABLE" data-ref="_M/TDIF_REG_DBG_DWORD_ENABLE">TDIF_REG_DBG_DWORD_ENABLE</dfn> 0x310504UL</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/TDIF_REG_DBG_SHIFT" data-ref="_M/TDIF_REG_DBG_SHIFT">TDIF_REG_DBG_SHIFT</dfn> 0x310508UL</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/TDIF_REG_DBG_FORCE_VALID" data-ref="_M/TDIF_REG_DBG_FORCE_VALID">TDIF_REG_DBG_FORCE_VALID</dfn> 0x31050cUL</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/TDIF_REG_DBG_FORCE_FRAME" data-ref="_M/TDIF_REG_DBG_FORCE_FRAME">TDIF_REG_DBG_FORCE_FRAME</dfn> 0x310510UL</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_DBG_SELECT" data-ref="_M/CDU_REG_DBG_SELECT">CDU_REG_DBG_SELECT</dfn> 0x580704UL</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_DBG_DWORD_ENABLE" data-ref="_M/CDU_REG_DBG_DWORD_ENABLE">CDU_REG_DBG_DWORD_ENABLE</dfn> 0x580708UL</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_DBG_SHIFT" data-ref="_M/CDU_REG_DBG_SHIFT">CDU_REG_DBG_SHIFT</dfn> 0x58070cUL</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_DBG_FORCE_VALID" data-ref="_M/CDU_REG_DBG_FORCE_VALID">CDU_REG_DBG_FORCE_VALID</dfn> 0x580710UL</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_DBG_FORCE_FRAME" data-ref="_M/CDU_REG_DBG_FORCE_FRAME">CDU_REG_DBG_FORCE_FRAME</dfn> 0x580714UL</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_DBG_SELECT" data-ref="_M/CCFC_REG_DBG_SELECT">CCFC_REG_DBG_SELECT</dfn> 0x2e0500UL</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_DBG_DWORD_ENABLE" data-ref="_M/CCFC_REG_DBG_DWORD_ENABLE">CCFC_REG_DBG_DWORD_ENABLE</dfn> 0x2e0504UL</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_DBG_SHIFT" data-ref="_M/CCFC_REG_DBG_SHIFT">CCFC_REG_DBG_SHIFT</dfn> 0x2e0508UL</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_DBG_FORCE_VALID" data-ref="_M/CCFC_REG_DBG_FORCE_VALID">CCFC_REG_DBG_FORCE_VALID</dfn> 0x2e050cUL</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_DBG_FORCE_FRAME" data-ref="_M/CCFC_REG_DBG_FORCE_FRAME">CCFC_REG_DBG_FORCE_FRAME</dfn> 0x2e0510UL</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_DBG_SELECT" data-ref="_M/TCFC_REG_DBG_SELECT">TCFC_REG_DBG_SELECT</dfn> 0x2d0500UL</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_DBG_DWORD_ENABLE" data-ref="_M/TCFC_REG_DBG_DWORD_ENABLE">TCFC_REG_DBG_DWORD_ENABLE</dfn> 0x2d0504UL</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_DBG_SHIFT" data-ref="_M/TCFC_REG_DBG_SHIFT">TCFC_REG_DBG_SHIFT</dfn> 0x2d0508UL</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_DBG_FORCE_VALID" data-ref="_M/TCFC_REG_DBG_FORCE_VALID">TCFC_REG_DBG_FORCE_VALID</dfn> 0x2d050cUL</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_DBG_FORCE_FRAME" data-ref="_M/TCFC_REG_DBG_FORCE_FRAME">TCFC_REG_DBG_FORCE_FRAME</dfn> 0x2d0510UL</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_DBG_SELECT" data-ref="_M/IGU_REG_DBG_SELECT">IGU_REG_DBG_SELECT</dfn> 0x181578UL</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_DBG_DWORD_ENABLE" data-ref="_M/IGU_REG_DBG_DWORD_ENABLE">IGU_REG_DBG_DWORD_ENABLE</dfn> 0x18157cUL</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_DBG_SHIFT" data-ref="_M/IGU_REG_DBG_SHIFT">IGU_REG_DBG_SHIFT</dfn> 0x181580UL</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_DBG_FORCE_VALID" data-ref="_M/IGU_REG_DBG_FORCE_VALID">IGU_REG_DBG_FORCE_VALID</dfn> 0x181584UL</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_DBG_FORCE_FRAME" data-ref="_M/IGU_REG_DBG_FORCE_FRAME">IGU_REG_DBG_FORCE_FRAME</dfn> 0x181588UL</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_DBG_SELECT" data-ref="_M/CAU_REG_DBG_SELECT">CAU_REG_DBG_SELECT</dfn> 0x1c0ea8UL</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_DBG_DWORD_ENABLE" data-ref="_M/CAU_REG_DBG_DWORD_ENABLE">CAU_REG_DBG_DWORD_ENABLE</dfn> 0x1c0eacUL</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_DBG_SHIFT" data-ref="_M/CAU_REG_DBG_SHIFT">CAU_REG_DBG_SHIFT</dfn> 0x1c0eb0UL</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_DBG_FORCE_VALID" data-ref="_M/CAU_REG_DBG_FORCE_VALID">CAU_REG_DBG_FORCE_VALID</dfn> 0x1c0eb4UL</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_DBG_FORCE_FRAME" data-ref="_M/CAU_REG_DBG_FORCE_FRAME">CAU_REG_DBG_FORCE_FRAME</dfn> 0x1c0eb8UL</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/UMAC_REG_DBG_SELECT" data-ref="_M/UMAC_REG_DBG_SELECT">UMAC_REG_DBG_SELECT</dfn> 0x051094UL</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/UMAC_REG_DBG_DWORD_ENABLE" data-ref="_M/UMAC_REG_DBG_DWORD_ENABLE">UMAC_REG_DBG_DWORD_ENABLE</dfn> 0x051098UL</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/UMAC_REG_DBG_SHIFT" data-ref="_M/UMAC_REG_DBG_SHIFT">UMAC_REG_DBG_SHIFT</dfn> 0x05109cUL</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/UMAC_REG_DBG_FORCE_VALID" data-ref="_M/UMAC_REG_DBG_FORCE_VALID">UMAC_REG_DBG_FORCE_VALID</dfn> 0x0510a0UL</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/UMAC_REG_DBG_FORCE_FRAME" data-ref="_M/UMAC_REG_DBG_FORCE_FRAME">UMAC_REG_DBG_FORCE_FRAME</dfn> 0x0510a4UL</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DBG_SELECT" data-ref="_M/NIG_REG_DBG_SELECT">NIG_REG_DBG_SELECT</dfn> 0x502140UL</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DBG_DWORD_ENABLE" data-ref="_M/NIG_REG_DBG_DWORD_ENABLE">NIG_REG_DBG_DWORD_ENABLE</dfn> 0x502144UL</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DBG_SHIFT" data-ref="_M/NIG_REG_DBG_SHIFT">NIG_REG_DBG_SHIFT</dfn> 0x502148UL</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DBG_FORCE_VALID" data-ref="_M/NIG_REG_DBG_FORCE_VALID">NIG_REG_DBG_FORCE_VALID</dfn> 0x50214cUL</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DBG_FORCE_FRAME" data-ref="_M/NIG_REG_DBG_FORCE_FRAME">NIG_REG_DBG_FORCE_FRAME</dfn> 0x502150UL</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/WOL_REG_DBG_SELECT" data-ref="_M/WOL_REG_DBG_SELECT">WOL_REG_DBG_SELECT</dfn> 0x600140UL</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/WOL_REG_DBG_DWORD_ENABLE" data-ref="_M/WOL_REG_DBG_DWORD_ENABLE">WOL_REG_DBG_DWORD_ENABLE</dfn> 0x600144UL</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/WOL_REG_DBG_SHIFT" data-ref="_M/WOL_REG_DBG_SHIFT">WOL_REG_DBG_SHIFT</dfn> 0x600148UL</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/WOL_REG_DBG_FORCE_VALID" data-ref="_M/WOL_REG_DBG_FORCE_VALID">WOL_REG_DBG_FORCE_VALID</dfn> 0x60014cUL</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/WOL_REG_DBG_FORCE_FRAME" data-ref="_M/WOL_REG_DBG_FORCE_FRAME">WOL_REG_DBG_FORCE_FRAME</dfn> 0x600150UL</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/BMBN_REG_DBG_SELECT" data-ref="_M/BMBN_REG_DBG_SELECT">BMBN_REG_DBG_SELECT</dfn> 0x610140UL</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/BMBN_REG_DBG_DWORD_ENABLE" data-ref="_M/BMBN_REG_DBG_DWORD_ENABLE">BMBN_REG_DBG_DWORD_ENABLE</dfn> 0x610144UL</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/BMBN_REG_DBG_SHIFT" data-ref="_M/BMBN_REG_DBG_SHIFT">BMBN_REG_DBG_SHIFT</dfn> 0x610148UL</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/BMBN_REG_DBG_FORCE_VALID" data-ref="_M/BMBN_REG_DBG_FORCE_VALID">BMBN_REG_DBG_FORCE_VALID</dfn> 0x61014cUL</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/BMBN_REG_DBG_FORCE_FRAME" data-ref="_M/BMBN_REG_DBG_FORCE_FRAME">BMBN_REG_DBG_FORCE_FRAME</dfn> 0x610150UL</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_DBG_SELECT" data-ref="_M/NWM_REG_DBG_SELECT">NWM_REG_DBG_SELECT</dfn> 0x8000ecUL</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_DBG_DWORD_ENABLE" data-ref="_M/NWM_REG_DBG_DWORD_ENABLE">NWM_REG_DBG_DWORD_ENABLE</dfn> 0x8000f0UL</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_DBG_SHIFT" data-ref="_M/NWM_REG_DBG_SHIFT">NWM_REG_DBG_SHIFT</dfn> 0x8000f4UL</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_DBG_FORCE_VALID" data-ref="_M/NWM_REG_DBG_FORCE_VALID">NWM_REG_DBG_FORCE_VALID</dfn> 0x8000f8UL</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_DBG_FORCE_FRAME" data-ref="_M/NWM_REG_DBG_FORCE_FRAME">NWM_REG_DBG_FORCE_FRAME</dfn> 0x8000fcUL</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_BIG_RAM_ADDRESS" data-ref="_M/BRB_REG_BIG_RAM_ADDRESS">BRB_REG_BIG_RAM_ADDRESS</dfn> 0x340800UL</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_BIG_RAM_DATA" data-ref="_M/BRB_REG_BIG_RAM_DATA">BRB_REG_BIG_RAM_DATA</dfn> 0x341500UL</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_BIG_RAM_ADDRESS" data-ref="_M/BTB_REG_BIG_RAM_ADDRESS">BTB_REG_BIG_RAM_ADDRESS</dfn> 0xdb0800UL</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/BTB_REG_BIG_RAM_DATA" data-ref="_M/BTB_REG_BIG_RAM_DATA">BTB_REG_BIG_RAM_DATA</dfn> 0xdb0c00UL</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_BIG_RAM_ADDRESS" data-ref="_M/BMB_REG_BIG_RAM_ADDRESS">BMB_REG_BIG_RAM_ADDRESS</dfn> 0x540800UL</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/BMB_REG_BIG_RAM_DATA" data-ref="_M/BMB_REG_BIG_RAM_DATA">BMB_REG_BIG_RAM_DATA</dfn> 0x540f00UL</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_RESET_PL_UA" data-ref="_M/MISCS_REG_RESET_PL_UA">MISCS_REG_RESET_PL_UA</dfn> 0x009050UL</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_RESET_PL_UA" data-ref="_M/MISC_REG_RESET_PL_UA">MISC_REG_RESET_PL_UA</dfn> 0x008050UL</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_RESET_PL_HV" data-ref="_M/MISC_REG_RESET_PL_HV">MISC_REG_RESET_PL_HV</dfn> 0x008060UL</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_RESET_PL_PDA_VMAIN_1" data-ref="_M/MISC_REG_RESET_PL_PDA_VMAIN_1">MISC_REG_RESET_PL_PDA_VMAIN_1</dfn> 0x008070UL</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_RESET_PL_PDA_VMAIN_2" data-ref="_M/MISC_REG_RESET_PL_PDA_VMAIN_2">MISC_REG_RESET_PL_PDA_VMAIN_2</dfn> 0x008080UL</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_INT_RAM" data-ref="_M/SEM_FAST_REG_INT_RAM">SEM_FAST_REG_INT_RAM</dfn> 0x020000UL</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_DBG_BLOCK_ON" data-ref="_M/DBG_REG_DBG_BLOCK_ON">DBG_REG_DBG_BLOCK_ON</dfn> 0x010454UL</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FRAMING_MODE" data-ref="_M/DBG_REG_FRAMING_MODE">DBG_REG_FRAMING_MODE</dfn> 0x010058UL</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_DEBUG_MODE" data-ref="_M/SEM_FAST_REG_DEBUG_MODE">SEM_FAST_REG_DEBUG_MODE</dfn> 0x000744UL</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_DEBUG_ACTIVE" data-ref="_M/SEM_FAST_REG_DEBUG_ACTIVE">SEM_FAST_REG_DEBUG_ACTIVE</dfn> 0x000740UL</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_DBG_MODE6_SRC_DISABLE" data-ref="_M/SEM_FAST_REG_DBG_MODE6_SRC_DISABLE">SEM_FAST_REG_DBG_MODE6_SRC_DISABLE</dfn> 0x000750UL</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_FILTER_CID" data-ref="_M/SEM_FAST_REG_FILTER_CID">SEM_FAST_REG_FILTER_CID</dfn> 0x000754UL</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_EVENT_ID_RANGE_STRT" data-ref="_M/SEM_FAST_REG_EVENT_ID_RANGE_STRT">SEM_FAST_REG_EVENT_ID_RANGE_STRT</dfn> 0x000760UL</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_EVENT_ID_RANGE_END" data-ref="_M/SEM_FAST_REG_EVENT_ID_RANGE_END">SEM_FAST_REG_EVENT_ID_RANGE_END</dfn> 0x000764UL</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_FILTER_EVENT_ID" data-ref="_M/SEM_FAST_REG_FILTER_EVENT_ID">SEM_FAST_REG_FILTER_EVENT_ID</dfn> 0x000758UL</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_EVENT_ID_MASK" data-ref="_M/SEM_FAST_REG_EVENT_ID_MASK">SEM_FAST_REG_EVENT_ID_MASK</dfn> 0x00075cUL</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_RECORD_FILTER_ENABLE" data-ref="_M/SEM_FAST_REG_RECORD_FILTER_ENABLE">SEM_FAST_REG_RECORD_FILTER_ENABLE</dfn> 0x000768UL</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_DBG_MODE6_SRC_DISABLE" data-ref="_M/SEM_FAST_REG_DBG_MODE6_SRC_DISABLE">SEM_FAST_REG_DBG_MODE6_SRC_DISABLE</dfn> 0x000750UL</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_DEBUG_ACTIVE" data-ref="_M/SEM_FAST_REG_DEBUG_ACTIVE">SEM_FAST_REG_DEBUG_ACTIVE</dfn> 0x000740UL</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_RECORD_FILTER_ENABLE" data-ref="_M/SEM_FAST_REG_RECORD_FILTER_ENABLE">SEM_FAST_REG_RECORD_FILTER_ENABLE</dfn> 0x000768UL</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TIMESTAMP_VALID_EN" data-ref="_M/DBG_REG_TIMESTAMP_VALID_EN">DBG_REG_TIMESTAMP_VALID_EN</dfn> 0x010b58UL</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_ENABLE" data-ref="_M/DBG_REG_FILTER_ENABLE">DBG_REG_FILTER_ENABLE</dfn> 0x0109d0UL</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_ENABLE" data-ref="_M/DBG_REG_TRIGGER_ENABLE">DBG_REG_TRIGGER_ENABLE</dfn> 0x01054cUL</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_OPRTN_0" data-ref="_M/DBG_REG_FILTER_CNSTR_OPRTN_0">DBG_REG_FILTER_CNSTR_OPRTN_0</dfn> 0x010a28UL</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_OPRTN_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_OPRTN_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_OPRTN_0</dfn> 0x01071cUL</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_DATA_0" data-ref="_M/DBG_REG_FILTER_CNSTR_DATA_0">DBG_REG_FILTER_CNSTR_DATA_0</dfn> 0x0109d8UL</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_DATA_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_DATA_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_DATA_0</dfn> 0x01059cUL</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_DATA_MASK_0" data-ref="_M/DBG_REG_FILTER_CNSTR_DATA_MASK_0">DBG_REG_FILTER_CNSTR_DATA_MASK_0</dfn> 0x0109f8UL</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_DATA_MASK_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_DATA_MASK_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_DATA_MASK_0</dfn> 0x01065cUL</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_FRAME_0" data-ref="_M/DBG_REG_FILTER_CNSTR_FRAME_0">DBG_REG_FILTER_CNSTR_FRAME_0</dfn> 0x0109e8UL</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_FRAME_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_FRAME_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_FRAME_0</dfn> 0x0105fcUL</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_FRAME_MASK_0" data-ref="_M/DBG_REG_FILTER_CNSTR_FRAME_MASK_0">DBG_REG_FILTER_CNSTR_FRAME_MASK_0</dfn> 0x010a08UL</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_FRAME_MASK_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_FRAME_MASK_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_FRAME_MASK_0</dfn> 0x0106bcUL</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_OFFSET_0" data-ref="_M/DBG_REG_FILTER_CNSTR_OFFSET_0">DBG_REG_FILTER_CNSTR_OFFSET_0</dfn> 0x010a18UL</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_OFFSET_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_OFFSET_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_OFFSET_0</dfn> 0x0107dcUL</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_RANGE_0" data-ref="_M/DBG_REG_FILTER_CNSTR_RANGE_0">DBG_REG_FILTER_CNSTR_RANGE_0</dfn> 0x010a38UL</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_RANGE_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_RANGE_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_RANGE_0</dfn> 0x01077cUL</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_CYCLIC_0" data-ref="_M/DBG_REG_FILTER_CNSTR_CYCLIC_0">DBG_REG_FILTER_CNSTR_CYCLIC_0</dfn> 0x010a68UL</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_CYCLIC_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_CYCLIC_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_CYCLIC_0</dfn> 0x0108fcUL</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_CNSTR_MUST_0" data-ref="_M/DBG_REG_FILTER_CNSTR_MUST_0">DBG_REG_FILTER_CNSTR_MUST_0</dfn> 0x010a48UL</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_MUST_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_CNSTR_MUST_0">DBG_REG_TRIGGER_STATE_SET_CNSTR_MUST_0</dfn> 0x01083cUL</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_INTR_BUFFER" data-ref="_M/DBG_REG_INTR_BUFFER">DBG_REG_INTR_BUFFER</dfn> 0x014000UL</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_INTR_BUFFER_WR_PTR" data-ref="_M/DBG_REG_INTR_BUFFER_WR_PTR">DBG_REG_INTR_BUFFER_WR_PTR</dfn> 0x010404UL</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_WRAP_ON_INT_BUFFER" data-ref="_M/DBG_REG_WRAP_ON_INT_BUFFER">DBG_REG_WRAP_ON_INT_BUFFER</dfn> 0x010418UL</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_INTR_BUFFER_RD_PTR" data-ref="_M/DBG_REG_INTR_BUFFER_RD_PTR">DBG_REG_INTR_BUFFER_RD_PTR</dfn> 0x010400UL</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_EXT_BUFFER_WR_PTR" data-ref="_M/DBG_REG_EXT_BUFFER_WR_PTR">DBG_REG_EXT_BUFFER_WR_PTR</dfn> 0x010410UL</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_WRAP_ON_EXT_BUFFER" data-ref="_M/DBG_REG_WRAP_ON_EXT_BUFFER">DBG_REG_WRAP_ON_EXT_BUFFER</dfn> 0x01041cUL</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_STALL_0" data-ref="_M/SEM_FAST_REG_STALL_0">SEM_FAST_REG_STALL_0</dfn> 0x000488UL</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_STALLED" data-ref="_M/SEM_FAST_REG_STALLED">SEM_FAST_REG_STALLED</dfn> 0x000494UL</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_STORM_REG_FILE" data-ref="_M/SEM_FAST_REG_STORM_REG_FILE">SEM_FAST_REG_STORM_REG_FILE</dfn> 0x008000UL</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_VFC_DATA_WR" data-ref="_M/SEM_FAST_REG_VFC_DATA_WR">SEM_FAST_REG_VFC_DATA_WR</dfn> 0x000b40UL</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_VFC_ADDR" data-ref="_M/SEM_FAST_REG_VFC_ADDR">SEM_FAST_REG_VFC_ADDR</dfn> 0x000b44UL</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_VFC_DATA_RD" data-ref="_M/SEM_FAST_REG_VFC_DATA_RD">SEM_FAST_REG_VFC_DATA_RD</dfn> 0x000b48UL</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_VFC_DATA_WR" data-ref="_M/SEM_FAST_REG_VFC_DATA_WR">SEM_FAST_REG_VFC_DATA_WR</dfn> 0x000b40UL</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_VFC_ADDR" data-ref="_M/SEM_FAST_REG_VFC_ADDR">SEM_FAST_REG_VFC_ADDR</dfn> 0x000b44UL</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_VFC_DATA_RD" data-ref="_M/SEM_FAST_REG_VFC_DATA_RD">SEM_FAST_REG_VFC_DATA_RD</dfn> 0x000b48UL</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_RSS_RAM_ADDR" data-ref="_M/RSS_REG_RSS_RAM_ADDR">RSS_REG_RSS_RAM_ADDR</dfn> 0x238c30UL</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_RSS_RAM_DATA" data-ref="_M/RSS_REG_RSS_RAM_DATA">RSS_REG_RSS_RAM_DATA</dfn> 0x238c20UL</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_BLOCK_256B_EN" data-ref="_M/MISCS_REG_BLOCK_256B_EN">MISCS_REG_BLOCK_256B_EN</dfn> 0x009074UL</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_REG_FILE" data-ref="_M/MCP_REG_CPU_REG_FILE">MCP_REG_CPU_REG_FILE</dfn> 0xe05200UL</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_REG_FILE_SIZE" data-ref="_M/MCP_REG_CPU_REG_FILE_SIZE">MCP_REG_CPU_REG_FILE_SIZE</dfn> 32</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_CALENDAR_OUT_DATA" data-ref="_M/DBG_REG_CALENDAR_OUT_DATA">DBG_REG_CALENDAR_OUT_DATA</dfn> 0x010480UL</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FULL_MODE" data-ref="_M/DBG_REG_FULL_MODE">DBG_REG_FULL_MODE</dfn> 0x010060UL</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_PCI_EXT_BUFFER_STRT_ADDR_LSB" data-ref="_M/DBG_REG_PCI_EXT_BUFFER_STRT_ADDR_LSB">DBG_REG_PCI_EXT_BUFFER_STRT_ADDR_LSB</dfn> 0x010430UL</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_PCI_EXT_BUFFER_STRT_ADDR_MSB" data-ref="_M/DBG_REG_PCI_EXT_BUFFER_STRT_ADDR_MSB">DBG_REG_PCI_EXT_BUFFER_STRT_ADDR_MSB</dfn> 0x010434UL</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TARGET_PACKET_SIZE" data-ref="_M/DBG_REG_TARGET_PACKET_SIZE">DBG_REG_TARGET_PACKET_SIZE</dfn> 0x010b3cUL</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_PCI_EXT_BUFFER_SIZE" data-ref="_M/DBG_REG_PCI_EXT_BUFFER_SIZE">DBG_REG_PCI_EXT_BUFFER_SIZE</dfn> 0x010438UL</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_PCI_FUNC_NUM" data-ref="_M/DBG_REG_PCI_FUNC_NUM">DBG_REG_PCI_FUNC_NUM</dfn> 0x010a98UL</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_PCI_LOGIC_ADDR" data-ref="_M/DBG_REG_PCI_LOGIC_ADDR">DBG_REG_PCI_LOGIC_ADDR</dfn> 0x010460UL</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_PCI_REQ_CREDIT" data-ref="_M/DBG_REG_PCI_REQ_CREDIT">DBG_REG_PCI_REQ_CREDIT</dfn> 0x010440UL</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_DEBUG_TARGET" data-ref="_M/DBG_REG_DEBUG_TARGET">DBG_REG_DEBUG_TARGET</dfn> 0x01005cUL</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_OUTPUT_ENABLE" data-ref="_M/DBG_REG_OUTPUT_ENABLE">DBG_REG_OUTPUT_ENABLE</dfn> 0x01000cUL</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_OUTPUT_ENABLE" data-ref="_M/DBG_REG_OUTPUT_ENABLE">DBG_REG_OUTPUT_ENABLE</dfn> 0x01000cUL</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_DEBUG_TARGET" data-ref="_M/DBG_REG_DEBUG_TARGET">DBG_REG_DEBUG_TARGET</dfn> 0x01005cUL</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_OTHER_ENGINE_MODE" data-ref="_M/DBG_REG_OTHER_ENGINE_MODE">DBG_REG_OTHER_ENGINE_MODE</dfn> 0x010010UL</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DEBUG_PORT" data-ref="_M/NIG_REG_DEBUG_PORT">NIG_REG_DEBUG_PORT</dfn> 0x5020d0UL</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_ETHERNET_HDR_WIDTH" data-ref="_M/DBG_REG_ETHERNET_HDR_WIDTH">DBG_REG_ETHERNET_HDR_WIDTH</dfn> 0x010b38UL</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_ETHERNET_HDR_7" data-ref="_M/DBG_REG_ETHERNET_HDR_7">DBG_REG_ETHERNET_HDR_7</dfn> 0x010b34UL</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_ETHERNET_HDR_6" data-ref="_M/DBG_REG_ETHERNET_HDR_6">DBG_REG_ETHERNET_HDR_6</dfn> 0x010b30UL</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_ETHERNET_HDR_5" data-ref="_M/DBG_REG_ETHERNET_HDR_5">DBG_REG_ETHERNET_HDR_5</dfn> 0x010b2cUL</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_ETHERNET_HDR_4" data-ref="_M/DBG_REG_ETHERNET_HDR_4">DBG_REG_ETHERNET_HDR_4</dfn> 0x010b28UL</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TARGET_PACKET_SIZE" data-ref="_M/DBG_REG_TARGET_PACKET_SIZE">DBG_REG_TARGET_PACKET_SIZE</dfn> 0x010b3cUL</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_NIG_DATA_LIMIT_SIZE" data-ref="_M/DBG_REG_NIG_DATA_LIMIT_SIZE">DBG_REG_NIG_DATA_LIMIT_SIZE</dfn> 0x01043cUL</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TIMESTAMP_VALID_EN" data-ref="_M/DBG_REG_TIMESTAMP_VALID_EN">DBG_REG_TIMESTAMP_VALID_EN</dfn> 0x010b58UL</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TIMESTAMP_FRAME_EN" data-ref="_M/DBG_REG_TIMESTAMP_FRAME_EN">DBG_REG_TIMESTAMP_FRAME_EN</dfn> 0x010b54UL</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TIMESTAMP_TICK" data-ref="_M/DBG_REG_TIMESTAMP_TICK">DBG_REG_TIMESTAMP_TICK</dfn> 0x010b50UL</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_ID_NUM" data-ref="_M/DBG_REG_FILTER_ID_NUM">DBG_REG_FILTER_ID_NUM</dfn> 0x0109d4UL</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_MSG_LENGTH_ENABLE" data-ref="_M/DBG_REG_FILTER_MSG_LENGTH_ENABLE">DBG_REG_FILTER_MSG_LENGTH_ENABLE</dfn> 0x010a78UL</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_MSG_LENGTH" data-ref="_M/DBG_REG_FILTER_MSG_LENGTH">DBG_REG_FILTER_MSG_LENGTH</dfn> 0x010a7cUL</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_RCRD_ON_WINDOW_PRE_NUM_CHUNKS" data-ref="_M/DBG_REG_RCRD_ON_WINDOW_PRE_NUM_CHUNKS">DBG_REG_RCRD_ON_WINDOW_PRE_NUM_CHUNKS</dfn> 0x010a90UL</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_RCRD_ON_WINDOW_POST_NUM_CYCLES" data-ref="_M/DBG_REG_RCRD_ON_WINDOW_POST_NUM_CYCLES">DBG_REG_RCRD_ON_WINDOW_POST_NUM_CYCLES</dfn> 0x010a94UL</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_RCRD_ON_WINDOW_PRE_TRGR_EVNT_MODE" data-ref="_M/DBG_REG_RCRD_ON_WINDOW_PRE_TRGR_EVNT_MODE">DBG_REG_RCRD_ON_WINDOW_PRE_TRGR_EVNT_MODE</dfn> 0x010a88UL</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_RCRD_ON_WINDOW_POST_TRGR_EVNT_MODE" data-ref="_M/DBG_REG_RCRD_ON_WINDOW_POST_TRGR_EVNT_MODE">DBG_REG_RCRD_ON_WINDOW_POST_TRGR_EVNT_MODE</dfn> 0x010a8cUL</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_ENABLE" data-ref="_M/DBG_REG_TRIGGER_ENABLE">DBG_REG_TRIGGER_ENABLE</dfn> 0x01054cUL</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_ID_0" data-ref="_M/DBG_REG_TRIGGER_STATE_ID_0">DBG_REG_TRIGGER_STATE_ID_0</dfn> 0x010554UL</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_MSG_LENGTH_ENABLE_0" data-ref="_M/DBG_REG_TRIGGER_STATE_MSG_LENGTH_ENABLE_0">DBG_REG_TRIGGER_STATE_MSG_LENGTH_ENABLE_0</dfn> 0x01095cUL</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_MSG_LENGTH_0" data-ref="_M/DBG_REG_TRIGGER_STATE_MSG_LENGTH_0">DBG_REG_TRIGGER_STATE_MSG_LENGTH_0</dfn> 0x010968UL</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_COUNT_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_COUNT_0">DBG_REG_TRIGGER_STATE_SET_COUNT_0</dfn> 0x010584UL</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATE_SET_NXT_STATE_0" data-ref="_M/DBG_REG_TRIGGER_STATE_SET_NXT_STATE_0">DBG_REG_TRIGGER_STATE_SET_NXT_STATE_0</dfn> 0x01056cUL</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_NO_GRANT_ON_FULL" data-ref="_M/DBG_REG_NO_GRANT_ON_FULL">DBG_REG_NO_GRANT_ON_FULL</dfn> 0x010458UL</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_STORM_ID_NUM" data-ref="_M/DBG_REG_STORM_ID_NUM">DBG_REG_STORM_ID_NUM</dfn> 0x010b14UL</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_CALENDAR_SLOT0" data-ref="_M/DBG_REG_CALENDAR_SLOT0">DBG_REG_CALENDAR_SLOT0</dfn> 0x010014UL</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_HW_ID_NUM" data-ref="_M/DBG_REG_HW_ID_NUM">DBG_REG_HW_ID_NUM</dfn> 0x010b10UL</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_FILTER_ENABLE" data-ref="_M/DBG_REG_FILTER_ENABLE">DBG_REG_FILTER_ENABLE</dfn> 0x0109d0UL</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TIMESTAMP" data-ref="_M/DBG_REG_TIMESTAMP">DBG_REG_TIMESTAMP</dfn> 0x010b4cUL</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_CPU_TIMEOUT" data-ref="_M/DBG_REG_CPU_TIMEOUT">DBG_REG_CPU_TIMEOUT</dfn> 0x010450UL</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/DBG_REG_TRIGGER_STATUS_CUR_STATE" data-ref="_M/DBG_REG_TRIGGER_STATUS_CUR_STATE">DBG_REG_TRIGGER_STATUS_CUR_STATE</dfn> 0x010b60UL</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_TRACE_FIFO_VALID_DATA" data-ref="_M/GRC_REG_TRACE_FIFO_VALID_DATA">GRC_REG_TRACE_FIFO_VALID_DATA</dfn> 0x050064UL</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_TRACE_FIFO" data-ref="_M/GRC_REG_TRACE_FIFO">GRC_REG_TRACE_FIFO</dfn> 0x050068UL</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_ERROR_HANDLING_DATA_VALID" data-ref="_M/IGU_REG_ERROR_HANDLING_DATA_VALID">IGU_REG_ERROR_HANDLING_DATA_VALID</dfn> 0x181530UL</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_ERROR_HANDLING_MEMORY" data-ref="_M/IGU_REG_ERROR_HANDLING_MEMORY">IGU_REG_ERROR_HANDLING_MEMORY</dfn> 0x181520UL</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW" data-ref="_M/GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW">GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW</dfn> 0x05040cUL</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW" data-ref="_M/GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW">GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW</dfn> 0x05040cUL</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/GRC_REG_PROTECTION_OVERRIDE_WINDOW" data-ref="_M/GRC_REG_PROTECTION_OVERRIDE_WINDOW">GRC_REG_PROTECTION_OVERRIDE_WINDOW</dfn> 0x050500UL</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/TSEM_REG_VF_ERROR" data-ref="_M/TSEM_REG_VF_ERROR">TSEM_REG_VF_ERROR</dfn> 0x1700408UL</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/USEM_REG_VF_ERROR" data-ref="_M/USEM_REG_VF_ERROR">USEM_REG_VF_ERROR</dfn> 0x1900408UL</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/MSEM_REG_VF_ERROR" data-ref="_M/MSEM_REG_VF_ERROR">MSEM_REG_VF_ERROR</dfn> 0x1800408UL</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/XSEM_REG_VF_ERROR" data-ref="_M/XSEM_REG_VF_ERROR">XSEM_REG_VF_ERROR</dfn> 0x1400408UL</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/YSEM_REG_VF_ERROR" data-ref="_M/YSEM_REG_VF_ERROR">YSEM_REG_VF_ERROR</dfn> 0x1500408UL</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/PSEM_REG_VF_ERROR" data-ref="_M/PSEM_REG_VF_ERROR">PSEM_REG_VF_ERROR</dfn> 0x1600408UL</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR" data-ref="_M/PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR">PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR</dfn> 0x2aa118UL</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_STATISTIC_NUM_VF_MSG_SENT" data-ref="_M/IGU_REG_STATISTIC_NUM_VF_MSG_SENT">IGU_REG_STATISTIC_NUM_VF_MSG_SENT</dfn> 0x180408UL</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_VF_CONFIGURATION" data-ref="_M/IGU_REG_VF_CONFIGURATION">IGU_REG_VF_CONFIGURATION</dfn> 0x180804UL</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/PSWHST_REG_ZONE_PERMISSION_TABLE" data-ref="_M/PSWHST_REG_ZONE_PERMISSION_TABLE">PSWHST_REG_ZONE_PERMISSION_TABLE</dfn> 0x2a0800UL</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_USAGE_CNT" data-ref="_M/DORQ_REG_VF_USAGE_CNT">DORQ_REG_VF_USAGE_CNT</dfn> 0x1009c4UL</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_NUM_BLOCKS_ALLOCATED_CONS_VOQ0" data-ref="_M/PBF_REG_NUM_BLOCKS_ALLOCATED_CONS_VOQ0">PBF_REG_NUM_BLOCKS_ALLOCATED_CONS_VOQ0</dfn> 0xd806ccUL</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_NUM_BLOCKS_ALLOCATED_PROD_VOQ0" data-ref="_M/PBF_REG_NUM_BLOCKS_ALLOCATED_PROD_VOQ0">PBF_REG_NUM_BLOCKS_ALLOCATED_PROD_VOQ0</dfn> 0xd806c8UL</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_MSG_CT_MAIN_0" data-ref="_M/PRS_REG_MSG_CT_MAIN_0">PRS_REG_MSG_CT_MAIN_0</dfn> 0x1f0a24UL</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_MSG_CT_LB_0" data-ref="_M/PRS_REG_MSG_CT_LB_0">PRS_REG_MSG_CT_LB_0</dfn> 0x1f0a28UL</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_PER_TC_COUNTERS" data-ref="_M/BRB_REG_PER_TC_COUNTERS">BRB_REG_PER_TC_COUNTERS</dfn> 0x341a00UL</u></td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td><i>/* added */</i></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_DPI_BIT_SHIFT" data-ref="_M/DORQ_REG_PF_DPI_BIT_SHIFT">DORQ_REG_PF_DPI_BIT_SHIFT</dfn> 0x100450UL</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_ICID_BIT_SHIFT_NORM" data-ref="_M/DORQ_REG_PF_ICID_BIT_SHIFT_NORM">DORQ_REG_PF_ICID_BIT_SHIFT_NORM</dfn> 0x100448UL</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MIN_ADDR_REG1" data-ref="_M/DORQ_REG_PF_MIN_ADDR_REG1">DORQ_REG_PF_MIN_ADDR_REG1</dfn> 0x100400UL</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_FUNCTION_HIDE" data-ref="_M/MISCS_REG_FUNCTION_HIDE">MISCS_REG_FUNCTION_HIDE</dfn> 0x0096f0UL</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_PRTY_MASK" data-ref="_M/PCIE_REG_PRTY_MASK">PCIE_REG_PRTY_MASK</dfn> 0x0547b4UL</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_BAR0_SIZE" data-ref="_M/PGLUE_B_REG_VF_BAR0_SIZE">PGLUE_B_REG_VF_BAR0_SIZE</dfn> 0x2aaeb4UL</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/BAR0_MAP_REG_YSDM_RAM" data-ref="_M/BAR0_MAP_REG_YSDM_RAM">BAR0_MAP_REG_YSDM_RAM</dfn> 0x1e80000UL</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/SEM_FAST_REG_INT_RAM_SIZE" data-ref="_M/SEM_FAST_REG_INT_RAM_SIZE">SEM_FAST_REG_INT_RAM_SIZE</dfn> 20480</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_SCRATCH_SIZE" data-ref="_M/MCP_REG_SCRATCH_SIZE">MCP_REG_SCRATCH_SIZE</dfn> 57344</u></td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE_SHIFT" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE_SHIFT">CDU_REG_SEGMENT0_PARAMS_T0_TID_SIZE_SHIFT</dfn> 24</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE_SHIFT" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE_SHIFT">CDU_REG_SEGMENT1_PARAMS_T1_TID_SIZE_SHIFT</dfn> 24</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE_SHIFT" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE_SHIFT">CDU_REG_SEGMENT1_PARAMS_T1_TID_BLOCK_WASTE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DB_DROP_DETAILS_ADDRESS" data-ref="_M/DORQ_REG_DB_DROP_DETAILS_ADDRESS">DORQ_REG_DB_DROP_DETAILS_ADDRESS</dfn> 0x100a1cUL</u></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><i>/* 8.10.9.0 FW */</i></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_VXLAN_CTRL" data-ref="_M/NIG_REG_VXLAN_CTRL">NIG_REG_VXLAN_CTRL</dfn> 0x50105cUL</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_ROCE" data-ref="_M/PRS_REG_SEARCH_ROCE">PRS_REG_SEARCH_ROCE</dfn> 0x1f040cUL</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_CM_HDR_GFT" data-ref="_M/PRS_REG_CM_HDR_GFT">PRS_REG_CM_HDR_GFT</dfn> 0x1f11c8UL</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_CM_HDR_GFT_EVENT_ID_SHIFT" data-ref="_M/PRS_REG_CM_HDR_GFT_EVENT_ID_SHIFT">PRS_REG_CM_HDR_GFT_EVENT_ID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_CM_HDR_GFT_CM_HDR_SHIFT" data-ref="_M/PRS_REG_CM_HDR_GFT_CM_HDR_SHIFT">PRS_REG_CM_HDR_GFT_CM_HDR_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/CCFC_REG_WEAK_ENABLE_VF" data-ref="_M/CCFC_REG_WEAK_ENABLE_VF">CCFC_REG_WEAK_ENABLE_VF</dfn> 0x2e0704UL</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_STRONG_ENABLE_VF" data-ref="_M/TCFC_REG_STRONG_ENABLE_VF">TCFC_REG_STRONG_ENABLE_VF</dfn> 0x2d070cUL</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/TCFC_REG_WEAK_ENABLE_VF" data-ref="_M/TCFC_REG_WEAK_ENABLE_VF">TCFC_REG_WEAK_ENABLE_VF</dfn> 0x2d0704UL</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_GFT" data-ref="_M/PRS_REG_SEARCH_GFT">PRS_REG_SEARCH_GFT</dfn> 0x1f11bcUL</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_LOAD_L2_FILTER" data-ref="_M/PRS_REG_LOAD_L2_FILTER">PRS_REG_LOAD_L2_FILTER</dfn> 0x1f0198UL</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_GFT_CAM" data-ref="_M/PRS_REG_GFT_CAM">PRS_REG_GFT_CAM</dfn> 0x1f1100UL</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_GFT_PROFILE_MASK_RAM" data-ref="_M/PRS_REG_GFT_PROFILE_MASK_RAM">PRS_REG_GFT_PROFILE_MASK_RAM</dfn> 0x1f1000UL</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_MSDM_VF_SHIFT_B" data-ref="_M/PGLUE_B_REG_MSDM_VF_SHIFT_B">PGLUE_B_REG_MSDM_VF_SHIFT_B</dfn> 0x2aa1c4UL</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_MSDM_OFFSET_MASK_B" data-ref="_M/PGLUE_B_REG_MSDM_OFFSET_MASK_B">PGLUE_B_REG_MSDM_OFFSET_MASK_B</dfn> 0x2aa1c0UL</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_PKT_LEN_STAT_TAGS_NOT_COUNTED_FIRST" data-ref="_M/PRS_REG_PKT_LEN_STAT_TAGS_NOT_COUNTED_FIRST">PRS_REG_PKT_LEN_STAT_TAGS_NOT_COUNTED_FIRST</dfn> 0x1f0a0cUL</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_FCOE" data-ref="_M/PRS_REG_SEARCH_FCOE">PRS_REG_SEARCH_FCOE</dfn> 0x1f0408UL</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_E8_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_E8_F0">PGLUE_B_REG_PGL_ADDR_E8_F0</dfn> 0x2aaf98UL</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_DSCP_TO_TC_MAP_ENABLE" data-ref="_M/NIG_REG_DSCP_TO_TC_MAP_ENABLE">NIG_REG_DSCP_TO_TC_MAP_ENABLE</dfn> 0x5088f8UL</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_EC_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_EC_F0">PGLUE_B_REG_PGL_ADDR_EC_F0</dfn> 0x2aaf9cUL</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_F0_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_F0_F0">PGLUE_B_REG_PGL_ADDR_F0_F0</dfn> 0x2aafa0UL</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ROCE_DEST_QP_MAX_PF" data-ref="_M/PRS_REG_ROCE_DEST_QP_MAX_PF">PRS_REG_ROCE_DEST_QP_MAX_PF</dfn> 0x1f0430UL</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_F4_F0" data-ref="_M/PGLUE_B_REG_PGL_ADDR_F4_F0">PGLUE_B_REG_PGL_ADDR_F4_F0</dfn> 0x2aafa4UL</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_WRITE_DONE_PENDING" data-ref="_M/IGU_REG_WRITE_DONE_PENDING">IGU_REG_WRITE_DONE_PENDING</dfn> 0x180900UL</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_TAGMAC_DEF_PF_VECTOR" data-ref="_M/NIG_REG_LLH_TAGMAC_DEF_PF_VECTOR">NIG_REG_LLH_TAGMAC_DEF_PF_VECTOR</dfn> 0x50196cUL</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_MSG_INFO" data-ref="_M/PRS_REG_MSG_INFO">PRS_REG_MSG_INFO</dfn> 0x1f0a1cUL</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/BAR0_MAP_REG_XSDM_RAM" data-ref="_M/BAR0_MAP_REG_XSDM_RAM">BAR0_MAP_REG_XSDM_RAM</dfn> 0x1e00000UL</u></td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><i>/* 8.18.7.0 FW */</i></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/BRB_REG_INT_MASK_10" data-ref="_M/BRB_REG_INT_MASK_10">BRB_REG_INT_MASK_10</dfn> 0x3401b8UL</u></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_PRODUCER_MEMORY" data-ref="_M/IGU_REG_PRODUCER_MEMORY">IGU_REG_PRODUCER_MEMORY</dfn> 0x182000UL</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_CONSUMER_MEM" data-ref="_M/IGU_REG_CONSUMER_MEM">IGU_REG_CONSUMER_MEM</dfn> 0x183000UL</u></td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_CCFC_CTX_VALID0" data-ref="_M/CDU_REG_CCFC_CTX_VALID0">CDU_REG_CCFC_CTX_VALID0</dfn> 0x580400UL</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_CCFC_CTX_VALID1" data-ref="_M/CDU_REG_CCFC_CTX_VALID1">CDU_REG_CCFC_CTX_VALID1</dfn> 0x580404UL</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_TCFC_CTX_VALID0" data-ref="_M/CDU_REG_TCFC_CTX_VALID0">CDU_REG_TCFC_CTX_VALID0</dfn> 0x580408UL</u></td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN_K2_E5" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN_K2_E5">DORQ_REG_L2_EDPM_TUNNEL_NGE_IP_EN_K2_E5</dfn> 0x10092cUL</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN_K2_E5" data-ref="_M/DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN_K2_E5">DORQ_REG_L2_EDPM_TUNNEL_NGE_ETH_EN_K2_E5</dfn> 0x100930UL</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_RESET_PL_HV_2_K2_E5" data-ref="_M/MISCS_REG_RESET_PL_HV_2_K2_E5">MISCS_REG_RESET_PL_HV_2_K2_E5</dfn> 0x009150UL</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NW_PORT_MODE_BB" data-ref="_M/CNIG_REG_NW_PORT_MODE_BB">CNIG_REG_NW_PORT_MODE_BB</dfn> 0x218200UL</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_PMEG_IF_CMD_BB" data-ref="_M/CNIG_REG_PMEG_IF_CMD_BB">CNIG_REG_PMEG_IF_CMD_BB</dfn> 0x21821cUL</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_PMEG_IF_ADDR_BB" data-ref="_M/CNIG_REG_PMEG_IF_ADDR_BB">CNIG_REG_PMEG_IF_ADDR_BB</dfn> 0x218224UL</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_PMEG_IF_WRDATA_BB" data-ref="_M/CNIG_REG_PMEG_IF_WRDATA_BB">CNIG_REG_PMEG_IF_WRDATA_BB</dfn> 0x218228UL</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/NWM_REG_MAC0_K2_E5" data-ref="_M/NWM_REG_MAC0_K2_E5">NWM_REG_MAC0_K2_E5</dfn> 0x800400UL</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_K2_E5" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_K2_E5">CNIG_REG_NIG_PORT0_CONF_K2_E5</dfn> 0x218200UL</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_ENABLE_0_K2_E5_SHIFT" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_ENABLE_0_K2_E5_SHIFT">CNIG_REG_NIG_PORT0_CONF_NIG_PORT_ENABLE_0_K2_E5_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_NWM_PORT_MAP_0_K2_E5_SHIFT" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_NWM_PORT_MAP_0_K2_E5_SHIFT">CNIG_REG_NIG_PORT0_CONF_NIG_PORT_NWM_PORT_MAP_0_K2_E5_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_RATE_0_K2_E5_SHIFT" data-ref="_M/CNIG_REG_NIG_PORT0_CONF_NIG_PORT_RATE_0_K2_E5_SHIFT">CNIG_REG_NIG_PORT0_CONF_NIG_PORT_RATE_0_K2_E5_SHIFT</dfn> 3</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_XIF_MODE_K2_E5" data-ref="_M/ETH_MAC_REG_XIF_MODE_K2_E5">ETH_MAC_REG_XIF_MODE_K2_E5</dfn> 0x000080UL</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_XIF_MODE_XGMII_K2_E5_SHIFT" data-ref="_M/ETH_MAC_REG_XIF_MODE_XGMII_K2_E5_SHIFT">ETH_MAC_REG_XIF_MODE_XGMII_K2_E5_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_FRM_LENGTH_K2_E5" data-ref="_M/ETH_MAC_REG_FRM_LENGTH_K2_E5">ETH_MAC_REG_FRM_LENGTH_K2_E5</dfn> 0x000014UL</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_FRM_LENGTH_FRM_LENGTH_K2_E5_SHIFT" data-ref="_M/ETH_MAC_REG_FRM_LENGTH_FRM_LENGTH_K2_E5_SHIFT">ETH_MAC_REG_FRM_LENGTH_FRM_LENGTH_K2_E5_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_IPG_LENGTH_K2_E5" data-ref="_M/ETH_MAC_REG_TX_IPG_LENGTH_K2_E5">ETH_MAC_REG_TX_IPG_LENGTH_K2_E5</dfn> 0x000044UL</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_IPG_LENGTH_TXIPG_K2_E5_SHIFT" data-ref="_M/ETH_MAC_REG_TX_IPG_LENGTH_TXIPG_K2_E5_SHIFT">ETH_MAC_REG_TX_IPG_LENGTH_TXIPG_K2_E5_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_RX_FIFO_SECTIONS_K2_E5" data-ref="_M/ETH_MAC_REG_RX_FIFO_SECTIONS_K2_E5">ETH_MAC_REG_RX_FIFO_SECTIONS_K2_E5</dfn> 0x00001cUL</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_RX_FIFO_SECTIONS_RX_SECTION_FULL_K2_E5_SHIFT" data-ref="_M/ETH_MAC_REG_RX_FIFO_SECTIONS_RX_SECTION_FULL_K2_E5_SHIFT">ETH_MAC_REG_RX_FIFO_SECTIONS_RX_SECTION_FULL_K2_E5_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_K2_E5" data-ref="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_K2_E5">ETH_MAC_REG_TX_FIFO_SECTIONS_K2_E5</dfn> 0x000020UL</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_K2_E5_SHIFT" data-ref="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_K2_E5_SHIFT">ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_EMPTY_K2_E5_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_FULL_K2_E5_SHIFT" data-ref="_M/ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_FULL_K2_E5_SHIFT">ETH_MAC_REG_TX_FIFO_SECTIONS_TX_SECTION_FULL_K2_E5_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/ETH_MAC_REG_COMMAND_CONFIG_K2_E5" data-ref="_M/ETH_MAC_REG_COMMAND_CONFIG_K2_E5">ETH_MAC_REG_COMMAND_CONFIG_K2_E5</dfn> 0x000008UL</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_XMAC_CORE_PORT_MODE_BB" data-ref="_M/MISC_REG_XMAC_CORE_PORT_MODE_BB">MISC_REG_XMAC_CORE_PORT_MODE_BB</dfn> 0x008c08UL</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/MISC_REG_XMAC_PHY_PORT_MODE_BB" data-ref="_M/MISC_REG_XMAC_PHY_PORT_MODE_BB">MISC_REG_XMAC_PHY_PORT_MODE_BB</dfn> 0x008c04UL</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_MODE_BB" data-ref="_M/XMAC_REG_MODE_BB">XMAC_REG_MODE_BB</dfn> 0x210008UL</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_RX_MAX_SIZE_BB" data-ref="_M/XMAC_REG_RX_MAX_SIZE_BB">XMAC_REG_RX_MAX_SIZE_BB</dfn>  0x210040UL</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_TX_CTRL_LO_BB" data-ref="_M/XMAC_REG_TX_CTRL_LO_BB">XMAC_REG_TX_CTRL_LO_BB</dfn> 0x210020UL</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_CTRL_BB" data-ref="_M/XMAC_REG_CTRL_BB">XMAC_REG_CTRL_BB</dfn> 0x210000UL</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_CTRL_TX_EN_BB" data-ref="_M/XMAC_REG_CTRL_TX_EN_BB">XMAC_REG_CTRL_TX_EN_BB</dfn> (0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_CTRL_RX_EN_BB" data-ref="_M/XMAC_REG_CTRL_RX_EN_BB">XMAC_REG_CTRL_RX_EN_BB</dfn> (0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_RX_CTRL_BB" data-ref="_M/XMAC_REG_RX_CTRL_BB">XMAC_REG_RX_CTRL_BB</dfn> 0x210030UL</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE_BB" data-ref="_M/XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE_BB">XMAC_REG_RX_CTRL_PROCESS_VARIABLE_PREAMBLE_BB</dfn> (0x1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_E8_F0_K2_E5" data-ref="_M/PGLUE_B_REG_PGL_ADDR_E8_F0_K2_E5">PGLUE_B_REG_PGL_ADDR_E8_F0_K2_E5</dfn> 0x2aaf98UL</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_EC_F0_K2_E5" data-ref="_M/PGLUE_B_REG_PGL_ADDR_EC_F0_K2_E5">PGLUE_B_REG_PGL_ADDR_EC_F0_K2_E5</dfn> 0x2aaf9cUL</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_F0_F0_K2_E5" data-ref="_M/PGLUE_B_REG_PGL_ADDR_F0_F0_K2_E5">PGLUE_B_REG_PGL_ADDR_F0_F0_K2_E5</dfn> 0x2aafa0UL</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_F4_F0_K2_E5" data-ref="_M/PGLUE_B_REG_PGL_ADDR_F4_F0_K2_E5">PGLUE_B_REG_PGL_ADDR_F4_F0_K2_E5</dfn> 0x2aafa4UL</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_88_F0_BB" data-ref="_M/PGLUE_B_REG_PGL_ADDR_88_F0_BB">PGLUE_B_REG_PGL_ADDR_88_F0_BB</dfn> 0x2aa404UL</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_8C_F0_BB" data-ref="_M/PGLUE_B_REG_PGL_ADDR_8C_F0_BB">PGLUE_B_REG_PGL_ADDR_8C_F0_BB</dfn> 0x2aa408UL</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_90_F0_BB" data-ref="_M/PGLUE_B_REG_PGL_ADDR_90_F0_BB">PGLUE_B_REG_PGL_ADDR_90_F0_BB</dfn> 0x2aa40cUL</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_PGL_ADDR_94_F0_BB" data-ref="_M/PGLUE_B_REG_PGL_ADDR_94_F0_BB">PGLUE_B_REG_PGL_ADDR_94_F0_BB</dfn> 0x2aa410UL</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/MISCS_REG_FUNCTION_HIDE_BB_K2" data-ref="_M/MISCS_REG_FUNCTION_HIDE_BB_K2">MISCS_REG_FUNCTION_HIDE_BB_K2</dfn> 0x0096f0UL</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/PCIE_REG_PRTY_MASK_K2_E5" data-ref="_M/PCIE_REG_PRTY_MASK_K2_E5">PCIE_REG_PRTY_MASK_K2_E5</dfn> 0x0547b4UL</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_BAR0_SIZE_K2_E5" data-ref="_M/PGLUE_B_REG_VF_BAR0_SIZE_K2_E5">PGLUE_B_REG_VF_BAR0_SIZE_K2_E5</dfn> 0x2aaeb4UL</u></td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_OUTPUT_FORMAT_4_0_BB_K2" data-ref="_M/PRS_REG_OUTPUT_FORMAT_4_0_BB_K2">PRS_REG_OUTPUT_FORMAT_4_0_BB_K2</dfn> 0x1f099cUL</u></td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE_BB_K2" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE_BB_K2">NIG_REG_LLH_FUNC_FILTER_VALUE_BB_K2</dfn> 0x501a00UL</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_BB_K2" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_BB_K2">NIG_REG_LLH_FUNC_FILTER_EN_BB_K2</dfn> 0x501a80UL</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_MODE_BB_K2" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_MODE_BB_K2">NIG_REG_LLH_FUNC_FILTER_MODE_BB_K2</dfn> 0x501ac0UL</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_BB_K2" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_BB_K2">NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_BB_K2</dfn> 0x501b00UL</u></td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_WR_MBS0" data-ref="_M/PSWRQ2_REG_WR_MBS0">PSWRQ2_REG_WR_MBS0</dfn> 0x240400UL</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_MASTER_WRITE_PAD_ENABLE" data-ref="_M/PGLUE_B_REG_MASTER_WRITE_PAD_ENABLE">PGLUE_B_REG_MASTER_WRITE_PAD_ENABLE</dfn> 0x2aae30UL</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_USAGE_CNT" data-ref="_M/DORQ_REG_PF_USAGE_CNT">DORQ_REG_PF_USAGE_CNT</dfn> 0x1009c0UL</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DPM_FORCE_ABORT" data-ref="_M/DORQ_REG_DPM_FORCE_ABORT">DORQ_REG_DPM_FORCE_ABORT</dfn> 0x1009d8UL</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_OVFL_STICKY" data-ref="_M/DORQ_REG_PF_OVFL_STICKY">DORQ_REG_PF_OVFL_STICKY</dfn> 0x1009d0UL</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_INT_STS" data-ref="_M/DORQ_REG_INT_STS">DORQ_REG_INT_STS</dfn> 0x100180UL</u></td></tr>
<tr><th id="1205">1205</th><td>  <u>#define <dfn class="macro" id="_M/DORQ_REG_INT_STS_DB_DROP" data-ref="_M/DORQ_REG_INT_STS_DB_DROP">DORQ_REG_INT_STS_DB_DROP</dfn> (0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1206">1206</th><td>  <u>#define <dfn class="macro" id="_M/DORQ_REG_INT_STS_DORQ_FIFO_OVFL_ERR" data-ref="_M/DORQ_REG_INT_STS_DORQ_FIFO_OVFL_ERR">DORQ_REG_INT_STS_DORQ_FIFO_OVFL_ERR</dfn> (0x1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1207">1207</th><td>  <u>#define <dfn class="macro" id="_M/DORQ_REG_INT_STS_DORQ_FIFO_AFULL" data-ref="_M/DORQ_REG_INT_STS_DORQ_FIFO_AFULL">DORQ_REG_INT_STS_DORQ_FIFO_AFULL</dfn> (0x1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DB_DROP_DETAILS_REL" data-ref="_M/DORQ_REG_DB_DROP_DETAILS_REL">DORQ_REG_DB_DROP_DETAILS_REL</dfn> 0x100a28UL</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_INT_STS_WR" data-ref="_M/DORQ_REG_INT_STS_WR">DORQ_REG_INT_STS_WR</dfn> 0x100188UL</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_DB_DROP_DETAILS_REASON" data-ref="_M/DORQ_REG_DB_DROP_DETAILS_REASON">DORQ_REG_DB_DROP_DETAILS_REASON</dfn> 0x100a20UL</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/MCP_REG_CPU_PROGRAM_COUNTER" data-ref="_M/MCP_REG_CPU_PROGRAM_COUNTER">MCP_REG_CPU_PROGRAM_COUNTER</dfn> 0xe0501cUL</u></td></tr>
<tr><th id="1212">1212</th><td>  <u>#define <dfn class="macro" id="_M/MCP_REG_CPU_STATE_SOFT_HALTED" data-ref="_M/MCP_REG_CPU_STATE_SOFT_HALTED">MCP_REG_CPU_STATE_SOFT_HALTED</dfn> (0x1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_TENANT_ID" data-ref="_M/PRS_REG_SEARCH_TENANT_ID">PRS_REG_SEARCH_TENANT_ID</dfn> 0x1f044cUL</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/PGLUE_B_REG_VF_BAR1_SIZE" data-ref="_M/PGLUE_B_REG_VF_BAR1_SIZE">PGLUE_B_REG_VF_BAR1_SIZE</dfn> 0x2aae68UL</u></td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/RSS_REG_RSS_RAM_MASK" data-ref="_M/RSS_REG_RSS_RAM_MASK">RSS_REG_RSS_RAM_MASK</dfn> 0x238c10UL</u></td></tr>
<tr><th id="1217">1217</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ecore_cxt.c.html'>dpdk_1805/drivers/net/qede/base/ecore_cxt.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
