# Simple_RISC-V_CPU_core
This is the course project of ADDL(Application and Design of Digital Logic) Challenge course at Glasgow College,UESTC. 
This project involves a simple CPU core which supports the ISA from RISC-V.(More details could be found in the document)
The main work of design is accomplished by hdl Verilog, and it has passed simple testbenches which were designed specifically.
This readme could be uploaded further if I have any time.
这个项目是电子科技大学格拉斯哥学院挑战性课程-数字逻辑设计与应用的课程设计。
此项目需要我们设计一个简易的CPU并下板（FPGA）运行，我们选择的指令集是RISC-V的部分指令
这个项目的大部分工作通过Verilog硬件描述语言完成，并通过了专门设计的简易测试平台。
（由于课程限制，我并未采取verilator或者ModelSim这种较为专业的查看波形图的软件，而是采用Vivado内置的仿真功能）
如果你无意间翻到了这个渣作，求大佬轻喷（另外readme也没时间写的很完整，以后有时间想起来再写吧）
