Time resolution is 1 ps
Block Memory Generator module testbench.UUT.design_1_i.axi_bram_ctrl_0_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: testbench.UUT.design_1_i.axi_vip_0.inst
==========end==========
Executing Axi4 End Of Simulation checks
$finish called at time : 12970 ns : File "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.srcs/sim_1/new/testbench.sv" Line 112
