Source Block: hdl/library/axi_adc_trigger/axi_adc_trigger.v@124:134@HdlIdDef
  wire              trigger_b_rise_edge;
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

  reg               trigger_a_d1; // synchronization flip flop
  reg               trigger_a_d2; // synchronization flip flop
  reg               trigger_a_d3;

Diff Content:
- 129   wire              trigger_out_delayed;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@123:133
  wire              trigger_b_fall_edge;
  wire              trigger_b_rise_edge;
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

  reg               trigger_a_d1; // synchronization flip flop
  reg               trigger_a_d2; // synchronization flip flop

Clone Blocks 2:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@120:130

  wire              trigger_a_fall_edge;
  wire              trigger_a_rise_edge;
  wire              trigger_b_fall_edge;
  wire              trigger_b_rise_edge;
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

Clone Blocks 3:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@121:131
  wire              trigger_a_fall_edge;
  wire              trigger_a_rise_edge;
  wire              trigger_b_fall_edge;
  wire              trigger_b_rise_edge;
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;


Clone Blocks 4:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@119:129
  wire    [15:0]    limit_b_cmp;

  wire              trigger_a_fall_edge;
  wire              trigger_a_rise_edge;
  wire              trigger_b_fall_edge;
  wire              trigger_b_rise_edge;
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;

Clone Blocks 5:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@127:137
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

  reg               trigger_a_d1; // synchronization flip flop
  reg               trigger_a_d2; // synchronization flip flop
  reg               trigger_a_d3;
  reg               trigger_b_d1; // synchronization flip flop
  reg               trigger_b_d2; // synchronization flip flop
  reg               trigger_b_d3;

Clone Blocks 6:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@128:138
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

  reg               trigger_a_d1; // synchronization flip flop
  reg               trigger_a_d2; // synchronization flip flop
  reg               trigger_a_d3;
  reg               trigger_b_d1; // synchronization flip flop
  reg               trigger_b_d2; // synchronization flip flop
  reg               trigger_b_d3;
  reg               passthrough_high_a; // trigger when rising through the limit

Clone Blocks 7:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@122:132
  wire              trigger_a_rise_edge;
  wire              trigger_b_fall_edge;
  wire              trigger_b_rise_edge;
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

  reg               trigger_a_d1; // synchronization flip flop

Clone Blocks 8:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@125:135
  wire              trigger_a_any_edge;
  wire              trigger_b_any_edge;
  wire              trigger_out_a;
  wire              trigger_out_b;
  wire              trigger_out_delayed;
  wire              streaming;

  reg               trigger_a_d1; // synchronization flip flop
  reg               trigger_a_d2; // synchronization flip flop
  reg               trigger_a_d3;
  reg               trigger_b_d1; // synchronization flip flop

