# These are the results of OpenSTA software on the above verilog codes - 

# Circuit1
<img width="503" alt="Screenshot 2024-11-17 at 3 37 45 AM" src="https://github.com/user-attachments/assets/3074fcef-b660-4f93-86b4-98ecf919df62">
<br>
I used the follwing SDC constraints - <br>
<img width="415" alt="Screenshot 2024-11-17 at 3 37 13 AM" src="https://github.com/user-attachments/assets/814c4b34-66a2-4e94-b4b2-a803ee438aff">
<br>
I used the following TCL script - <br>
<img width="394" alt="Screenshot 2024-11-17 at 3 39 17 AM" src="https://github.com/user-attachments/assets/e6d98247-72e1-4340-991d-d892b0919d15">
<br>
I got the following Min and Maxz timing reports - <br>
<img width="519" alt="Screenshot 2024-11-17 at 3 40 06 AM" src="https://github.com/user-attachments/assets/1c37ccaa-8519-4db6-b185-34a73cf5831e">
<br>
