

================================================================
== Vitis HLS Report for 'rayTriangleIntersect'
================================================================
* Date:           Sun May  2 18:23:12 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25344|    25344|  0.253 ms|  0.253 ms|  25345|  25345|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240                  |rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1                  |        5|        5|  50.000 ns|  50.000 ns|      5|      5|       no|
        |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250  |rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3  |    18963|    18963|   0.190 ms|   0.190 ms|  18963|  18963|       no|
        |grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272                    |rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP                    |     6363|     6363|  63.630 us|  63.630 us|   6363|   6363|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       20|   81|    9237|   8224|    0|
|Memory           |      126|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1038|    -|
|Register         |        -|    -|     350|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      146|   81|    9587|   9266|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       33|   22|       6|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+------+-----+
    |P1_DRAM_m_axi_U                                                           |P1_DRAM_m_axi                                                  |        4|   0|   512|   580|    0|
    |P2_DRAM_m_axi_U                                                           |P2_DRAM_m_axi                                                  |        4|   0|   512|   580|    0|
    |P3_DRAM_m_axi_U                                                           |P3_DRAM_m_axi                                                  |        4|   0|   512|   580|    0|
    |control_s_axi_U                                                           |control_s_axi                                                  |        0|   0|   386|   680|    0|
    |dir_m_axi_U                                                               |dir_m_axi                                                      |        4|   0|   512|   580|    0|
    |intersectIndex_m_axi_U                                                    |intersectIndex_m_axi                                           |        4|   0|   512|   580|    0|
    |grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272                    |rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP                    |        0|  81|  6056|  4405|    0|
    |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240                  |rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1                  |        0|   0|   103|    66|    0|
    |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250  |rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3  |        0|   0|   132|   173|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                     |                                                               |       20|  81|  9237|  8224|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |P1_V_0_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P1_V_1_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P1_V_2_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P2_V_0_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P2_V_1_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P2_V_2_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P3_V_0_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P3_V_1_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    |P3_V_2_U  |P1_V_0  |       14|  0|   0|    0|  6320|   32|     1|       202240|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |        |      126|  0|   0|    0| 56880|  288|     9|      1820160|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |P1_DRAM_ARADDR           |   14|          3|   64|        192|
    |P1_DRAM_ARBURST          |    9|          2|    2|          4|
    |P1_DRAM_ARCACHE          |    9|          2|    4|          8|
    |P1_DRAM_ARID             |    9|          2|    1|          2|
    |P1_DRAM_ARLEN            |   14|          3|   32|         96|
    |P1_DRAM_ARLOCK           |    9|          2|    2|          4|
    |P1_DRAM_ARPROT           |    9|          2|    3|          6|
    |P1_DRAM_ARQOS            |    9|          2|    4|          8|
    |P1_DRAM_ARREGION         |    9|          2|    4|          8|
    |P1_DRAM_ARSIZE           |    9|          2|    3|          6|
    |P1_DRAM_ARUSER           |    9|          2|    1|          2|
    |P1_DRAM_ARVALID          |   14|          3|    1|          3|
    |P1_DRAM_RREADY           |    9|          2|    1|          2|
    |P1_DRAM_blk_n_AR         |    9|          2|    1|          2|
    |P1_V_0_address0          |   14|          3|   13|         39|
    |P1_V_0_ce0               |   14|          3|    1|          3|
    |P1_V_0_we0               |    9|          2|    1|          2|
    |P1_V_1_address0          |   14|          3|   13|         39|
    |P1_V_1_ce0               |   14|          3|    1|          3|
    |P1_V_1_we0               |    9|          2|    1|          2|
    |P1_V_2_address0          |   14|          3|   13|         39|
    |P1_V_2_ce0               |   14|          3|    1|          3|
    |P1_V_2_we0               |    9|          2|    1|          2|
    |P2_DRAM_ARADDR           |   14|          3|   64|        192|
    |P2_DRAM_ARBURST          |    9|          2|    2|          4|
    |P2_DRAM_ARCACHE          |    9|          2|    4|          8|
    |P2_DRAM_ARID             |    9|          2|    1|          2|
    |P2_DRAM_ARLEN            |   14|          3|   32|         96|
    |P2_DRAM_ARLOCK           |    9|          2|    2|          4|
    |P2_DRAM_ARPROT           |    9|          2|    3|          6|
    |P2_DRAM_ARQOS            |    9|          2|    4|          8|
    |P2_DRAM_ARREGION         |    9|          2|    4|          8|
    |P2_DRAM_ARSIZE           |    9|          2|    3|          6|
    |P2_DRAM_ARUSER           |    9|          2|    1|          2|
    |P2_DRAM_ARVALID          |   14|          3|    1|          3|
    |P2_DRAM_RREADY           |    9|          2|    1|          2|
    |P2_DRAM_blk_n_AR         |    9|          2|    1|          2|
    |P2_V_0_address0          |   14|          3|   13|         39|
    |P2_V_0_ce0               |   14|          3|    1|          3|
    |P2_V_0_we0               |    9|          2|    1|          2|
    |P2_V_1_address0          |   14|          3|   13|         39|
    |P2_V_1_ce0               |   14|          3|    1|          3|
    |P2_V_1_we0               |    9|          2|    1|          2|
    |P2_V_2_address0          |   14|          3|   13|         39|
    |P2_V_2_ce0               |   14|          3|    1|          3|
    |P2_V_2_we0               |    9|          2|    1|          2|
    |P3_DRAM_ARADDR           |   14|          3|   64|        192|
    |P3_DRAM_ARBURST          |    9|          2|    2|          4|
    |P3_DRAM_ARCACHE          |    9|          2|    4|          8|
    |P3_DRAM_ARID             |    9|          2|    1|          2|
    |P3_DRAM_ARLEN            |   14|          3|   32|         96|
    |P3_DRAM_ARLOCK           |    9|          2|    2|          4|
    |P3_DRAM_ARPROT           |    9|          2|    3|          6|
    |P3_DRAM_ARQOS            |    9|          2|    4|          8|
    |P3_DRAM_ARREGION         |    9|          2|    4|          8|
    |P3_DRAM_ARSIZE           |    9|          2|    3|          6|
    |P3_DRAM_ARUSER           |    9|          2|    1|          2|
    |P3_DRAM_ARVALID          |   14|          3|    1|          3|
    |P3_DRAM_RREADY           |    9|          2|    1|          2|
    |P3_DRAM_blk_n_AR         |    9|          2|    1|          2|
    |P3_V_0_address0          |   14|          3|   13|         39|
    |P3_V_0_ce0               |   14|          3|    1|          3|
    |P3_V_0_we0               |    9|          2|    1|          2|
    |P3_V_1_address0          |   14|          3|   13|         39|
    |P3_V_1_ce0               |   14|          3|    1|          3|
    |P3_V_1_we0               |    9|          2|    1|          2|
    |P3_V_2_address0          |   14|          3|   13|         39|
    |P3_V_2_ce0               |   14|          3|    1|          3|
    |P3_V_2_we0               |    9|          2|    1|          2|
    |ap_NS_fsm                |  100|         20|    1|         20|
    |dir_ARADDR               |   14|          3|   64|        192|
    |dir_ARBURST              |    9|          2|    2|          4|
    |dir_ARCACHE              |    9|          2|    4|          8|
    |dir_ARID                 |    9|          2|    1|          2|
    |dir_ARLEN                |   14|          3|   32|         96|
    |dir_ARLOCK               |    9|          2|    2|          4|
    |dir_ARPROT               |    9|          2|    3|          6|
    |dir_ARQOS                |    9|          2|    4|          8|
    |dir_ARREGION             |    9|          2|    4|          8|
    |dir_ARSIZE               |    9|          2|    3|          6|
    |dir_ARUSER               |    9|          2|    1|          2|
    |dir_ARVALID              |   14|          3|    1|          3|
    |dir_RREADY               |    9|          2|    1|          2|
    |dir_blk_n_AR             |    9|          2|    1|          2|
    |intersectIndex_WDATA     |   14|          3|   32|         96|
    |intersectIndex_blk_n_AW  |    9|          2|    1|          2|
    |intersectIndex_blk_n_B   |    9|          2|    1|          2|
    |intersectIndex_blk_n_W   |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1038|        225|  663|       1890|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |  19|   0|   19|          0|
    |grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272_ap_start_reg                    |   1|   0|    1|          0|
    |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240_ap_start_reg                  |   1|   0|    1|          0|
    |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250_ap_start_reg  |   1|   0|    1|          0|
    |intersectIndex_BRAM_loc_fu_106                                                         |  16|   0|   16|          0|
    |intersectIndex_addr_reg_472                                                            |  64|   0|   64|          0|
    |trunc_ln1_reg_454                                                                      |  62|   0|   62|          0|
    |trunc_ln20_1_reg_460                                                                   |  62|   0|   62|          0|
    |trunc_ln20_2_reg_466                                                                   |  62|   0|   62|          0|
    |trunc_ln_reg_448                                                                       |  62|   0|   62|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 350|   0|  350|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID          |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_AWREADY          |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_AWADDR           |   in|    7|       s_axi|               control|        scalar|
|s_axi_control_WVALID           |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_WREADY           |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_WDATA            |   in|   32|       s_axi|               control|        scalar|
|s_axi_control_WSTRB            |   in|    4|       s_axi|               control|        scalar|
|s_axi_control_ARVALID          |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_ARREADY          |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_ARADDR           |   in|    7|       s_axi|               control|        scalar|
|s_axi_control_RVALID           |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_RREADY           |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_RDATA            |  out|   32|       s_axi|               control|        scalar|
|s_axi_control_RRESP            |  out|    2|       s_axi|               control|        scalar|
|s_axi_control_BVALID           |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_BREADY           |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_BRESP            |  out|    2|       s_axi|               control|        scalar|
|ap_clk                         |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect|  return value|
|ap_rst_n                       |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect|  return value|
|interrupt                      |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect|  return value|
|m_axi_dir_AWVALID              |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_AWREADY              |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_AWADDR               |  out|   64|       m_axi|                   dir|       pointer|
|m_axi_dir_AWID                 |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_AWLEN                |  out|    8|       m_axi|                   dir|       pointer|
|m_axi_dir_AWSIZE               |  out|    3|       m_axi|                   dir|       pointer|
|m_axi_dir_AWBURST              |  out|    2|       m_axi|                   dir|       pointer|
|m_axi_dir_AWLOCK               |  out|    2|       m_axi|                   dir|       pointer|
|m_axi_dir_AWCACHE              |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_AWPROT               |  out|    3|       m_axi|                   dir|       pointer|
|m_axi_dir_AWQOS                |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_AWREGION             |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_AWUSER               |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_WVALID               |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_WREADY               |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_WDATA                |  out|   32|       m_axi|                   dir|       pointer|
|m_axi_dir_WSTRB                |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_WLAST                |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_WID                  |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_WUSER                |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_ARVALID              |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_ARREADY              |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_ARADDR               |  out|   64|       m_axi|                   dir|       pointer|
|m_axi_dir_ARID                 |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_ARLEN                |  out|    8|       m_axi|                   dir|       pointer|
|m_axi_dir_ARSIZE               |  out|    3|       m_axi|                   dir|       pointer|
|m_axi_dir_ARBURST              |  out|    2|       m_axi|                   dir|       pointer|
|m_axi_dir_ARLOCK               |  out|    2|       m_axi|                   dir|       pointer|
|m_axi_dir_ARCACHE              |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_ARPROT               |  out|    3|       m_axi|                   dir|       pointer|
|m_axi_dir_ARQOS                |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_ARREGION             |  out|    4|       m_axi|                   dir|       pointer|
|m_axi_dir_ARUSER               |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_RVALID               |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_RREADY               |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_RDATA                |   in|   32|       m_axi|                   dir|       pointer|
|m_axi_dir_RLAST                |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_RID                  |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_RUSER                |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_RRESP                |   in|    2|       m_axi|                   dir|       pointer|
|m_axi_dir_BVALID               |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_BREADY               |  out|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_BRESP                |   in|    2|       m_axi|                   dir|       pointer|
|m_axi_dir_BID                  |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_dir_BUSER                |   in|    1|       m_axi|                   dir|       pointer|
|m_axi_P1_DRAM_AWVALID          |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWREADY          |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWADDR           |  out|   64|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWID             |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWLEN            |  out|    8|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWSIZE           |  out|    3|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWBURST          |  out|    2|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWLOCK           |  out|    2|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWCACHE          |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWPROT           |  out|    3|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWQOS            |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWREGION         |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWUSER           |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WVALID           |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WREADY           |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WDATA            |  out|   32|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WSTRB            |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WLAST            |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WID              |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_WUSER            |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARVALID          |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARREADY          |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARADDR           |  out|   64|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARID             |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARLEN            |  out|    8|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARSIZE           |  out|    3|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARBURST          |  out|    2|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARLOCK           |  out|    2|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARCACHE          |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARPROT           |  out|    3|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARQOS            |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARREGION         |  out|    4|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARUSER           |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RVALID           |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RREADY           |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RDATA            |   in|   32|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RLAST            |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RID              |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RUSER            |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_RRESP            |   in|    2|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_BVALID           |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_BREADY           |  out|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_BRESP            |   in|    2|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_BID              |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P1_DRAM_BUSER            |   in|    1|       m_axi|               P1_DRAM|       pointer|
|m_axi_P2_DRAM_AWVALID          |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWREADY          |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWADDR           |  out|   64|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWID             |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWLEN            |  out|    8|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWSIZE           |  out|    3|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWBURST          |  out|    2|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWLOCK           |  out|    2|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWCACHE          |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWPROT           |  out|    3|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWQOS            |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWREGION         |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWUSER           |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WVALID           |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WREADY           |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WDATA            |  out|   32|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WSTRB            |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WLAST            |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WID              |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_WUSER            |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARVALID          |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARREADY          |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARADDR           |  out|   64|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARID             |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARLEN            |  out|    8|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARSIZE           |  out|    3|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARBURST          |  out|    2|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARLOCK           |  out|    2|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARCACHE          |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARPROT           |  out|    3|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARQOS            |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARREGION         |  out|    4|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARUSER           |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RVALID           |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RREADY           |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RDATA            |   in|   32|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RLAST            |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RID              |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RUSER            |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_RRESP            |   in|    2|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_BVALID           |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_BREADY           |  out|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_BRESP            |   in|    2|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_BID              |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P2_DRAM_BUSER            |   in|    1|       m_axi|               P2_DRAM|       pointer|
|m_axi_P3_DRAM_AWVALID          |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWREADY          |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWADDR           |  out|   64|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWID             |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWLEN            |  out|    8|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWSIZE           |  out|    3|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWBURST          |  out|    2|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWLOCK           |  out|    2|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWCACHE          |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWPROT           |  out|    3|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWQOS            |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWREGION         |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWUSER           |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WVALID           |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WREADY           |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WDATA            |  out|   32|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WSTRB            |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WLAST            |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WID              |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_WUSER            |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARVALID          |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARREADY          |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARADDR           |  out|   64|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARID             |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARLEN            |  out|    8|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARSIZE           |  out|    3|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARBURST          |  out|    2|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARLOCK           |  out|    2|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARCACHE          |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARPROT           |  out|    3|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARQOS            |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARREGION         |  out|    4|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARUSER           |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RVALID           |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RREADY           |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RDATA            |   in|   32|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RLAST            |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RID              |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RUSER            |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_RRESP            |   in|    2|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_BVALID           |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_BREADY           |  out|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_BRESP            |   in|    2|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_BID              |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_P3_DRAM_BUSER            |   in|    1|       m_axi|               P3_DRAM|       pointer|
|m_axi_intersectIndex_AWVALID   |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWREADY   |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWADDR    |  out|   64|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWID      |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWLEN     |  out|    8|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWSIZE    |  out|    3|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWBURST   |  out|    2|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWLOCK    |  out|    2|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWCACHE   |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWPROT    |  out|    3|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWQOS     |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWREGION  |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_AWUSER    |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WVALID    |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WREADY    |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WDATA     |  out|   32|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WSTRB     |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WLAST     |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WID       |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_WUSER     |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARVALID   |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARREADY   |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARADDR    |  out|   64|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARID      |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARLEN     |  out|    8|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARSIZE    |  out|    3|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARBURST   |  out|    2|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARLOCK    |  out|    2|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARCACHE   |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARPROT    |  out|    3|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARQOS     |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARREGION  |  out|    4|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_ARUSER    |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RVALID    |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RREADY    |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RDATA     |   in|   32|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RLAST     |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RID       |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RUSER     |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_RRESP     |   in|    2|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_BVALID    |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_BREADY    |  out|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_BRESP     |   in|    2|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_BID       |   in|    1|       m_axi|        intersectIndex|       pointer|
|m_axi_intersectIndex_BUSER     |   in|    1|       m_axi|        intersectIndex|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

