#  Day 1: Introduction to Verilog RTL Design & Synthesis

