
---------- Begin Simulation Statistics ----------
final_tick                               866590784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    96022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10641.26                       # Real time elapsed on the host
host_tick_rate                               81436831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018518388                       # Number of instructions simulated
sim_ops                                    1021800028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.866591                       # Number of seconds simulated
sim_ticks                                866590784000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.463851                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              120955461                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138291946                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16597858                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        189063907                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16300305                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16414273                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          113968                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239795130                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662374                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819898                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9832186                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016948                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28810897                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466248                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59768440                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892414400                       # Number of instructions committed
system.cpu0.commit.committedOps             893236510                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1558141819                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573270                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385645                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1143352807     73.38%     73.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    242666244     15.57%     88.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60716172      3.90%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54431174      3.49%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15990533      1.03%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5866546      0.38%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2089760      0.13%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4217686      0.27%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28810897      1.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1558141819                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341583                       # Number of function calls committed.
system.cpu0.commit.int_insts                863524296                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414337                       # Number of loads committed
system.cpu0.commit.membars                    1641861                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641870      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491124008     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234223     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762587     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893236510                       # Class of committed instruction
system.cpu0.commit.refs                     390996845                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892414400                       # Number of Instructions Simulated
system.cpu0.committedOps                    893236510                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.910899                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.910899                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            192166195                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6770896                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119622176                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             978527752                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               665934697                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                701872403                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9841500                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12934431                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3478744                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239795130                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                179345659                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    903948300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4223431                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1005990258                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33214400                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140616                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         652737673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137255766                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589915                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1573293539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641534                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               844526637     53.68%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               548549423     34.87%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111121764      7.06%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52072841      3.31%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7442877      0.47%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6641660      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1266613      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643233      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28491      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1573293539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      132020210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9873550                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228850216                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.546804                       # Inst execution rate
system.cpu0.iew.exec_refs                   413679024                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113452952                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160553790                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            305355959                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1971086                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5295467                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117176867                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          952990177                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300226072                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3534926                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            932472154                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1007668                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2896543                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9841500                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4574183                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18066147                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11848                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9856                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3648963                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24941622                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6594359                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9856                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       871909                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9001641                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                385357284                       # num instructions consuming a value
system.cpu0.iew.wb_count                    925990078                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856673                       # average fanout of values written-back
system.cpu0.iew.wb_producers                330125126                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543003                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     926021777                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1136521543                       # number of integer regfile reads
system.cpu0.int_regfile_writes              591298721                       # number of integer regfile writes
system.cpu0.ipc                              0.523314                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523314                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643396      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            509145259     54.40%     54.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839629      0.84%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302127484     32.28%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113612090     12.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             936007081                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     999449                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001068                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173459     17.36%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                713986     71.44%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112001     11.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             935363064                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3446367045                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    925990011                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1012752556                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 947100331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                936007081                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5889846                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59753663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60033                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3423598                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28379240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1573293539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.594935                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.794038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          879197432     55.88%     55.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          499181636     31.73%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160029768     10.17%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27092765      1.72%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4258585      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2973401      0.19%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             386639      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120069      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53244      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1573293539                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548877                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15228396                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2532182                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           305355959                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117176867                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1540                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1705313749                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27867825                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169232511                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569166545                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3428826                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               678844296                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7423038                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5375                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1180358371                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             969201162                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          622852746                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                691608788                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11907332                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9841500                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23485164                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53686196                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1180358315                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        281280                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4674                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10038697                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4673                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2482316619                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1921167393                       # The number of ROB writes
system.cpu0.timesIdled                       20372474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1496                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.321371                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11205037                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13288490                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2924702                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18123640                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            242578                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         346001                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          103423                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20564461                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24103                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2013949                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298759                       # Number of branches committed
system.cpu1.commit.bw_lim_events               765994                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29972767                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41842302                       # Number of instructions committed
system.cpu1.commit.committedOps              42662134                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232868467                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183203                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.781994                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213336365     91.61%     91.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9764782      4.19%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3701125      1.59%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3371681      1.45%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104258      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       187514      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       559731      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        77017      0.03%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       765994      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232868467                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317207                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40177547                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551956                       # Number of loads committed
system.cpu1.commit.membars                    1639360                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639360      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24986027     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371588     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665018      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42662134                       # Class of committed instruction
system.cpu1.commit.refs                      16036618                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41842302                       # Number of Instructions Simulated
system.cpu1.committedOps                     42662134                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.705089                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.705089                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178395230                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               916657                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10027124                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82283253                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15602135                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39570206                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2014974                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2186835                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2225941                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20564461                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11305913                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    221062596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               565329                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      94222345                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5851454                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086147                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13820148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11447615                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.394708                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237808486                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.409949                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.922586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181009891     76.12%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33409375     14.05%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14535669      6.11%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4888947      2.06%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  917146      0.39%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1669294      0.70%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1347516      0.57%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3428      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27220      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237808486                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         905558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2056825                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13350624                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219860                       # Inst execution rate
system.cpu1.iew.exec_refs                    18201901                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5274829                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157818491                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19911396                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2039023                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1697183                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8224657                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72626784                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12927072                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1628919                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52483591                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                956657                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               719355                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2014974                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2315840                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          225954                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10675                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2286                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2091                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8359440                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3739995                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2286                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       635025                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1421800                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26756068                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51614474                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785542                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21018018                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216219                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51642162                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67688478                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32389996                       # number of integer regfile writes
system.cpu1.ipc                              0.175282                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175282                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639562      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33771778     62.41%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14101771     26.06%     91.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4599249      8.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54112510                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     929502                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017177                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 149273     16.06%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                679271     73.08%     89.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100955     10.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53402435                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347023236                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51614462                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102592501                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66529264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54112510                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6097520                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29964649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60255                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3637919                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21187183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237808486                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227547                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653916                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202292214     85.07%     85.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24082457     10.13%     95.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6976698      2.93%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2690821      1.13%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1222193      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             269262      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             181308      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67000      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26533      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237808486                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226683                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12947930                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2352453                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19911396                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8224657                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       238714044                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1494460825                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164290605                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27213596                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3569607                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18285839                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                727418                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7968                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98505847                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77857883                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49627986                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38318663                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9894538                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2014974                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14876716                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22414390                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98505835                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21689                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               803                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9262978                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304736347                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150215141                       # The number of ROB writes
system.cpu1.timesIdled                          36398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.965266                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9698189                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10901096                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2021213                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14584661                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            250515                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         313735                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           63220                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16958016                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24747                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819677                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1584981                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10234798                       # Number of branches committed
system.cpu2.commit.bw_lim_events               616155                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459708                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17696759                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41665304                       # Number of instructions committed
system.cpu2.commit.committedOps              42485177                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233061495                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182292                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776885                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213732036     91.71%     91.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9556784      4.10%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3622760      1.55%     97.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3387526      1.45%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1082360      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       201808      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       781887      0.34%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80179      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       616155      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233061495                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318289                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40005638                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491892                       # Number of loads committed
system.cpu2.commit.membars                    1639397                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639397      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24881753     58.57%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311569     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652317      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42485177                       # Class of committed instruction
system.cpu2.commit.refs                      15963898                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41665304                       # Number of Instructions Simulated
system.cpu2.committedOps                     42485177                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.691914                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.691914                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            189032027                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               440103                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8842647                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66917505                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12020121                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31315312                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1585967                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               943171                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2251688                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16958016                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9326821                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    223081115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               424330                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73273077                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4044398                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071506                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11101780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9948704                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.308967                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236205115                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317732                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.784996                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               190121589     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28169670     11.93%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11344633      4.80%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4109412      1.74%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1002942      0.42%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  946684      0.40%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  480286      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3424      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26475      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236205115                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         950210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1627099                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12094850                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211842                       # Inst execution rate
system.cpu2.iew.exec_refs                    18136584                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5244738                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              164770611                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16069479                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1269329                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1531818                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6746526                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60173913                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12891846                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1579376                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50239352                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                953065                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               755373                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1585967                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2554406                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          220405                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10672                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1965                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1899                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4577587                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2274520                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1965                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527727                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1099372                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25641136                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49367028                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.790893                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20279383                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208163                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49392887                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64301702                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31428326                       # number of integer regfile writes
system.cpu2.ipc                              0.175688                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175688                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639623      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31544076     60.87%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14063560     27.14%     91.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4571320      8.82%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51818728                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     912820                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017616                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142314     15.59%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675818     74.04%     89.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                94685     10.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51091910                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         340812739                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49367016                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77863626                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56368996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51818728                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804917                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17688735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57375                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345209                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11278813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236205115                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.219380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646408                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202406600     85.69%     85.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22795609      9.65%     95.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6631281      2.81%     98.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2631163      1.11%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1224022      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             247216      0.10%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             175915      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67062      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26247      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236205115                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218501                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9139662                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1704585                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16069479                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6746526                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       237155325                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1496019764                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              172868199                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27113919                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5241795                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14174692                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                560827                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7041                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81783238                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63974754                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40744083                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30798624                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10534353                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1585967                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16756426                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13630164                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81783226                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21207                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               792                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10609483                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           794                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   292626158                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123512981                       # The number of ROB writes
system.cpu2.timesIdled                          34922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.213858                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12194513                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12807498                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3180593                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18818491                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            220984                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         302603                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           81619                       # Number of indirect misses.
system.cpu3.branchPred.lookups               21282523                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21765                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2343877                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10572806                       # Number of branches committed
system.cpu3.commit.bw_lim_events               655220                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459614                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29981790                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42596382                       # Number of instructions committed
system.cpu3.commit.committedOps              43416207                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235443066                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184402                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.774625                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215364756     91.47%     91.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10063575      4.27%     95.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3787185      1.61%     97.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3485372      1.48%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1158441      0.49%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       212087      0.09%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       628823      0.27%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        87607      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       655220      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235443066                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292128                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40878949                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835209                       # Number of loads committed
system.cpu3.commit.membars                    1639336                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639336      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25384798     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654840     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737092      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43416207                       # Class of committed instruction
system.cpu3.commit.refs                      16391944                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42596382                       # Number of Instructions Simulated
system.cpu3.committedOps                     43416207                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.666273                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.666273                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            178523178                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               840514                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10723186                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              84128706                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16116191                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41418231                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2344906                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2118511                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2257450                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   21282523                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12121645                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    223049751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               608900                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      97130121                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6363244                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.088177                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14428582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12415497                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.402424                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         240659956                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.417259                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.921674                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181380174     75.37%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                35399773     14.71%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15009702      6.24%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5019666      2.09%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  870888      0.36%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1478408      0.61%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1471875      0.61%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3133      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26337      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           240659956                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         702752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2389857                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13594839                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222102                       # Inst execution rate
system.cpu3.iew.exec_refs                    18812580                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5381242                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156497403                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20249106                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1950293                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          2033654                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8193653                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73382504                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13431338                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1975347                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53607115                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                956994                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               930187                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2344906                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2589592                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        44839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          235970                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13571                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2114                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1808                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8413897                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3636918                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2114                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       743901                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1645956                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26898617                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52622227                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.787032                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21170059                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218021                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52652559                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                69038090                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33031261                       # number of integer regfile writes
system.cpu3.ipc                              0.176483                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176483                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639565      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34583354     62.22%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  49      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14642924     26.34%     91.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4716472      8.49%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55582462                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     928323                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016702                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 144461     15.56%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685673     73.86%     89.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98186     10.58%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54871205                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         352817220                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52622215                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        103349835                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67542089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55582462                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5840415                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29966296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64044                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3380801                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20769511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    240659956                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230958                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.657096                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204093742     84.81%     84.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24870620     10.33%     95.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7124266      2.96%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2768637      1.15%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1254501      0.52%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             273272      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             179418      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              67473      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28027      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      240659956                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.230286                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12830309                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2368083                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20249106                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8193653                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       241362708                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1491812552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              163415147                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27609689                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3590610                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18790679                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                737524                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6735                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            100746255                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              79693169                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           50808270                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40259858                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10940122                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2344906                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15824296                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                23198581                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       100746243                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25070                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               797                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9274709                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   308184465                       # The number of ROB reads
system.cpu3.rob.rob_writes                  152017552                       # The number of ROB writes
system.cpu3.timesIdled                          26551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4326813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8582849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       698120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87759                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58154843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4780279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116761514                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4868038                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1386765                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3050375                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1205558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              856                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            530                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2936478                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2936440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1386765                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12906053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12906053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471909120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471909120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1297                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4326915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4326915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4326915                       # Request fanout histogram
system.membus.respLayer1.occupancy        23304416858                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22037509861                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5340087382.142858                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31660523482.168049                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265181684000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118978550500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 747612233500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9261297                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9261297                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9261297                       # number of overall hits
system.cpu2.icache.overall_hits::total        9261297                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        65524                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         65524                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        65524                       # number of overall misses
system.cpu2.icache.overall_misses::total        65524                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1609811000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1609811000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1609811000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1609811000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9326821                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9326821                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9326821                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9326821                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007025                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007025                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007025                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007025                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24568.265063                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24568.265063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24568.265063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24568.265063                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          132                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52302                       # number of writebacks
system.cpu2.icache.writebacks::total            52302                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        13190                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        13190                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        13190                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        13190                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        52334                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        52334                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        52334                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        52334                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1184838000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1184838000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1184838000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1184838000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005611                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005611                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005611                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005611                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22639.928154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22639.928154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22639.928154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22639.928154                       # average overall mshr miss latency
system.cpu2.icache.replacements                 52302                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9261297                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9261297                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        65524                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        65524                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1609811000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1609811000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9326821                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9326821                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007025                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007025                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24568.265063                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24568.265063                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        13190                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        13190                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        52334                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        52334                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1184838000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1184838000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22639.928154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22639.928154                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.126307                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9145656                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52302                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           174.862453                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400973000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.126307                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972697                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972697                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18705976                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18705976                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13562520                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13562520                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13562520                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13562520                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2571351                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2571351                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2571351                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2571351                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 332969405271                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 332969405271                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 332969405271                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 332969405271                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16133871                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16133871                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16133871                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16133871                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.159376                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.159376                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.159376                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.159376                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129492.008392                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129492.008392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129492.008392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129492.008392                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2347112                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       367821                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            37468                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4379                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.643109                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.996575                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012839                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012839                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1965586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1965586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1965586                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1965586                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605765                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605765                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605765                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605765                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70067343088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70067343088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70067343088                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70067343088                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037546                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115667.532934                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115667.532934                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115667.532934                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115667.532934                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012839                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10987287                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10987287                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1494663                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1494663                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 155118180500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 155118180500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12481950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12481950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.119746                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.119746                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103781.374464                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103781.374464                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1198530                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1198530                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296133                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296133                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31094531500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31094531500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023725                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023725                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105001.912992                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105001.912992                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2575233                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2575233                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1076688                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1076688                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 177851224771                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 177851224771                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294828                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294828                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165183.623084                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165183.623084                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       767056                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       767056                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309632                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309632                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38972811588                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38972811588                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084786                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084786                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125868.164750                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125868.164750                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          351                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3217000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3217000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.362976                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362976                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        16085                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        16085                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           69                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          131                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2077500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2077500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.237750                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.237750                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15858.778626                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15858.778626                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1151500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1151500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447222                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447222                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7152.173913                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7152.173913                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1016500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1016500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.422222                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422222                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6687.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6687.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       159000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       159000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400890                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400890                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418787                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418787                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44866093500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44866093500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819677                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819677                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510917                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510917                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107133.443732                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107133.443732                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418786                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418786                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44447302000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44447302000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510916                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510916                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106133.686417                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106133.686417                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.979407                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14988491                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024412                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.631311                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400984500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.979407                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.874356                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.874356                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34933357                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34933357                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6060985914.634147                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33735802940.971325                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265181275000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   121089516500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 745501267500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12074040                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12074040                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12074040                       # number of overall hits
system.cpu3.icache.overall_hits::total       12074040                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        47605                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         47605                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        47605                       # number of overall misses
system.cpu3.icache.overall_misses::total        47605                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1122502000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1122502000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1122502000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1122502000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12121645                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12121645                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12121645                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12121645                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003927                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003927                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003927                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003927                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23579.497952                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23579.497952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23579.497952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23579.497952                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        38764                       # number of writebacks
system.cpu3.icache.writebacks::total            38764                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8809                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8809                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8809                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8809                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        38796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        38796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        38796                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        38796                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    871046000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    871046000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    871046000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    871046000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003201                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003201                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003201                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003201                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22451.953810                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22451.953810                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22451.953810                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22451.953810                       # average overall mshr miss latency
system.cpu3.icache.replacements                 38764                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12074040                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12074040                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        47605                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        47605                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1122502000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1122502000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12121645                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12121645                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003927                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003927                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23579.497952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23579.497952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8809                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8809                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        38796                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        38796                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    871046000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    871046000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22451.953810                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22451.953810                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.134952                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11932714                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            38764                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           307.829791                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408239000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.134952                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972967                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972967                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24282086                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24282086                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14052866                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14052866                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14052866                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14052866                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2647826                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2647826                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2647826                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2647826                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 341671109164                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 341671109164                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 341671109164                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 341671109164                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16700692                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16700692                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16700692                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16700692                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158546                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158546                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158546                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158546                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129038.354168                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129038.354168                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129038.354168                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129038.354168                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2534523                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       544969                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            41656                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6459                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.844128                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.373587                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024611                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024611                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2034558                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2034558                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2034558                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2034558                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613268                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613268                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613268                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613268                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70980012672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70980012672                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70980012672                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70980012672                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036721                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036721                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036721                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036721                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115740.610422                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115740.610422                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115740.610422                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115740.610422                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024611                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11404656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11404656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1559350                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1559350                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159713663500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159713663500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12964006                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12964006                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120283                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120283                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102423.229871                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102423.229871                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1259877                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1259877                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299473                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299473                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31416142000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31416142000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104904.756021                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104904.756021                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2648210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2648210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1088476                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1088476                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 181957445664                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 181957445664                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736686                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736686                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291294                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291294                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 167167.163689                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 167167.163689                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       774681                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       774681                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39563870672                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39563870672                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083977                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083977                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126081.902745                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126081.902745                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          185                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4168500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4168500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.356455                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.356455                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22532.432432                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22532.432432                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           94                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.175337                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.175337                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31291.208791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31291.208791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1073000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1073000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.441327                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.441327                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6202.312139                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6202.312139                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.413265                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.413265                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5765.432099                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5765.432099                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       251500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       251500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       228500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       228500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396502                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396502                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423129                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423129                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45119765000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45119765000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516243                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516243                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106633.591647                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106633.591647                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423129                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423129                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44696636000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44696636000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516243                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516243                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105633.591647                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105633.591647                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.578924                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15486381                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036222                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.945042                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408250500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.578924                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.893091                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.893091                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36078720                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36078720                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    870870031.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2783487312.328963                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11230297500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   852656863500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13933920500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    152279900                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       152279900                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    152279900                       # number of overall hits
system.cpu0.icache.overall_hits::total      152279900                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27065758                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27065758                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27065758                       # number of overall misses
system.cpu0.icache.overall_misses::total     27065758                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354031287997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354031287997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354031287997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354031287997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    179345658                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    179345658                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    179345658                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    179345658                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150914                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150914                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150914                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150914                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13080.412823                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13080.412823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13080.412823                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13080.412823                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3884                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.692308                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23852629                       # number of writebacks
system.cpu0.icache.writebacks::total         23852629                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3213095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3213095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3213095                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3213095                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23852663                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23852663                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23852663                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23852663                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303423225999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303423225999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303423225999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303423225999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132998                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132998                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132998                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132998                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12720.727493                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12720.727493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12720.727493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12720.727493                       # average overall mshr miss latency
system.cpu0.icache.replacements              23852629                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    152279900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      152279900                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27065758                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27065758                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354031287997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354031287997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    179345658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    179345658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150914                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150914                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13080.412823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13080.412823                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3213095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3213095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23852663                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23852663                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303423225999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303423225999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132998                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132998                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12720.727493                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12720.727493                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          176132326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23852629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.384189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        382543977                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       382543977                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    347952748                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       347952748                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    347952748                       # number of overall hits
system.cpu0.dcache.overall_hits::total      347952748                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     40038037                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      40038037                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     40038037                       # number of overall misses
system.cpu0.dcache.overall_misses::total     40038037                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 965509679436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 965509679436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 965509679436                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 965509679436                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387990785                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387990785                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387990785                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387990785                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103193                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24114.810610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24114.810610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24114.810610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24114.810610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4086927                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       177476                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            79102                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2219                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.666544                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.980171                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31279679                       # number of writebacks
system.cpu0.dcache.writebacks::total         31279679                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9165709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9165709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9165709                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9165709                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30872328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30872328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30872328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30872328                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 502308048673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 502308048673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 502308048673                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 502308048673                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16270.494686                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16270.494686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16270.494686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16270.494686                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31279679                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247181885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247181885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31049274                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31049274                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 598420264500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 598420264500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278231159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278231159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19273.244988                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19273.244988                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5052532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5052532                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25996742                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25996742                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 369476805500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 369476805500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14212.427292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14212.427292                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100770863                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100770863                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8988763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8988763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 367089414936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 367089414936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081895                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081895                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40838.702159                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40838.702159                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4113177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4113177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875586                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875586                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132831243173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132831243173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27244.159609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27244.159609                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1803                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1263                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1263                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     89014000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     89014000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70478.226445                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70478.226445                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1234                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1234                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009459                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009459                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41258.620690                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41258.620690                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2812                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2812                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          170                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       933500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       933500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2982                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2982                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5491.176471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5491.176471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       765500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       765500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.056673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.056673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4529.585799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4529.585799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403093                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403093                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416805                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416805                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45215195500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45215195500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508362                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508362                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108480.453689                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108480.453689                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416805                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416805                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44798390500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44798390500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508362                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508362                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107480.453689                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107480.453689                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970068                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          379649247                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31288905                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.133670                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970068                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        808922397                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       808922397                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23798874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29811016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               88427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               46351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               86658                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               34451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               87004                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54000330                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23798874                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29811016                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47549                       # number of overall hits
system.l2.overall_hits::.cpu1.data              88427                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              46351                       # number of overall hits
system.l2.overall_hits::.cpu2.data              86658                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              34451                       # number of overall hits
system.l2.overall_hits::.cpu3.data              87004                       # number of overall hits
system.l2.overall_hits::total                54000330                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53788                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1467619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            928122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925692                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937235                       # number of demand (read+write) misses
system.l2.demand_misses::total                4328133                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53788                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1467619                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5349                       # number of overall misses
system.l2.overall_misses::.cpu1.data           928122                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5983                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925692                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4345                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937235                       # number of overall misses
system.l2.overall_misses::total               4328133                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4521722466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 154540658195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    518156983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111062225652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    571224984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111459713281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    418779980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112626140448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     495718621989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4521722466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 154540658195                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    518156983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111062225652                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    571224984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111459713281                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    418779980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112626140448                       # number of overall miss cycles
system.l2.overall_miss_latency::total    495718621989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23852662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31278635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1016549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           38796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58328463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23852662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31278635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1016549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          38796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58328463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.046921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.101119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.913013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.114323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.914399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.111996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074203                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.046921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.101119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.913013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.114323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.914399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.111996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074203                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84065.636685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105300.257216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96869.879043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119663.390860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95474.675581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120406.909945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96382.043728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120168.517445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114534.054750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84065.636685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105300.257216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96869.879043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119663.390860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95474.675581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120406.909945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96382.043728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120168.517445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114534.054750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3050375                       # number of writebacks
system.l2.writebacks::total                   3050375                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            641                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            822                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            581                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4927                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           641                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           822                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           581                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4927                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1467232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4323206                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1467232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4323206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3965106972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 139841002227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    426470987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101729329189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    465947985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102151752833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    338669983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103209525493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 452127805669                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3965106972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 139841002227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    426470987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101729329189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    465947985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102151752833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    338669983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103209525493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 452127805669                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.089001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.912249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.100527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.913587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.097020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.089001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.912249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.100527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.913587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.097020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074118                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74119.690668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95309.400440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90584.321793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109699.431700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88566.429386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110449.850069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89976.084750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110204.302796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104581.601170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74119.690668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95309.400440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90584.321793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109699.431700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88566.429386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110449.850069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89976.084750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110204.302796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104581.601170                       # average overall mshr miss latency
system.l2.replacements                        9120039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8419169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8419169                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8419169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8419169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49607945                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49607945                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49607945                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49607945                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  139                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        66000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       517500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.829787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.196429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.305085                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.210526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.365297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11576.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6468.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       785000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       260000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       362999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1648499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.829787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.178571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.305085                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.210526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.360731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.205128                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        26000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.611111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20867.075949                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.366667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.465347                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       184500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       946500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.366667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.465347                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20138.297872                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4407765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4512750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         882339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2936441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96837147377                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81205330660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81592636091                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82417776537                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  342052890665                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7449191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109750.501085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118970.316012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119635.366718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119528.683651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116485.531521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       882338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2936440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88013736389                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74379642676                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74772515113                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75522533064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312688427242                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99750.590351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108970.304315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109635.350622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109528.664111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106485.549591                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23798874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         46351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         34451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23927225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53788                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4521722466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    518156983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    571224984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    418779980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6029884413                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23852662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        38796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23996690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.101119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.114323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.111996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84065.636685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96869.879043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95474.675581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96382.043728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86804.641373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          292                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          641                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          722                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          581                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3965106972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    426470987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    465947985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    338669983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5196195927                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.089001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.100527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.097020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74119.690668                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90584.321793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88566.429386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89976.084750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77290.989409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25403251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        53809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        52019                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25560355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       585280                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1322227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57703510818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29856894992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29867077190                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30208363911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 147635846911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25988531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26882582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.820255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.824082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98591.291037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121589.935379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122566.294418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121949.537814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111656.959744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          386                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          776                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          822                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          706                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2690                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       584894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1319537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51827265838                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27349686513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27379237720                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27686992429                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 134243182500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.821302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88609.672587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111732.616955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112737.175563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112090.363914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101735.065027                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          613                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          534                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          594                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          545                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2286                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          616                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          534                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          594                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          545                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2289                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.995130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998689                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          613                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          534                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          594                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          545                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2286                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14449244                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     13124266                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     14188270                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     13334287                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     55096067                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.995130                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998689                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 23571.360522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 24577.277154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 23885.976431                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 24466.581651                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24101.516623                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   116350679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9120042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.757691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.723183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.610007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.708322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.212864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.041850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.201435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.032045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.432404                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.464425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.417318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 939985610                       # Number of tag accesses
system.l2.tags.data_accesses                939985610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3423680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93902848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        301312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59350144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        336704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59191680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        240896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59937856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276685120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3423680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       301312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       336704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       240896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4302592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195224000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195224000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1467232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         927346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4323205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3050375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3050375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3950746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108358928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           347698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68486932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           388539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68304073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           277981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69165121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319280017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3950746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       347698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       388539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       277981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4964964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225278186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225278186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225278186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3950746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108358928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          347698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68486932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          388539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68304073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          277981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69165121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544558203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2986583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1395165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003473759750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8926132                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2812760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4323205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3050375                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4323205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3050375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87329                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63792                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            260733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            374095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            287630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            289215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           212878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 192415382262                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21179380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            271838057262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45425.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64175.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1495979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1599624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4323205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3050375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1321400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1109551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  853684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4126818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.007049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.593102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.509928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3102713     75.18%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       737743     17.88%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       109953      2.66%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50427      1.22%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24823      0.60%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15218      0.37%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11675      0.28%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9228      0.22%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65038      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4126818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.902137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.041463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.354927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184952    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.574977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172454     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              814      0.44%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9315      5.04%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1784      0.96%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              458      0.25%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              271096064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5589056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191139840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276685120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195224000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       312.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    319.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  866590767500                       # Total gap between requests
system.mem_ctrls.avgGap                     117526.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3423680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89290560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       301312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59068352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       336704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58895552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       240896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59539008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191139840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3950745.915156189818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103036590.797623813152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 347698.135686612630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68161758.803103074431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 388538.634631960245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67962356.728686377406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 277981.262260919670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68704870.971718057990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220565281.248132914305                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1467232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       927346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3050375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1749086240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79215791635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    227460493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62851539530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    243459745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63383633566                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    179625994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63987460059                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20908135038779                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32696.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53989.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48313.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67775.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46276.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68532.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47722.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68324.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6854283.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14518040460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7716494940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14015291640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7662056940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68407588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171746157360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     188142518400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       472208147820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.903265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 487030372251                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28937220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350623191749                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14947547160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7944779370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16228863000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7927786260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68407588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321324869940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62181497280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       498962931090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.776872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158326443251                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28937220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 679327120749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6071872678.861789                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33727601117.795864                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265181754500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119750444500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 746840339500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11241755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11241755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11241755                       # number of overall hits
system.cpu1.icache.overall_hits::total       11241755                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        64158                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         64158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        64158                       # number of overall misses
system.cpu1.icache.overall_misses::total        64158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1474093500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1474093500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1474093500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1474093500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11305913                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11305913                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11305913                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11305913                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005675                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005675                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005675                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005675                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22975.988965                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22975.988965                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22975.988965                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22975.988965                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          274                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    91.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52866                       # number of writebacks
system.cpu1.icache.writebacks::total            52866                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11260                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11260                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11260                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11260                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52898                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52898                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52898                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52898                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1147198000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1147198000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1147198000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1147198000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004679                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004679                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004679                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004679                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21686.982495                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21686.982495                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21686.982495                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21686.982495                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52866                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11241755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11241755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        64158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        64158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1474093500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1474093500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11305913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11305913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005675                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22975.988965                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22975.988965                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11260                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11260                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52898                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52898                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1147198000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1147198000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21686.982495                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21686.982495                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.135407                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11157068                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52866                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           211.044301                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393498000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.135407                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22664724                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22664724                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13570365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13570365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13570365                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13570365                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2606065                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2606065                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2606065                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2606065                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 325242901794                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 325242901794                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 325242901794                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 325242901794                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16176430                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16176430                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16176430                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16176430                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.161103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.161103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.161103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.161103                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124802.298405                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124802.298405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124802.298405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124802.298405                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2425844                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       262617                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38654                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3182                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.757903                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.532055                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016790                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016790                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1996295                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1996295                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1996295                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1996295                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609770                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609770                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609770                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609770                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69495465059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69495465059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69495465059                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69495465059                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037695                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037695                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037695                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037695                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113969.964182                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113969.964182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113969.964182                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113969.964182                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016790                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10986512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10986512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1525295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1525295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 156229659500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 156229659500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12511807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12511807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121908                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121908                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102425.864833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102425.864833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1225496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1225496                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31118424500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31118424500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103797.626076                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103797.626076                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2583853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2583853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1080770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1080770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169013242294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169013242294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294920                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294920                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156382.248114                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156382.248114                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       770799                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       770799                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309971                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309971                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38377040559                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38377040559                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123808.487113                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123808.487113                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.357282                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.357282                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21921.195652                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21921.195652                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          110                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2929500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2929500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.213592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.213592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26631.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26631.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1112500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1112500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6825.153374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6825.153374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       970500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       970500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420912                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420912                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6181.528662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6181.528662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       182000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       182000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401770                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401770                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45066445000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45066445000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107850.067726                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107850.067726                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417861                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417861                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44648583000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44648583000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509815                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509815                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106850.323433                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106850.323433                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.164663                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15000327                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027512                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.598688                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393509500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.164663                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35021440                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35021440                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 866590784000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50881509                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11469544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49911290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6069664                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             995                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7489997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7489997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23996690                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26884824                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2289                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71557952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93848314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       158662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3061870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       156970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3050702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       116356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3086139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175036965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053138560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4003731840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6768896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130133440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6696704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129611648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4963840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131126016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7466170944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9164402                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197982656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67539474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325690                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62160687     92.04%     92.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5059347      7.49%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 112978      0.17%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 160891      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45571      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67539474                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116735471891                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537434555                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78949437                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555055378                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          58527225                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46934245428                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35808218882                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542090130                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79743027                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2381696228500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741380                       # Number of bytes of host memory used
host_op_rate                                    61795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42793.34                       # Real time elapsed on the host
host_tick_rate                               35405170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640946477                       # Number of instructions simulated
sim_ops                                    2644430506                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.515105                       # Number of seconds simulated
sim_ticks                                1515105444500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.738006                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73829210                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74023146                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3288315                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77228111                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             92695                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         102826                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10131                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78182777                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7254                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49362                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3273671                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55542897                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6095261                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155559                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57147865                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406509202                       # Number of instructions committed
system.cpu0.commit.committedOps             406558575                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2996429696                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.135681                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.846663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2881111980     96.15%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51976031      1.73%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6771809      0.23%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3065995      0.10%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2069764      0.07%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2542070      0.08%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37488055      1.25%     99.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5308731      0.18%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6095261      0.20%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2996429696                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128341062                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210144                       # Number of function calls committed.
system.cpu0.commit.int_insts                340828979                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112080657                       # Number of loads committed
system.cpu0.commit.membars                      96372                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97095      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217169418     53.42%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10167      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54346562     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8457313      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2497892      0.61%     69.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2813541      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60579344     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360165      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51550675     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5845428      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406558575                       # Class of committed instruction
system.cpu0.commit.refs                     118335612                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406509202                       # Number of Instructions Simulated
system.cpu0.committedOps                    406558575                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.423831                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.423831                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2869249892                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14766                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62582096                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             492953838                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26594653                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 68286292                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3386621                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25277                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             38124269                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78182777                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9756117                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2989403650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82388                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     572016839                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6802530                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.025907                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12836760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73921905                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.189544                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3005641727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.190338                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.617136                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2621797794     87.23%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296559942      9.87%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12782437      0.43%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64149328      2.13%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2582524      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   79110      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7056556      0.23%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  622414      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11622      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3005641727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134605114                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               123956584                       # number of floating regfile writes
system.cpu0.idleCycles                       12213728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3367345                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59722447                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.301135                       # Inst execution rate
system.cpu0.iew.exec_refs                   607668595                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6351052                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1481529530                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128134181                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66756                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1489405                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6847416                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462771712                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            601317543                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2801043                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            908782751                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8219194                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            847390812                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3386621                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            866580440                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46723120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94431                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       118425                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16053524                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       592461                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        118425                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       654481                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2712864                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369337979                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421274127                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824107                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304374010                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.139594                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421751347                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               950700041                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231829526                       # number of integer regfile writes
system.cpu0.ipc                              0.134701                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.134701                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100210      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230201384     25.25%     25.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10211      0.00%     25.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1325      0.00%     25.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54700964      6.00%     31.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                712      0.00%     31.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9382252      1.03%     32.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2501256      0.27%     32.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2875351      0.32%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           368150628     40.39%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             367072      0.04%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      234524260     25.73%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5939223      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             911583793                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358354259                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          671393084                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129887397                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163207344                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  141815912                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155571                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3732736      2.63%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1397      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                16458      0.01%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  22      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13740067      9.69%     12.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4707      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92470489     65.20%     77.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11390      0.01%     77.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31838105     22.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             540      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             694945236                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4301785189                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291386730                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        355895923                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462594701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                911583793                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             177011                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56213140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2553047                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         21452                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57063735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3005641727                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.303291                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.064001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2704415654     89.98%     89.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           89856436      2.99%     92.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44599311      1.48%     94.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27031137      0.90%     95.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77608459      2.58%     97.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45945285      1.53%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7255643      0.24%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3697211      0.12%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5232591      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3005641727                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.302063                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3012127                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1928750                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128134181                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6847416                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135065432                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70944959                       # number of misc regfile writes
system.cpu0.numCycles                      3017855455                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12355558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2447695199                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344847904                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             129976069                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41673723                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             357670476                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2640168                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674557224                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475247333                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404211848                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 81791135                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1485965                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3386621                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            430708277                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59363949                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156023662                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518533562                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        386772                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11377                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                257643101                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11155                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3454007517                       # The number of ROB reads
system.cpu0.rob.rob_writes                  936632951                       # The number of ROB writes
system.cpu0.timesIdled                         118785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3091                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.821496                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73837630                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73969669                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3283439                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77169484                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             68837                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72332                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3495                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78066914                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1581                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48804                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3275268                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55336035                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6071133                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57477323                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405438996                       # Number of instructions committed
system.cpu1.commit.committedOps             405490258                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2993507144                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.135457                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.846171                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2878612129     96.16%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51734462      1.73%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6723784      0.22%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3047671      0.10%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2032799      0.07%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2545408      0.09%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37440391      1.25%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5299367      0.18%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6071133      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2993507144                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128463926                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              160082                       # Number of function calls committed.
system.cpu1.commit.int_insts                339666599                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111847252                       # Number of loads committed
system.cpu1.commit.membars                      98767                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98767      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216431175     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            372      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54379374     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8502128      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2512721      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2836273      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60359427     14.89%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        136111      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51536629     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5867905      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405490258                       # Class of committed instruction
system.cpu1.commit.refs                     117900072                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405438996                       # Number of Instructions Simulated
system.cpu1.committedOps                    405490258                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.411360                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.411360                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2869462306                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8217                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62520577                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492311273                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24588871                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67120986                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3386726                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                20257                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38195995                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78066914                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9677808                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2988693641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70883                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571750684                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6789794                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.025980                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10666346                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73906467                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.190276                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3002754884                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.190435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.617520                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2619197546     87.23%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296352888      9.87%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12672789      0.42%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64170186      2.14%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2559520      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   63234      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7107308      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  629520      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1893      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3002754884                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134843145                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124098887                       # number of floating regfile writes
system.cpu1.idleCycles                        2099507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3370604                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59543167                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.301877                       # Inst execution rate
system.cpu1.iew.exec_refs                   606512326                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6155268                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1483723013                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127992808                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64665                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1498576                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6649445                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          462026884                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            600357058                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2807780                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            907095317                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8254183                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            845307512                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3386726                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            864568404                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46670360                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88255                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       117601                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16145556                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       596625                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        117601                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       654225                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2716379                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369408499                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420326519                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823598                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304244192                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.139882                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420811796                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               948517531                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231094307                       # number of integer regfile writes
system.cpu1.ipc                              0.134928                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.134928                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100978      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229534640     25.23%     25.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 381      0.00%     25.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54748271      6.02%     31.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9440916      1.04%     32.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2516011      0.28%     32.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2904086      0.32%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           367455308     40.38%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             140504      0.02%     73.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      234264023     25.75%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5968603      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             909903097                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              358150811                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          671110882                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    130057620                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163607896                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  141517795                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155531                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3733246      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1638      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10665      0.01%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  27      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13663705      9.66%     12.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5476      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92304368     65.22%     77.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  176      0.00%     77.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31797946     22.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             548      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             693169103                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4295536203                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290268899                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        355073205                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461849091                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                909903097                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177793                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56536626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2568212                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23128                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     57345802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3002754884                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.303023                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.063780                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2702353562     90.00%     90.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           89349437      2.98%     92.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44562587      1.48%     94.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26931691      0.90%     95.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77458297      2.58%     97.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45893528      1.53%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7300499      0.24%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3712673      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5192610      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3002754884                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.302811                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3040426                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1944367                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127992808                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6649445                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135273781                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71059392                       # number of misc regfile writes
system.cpu1.numCycles                      3004854391                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    25222426                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2448298855                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344158921                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             130306865                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39644981                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             357516421                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2629141                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            673756479                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474568753                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403873185                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 80700753                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1144540                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3386726                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            430416274                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59714264                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156410534                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       517345945                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        307295                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              9046                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                258158545                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          9023                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3450390189                       # The number of ROB reads
system.cpu1.rob.rob_writes                  935190827                       # The number of ROB writes
system.cpu1.timesIdled                          23107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.816165                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73774002                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73909874                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3277292                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77099670                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             70238                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          74829                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4591                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78008344                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2012                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48341                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3269039                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55309079                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6052101                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         153686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57430976                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405214281                       # Number of instructions committed
system.cpu2.commit.committedOps             405264771                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2995642334                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.135285                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.845856                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2880903945     96.17%     96.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51655719      1.72%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6676903      0.22%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3012007      0.10%     98.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2026153      0.07%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2540235      0.08%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     37430267      1.25%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5345004      0.18%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6052101      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2995642334                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128376587                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              160974                       # Number of function calls committed.
system.cpu2.commit.int_insts                339492122                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111782863                       # Number of loads committed
system.cpu2.commit.membars                      97511                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97511      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216329889     53.38%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            420      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54343212     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8493426      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2506408      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2831922      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60322035     14.88%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        137849      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51509169     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5863554      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405264771                       # Class of committed instruction
system.cpu2.commit.refs                     117832607                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405214281                       # Number of Instructions Simulated
system.cpu2.committedOps                    405264771                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.420161                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.420161                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2872464473                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8438                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62490825                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             491988473                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24552266                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 66251069                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3381345                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                20482                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38233431                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78008344                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9696124                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2990766052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                70867                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571221350                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6779196                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.025944                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10726934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73844240                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.189979                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3004882584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.190123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.617039                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2621678498     87.25%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296061292      9.85%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12690821      0.42%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64105723      2.13%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2553037      0.08%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   65744      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7097246      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  627822      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2401      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3004882584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134768087                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124036736                       # number of floating regfile writes
system.cpu2.idleCycles                        1872729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3365047                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59518143                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.301548                       # Inst execution rate
system.cpu2.iew.exec_refs                   606233232                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6154733                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1483435121                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127910058                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65211                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1500828                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6649741                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461755184                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            600078499                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2802012                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            906680505                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8234704                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            846575164                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3381345                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            865751473                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46588557                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88196                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       118234                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16127195                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       599997                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        118234                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       652975                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2712072                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                369638883                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420132557                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823699                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304471176                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.139730                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420620534                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               948086938                       # number of integer regfile reads
system.cpu2.int_regfile_writes              230993006                       # number of integer regfile writes
system.cpu2.ipc                              0.134768                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.134768                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100131      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229434899     25.23%     25.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 434      0.00%     25.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54720646      6.02%     31.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9438873      1.04%     32.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2509742      0.28%     32.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2902316      0.32%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           367299999     40.39%     73.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             141566      0.02%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      234137361     25.74%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5967174      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             909482517                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              357808891                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          670602450                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    129993794                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163514659                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  141349897                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155418                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3748825      2.65%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1617      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14283      0.01%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  38      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13496378      9.55%     12.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5503      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              92297162     65.30%     77.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   27      0.00%     77.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31785516     22.49%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             548      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             692923392                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4297155547                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290138763                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354849163                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461578017                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                909482517                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177167                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56490413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2560482                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23481                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     57238357                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3004882584                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.302668                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.063707                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2704946939     90.02%     90.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88992785      2.96%     92.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44493246      1.48%     94.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           26876380      0.89%     95.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77450817      2.58%     97.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45909732      1.53%     99.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7242139      0.24%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3695030      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5275516      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3004882584                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.302480                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3039653                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1942756                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127910058                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6649741                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135202580                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71003864                       # number of misc regfile writes
system.cpu2.numCycles                      3006755313                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23321348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2449348971                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            343965092                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             130437927                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39569506                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             359417658                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2617336                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            673330402                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             474280419                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403614700                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 79918703                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1090163                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3381345                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            432282834                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59649608                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156301382                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       517029020                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        381225                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10134                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                258838845                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10100                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3452264790                       # The number of ROB reads
system.cpu2.rob.rob_writes                  934639849                       # The number of ROB writes
system.cpu2.timesIdled                          22037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.820847                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73803912                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73936371                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3281707                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77139677                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69553                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          72233                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2680                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78036406                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1956                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48747                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3273220                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55312737                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6039954                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154595                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57571856                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405265610                       # Number of instructions committed
system.cpu3.commit.committedOps             405316874                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2994807455                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.135340                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.845850                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2879984858     96.17%     96.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51706359      1.73%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6703055      0.22%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3026468      0.10%     98.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2038423      0.07%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2539700      0.08%     98.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     37427289      1.25%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5341349      0.18%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6039954      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2994807455                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128404770                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              159968                       # Number of function calls committed.
system.cpu3.commit.int_insts                339526136                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111799720                       # Number of loads committed
system.cpu3.commit.membars                      98753                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98753      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216343759     53.38%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            372      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54354026     13.41%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8497184      2.10%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2509891      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2833915      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60332692     14.89%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        136048      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51515775     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5865307      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405316874                       # Class of committed instruction
system.cpu3.commit.refs                     117849822                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405265610                       # Number of Instructions Simulated
system.cpu3.committedOps                    405316874                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.417004                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.417004                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2871700202                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8515                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62505752                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             492204862                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24531591                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 66193594                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3385762                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                22809                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38257878                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78036406                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9676060                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2990034232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                70680                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     571527445                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6788498                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.025961                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10640546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73873465                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190138                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3004069027                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.190277                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.617306                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2620657395     87.24%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296242356      9.86%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12685047      0.42%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64122956      2.13%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2556432      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   64625      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7107081      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  631281      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1854      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3004069027                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134785054                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124054048                       # number of floating regfile writes
system.cpu3.idleCycles                        1787703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3369413                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59529481                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.301659                       # Inst execution rate
system.cpu3.iew.exec_refs                   606242367                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6152948                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1482004664                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127974025                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64648                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1500831                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6650332                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461952083                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            600089419                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2809638                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            906744978                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8265602                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            846922897                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3385762                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            866141074                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46601371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88198                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       118720                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16174305                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       600230                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        118720                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       654233                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2715180                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369741731                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420211569                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823597                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304518244                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.139798                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420698157                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               948166802                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231041589                       # number of integer regfile writes
system.cpu3.ipc                              0.134825                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.134825                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100931      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229480921     25.23%     25.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 375      0.00%     25.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54725204      6.02%     31.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9442113      1.04%     32.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2513438      0.28%     32.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2902751      0.32%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           367289079     40.38%     73.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             140474      0.02%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      234163961     25.74%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5966217      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             909554616                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              357882223                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          670714883                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130010351                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163620378                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  141376951                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155435                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3757526      2.66%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1625      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10688      0.01%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  28      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13537541      9.58%     12.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5449      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              92279403     65.27%     77.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  155      0.00%     77.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31784050     22.48%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             486      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             692948413                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4296405847                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290201218                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        355085624                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461774257                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                909554616                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             177826                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56635209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2565520                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         23231                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     57405549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3004069027                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.302774                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.063716                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2704028790     90.01%     90.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           89054637      2.96%     92.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44531558      1.48%     94.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           26888391      0.90%     95.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77455094      2.58%     97.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45900686      1.53%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7262712      0.24%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3705660      0.12%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5241499      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3004069027                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.302594                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3038636                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1943113                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127974025                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6650332                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135221385                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              71023688                       # number of misc regfile writes
system.cpu3.numCycles                      3005856730                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    24220160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2448686760                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            344011471                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             130394400                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39558577                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             359220829                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2636259                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            673637771                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             474488876                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403802567                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 79871025                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1172151                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3385762                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            432258864                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59791096                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156381155                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       517256616                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        308039                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9073                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                258984990                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9057                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3451643192                       # The number of ROB reads
system.cpu3.rob.rob_writes                  935047223                       # The number of ROB writes
system.cpu3.timesIdled                          21366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    195309152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     382642157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14364788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8117412                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    214053726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    182642484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    445508643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      190759896                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          194076587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3128525                       # Transaction distribution
system.membus.trans_dist::CleanEvict        184205830                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30230                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6994                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1193847                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1192667                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     194076588                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    577911411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              577911411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12697457856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12697457856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29150                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         195307802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               195307802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           195307802                       # Request fanout histogram
system.membus.respLayer1.occupancy       1011907631180                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             66.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        467109123085                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              30.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2166                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1084                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10819492.158672                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12575710.227293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1084    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70354500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1084                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1503377115000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11728329500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9669907                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9669907                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9669907                       # number of overall hits
system.cpu2.icache.overall_hits::total        9669907                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26217                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26217                       # number of overall misses
system.cpu2.icache.overall_misses::total        26217                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1628342500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1628342500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1628342500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1628342500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9696124                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9696124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9696124                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9696124                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002704                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002704                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002704                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002704                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62110.176603                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62110.176603                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62110.176603                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62110.176603                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24712                       # number of writebacks
system.cpu2.icache.writebacks::total            24712                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1505                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1505                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1505                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1505                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24712                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24712                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24712                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24712                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1521873000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1521873000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1521873000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1521873000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002549                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002549                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61584.371965                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61584.371965                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61584.371965                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61584.371965                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24712                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9669907                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9669907                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1628342500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1628342500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9696124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9696124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002704                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002704                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62110.176603                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62110.176603                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1505                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1505                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24712                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24712                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1521873000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1521873000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61584.371965                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61584.371965                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9862594                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24744                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           398.585273                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19416960                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19416960                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47803477                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47803477                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47803477                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47803477                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     73978347                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      73978347                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     73978347                       # number of overall misses
system.cpu2.dcache.overall_misses::total     73978347                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7284427851929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7284427851929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7284427851929                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7284427851929                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121781824                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121781824                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121781824                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121781824                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.607466                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.607466                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.607466                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.607466                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98467.026466                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98467.026466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98467.026466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98467.026466                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2610667018                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       204620                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47139835                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2948                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    55.381336                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.409769                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51426189                       # number of writebacks
system.cpu2.dcache.writebacks::total         51426189                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22568915                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22568915                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22568915                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22568915                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51409432                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51409432                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51409432                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51409432                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5686264820679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5686264820679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5686264820679                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5686264820679                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422144                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422144                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422144                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422144                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110607.423569                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110607.423569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110607.423569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110607.423569                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51426187                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43521850                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43521850                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72263785                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72263785                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7185026003500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7185026003500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115785635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115785635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.624117                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.624117                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99427.756289                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99427.756289                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21258276                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21258276                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51005509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51005509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5654725043500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5654725043500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440517                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440517                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110864.986045                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110864.986045                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4281627                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4281627                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1714562                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1714562                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99401848429                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99401848429                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5996189                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5996189                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.285942                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.285942                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 57975.067935                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57975.067935                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1310639                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1310639                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       403923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       403923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31539777179                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31539777179                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067363                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067363                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78083.637671                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78083.637671                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     23782000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23782000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.184654                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.184654                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20291.808874                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20291.808874                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          296                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          296                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          876                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          876                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138018                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138018                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16492.579909                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16492.579909                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2358                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2358                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     19737000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19737000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4936                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4936                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.477715                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.477715                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8370.229008                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8370.229008                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2317                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2317                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17536000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17536000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.469408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.469408                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7568.407423                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7568.407423                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1216000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1216000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1827                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1827                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46514                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46514                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2008237999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2008237999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48341                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48341                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962206                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962206                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 43174.915058                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 43174.915058                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46514                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46514                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1961723999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1961723999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962206                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962206                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 42174.915058                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 42174.915058                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.958814                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           99275503                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51449130                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.929586                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.958814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998713                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998713                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295131999                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295131999                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2558                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9513847.265625                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11877481.345640                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70160000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1502927720000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12177724500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9651089                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9651089                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9651089                       # number of overall hits
system.cpu3.icache.overall_hits::total        9651089                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24971                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24971                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24971                       # number of overall misses
system.cpu3.icache.overall_misses::total        24971                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1554526000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1554526000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1554526000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1554526000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9676060                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9676060                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9676060                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9676060                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002581                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002581                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002581                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002581                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62253.253774                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62253.253774                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62253.253774                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62253.253774                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          397                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23847                       # number of writebacks
system.cpu3.icache.writebacks::total            23847                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1124                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1124                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1124                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1124                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23847                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23847                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23847                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23847                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1469999000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1469999000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1469999000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1469999000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002465                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002465                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002465                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002465                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61642.932025                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61642.932025                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61642.932025                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61642.932025                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23847                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9651089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9651089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24971                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24971                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1554526000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1554526000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9676060                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9676060                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62253.253774                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62253.253774                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1124                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1124                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23847                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23847                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1469999000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1469999000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61642.932025                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61642.932025                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9855058                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23879                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           412.708154                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19375967                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19375967                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47643488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47643488                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47643488                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47643488                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74169243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74169243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74169243                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74169243                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7286158195396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7286158195396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7286158195396                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7286158195396                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121812731                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121812731                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121812731                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121812731                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.608879                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.608879                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.608879                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.608879                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98236.922755                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98236.922755                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98236.922755                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98236.922755                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2608635866                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       204463                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47144153                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2930                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.333179                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.782594                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51430494                       # number of writebacks
system.cpu3.dcache.writebacks::total         51430494                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     22755483                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22755483                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     22755483                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22755483                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51413760                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51413760                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51413760                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51413760                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5684645645340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5684645645340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5684645645340                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5684645645340                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422072                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422072                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422072                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422072                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110566.619624                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110566.619624                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110566.619624                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110566.619624                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51430491                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43508916                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43508916                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72307377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72307377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7175806539500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7175806539500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115816293                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115816293                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.624328                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.624328                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99240.310425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99240.310425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21297241                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21297241                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51010136                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51010136                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5652400832500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5652400832500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440440                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440440                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110809.366054                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110809.366054                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4134572                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4134572                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1861866                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1861866                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 110351655896                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 110351655896                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5996438                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5996438                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.310495                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.310495                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 59269.386678                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59269.386678                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1458242                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1458242                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       403624                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       403624                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  32244812840                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  32244812840                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067311                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067311                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 79888.244604                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79888.244604                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4886                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4886                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1304                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1304                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42375500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42375500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.210662                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.210662                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32496.549080                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32496.549080                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          106                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1198                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1198                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     34704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     34704500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.193538                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.193538                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 28968.697830                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28968.697830                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2236                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2236                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2201                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2201                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     16754000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16754000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4437                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4437                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.496056                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.496056                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7611.994548                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7611.994548                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2117                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2117                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14880000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14880000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.477124                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.477124                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7028.814360                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7028.814360                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2565500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2565500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2322500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1970                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1970                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46777                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46777                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2026322499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2026322499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48747                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48747                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.959587                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.959587                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 43318.778438                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 43318.778438                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46777                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46777                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1979545499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1979545499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.959587                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.959587                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 42318.778438                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 42318.778438                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.957166                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           99119507                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51453372                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.926395                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.957166                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998661                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998661                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295197552                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295197552                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1268                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          634                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9744630.914826                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12573008.456465                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          634    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36218500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            634                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1508927348500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6178096000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9637714                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9637714                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9637714                       # number of overall hits
system.cpu0.icache.overall_hits::total        9637714                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118403                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118403                       # number of overall misses
system.cpu0.icache.overall_misses::total       118403                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8988541998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8988541998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8988541998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8988541998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9756117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9756117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9756117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9756117                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012136                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75914.816331                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75914.816331                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75914.816331                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75914.816331                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3025                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    86.428571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110595                       # number of writebacks
system.cpu0.icache.writebacks::total           110595                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7806                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7806                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7806                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7806                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110597                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110597                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110597                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110597                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8378413498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8378413498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8378413498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8378413498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011336                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011336                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011336                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011336                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75756.245631                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75756.245631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75756.245631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75756.245631                       # average overall mshr miss latency
system.cpu0.icache.replacements                110595                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9637714                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9637714                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8988541998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8988541998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9756117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9756117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75914.816331                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75914.816331                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7806                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7806                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110597                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110597                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8378413498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8378413498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011336                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011336                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75756.245631                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75756.245631                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9748546                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.119263                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19622831                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19622831                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48290294                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48290294                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48290294                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48290294                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     73944857                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      73944857                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     73944857                       # number of overall misses
system.cpu0.dcache.overall_misses::total     73944857                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7288936355661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7288936355661                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7288936355661                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7288936355661                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122235151                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122235151                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122235151                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122235151                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.604939                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.604939                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.604939                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.604939                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 98572.593841                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98572.593841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 98572.593841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98572.593841                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2615947964                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       205055                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47242391                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3018                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.372895                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.944003                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51508876                       # number of writebacks
system.cpu0.dcache.writebacks::total         51508876                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22452392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22452392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22452392                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22452392                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51492465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51492465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51492465                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51492465                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5692878207297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5692878207297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5692878207297                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5692878207297                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421257                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421257                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421257                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421257                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110557.500157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110557.500157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110557.500157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110557.500157                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51508874                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     44275460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       44275460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     71760109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     71760109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7142514832000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7142514832000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116035569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116035569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.618432                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.618432                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 99533.221612                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99533.221612                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20693480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20693480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51066629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51066629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5656521199500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5656521199500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440095                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440095                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110767.468115                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110767.468115                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4014834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4014834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2184748                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2184748                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 146421523661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 146421523661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6199582                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6199582                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67019.868498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67019.868498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1758912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1758912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       425836                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       425836                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  36357007797                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36357007797                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068688                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068688                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85377.957235                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85377.957235                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5977                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5977                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          866                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          866                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43415500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43415500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.126553                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.126553                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50133.371824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50133.371824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          144                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          144                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6031.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6031.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4084                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4084                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1867                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1867                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10236500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10236500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5951                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5951                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313729                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313729                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5482.860204                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5482.860204                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1852                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1852                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8467500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8467500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311208                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311208                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4572.084233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4572.084233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       488000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       488000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3767                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3767                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45595                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45595                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2031408999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2031408999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49362                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49362                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.923686                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.923686                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44553.328194                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44553.328194                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45595                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45595                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1985813999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1985813999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.923686                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.923686                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43553.328194                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43553.328194                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.983115                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99847304                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51530723                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.937627                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.983115                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999472                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296125307                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296125307                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2358339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8647                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2358193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2352691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2354984                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9464915                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13807                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2358339                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8647                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2358193                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9391                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2352691                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8863                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2354984                       # number of overall hits
system.l2.overall_hits::total                 9464915                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49148223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          49098267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          49073240                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          49074544                       # number of demand (read+write) misses
system.l2.demand_misses::total              196537213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96787                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49148223                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15847                       # number of overall misses
system.l2.overall_misses::.cpu1.data         49098267                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15321                       # number of overall misses
system.l2.overall_misses::.cpu2.data         49073240                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14984                       # number of overall misses
system.l2.overall_misses::.cpu3.data         49074544                       # number of overall misses
system.l2.overall_misses::total             196537213                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8043013223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5527267852238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1498335367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5521949471690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1370420405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5521035615028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1325586406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5519459146899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22101949441256                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8043013223                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5527267852238                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1498335367                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5521949471690                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1370420405                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5521035615028                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1325586406                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5519459146899                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22101949441256                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51506562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51456460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51425931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51429528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206002128                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51506562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51456460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51425931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51429528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206002128                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.875156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.646975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.619982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.954251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.628339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.954209                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.875156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.646975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.619982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.954251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.628339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.954209                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83100.139719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112461.194217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94550.095728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112467.298931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89447.190458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112506.034145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88466.791644                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112470.920706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112456.817230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83100.139719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112461.194217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94550.095728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112467.298931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89447.190458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112506.034145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88466.791644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112470.920706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112456.817230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3128525                       # number of writebacks
system.l2.writebacks::total                   3128525                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         313052                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3082                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         315621                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2440                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         315003                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         315117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1267463                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        313052                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3082                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        315621                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2440                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        315003                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        315117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1267463                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48835171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48782646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48758237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48759427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         195269750                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48835171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48782646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48758237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48759427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        195269750                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7054927231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5019644569555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1154688875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5014673691771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1063099915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5014012986194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1014743915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5012428480901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20071047188357                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7054927231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5019644569555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1154688875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5014673691771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1063099915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5014012986194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1014743915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5012428480901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 20071047188357                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.870725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.948135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.521148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.948037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.521245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.948126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.516878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.948082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947902                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.870725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.948135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.521148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.948037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.521245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.948126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.516878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.948082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947902                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73262.170483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102787.488336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90457.412848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102796.262666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82532.405481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102834.173151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82325.483936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102799.167039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102786.259461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73262.170483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102787.488336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90457.412848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102796.262666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82532.405481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102834.173151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82325.483936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102799.167039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102786.259461                       # average overall mshr miss latency
system.l2.replacements                      378041570                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4126876                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4126876                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4126876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4126876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189785153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189785153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189785153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189785153                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             574                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             989                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             784                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1004                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3351                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1977                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1936                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2026                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7909                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17195957                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19308446                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     17549457                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     19081957                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     73135817                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2551                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2754                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3030                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.774990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.661880                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.715323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.668647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.702398                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8698.005564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9973.370868                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8908.353807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9418.537512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9247.163611                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           30                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             106                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1953                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1906                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1995                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7803                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40151933                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     39584437                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     39895942                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     41625438                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    161257750                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.765582                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.651624                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.707698                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.658416                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.692984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20559.105479                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20768.330010                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20469.954849                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20864.881203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20666.122004                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           208                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                502                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              862                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       664500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       571000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1094999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1008998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3339497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          403                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          437                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          424                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1364                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.980000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.483871                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.766590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.551887                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.631965                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6780.612245                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2928.205128                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3268.653731                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4311.957265                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3874.126450                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           94                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          188                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          333                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          229                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          844                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2099000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4050500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6782994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4921997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17854491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.940000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.466501                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.762014                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.540094                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.618768                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22329.787234                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21545.212766                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20369.351351                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21493.436681                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21154.610190                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           141783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           140718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           141006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           140605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                564112                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         313544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         293193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         293386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         293032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1193155                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  34944385002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  32277077541                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  30206373987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  30928873002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  128356709532                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       455327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       433911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       434392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       433637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1757267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.688613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.675698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.675395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.675754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111449.700846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110088.158793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102957.789353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105547.766121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107577.564970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       313539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       293190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       293382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       293028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1193139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  31808830010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  29345104554                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  27272461994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  27998515513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116424912071                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.688602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.675692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.675385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.675745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.678974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101450.951907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100089.036304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92958.879529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95548.942466                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97578.666082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40708                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           142939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8043013223                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1498335367                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1370420405                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1325586406                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12237355401                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.875156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.646975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.619982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.628339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.778336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83100.139719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94550.095728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89447.190458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88466.791644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85612.431884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3082                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2440                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2658                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8670                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       134269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7054927231                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1154688875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1063099915                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1014743915                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10287459936                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.870725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.521148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.521245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.516878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.731125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73262.170483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90457.412848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82532.405481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82325.483936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76618.280735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2216556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2217475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2211685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2214379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8860095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48834679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48805074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48779854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48781512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       195201119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5492323467236                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5489672394149                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5490829241041                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5488530273897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21961355376323                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51051235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51022549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     50991539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     50995891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204061214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.956582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.956577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112467.688530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112481.591446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112563.461978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112512.508302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112506.298575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       313047                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       315618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       314999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       315113                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1258777                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48521632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48489456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48464855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48466399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    193942342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4987835739545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4985328587217                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4986740524200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4984429965388                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19944334816350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.950450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.950353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.950449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.950398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102796.124820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102812.631827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102893.953241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102843.001919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102836.413187                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           44                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             143                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          143                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1254966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1119968                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1085970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       743984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4204888                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 28521.954545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 27999.200000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 31027.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 30999.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 29404.811189                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   398653028                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 378041634                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.054521                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.694874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.118439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.070348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.033890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.032272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.023883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3577457162                       # Number of tag accesses
system.l2.tags.data_accesses               3577457162                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6163008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3125442240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        816960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3122081280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        824384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3120520064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        788864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3120595456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12497232256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6163008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       816960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       824384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       788864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8593216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    200225600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       200225600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48835035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48782520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48758126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48759304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           195269254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3128525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3128525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4067709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2062854603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           539210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2060636302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           544110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2059605868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           520666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2059655628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8248424096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4067709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       539210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       544110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       520666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5671695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      132152914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132152914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      132152914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4067709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2062854603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          539210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2060636302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          544110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2059605868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          520666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2059655628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8380577010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1631824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48453401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48400777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48369511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48376745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000933518250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       101959                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       101959                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           257799178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1542473                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   195269255                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3128525                       # Number of write requests accepted
system.mem_ctrls.readBursts                 195269255                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3128525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1534551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1496701                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15161617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15478688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14305693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12487512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11613408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8996176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8958238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8304838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10695197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7707305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6568654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6528905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15887273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18045385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17069539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15926276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            128752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            124113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8272627118468                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               968673520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11905152818468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42700.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61450.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143420874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1457877                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             195269255                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3128525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  277232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  627996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1862990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5129080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                11951711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                27770582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                39088710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32418001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                26617662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                19878867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13771504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                8641736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3432878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1588645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 497391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 179692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  83123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 109978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 109006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 108894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50487778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.653172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.781951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.457097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21041858     41.68%     41.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13763037     27.26%     68.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5138766     10.18%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2694263      5.34%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1711050      3.39%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1172305      2.32%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       857066      1.70%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       650606      1.29%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3458827      6.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50487778                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1900.123677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    426.168759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2295.010328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51264     50.28%     50.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3914      3.84%     54.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3796      3.72%     57.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3633      3.56%     61.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4800      4.71%     66.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4675      4.59%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         3838      3.76%     74.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         4173      4.09%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4503      4.42%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4570      4.48%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3746      3.67%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         2983      2.93%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2206      2.16%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1472      1.44%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679         1007      0.99%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          610      0.60%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          405      0.40%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          228      0.22%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           95      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           41      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101959                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.105914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101734     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              146      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101959                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12399021056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                98211264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104436736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12497232320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            200225600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8183.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8248.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    132.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    63.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1515105437500                       # Total gap between requests
system.mem_ctrls.avgGap                       7636.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6163072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3101017664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       816960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3097649728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       824384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3095648704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       788864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3096111680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104436736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4067751.206605871208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2046733892.520178318024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 539209.995558827184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2044510987.169117689133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 544109.984550979570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2043190271.170594930649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 520666.071700595727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2043495844.622053861618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 68930341.699395820498                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48835035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48782520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48758126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48759304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3128525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3066150623                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2977316633920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    618834241                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2974664227139                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    522614100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2975085389285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    497405625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2973381563535                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37673370527709                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31840.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60966.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48478.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60978.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40572.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61017.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40354.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60980.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12041895.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         186612903540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          99187114290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        702779732760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4085892360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     119600953680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     687713595030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2673252480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1802653444140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1189.787451                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1562244951                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50592620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1462950579549                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         173869817100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          92414003220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        680486046660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4432228920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     119600953680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     687759142590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2634896640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1761197088810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1162.425424                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1444947032                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50592620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1463067877468                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2558                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9905381.640625                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11205054.535020                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70385500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1502426556000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12678888500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9652116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9652116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9652116                       # number of overall hits
system.cpu1.icache.overall_hits::total        9652116                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25692                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25692                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25692                       # number of overall misses
system.cpu1.icache.overall_misses::total        25692                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1733323000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1733323000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1733323000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1733323000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9677808                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9677808                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9677808                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9677808                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002655                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002655                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002655                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002655                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67465.475634                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67465.475634                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67465.475634                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67465.475634                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.583333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24494                       # number of writebacks
system.cpu1.icache.writebacks::total            24494                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1198                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1198                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1198                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1198                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24494                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24494                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24494                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24494                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1642510500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1642510500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1642510500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1642510500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002531                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002531                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67057.667184                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67057.667184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67057.667184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67057.667184                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24494                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9652116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9652116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25692                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25692                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1733323000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1733323000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9677808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9677808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002655                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002655                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67465.475634                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67465.475634                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1198                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24494                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24494                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1642510500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1642510500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67057.667184                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67057.667184                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9814195                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24526                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           400.154734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19380110                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19380110                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47928090                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47928090                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47928090                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47928090                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73913360                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73913360                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73913360                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73913360                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7253802025962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7253802025962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7253802025962                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7253802025962                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121841450                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121841450                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121841450                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121841450                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.606636                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.606636                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.606636                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.606636                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98139.254202                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98139.254202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98139.254202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98139.254202                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2614112868                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       206190                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47199608                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2921                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.384207                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.588839                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51456104                       # number of writebacks
system.cpu1.dcache.writebacks::total         51456104                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22474997                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22474997                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22474997                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22474997                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51438363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51438363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51438363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51438363                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5687227477073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5687227477073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5687227477073                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5687227477073                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422175                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110563.928270                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110563.928270                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110563.928270                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110563.928270                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51456101                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43970765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43970765                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     71871552                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     71871552                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7139608240000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7139608240000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115842317                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115842317                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.620426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.620426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99338.445342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99338.445342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     20835915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     20835915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51035637                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51035637                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5653640341000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5653640341000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110778.285005                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110778.285005                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3957325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3957325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2041808                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2041808                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 114193785962                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 114193785962                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5999133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5999133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.340351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.340351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55927.778695                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55927.778695                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1639082                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1639082                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       402726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       402726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33587136073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33587136073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067131                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067131                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83399.472776                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83399.472776                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1482                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1482                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     56451000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56451000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         6150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.240976                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240976                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38091.093117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38091.093117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          284                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1198                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1198                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     36556500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     36556500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.194797                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.194797                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30514.607679                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30514.607679                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2446                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2446                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1951                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1951                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14740500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14740500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4397                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4397                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443712                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443712                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7555.356228                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7555.356228                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13087500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13087500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.433023                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.433023                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6873.686975                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6873.686975                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2744500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2744500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2493500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2493500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1965                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1965                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46839                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46839                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2033736000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2033736000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48804                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48804                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.959737                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.959737                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 43419.714341                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 43419.714341                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46839                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46839                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1986897000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1986897000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.959737                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.959737                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 42419.714341                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 42419.714341                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.960693                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           99428456                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51479213                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.931429                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.960693                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295280787                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295280787                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1515105444500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204295414                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7255401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201878348                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       374913045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33097                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7497                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40594                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1799724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1799724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204111773                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          143                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       331786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154558526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154404645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154314865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        71541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154327715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618156696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14156032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6592986880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3135232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6586402816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3163136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6582533952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3052416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6583040000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26368470464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       378163253                       # Total snoops (count)
system.tol2bus.snoopTraffic                 206223232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        608742595                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.355921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.526470                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              404376300     66.43%     66.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1              194079143     31.88%     98.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8556417      1.41%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1450818      0.24%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 279917      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          608742595                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       444538677493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77367432344                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38330207                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77373728040                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37134562                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77488380109                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         166246693                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77412040087                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38318486                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
