<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>STLD 6</title>
        <link
            rel="stylesheet"
            href="https://cdn.jsdelivr.net/npm/bootstrap@4.5.3/dist/css/bootstrap.min.css"
            integrity="sha384-TX8t27EcRE3e/ihU7zmQxVncDAy5uIKz4rEkgIXeMed4M0jlfIDPvg6uqKI2xXr2"
            crossorigin="anonymous"
        >
        <link rel="stylesheet" href="../css/back_button.css">
    </head>
    <body>
        <button type="button" onclick="goBack()" class="btn btn-dark">Go Back</button>
        <script>
            function goBack() {
                window.history.back();
            }
        </script>
        <hr>
        1. Testbench CODE :-
    <br>    -- Code your testbench here
    <br>    library IEEE;
    <br>    use IEEE.std_logic_1164.all;
    <br>    entity PGC_NDR is
    <br>    end PGC_NDR;
    <br>    architecture tb of PGC_NDR is
    <br>    component Parity_Genrator_Checker is
    <br>    port(
    <br>    a,b,c: in bit;
    <br>    opg,epg,epc,opc : out bit
    <br>    );
    <br>    end component;
    <br>    signal a: bit :='0';
    <br>    signal b: bit :='0';
    <br>    signal c: bit :='0';
    <br>    signal epg: bit;
    <br>    signal opg: bit;
    <br>    signal epc: bit;
    <br>    signal opc: bit;
    <br>    begin
    <br>    uut: Parity_Genrator_Checker port map (
    <br>    a => a, b => b, c => c,
    <br>    epg => epg, opg => opg, epc => epc, opc => opc 
    <br>    );
    <br>    stim:process
    <br>    begin
    <br>    a <= '0';
    <br>    b <= '0';
    <br>    c <= '0';
    <br>    wait for 10ns;
    <br>    a <= '0';
    <br>    b <= '0';
    <br>    b <= '1';
    <br>    wait for 10ns;
    <br>    a <= '0';
    <br>    b <= '1';
    <br>    c <= '0';
    <br>    wait for 10ns;
    <br>    a <= '0';
    <br>    b <= '1';
    <br>    c <= '1';
    <br>    wait for 10ns;
    <br>    a <= '1';
    <br>    b <= '0';
    <br>    c <= '0';
    <br>    wait for 10ns;
    <br>    a <= '1';
    <br>    b <= '0';
    <br>    c <= '1';
    <br>    wait for 10ns;
    <br>    a <= '1';
    <br>    b <= '1';
    <br>    c <= '0';
    <br>    wait for 10ns;
    <br>    a <= '1';
    <br>    b <= '1';
    <br>    c <= '1';
    <br>    wait for 10ns;
    <br>    wait;
    <br>    end process;
    <br>    end tb;
    <br>    
    <br>    2. Design CODE :-
    <br>    -- Code your design here
    <br>    library IEEE;
    <br>    use IEEE.std_logic_1164.all;
    <br>    entity Parity_Genrator_Checker is
    <br>    port (
    <br>       a,b,c : in bit;
    <br>       epg,opg,epc,opc : out bit
    <br>       );
    <br>    end Parity_Genrator_Checker;
    <br>    architecture arc_pgc of Parity_Genrator_Checker is
    <br>    begin
    <br>    epg <= a XOR b XOR c;
    <br>    opg <= (a XOR b) XNOR c;
    <br>    epc <= (a XOR b) XNOR c;
    <br>    opc <= a XOR b XOR c;
    <br>    end arc_pgc;
    <br><br><br><br>
</body>
</html>
