#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x179fd40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a8030 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x17a03c0 .functor NOT 1, L_0x17de620, C4<0>, C4<0>, C4<0>;
L_0x17a0750 .functor XOR 8, L_0x17de2b0, L_0x17de430, C4<00000000>, C4<00000000>;
L_0x17a0b10 .functor XOR 8, L_0x17a0750, L_0x17de500, C4<00000000>, C4<00000000>;
v0x17dd0c0_0 .net *"_ivl_10", 7 0, L_0x17de500;  1 drivers
v0x17dd1c0_0 .net *"_ivl_12", 7 0, L_0x17a0b10;  1 drivers
v0x17dd2a0_0 .net *"_ivl_2", 7 0, L_0x17de1f0;  1 drivers
v0x17dd360_0 .net *"_ivl_4", 7 0, L_0x17de2b0;  1 drivers
v0x17dd440_0 .net *"_ivl_6", 7 0, L_0x17de430;  1 drivers
v0x17dd570_0 .net *"_ivl_8", 7 0, L_0x17a0750;  1 drivers
v0x17dd650_0 .net "a", 7 0, v0x17a13a0_0;  1 drivers
v0x17dd710_0 .net "b", 7 0, v0x17a1470_0;  1 drivers
v0x17dd7d0_0 .var "clk", 0 0;
v0x17dd900_0 .net "out_dut", 7 0, v0x17dcc70_0;  1 drivers
v0x17dd9a0_0 .net "out_ref", 7 0, L_0x17de010;  1 drivers
v0x17dda70_0 .net "sel", 0 0, v0x17dc430_0;  1 drivers
v0x17ddb10_0 .var/2u "stats1", 159 0;
v0x17ddbd0_0 .var/2u "strobe", 0 0;
v0x17ddc90_0 .net "tb_match", 0 0, L_0x17de620;  1 drivers
v0x17ddd50_0 .net "tb_mismatch", 0 0, L_0x17a03c0;  1 drivers
v0x17dde10_0 .net "wavedrom_enable", 0 0, v0x17dc500_0;  1 drivers
v0x17ddee0_0 .net "wavedrom_title", 511 0, v0x17dc5f0_0;  1 drivers
L_0x17de1f0 .concat [ 8 0 0 0], L_0x17de010;
L_0x17de2b0 .concat [ 8 0 0 0], L_0x17de010;
L_0x17de430 .concat [ 8 0 0 0], v0x17dcc70_0;
L_0x17de500 .concat [ 8 0 0 0], L_0x17de010;
L_0x17de620 .cmp/eeq 8, L_0x17de1f0, L_0x17a0b10;
S_0x17ab160 .scope module, "good1" "reference_module" 3 107, 3 4 0, S_0x17a8030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x17a0930_0 .net "a", 7 0, v0x17a13a0_0;  alias, 1 drivers
v0x17a0c20_0 .net "b", 7 0, v0x17a1470_0;  alias, 1 drivers
v0x17a0cf0_0 .net "out", 7 0, L_0x17de010;  alias, 1 drivers
v0x17a0fe0_0 .net "sel", 0 0, v0x17dc430_0;  alias, 1 drivers
L_0x17de010 .functor MUXZ 8, v0x17a1470_0, v0x17a13a0_0, v0x17dc430_0, C4<>;
S_0x17dbc00 .scope module, "stim1" "stimulus_gen" 3 101, 3 17 0, S_0x17a8030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x17a13a0_0 .var "a", 7 0;
v0x17a1470_0 .var "b", 7 0;
v0x17dc390_0 .net "clk", 0 0, v0x17dd7d0_0;  1 drivers
v0x17dc430_0 .var "sel", 0 0;
v0x17dc500_0 .var "wavedrom_enable", 0 0;
v0x17dc5f0_0 .var "wavedrom_title", 511 0;
E_0x17ad060/0 .event negedge, v0x17dc390_0;
E_0x17ad060/1 .event posedge, v0x17dc390_0;
E_0x17ad060 .event/or E_0x17ad060/0, E_0x17ad060/1;
E_0x17ac320 .event negedge, v0x17dc390_0;
S_0x17dbf10 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x17dbc00;
 .timescale -12 -12;
v0x17a10b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17dc170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x17dbc00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17dc770 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x17a8030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x17dca30_0 .net "a", 7 0, v0x17a13a0_0;  alias, 1 drivers
v0x17dcb60_0 .net "b", 7 0, v0x17a1470_0;  alias, 1 drivers
v0x17dcc70_0 .var "out", 7 0;
v0x17dcd30_0 .net "sel", 0 0, v0x17dc430_0;  alias, 1 drivers
E_0x17acbe0 .event anyedge, v0x17a0fe0_0, v0x17a0930_0, v0x17a0c20_0;
S_0x17dcea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 121, 3 121 0, S_0x17a8030;
 .timescale -12 -12;
E_0x17aaaa0 .event anyedge, v0x17ddbd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17ddbd0_0;
    %nor/r;
    %assign/vec4 v0x17ddbd0_0, 0;
    %wait E_0x17aaaa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17dbc00;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ac320;
    %wait E_0x17ad060;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dc430_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dc430_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dc430_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17dc430_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dc430_0, 0;
    %wait E_0x17ad060;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17dc430_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17dc170;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ad060;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x17dc430_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x17a1470_0, 0;
    %assign/vec4 v0x17a13a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17dc770;
T_4 ;
    %wait E_0x17acbe0;
    %load/vec4 v0x17dcd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x17dca30_0;
    %store/vec4 v0x17dcc70_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x17dcb60_0;
    %store/vec4 v0x17dcc70_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x17a8030;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17dd7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ddbd0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x17a8030;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x17dd7d0_0;
    %inv;
    %store/vec4 v0x17dd7d0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x17a8030;
T_7 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17dc390_0, v0x17ddd50_0, v0x17dda70_0, v0x17dd650_0, v0x17dd710_0, v0x17dd9a0_0, v0x17dd900_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x17a8030;
T_8 ;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x17a8030;
T_9 ;
    %wait E_0x17ad060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ddb10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ddb10_0, 4, 32;
    %load/vec4 v0x17ddc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ddb10_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ddb10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ddb10_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x17dd9a0_0;
    %load/vec4 v0x17dd9a0_0;
    %load/vec4 v0x17dd900_0;
    %xor;
    %load/vec4 v0x17dd9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ddb10_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x17ddb10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ddb10_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/bugs_mux2/bugs_mux2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/bugs_mux2/iter0/response22/top_module.sv";
