{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591257200965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591257200970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 00:53:20 2020 " "Processing started: Thu Jun 04 00:53:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591257200970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257200970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectB -c ProjectB " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectB -c ProjectB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257200970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591257201393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591257201394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_8_to_1 " "Found entity 1: Mux_16w_8_to_1" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16w_8_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211284 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_8_to_1_tb " "Found entity 2: Mux_16w_8_to_1_tb" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16w_8_to_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 2 2 " "Found 2 design units, including 2 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/StateMachine.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211288 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateMachine_tb " "Found entity 2: StateMachine_tb" {  } { { "StateMachine.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/StateMachine.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/RegisterFile.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211290 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile_tb " "Found entity 2: RegisterFile_tb" {  } { { "RegisterFile.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/RegisterFile.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectb.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjectB " "Found entity 1: ProjectB" {  } { { "ProjectB.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211293 ""} { "Info" "ISGN_ENTITY_NAME" "2 Processor_tb " "Found entity 2: Processor_tb" {  } { { "Processor.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Counter " "Found entity 1: PC_Counter" {  } { { "PC_Counter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/PC_Counter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211294 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Counter_tb " "Found entity 2: PC_Counter_tb" {  } { { "PC_Counter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/PC_Counter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8_to_1 " "Found entity 1: Mux_8_to_1" {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_8_to_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211296 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_8_to_1_tb " "Found entity 2: Mux_8_to_1_tb" {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_8_to_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_2_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16_2 " "Found entity 1: Mux_16_2" {  } { { "Mux_16_2.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16_2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211300 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16_2_tb " "Found entity 2: Mux_16_2_tb" {  } { { "Mux_16_2.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/KeyFilter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruc_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruc_Reg " "Found entity 1: Instruc_Reg" {  } { { "Instruc_Reg.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Reg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211303 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruc_Reg_tb " "Found entity 2: Instruc_Reg_tb" {  } { { "Instruc_Reg.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Reg.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruc_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruc_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruc_Mem " "Found entity 1: Instruc_Mem" {  } { { "Instruc_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Mem.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211304 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruc_Mem_tb " "Found entity 2: Instruc_Mem_tb" {  } { { "Instruc_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Mem.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Decoder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Data_Mem.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211307 ""} { "Info" "ISGN_ENTITY_NAME" "2 Data_Mem_tb " "Found entity 2: Data_Mem_tb" {  } { { "Data_Mem.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Data_Mem.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211309 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataPath_tb " "Found entity 2: DataPath_tb" {  } { { "DataPath.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_1 " "Found entity 1: ControlUnit_1" {  } { { "ControlUnit_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211311 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_1_tb " "Found entity 2: ControlUnit_1_tb" {  } { { "ControlUnit_1.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211313 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_tb " "Found entity 2: ControlUnit_tb" {  } { { "ControlUnit.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ButtonSync.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ALU.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211317 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ALU.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjectB " "Elaborating entity \"ProjectB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591257211386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:U1 " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:U1\"" {  } { { "ProjectB.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:U2 " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:U2\"" {  } { { "ProjectB.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:U3 " "Elaborating entity \"Processor\" for hierarchy \"Processor:U3\"" {  } { { "ProjectB.sv" "U3" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:U3\|ControlUnit:U1 " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:U3\|ControlUnit:U1\"" {  } { { "Processor.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem Processor:U3\|ControlUnit:U1\|InstructionMem:U1 " "Elaborating entity \"InstructionMem\" for hierarchy \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\"" {  } { { "ControlUnit.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\"" {  } { { "InstructionMem.v" "altsyncram_component" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\"" {  } { { "InstructionMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file A.mif " "Parameter \"init_file\" = \"A.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211474 ""}  } { { "InstructionMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/InstructionMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591257211474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f91 " "Found entity 1: altsyncram_2f91" {  } { { "db/altsyncram_2f91.tdf" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/db/altsyncram_2f91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2f91 Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\|altsyncram_2f91:auto_generated " "Elaborating entity \"altsyncram_2f91\" for hierarchy \"Processor:U3\|ControlUnit:U1\|InstructionMem:U1\|altsyncram:altsyncram_component\|altsyncram_2f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruc_Reg Processor:U3\|ControlUnit:U1\|Instruc_Reg:U4 " "Elaborating entity \"Instruc_Reg\" for hierarchy \"Processor:U3\|ControlUnit:U1\|Instruc_Reg:U4\"" {  } { { "ControlUnit.sv" "U4" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine Processor:U3\|ControlUnit:U1\|StateMachine:U2 " "Elaborating entity \"StateMachine\" for hierarchy \"Processor:U3\|ControlUnit:U1\|StateMachine:U2\"" {  } { { "ControlUnit.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Counter Processor:U3\|ControlUnit:U1\|PC_Counter:U3 " "Elaborating entity \"PC_Counter\" for hierarchy \"Processor:U3\|ControlUnit:U1\|PC_Counter:U3\"" {  } { { "ControlUnit.sv" "U3" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ControlUnit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath Processor:U3\|DataPath:U2 " "Elaborating entity \"DataPath\" for hierarchy \"Processor:U3\|DataPath:U2\"" {  } { { "Processor.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Processor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem Processor:U3\|DataPath:U2\|DataMem:U1 " "Elaborating entity \"DataMem\" for hierarchy \"Processor:U3\|DataPath:U2\|DataMem:U1\"" {  } { { "DataPath.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "altsyncram_component" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\"" {  } { { "DataMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D.mif " "Parameter \"init_file\" = \"D.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591257211570 ""}  } { { "DataMem.v" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataMem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591257211570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onh1 " "Found entity 1: altsyncram_onh1" {  } { { "db/altsyncram_onh1.tdf" "" { Text "C:/Users/taras/Documents/GitHub/ProjectB/db/altsyncram_onh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591257211634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257211634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onh1 Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\|altsyncram_onh1:auto_generated " "Elaborating entity \"altsyncram_onh1\" for hierarchy \"Processor:U3\|DataPath:U2\|DataMem:U1\|altsyncram:altsyncram_component\|altsyncram_onh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16_2 Processor:U3\|DataPath:U2\|Mux_16_2:U2 " "Elaborating entity \"Mux_16_2\" for hierarchy \"Processor:U3\|DataPath:U2\|Mux_16_2:U2\"" {  } { { "DataPath.sv" "U2" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:U3\|DataPath:U2\|RegisterFile:U3 " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:U3\|DataPath:U2\|RegisterFile:U3\"" {  } { { "DataPath.sv" "U3" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:U3\|DataPath:U2\|ALU:U4 " "Elaborating entity \"ALU\" for hierarchy \"Processor:U3\|DataPath:U2\|ALU:U4\"" {  } { { "DataPath.sv" "U4" { Text "C:/Users/taras/Documents/GitHub/ProjectB/DataPath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_8_to_1 Mux_16w_8_to_1:U4 " "Elaborating entity \"Mux_16w_8_to_1\" for hierarchy \"Mux_16w_8_to_1:U4\"" {  } { { "ProjectB.sv" "U4" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8_to_1 Mux_16w_8_to_1:U4\|Mux_8_to_1:U1 " "Elaborating entity \"Mux_8_to_1\" for hierarchy \"Mux_16w_8_to_1:U4\|Mux_8_to_1:U1\"" {  } { { "Mux_16w_8_to_1.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_16w_8_to_1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_16w_8_to_1:U4\|Mux_8_to_1:U1\|Mux_2_to_1:U1 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_16w_8_to_1:U4\|Mux_8_to_1:U1\|Mux_2_to_1:U1\"" {  } { { "Mux_8_to_1.sv" "U1" { Text "C:/Users/taras/Documents/GitHub/ProjectB/Mux_8_to_1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:U5 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:U5\"" {  } { { "ProjectB.sv" "U5" { Text "C:/Users/taras/Documents/GitHub/ProjectB/ProjectB.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257211700 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:U3\|DataPath:U2\|RegisterFile:U3\|regfile " "RAM logic \"Processor:U3\|DataPath:U2\|RegisterFile:U3\|regfile\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.sv" "regfile" { Text "C:/Users/taras/Documents/GitHub/ProjectB/RegisterFile.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1591257212127 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591257212127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591257212683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591257213078 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591257214082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591257214354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591257214354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1008 " "Implemented 1008 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591257214542 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591257214542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "875 " "Implemented 875 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591257214542 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591257214542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591257214542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591257214611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 00:53:34 2020 " "Processing ended: Thu Jun 04 00:53:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591257214611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591257214611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591257214611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591257214611 ""}
