
---------- Begin Simulation Statistics ----------
final_tick                               371669187021500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38239                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898468                       # Number of bytes of host memory used
host_op_rate                                    85558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.52                       # Real time elapsed on the host
host_tick_rate                               30943266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008092                       # Number of seconds simulated
sim_ticks                                  8092139000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       132862                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6466                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       146717                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70494                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       132862                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        62368                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          177963                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17900                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4054                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            717490                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           611052                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6595                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1529865                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       785708                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15959577                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.401958                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.625900                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11235196     70.40%     70.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       726251      4.55%     74.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       843503      5.29%     80.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       283157      1.77%     82.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       555757      3.48%     85.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259486      1.63%     87.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331984      2.08%     89.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194378      1.22%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1529865      9.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15959577                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.618425                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.618425                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12068372                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23435128                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           829485                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2531495                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13196                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        622988                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694235                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1861                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377117                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   713                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              177963                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1122503                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14850990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10743791                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          898                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26392                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010996                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1200553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        88394                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.663842                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16065873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.476366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.954260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12518801     77.92%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109141      0.68%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212407      1.32%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175491      1.09%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           189381      1.18%     82.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           149475      0.93%     83.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224780      1.40%     84.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            86082      0.54%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2400315     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16065873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697727                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18490859                       # number of floating regfile writes
system.switch_cpus.idleCycles                  118383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8853                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138163                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.438054                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10230840                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377117                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          364538                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7709025                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445705                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23278101                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7853723                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18543                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23273841                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4083224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13196                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4092273                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       558237                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       202248                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217713                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6951                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28937796                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23044596                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606246                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17543411                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.423890                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23100833                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21994471                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2038469                       # number of integer regfile writes
system.switch_cpus.ipc                       0.617885                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.617885                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55372      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3798599     16.31%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3662      0.02%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          784      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56977      0.24%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4977      0.02%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5109      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262545     22.59%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10956      0.05%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855535     16.55%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       901407      3.87%     59.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131393      0.56%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6957196     29.87%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247010      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23292385                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21780120                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42648703                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20739820                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030707                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1027615                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044118                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13101      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            717      0.07%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       117409     11.43%     12.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       251930     24.52%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87867      8.55%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14607      1.42%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       486278     47.32%     94.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55343      5.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2484508                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     21033395                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2304776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3151092                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23273268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23292385                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       903400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3841                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       601845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16065873                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.449805                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.382477                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10595921     65.95%     65.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       716437      4.46%     70.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       741669      4.62%     75.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       648023      4.03%     79.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       896002      5.58%     84.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       713335      4.44%     89.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       780548      4.86%     93.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476934      2.97%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497004      3.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16065873                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.439200                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1122657                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   232                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23733                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       114196                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7709025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10738953                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16184256                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4527068                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         167513                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1111971                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2193439                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         18097                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68428114                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23354664                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21353482                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2861965                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5136012                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13196                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7551269                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           910314                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34764049                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22117266                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           67                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           12                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3797662                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37506876                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46427342                       # The number of ROB writes
system.switch_cpus.timesIdled                    1365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        62590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239997                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          62590                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66542                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29048                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61597                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28930                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28930                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       281589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       281589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 281589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7969280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7969280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7969280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95472                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320898000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          528288500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8092139000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1761                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151714                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35655                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2272                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82840                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       258112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10769088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11027200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113067                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1859072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233834                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.267673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.442747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 171243     73.23%     73.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62591     26.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233834                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          171530500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177734498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3405998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          863                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24430                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25293                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          863                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24430                       # number of overall hits
system.l2.overall_hits::total                   25293                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1407                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        94061                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95474                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1407                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        94061                       # number of overall misses
system.l2.overall_misses::total                 95474                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    112866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9592641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9705507500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    112866000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9592641500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9705507500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118491                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118491                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.619824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.793824                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790564                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.619824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.793824                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790564                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80217.484009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101983.197074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101656.026772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80217.484009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101983.197074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101656.026772                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29048                       # number of writebacks
system.l2.writebacks::total                     29048                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        94061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        94061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95468                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     98796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8652051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8750847500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     98796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8652051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8750847500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.619824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.793824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.619824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.793824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.790514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70217.484009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91983.409702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91662.625173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70217.484009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91983.409702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91662.625173                       # average overall mshr miss latency
system.l2.replacements                         113067                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49774                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49774                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1760                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1760                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1760                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1760                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        40168                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         40168                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6725                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2848998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2848998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.811387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98479.018320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98479.018320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2559698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2559698000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.811387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88479.018320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88479.018320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    112866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.619824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80217.484009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80103.619588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     98796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.619824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70217.484009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70217.484009                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        65131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6743643500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6743643500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.786264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.786275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103539.689242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103533.330775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        65131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6092353500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6092353500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.786264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.786226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93539.996315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93539.996315                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3989.010786                       # Cycle average of tags in use
system.l2.tags.total_refs                      168192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    113067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.487543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     336.336238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.130854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.159890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    34.250748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3618.133056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.082113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.883333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1610                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1077147                       # Number of tag accesses
system.l2.tags.data_accesses                  1077147                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        90048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6019776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6110208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        90048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1859072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1859072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        94059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             31636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11127837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    743904177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             755079467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11127837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11143654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      229738021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            229738021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      229738021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            31636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11127837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    743904177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            984817488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     93996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235762750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27322                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29048                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3005798750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  477015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4794605000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31506.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50256.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13794                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.216350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.997682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.584548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76407     84.65%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9043     10.02%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3198      3.54%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          995      1.10%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          334      0.37%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          144      0.16%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      0.06%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           61      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.621993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.122964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.071800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1732     99.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.69%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.621993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.590230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1258     72.05%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      1.60%     73.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              349     19.99%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      5.10%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      1.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6105792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1857408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6109824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1859072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       754.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    755.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8091985500                       # Total gap between requests
system.mem_ctrls.avgGap                      64988.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        90048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6015744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1857408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11127836.533702647313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 743405915.296314120293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229532389.396672487259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        94059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40901250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4753703750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 193035820500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29069.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50539.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6645408.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            326754960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            173651610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           351844920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           80722080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     638610960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3614706870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         63392160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5249683560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.738678                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    134682500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    270140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7687305500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317787120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168888885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           329332500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           70772760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     638610960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3617362500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         60461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5203216485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.996430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    130054250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    270140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7691933750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8092128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119965                       # number of overall hits
system.cpu.icache.overall_hits::total         1119973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2539                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2537                       # number of overall misses
system.cpu.icache.overall_misses::total          2539                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    140813499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140813499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    140813499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140813499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1122502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1122512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1122502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1122512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002262                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002262                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55503.941269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55460.220165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55503.941269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55460.220165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          461                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1761                       # number of writebacks
system.cpu.icache.writebacks::total              1761                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    125401499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125401499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    125401499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125401499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55242.951101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55242.951101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55242.951101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55242.951101                       # average overall mshr miss latency
system.cpu.icache.replacements                   1761                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2539                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    140813499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140813499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1122502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1122512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55503.941269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55460.220165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    125401499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125401499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55242.951101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55242.951101                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              722117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1761                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            410.060761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2247296                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2247296                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9168013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9168017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9185520                       # number of overall hits
system.cpu.dcache.overall_hits::total         9185524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       178153                       # number of overall misses
system.cpu.dcache.overall_misses::total        178157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14322318826                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14322318826                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14322318826                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14322318826                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9341981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9341989                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9363673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9363681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82327.317817                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82325.424930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80393.363154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80391.558154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2078168                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.541383                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49774                       # number of writebacks
system.cpu.dcache.writebacks::total             49774                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        57075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        57075                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57075                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9895736826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9895736826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10034160826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10034160826                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012654                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84656.368012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84656.368012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84682.894279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84682.894279                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117469                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6975714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6975718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       138289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11311997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11311997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7114003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7114011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81799.691226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81797.325244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        57051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6921338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6921338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 85198.287747                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85198.287747                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3010321326                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3010321326                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84372.357017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84372.357017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35655                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35655                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2974398326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2974398326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83421.633039                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83421.633039                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4185                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4185                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.192928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    138424000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    138424000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073668                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073668                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86623.279099                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86623.279099                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669187021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8893487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117469                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.709225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18845855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18845855                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371691204627500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898604                       # Number of bytes of host memory used
host_op_rate                                   118511                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   757.79                       # Real time elapsed on the host
host_tick_rate                               29055063                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022018                       # Number of seconds simulated
sim_ticks                                 22017606000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        493643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104984                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1916                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120250                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84593                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104984                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20391                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136640                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591055                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989318                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1916                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4622029                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1401325                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43832289                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.538408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.717449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29715523     67.79%     67.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2090665      4.77%     72.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2522115      5.75%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       795749      1.82%     80.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1697251      3.87%     84.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       784241      1.79%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1009630      2.30%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       595086      1.36%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4622029     10.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43832289                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.467840                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.467840                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32518741                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308943                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2185248                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7409997                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17749                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1883838                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356717                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4387                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7102723                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136640                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250890                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40707019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31410744                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35498                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003103                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3290805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99953                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.713310                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44015573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.587986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.037705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33580232     76.29%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312196      0.71%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           651399      1.48%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           510342      1.16%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           528841      1.20%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           426732      0.97%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           662216      1.50%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           221153      0.50%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7122462     16.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44015573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107968140                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57518249                       # number of floating regfile writes
system.switch_cpus.idleCycles                   19639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1918                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111134                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.575547                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30926914                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7102723                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          937153                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366366                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254852                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118886                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23824191                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12008                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69379535                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10946836                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17749                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10971989                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86006                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1751004                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412966                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500127                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            7                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86556413                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68762163                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606247                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52474587                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.561527                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68890019                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63877135                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4036036                       # number of integer regfile writes
system.switch_cpus.ipc                       0.681273                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.681273                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712303     14.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7706      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143254      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430979     23.68%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007080     17.30%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2285669      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283460      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21542495     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6819406      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69391545                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67530040                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132239017                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64332722                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005706                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3126489                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045056                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1665      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       371728     11.89%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       791069     25.30%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         268054      8.57%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34670      1.11%     46.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1497307     47.89%     94.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       161996      5.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4865099                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53687242                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5800830                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69107366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69391545                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1109                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       792378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44015573                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.576523                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.448792                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27811209     63.18%     63.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2080973      4.73%     67.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2153742      4.89%     72.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1909662      4.34%     77.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2688682      6.11%     83.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2136157      4.85%     88.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2311996      5.25%     93.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1418603      3.22%     96.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1504549      3.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44015573                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.575819                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250890                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        68757                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       288854                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31850077                       # number of misc regfile reads
system.switch_cpus.numCycles                 44035212                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12069633                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         449207                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3049535                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6164491                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         34534                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203780133                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69180357                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62706529                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8406161                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13624750                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17749                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20472495                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1533701                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118312                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63484629                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11613775                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107843870                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137849884                       # The number of ROB writes
system.switch_cpus.timesIdled                     297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       162274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         162274                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             173468                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        79138                       # Transaction distribution
system.membus.trans_dist::CleanEvict           167675                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73362                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173468                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       740473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       740473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 740473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20861952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20861952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20861952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            246830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  246830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              246830                       # Request fanout histogram
system.membus.reqLayer2.occupancy           857016500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1368548500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22017606000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       226329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          340                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          406546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30731328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30774848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          299889                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5064832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           633213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.256271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.436573                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 470939     74.37%     74.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 162274     25.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             633213                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          480856000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499479000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          100                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        86396                       # number of demand (read+write) hits
system.l2.demand_hits::total                    86496                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          100                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        86396                       # number of overall hits
system.l2.overall_hits::total                   86496                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       246588                       # number of demand (read+write) misses
system.l2.demand_misses::total                 246828                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          240                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       246588                       # number of overall misses
system.l2.overall_misses::total                246828                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     19888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25162631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25182519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     19888500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25162631000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25182519500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333324                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333324                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.705882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.740540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.740505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.705882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.740540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.740505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82868.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102043.209726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102024.565689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82868.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102043.209726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102024.565689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               79138                       # number of writebacks
system.l2.writebacks::total                     79138                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       246588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            246828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       246588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           246828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  22696731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22714219500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  22696731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22714219500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.705882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.740540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.705882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.740540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72868.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92043.128619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92024.484661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72868.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92043.128619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92024.484661                       # average overall mshr miss latency
system.l2.replacements                         299889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       147191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           147191                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       147191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       147191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          340                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       109198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        109198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        18947                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18947                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        73362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73362                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7240299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7240299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.794744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.794744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98692.770099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98692.770099                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        73362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73362                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6506679000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6506679000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.794744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.794744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88692.770099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88692.770099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     19888500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19888500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.705882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.705882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82868.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82868.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.705882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72868.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72868.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        67449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             67449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       173226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          173226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  17922332000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17922332000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.719751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.719751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103462.136169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103462.136169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       173226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       173226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16190052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16190052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.719751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.719751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93462.020713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93462.020713                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      589088                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    303985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.937885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     335.784525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.591160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3758.624314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.917633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2966489                       # Number of tag accesses
system.l2.tags.data_accesses                  2966489                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22017606000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     15781760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15797120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5064832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5064832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       246590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              246830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        79138                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              79138                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       697624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    716779109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             717476732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       697624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           697624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230035545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230035545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230035545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       697624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    716779109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            947512277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     79138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    246411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130818250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4734                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4734                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              510294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              74516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      246830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      79138                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    79138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4648                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7862183250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1233255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12486889500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31875.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50625.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29210                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 11.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246830                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                79138                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       242058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.142924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.295602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    69.340144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       205732     84.99%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24784     10.24%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7624      3.15%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2638      1.09%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          797      0.33%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          322      0.13%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          111      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       242058                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.106886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.559851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.887612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              6      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            10      0.21%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            43      0.91%      1.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            72      1.52%      2.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           106      2.24%      5.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           148      3.13%      8.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           259      5.47%     13.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           310      6.55%     20.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           475     10.03%     30.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           536     11.32%     41.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51           507     10.71%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           438      9.25%     61.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           429      9.06%     70.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63           334      7.06%     77.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67           292      6.17%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71           238      5.03%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75           151      3.19%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79           132      2.79%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83            84      1.77%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87            52      1.10%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91            41      0.87%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95            29      0.61%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99            15      0.32%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103           13      0.27%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            8      0.17%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            3      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4734                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.682945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.113474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3229     68.21%     68.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      1.18%     69.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1085     22.92%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              302      6.38%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      1.06%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.15%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4734                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15785664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5065216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15797120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5064832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       716.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    717.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22017302000                       # Total gap between requests
system.mem_ctrls.avgGap                      67544.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     15770304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5065216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 697623.529097577673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 716258797.618596673012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230052985.778744548559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       246590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        79138                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12479299250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 534452486250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31626.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50607.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6753424.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    25.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            860084400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            457168470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           874471500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          206920800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1738201920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9838383540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        169805760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14145036390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.442071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    360149750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    735280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20922176250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            868131180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            461441640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           886616640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          206210880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1738201920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9881538810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        133464480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14175605550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.830467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    266198250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    735280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21016127750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30109734000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370513                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370521                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370513                       # number of overall hits
system.cpu.icache.overall_hits::total         4370521                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2879                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2881                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2879                       # number of overall misses
system.cpu.icache.overall_misses::total          2881                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162818499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162818499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162818499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162818499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373402                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56553.837791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56514.577924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56553.837791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56514.577924                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          461                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2101                       # number of writebacks
system.cpu.icache.writebacks::total              2101                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    146886499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146886499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    146886499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146886499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56278.352107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56278.352107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56278.352107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56278.352107                       # average overall mshr miss latency
system.cpu.icache.replacements                   2101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370513                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370521                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2879                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2881                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162818499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162818499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56553.837791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56514.577924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    146886499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146886499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56278.352107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56278.352107                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373133                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1674.246937                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749416                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36988914                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36988918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37047682                       # number of overall hits
system.cpu.dcache.overall_hits::total        37047686                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       661561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         661565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       676323                       # number of overall misses
system.cpu.dcache.overall_misses::total        676327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52041458920                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52041458920                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52041458920                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52041458920                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37650475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37650483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37724005                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37724013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78664.641537                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78664.165910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76947.640284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76947.185193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7697473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          526                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            119967                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.163253                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          263                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       196965                       # number of writebacks
system.cpu.dcache.writebacks::total            196965                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       215529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       215529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       215529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       215529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451475                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36141821920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36141821920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36623566420                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36623566420                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81029.661370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81029.661370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81119.810444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81119.810444                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450455                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28134251                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28134255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       533507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        533511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41356629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41356629000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28667758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28667766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77518.437434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77517.856239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       215439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       215439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25586111500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25586111500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80442.268634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80442.268634                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10684829920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10684829920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83440.032486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83440.032486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           90                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10555710420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10555710420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82489.687881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82489.687881                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58768                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58768                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73530                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73530                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.200762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    481744500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    481744500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074024                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074024                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88507.165166                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88507.165166                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371691204627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.082761                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37499165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451479                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.058492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.082757                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          796                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75899505                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75899505                       # Number of data accesses

---------- End Simulation Statistics   ----------
