

================================================================
== Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Tue Nov  2 10:41:57 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.271 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40009|  2457609|  0.400 ms|  24.576 ms|  40009|  2457609|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |    40007|  2457607|         9|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     405|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     405|    547|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_5ns_8ns_13_4_1_U9  |mac_muladd_8ns_5ns_8ns_13_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7ns_8ns_15_4_1_U8  |mac_muladd_8ns_7ns_8ns_15_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7s_8ns_15_4_1_U7   |mac_muladd_8ns_7s_8ns_15_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_8s_15s_16_4_1_U10  |mac_muladd_8ns_8s_15s_16_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_8s_16s_16_4_1_U11  |mac_muladd_8ns_8s_16s_16_4_1   |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_221_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln54_1_fu_308_p2               |         +|   0|  0|  16|          22|          22|
    |add_ln54_fu_299_p2                 |         +|   0|  0|  16|          22|          22|
    |add_ln57_1_fu_360_p2               |         +|   0|  0|  13|          10|           8|
    |add_ln57_2_fu_453_p2               |         +|   0|  0|  16|          16|          16|
    |add_ln57_3_fu_444_p2               |         +|   0|  0|  16|          16|          16|
    |add_ln57_fu_370_p2                 |         +|   0|  0|  20|          15|          15|
    |add_ln58_2_fu_489_p2               |         +|   0|  0|  16|          16|          16|
    |grp_fu_567_p2                      |         +|   0|  0|  23|          16|          16|
    |out_channels_ch1_din               |         +|   0|  0|  15|           8|           5|
    |x_4_fu_262_p2                      |         +|   0|  0|  23|          16|           1|
    |y_fu_243_p2                        |         +|   0|  0|  23|          16|           1|
    |sub_ln58_fu_483_p2                 |         -|   0|  0|  16|          16|          16|
    |sub_ln59_1_fu_411_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln59_fu_390_p2                 |         -|   0|  0|  14|           1|          13|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_216_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln52_fu_230_p2                |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_268_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln34_fu_235_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |out_channels_ch2_din               |       xor|   0|  0|   9|           8|           9|
    |out_channels_ch3_din               |       xor|   0|  0|   9|           8|           9|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 370|         305|         269|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_122    |   9|          2|   32|         64|
    |out_channels_ch1_blk_n   |   9|          2|    1|          2|
    |out_channels_ch2_blk_n   |   9|          2|    1|          2|
    |out_channels_ch3_blk_n   |   9|          2|    1|          2|
    |x_fu_118                 |   9|          2|   16|         32|
    |y_2_fu_114               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_665                         |   8|   0|    8|          0|
    |G_reg_659                         |   8|   0|    8|          0|
    |R_reg_647                         |   8|   0|    8|          0|
    |add_ln54_1_reg_621                |  22|   0|   22|          0|
    |add_ln57_reg_688                  |  14|   0|   15|          1|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |icmp_ln52_reg_611                 |   1|   0|    1|          0|
    |indvar_flatten_fu_122             |  32|   0|   32|          0|
    |select_ln34_reg_616               |  16|   0|   16|          0|
    |shl_ln58_1_reg_693                |   8|   0|   12|          4|
    |trunc_ln5_reg_713                 |   8|   0|    8|          0|
    |trunc_ln6_reg_718                 |   8|   0|    8|          0|
    |trunc_ln_reg_708                  |   8|   0|    8|          0|
    |x_fu_118                          |  16|   0|   16|          0|
    |y_2_fu_114                        |  16|   0|   16|          0|
    |zext_ln54_1_reg_626               |  22|   0|   64|         42|
    |B_reg_665                         |  64|  32|    8|          0|
    |G_reg_659                         |  64|  32|    8|          0|
    |R_reg_647                         |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 405|  96|  284|         47|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|out_channels_ch1_din      |  out|    8|     ap_fifo|                                  out_channels_ch1|       pointer|
|out_channels_ch1_full_n   |   in|    1|     ap_fifo|                                  out_channels_ch1|       pointer|
|out_channels_ch1_write    |  out|    1|     ap_fifo|                                  out_channels_ch1|       pointer|
|out_channels_ch2_din      |  out|    8|     ap_fifo|                                  out_channels_ch2|       pointer|
|out_channels_ch2_full_n   |   in|    1|     ap_fifo|                                  out_channels_ch2|       pointer|
|out_channels_ch2_write    |  out|    1|     ap_fifo|                                  out_channels_ch2|       pointer|
|out_channels_ch3_din      |  out|    8|     ap_fifo|                                  out_channels_ch3|       pointer|
|out_channels_ch3_full_n   |   in|    1|     ap_fifo|                                  out_channels_ch3|       pointer|
|out_channels_ch3_write    |  out|    1|     ap_fifo|                                  out_channels_ch3|       pointer|
|bound                     |   in|   32|     ap_none|                                             bound|        scalar|
|height                    |   in|   16|     ap_none|                                            height|        scalar|
|in_channels_ch1_address0  |  out|   22|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_ce0       |  out|    1|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch1_q0        |   in|    8|   ap_memory|                                   in_channels_ch1|         array|
|in_channels_ch2_address0  |  out|   22|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_ce0       |  out|    1|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch2_q0        |   in|    8|   ap_memory|                                   in_channels_ch2|         array|
|in_channels_ch3_address0  |  out|   22|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_ce0       |  out|    1|   ap_memory|                                   in_channels_ch3|         array|
|in_channels_ch3_q0        |   in|    8|   ap_memory|                                   in_channels_ch3|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+

