Release 10.1.03 - platgen EDK_K_SP3.6 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x81400000-0x8140ffff) halt	plb0
  (0x81420000-0x8142ffff) LEDs_4Bit	plb0
  (0x81440000-0x8144ffff) backward	plb0
  (0x81460000-0x8146ffff) forward	plb0
  (0x81480000-0x8148ffff) motorseq	plb0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb0

Check platform address map ...
INFO:MDT - IPNAME:ppc405_0 INSTANCE:ppc405 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v3_00_a\data\ppc405_
   v2_1_0.mpd line 62 - tool is overriding PARAMETER C_DPLB0_P2P value to 0
INFO:MDT - IPNAME:ppc405_0 INSTANCE:ppc405 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\ppc405_v3_00_a\data\ppc405_
   v2_1_0.mpd line 64 - tool is overriding PARAMETER C_IPLB0_P2P value to 0

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 1
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 7
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_a\d
   ata\xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_4Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:MDT - IPNAME:LEDs_4Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:forward INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:MDT - IPNAME:forward INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:backward INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:MDT - IPNAME:backward INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:motorseq INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:MDT - IPNAME:motorseq INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:halt INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:MDT - IPNAME:halt INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb0 - I:\IIT\Process\edk\system.mhs line 56 - 2
master(s) : 7 slave(s)

Check port drivers...
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   I:\IIT\Process\edk\system.mhs line 133 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:ppc405 INSTANCE:ppc405_0 - I:\IIT\Process\edk\system.mhs line 39 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 - I:\IIT\Process\edk\system.mhs
line 50 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb0 - I:\IIT\Process\edk\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
I:\IIT\Process\edk\system.mhs line 65 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
I:\IIT\Process\edk\system.mhs line 75 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - I:\IIT\Process\edk\system.mhs line
81 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit - I:\IIT\Process\edk\system.mhs line 96 -
Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
I:\IIT\Process\edk\system.mhs line 109 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - I:\IIT\Process\edk\system.mhs
line 124 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
I:\IIT\Process\edk\system.mhs line 75 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:forward - I:\IIT\Process\edk\system.mhs line 136 - Running XST
synthesis
INSTANCE:backward - I:\IIT\Process\edk\system.mhs line 148 - Running XST
synthesis
INSTANCE:motorseq - I:\IIT\Process\edk\system.mhs line 160 - Running XST
synthesis
INSTANCE:halt - I:\IIT\Process\edk\system.mhs line 170 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 58.00 seconds
