;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #270, 180
	SUB #270, 180
	SUB #570, 2
	JMP @-7, @-100
	JMN 20, 8
	SUB 20, 8
	SUB 20, 8
	JMN 0, @0
	ADD 240, @10
	ADD 240, @10
	ADD 240, @10
	ADD 240, @10
	ADD 3, 531
	DJN <-30, 9
	SUB #570, 2
	ADD 290, @-10
	SUB -0, @10
	SUB #270, 180
	SLT <-3, 0
	ADD 20, 8
	SUB #70, @2
	SUB #70, @2
	JMZ 240, <10
	SUB <-3, 0
	SUB #12, @0
	SLT 31, <10
	SUB @121, 106
	JMZ 240, <10
	SUB #12, @0
	CMP 12, @10
	SUB @121, 103
	ADD 3, 730
	CMP 12, @10
	SUB #0, -9
	CMP 12, @10
	ADD 210, 30
	ADD 210, 30
	SPL 0, <90
	DJN -1, @-20
	SUB #270, 180
	DJN -1, @-20
	SUB -0, @10
	SUB #70, 2
	ADD 210, 30
	ADD 3, 531
