<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/memories/shared_ports.v.html" target="file-frame">third_party/tools/yosys/tests/memories/shared_ports.v</a>
time_elapsed: 0.026s
</pre>
<pre class="log">

module test (
	clk,
	wr_en1,
	wr_en2,
	wr_en3,
	wr_addr1,
	wr_addr2,
	wr_addr3,
	wr_data,
	rd_addr,
	rd_data
);
	input clk;
	input wr_en1;
	input wr_en2;
	input wr_en3;
	input [3:0] wr_addr1;
	input [3:0] wr_addr2;
	input [3:0] wr_addr3;
	input [15:0] wr_data;
	input [3:0] rd_addr;
	output reg [31:0] rd_data;
	reg [31:0] mem [0:15];
	always @(posedge clk) begin
		if (wr_en1)
			mem[wr_addr1][15:0] &lt;= wr_data;
		else if (wr_en2)
			mem[wr_addr2][23:8] &lt;= wr_data;
		else if (wr_en3)
			mem[wr_addr3][31:16] &lt;= wr_data;
		rd_data &lt;= mem[rd_addr];
	end
endmodule

</pre>
</body>