--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise F:/PT8616/final_source/FPGA/FPGA.ise
-intstyle ise -e 3 -s 5 -xml FPGA_main_preroute FPGA_main_map.ncd -o
FPGA_main_preroute.twr FPGA_main.pcf -ucf constraints.ucf

Design file:              fpga_main_map.ncd
Physical constraint file: fpga_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 324 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.127ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 15578 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.651ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;

 29443315 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  15.721ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP "multi_cycle_148" 
TO TIMEGRP         "multi_cycle_148" TS_clk_148 / 149;

 66068 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.085ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;

 1678 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.596ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF" 100 MHz         HIGH 50% INPUT_JITTER 1 ns;

 1804 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.582ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   15.721|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.085|         |         |         |
clk_148_p      |    9.085|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.085|         |         |         |
clk_148_p      |    9.085|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 29528767 paths, 0 nets, and 7001 connections

Design statistics:
   Minimum period:  15.721ns   (Maximum frequency:  63.609MHz)
   Maximum path delay from/to any node:  15.721ns


Analysis completed Mon Feb 04 09:59:53 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



