Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 1A3221B1E94
	for <lists+linux-kernel@lfdr.de>; Tue, 21 Apr 2020 08:08:46 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726499AbgDUGIj (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Tue, 21 Apr 2020 02:08:39 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55904 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL)
        by vger.kernel.org with ESMTP id S1725901AbgDUGIj (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 21 Apr 2020 02:08:39 -0400
Received: from mail-lj1-x241.google.com (mail-lj1-x241.google.com [IPv6:2a00:1450:4864:20::241])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9C88AC061A0F
        for <linux-kernel@vger.kernel.org>; Mon, 20 Apr 2020 23:08:38 -0700 (PDT)
Received: by mail-lj1-x241.google.com with SMTP id z26so12670085ljz.11
        for <linux-kernel@vger.kernel.org>; Mon, 20 Apr 2020 23:08:38 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=8devices-com.20150623.gappssmtp.com; s=20150623;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=anAoqwoHTpqf4IvLEEWYid6qMG3By9XKSiIRQ2ZmR2s=;
        b=yY1sWNHdKVrd6OqGUwYoEZsqZU8oOWGez3Z7JHWVKZ+Pm2YJpGBQTP7MJzz/a1B7vn
         28TCF/B4aJj8m9bcblJvlCDtB92UFdZYcus4Xd/+sijondE29jbhwDpzgSKw3LnzuU+v
         GkP8y0kUuAReBFcdpZC9wVMPQYyCrLLMs/gFq0SB7GDSXbR3dhxzjJokQiU04tfqkfvS
         cu9md4tyK/gsEoYBkR6L1w0/uvqJQC0giX6KkRMwox2pmVn+GYNkCA1lA4O5mDRR174E
         t52USxr3IQZq0C3YTsGYQcVQdpvPEIfbrncJliQJ8K6856rIfi5Ht/2kN8hvbmgeIt78
         3OiA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:subject:to:cc:references:from:message-id:date
         :user-agent:mime-version:in-reply-to:content-language
         :content-transfer-encoding;
        bh=anAoqwoHTpqf4IvLEEWYid6qMG3By9XKSiIRQ2ZmR2s=;
        b=RT1QQ9zmU3nXUm5fkTommQOdnTP4GhtYvFG4bGdt4xn5y91QMupthQSS3yPxQ96mct
         WB1neiM1apI2qRz6iSgLc/bLrOaBZpMu4e1BuWX5naZebcjzm8RtpnrUZr0t0Y1qyIFC
         4vjYC+IYHsmVB9GGAONOGXIBlTO9+kv6SVVmFVzxc2ugAk6QjeNhp4wGnzhG3TXdH08j
         GTl0G0XJECIP3tP3QgQMZ7DLH+S9YiZyT1UAcpRfIbjbbXddBP1bu+pXqvt4KccIYkDL
         lpzkcwpEPnnmDudW/rfrlciXBcB/H7dcc89ev2n4e7rn52mokgJCyLhJxJCtyEzeMTSx
         nZfg==
X-Gm-Message-State: AGi0PuYW7TIqs3klQv4xd8RmnFRXwIFWipyFr0NelmyX8tlY8jVsNQkS
        elfIkpeZULjhwWVOZyCjwPSmki+HTuU=
X-Google-Smtp-Source: APiQypK6vAMYuGyFGCw76ZYqUiM7A0BbV9xjJWkX1yGi0sIqy0mpuXb9nXrynmhaIUp4xxnbEqd+tw==
X-Received: by 2002:a2e:8e68:: with SMTP id t8mr11840472ljk.93.1587449316566;
        Mon, 20 Apr 2020 23:08:36 -0700 (PDT)
Received: from [192.168.2.239] (78-62-132-154.static.zebra.lt. [78.62.132.154])
        by smtp.googlemail.com with ESMTPSA id k2sm1096666ljg.7.2020.04.20.23.08.31
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Mon, 20 Apr 2020 23:08:34 -0700 (PDT)
Subject: Re: [PATCH] mtd: spi-nor: fix 4-byte opcode support for w25q256
To:     Tudor.Ambarus@microchip.com, gch981213@gmail.com,
        robimarko@gmail.com
Cc:     linux-mtd@lists.infradead.org, miquel.raynal@bootlin.com,
        richard@nod.at, vigneshr@ti.com, linux-kernel@vger.kernel.org
References: <1586958510-24012-1-git-send-email-mantas@8devices.com>
 <43054851.jYS1km7NsV@192.168.0.120>
From:   Mantas <mantas@8devices.com>
Message-ID: <e4826369-f239-4b67-1da8-f7d9c8357abe@8devices.com>
Date:   Tue, 21 Apr 2020 09:08:30 +0300
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.6.0
MIME-Version: 1.0
In-Reply-To: <43054851.jYS1km7NsV@192.168.0.120>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 2020-04-20 13:53, Tudor.Ambarus@microchip.com wrote:
> On Wednesday, April 15, 2020 4:48:30 PM EEST Mantas Pucka wrote:
>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the
>> content is safe
>>
>> There are 2 different chips (w25q256fv and w25q256jv) that share
>> the same JEDEC ID. Only w25q256jv fully supports 4-byte opcodes.
>> Use SFDP header version to differentiate between them.
>>
>> Signed-off-by: Mantas Pucka <mantas@8devices.com>
>> ---
>>   drivers/mtd/spi-nor/sfdp.c    |  4 ----
>>   drivers/mtd/spi-nor/sfdp.h    |  6 ++++++
>>   drivers/mtd/spi-nor/winbond.c | 30 ++++++++++++++++++++++++++++--
>>   3 files changed, 34 insertions(+), 6 deletions(-)
>>
>> diff --git a/drivers/mtd/spi-nor/sfdp.c b/drivers/mtd/spi-nor/sfdp.c
>> index f6038d3..27838f6 100644
>> --- a/drivers/mtd/spi-nor/sfdp.c
>> +++ b/drivers/mtd/spi-nor/sfdp.c
>> @@ -21,10 +21,6 @@
>>   #define SFDP_4BAIT_ID          0xff84  /* 4-byte Address Instruction Table
>> */
>>
>>   #define SFDP_SIGNATURE         0x50444653U
>> -#define SFDP_JESD216_MAJOR     1
>> -#define SFDP_JESD216_MINOR     0
>> -#define SFDP_JESD216A_MINOR    5
>> -#define SFDP_JESD216B_MINOR    6
>>
>>   struct sfdp_header {
>>          u32             signature; /* Ox50444653U <=> "SFDP" */
>> diff --git a/drivers/mtd/spi-nor/sfdp.h b/drivers/mtd/spi-nor/sfdp.h
>> index e0a8ded..b84abd0 100644
>> --- a/drivers/mtd/spi-nor/sfdp.h
>> +++ b/drivers/mtd/spi-nor/sfdp.h
>> @@ -7,6 +7,12 @@
>>   #ifndef __LINUX_MTD_SFDP_H
>>   #define __LINUX_MTD_SFDP_H
>>
>> +/* SFDP revisions */
>> +#define SFDP_JESD216_MAJOR     1
>> +#define SFDP_JESD216_MINOR     0
>> +#define SFDP_JESD216A_MINOR    5
>> +#define SFDP_JESD216B_MINOR    6
>> +
>>   /* Basic Flash Parameter Table */
>>
>>   /*
>> diff --git a/drivers/mtd/spi-nor/winbond.c b/drivers/mtd/spi-nor/winbond.c
>> index 17deaba..50b2478 100644
>> --- a/drivers/mtd/spi-nor/winbond.c
>> +++ b/drivers/mtd/spi-nor/winbond.c
>> @@ -8,6 +8,32 @@
>>
>>   #include "core.h"
>>
>> +static int
>> +w25q256_post_bfpt_fixups(struct spi_nor *nor,
>> +                        const struct sfdp_parameter_header *bfpt_header,
>> +                        const struct sfdp_bfpt *bfpt,
>> +                        struct spi_nor_flash_parameter *params)
>> +{
>> +       /*
>> +        * W25Q256JV supports 4B opcodes but W25Q256FV does not.
>> +        * Unfortunately, Winbond has re-used the same JEDEC ID for both
>> +        * variants which prevents us from defining a new entry in the parts
>> +        * table.
>> +        * To differentiate between W25Q256JV and W25Q256FV check SFDP
>> header +        * version: only JV has JESD216A compliant structure
>> (version 5) +        */
>> +
>> +       if (bfpt_header->major == SFDP_JESD216_MAJOR &&
>> +           bfpt_header->minor == SFDP_JESD216A_MINOR)
> 
> Not sure if this is generic enough. Are you sure that the JV version will
> never have an update for the sfdp tables?
> 

No, I'm not sure. I also don't know about other changes that may come 
with a version update: will it have 4B opcode table? will it be 
different version again (say KV) with it's own quirks? Fix only what 
needs fixing was the idea. But I guess chances of new chip with no 4B 
opcodes and new SFDP table are pretty slim, so I'm OK with having >= in v2.

>> +               nor->flags |= SNOR_F_4B_OPCODES;
>> +
>> +       return 0;
>> +}
>> +
>> +static struct spi_nor_fixups w25q256_fixups = {
>> +       .post_bfpt = w25q256_post_bfpt_fixups,
>> +};
>> +
> 
> If the post_bfpt hook is called, you already have a valid bfpt table. If the
> differentiator between the JV and FV versions is that only the JV defines the
> SFDP tables, then your w25q256_post_bfpt_fixups() can look as:
> 
> static int w25q256_post_bfpt_fixups()
> {
> 	nor->flags |= SNOR_F_4B_OPCODES;
> 	return 0;
> }

FV chip that I have, do actually have SFDP tables (with 
minor_version==0). I've saw Chuanhong reporting that some FV chips don't 
have SFDP, but certainly this is not the case for all of them.


Best regards,
Mantas
