// Seed: 3912920734
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    output tri id_8,
    input wire id_9,
    input supply0 id_10,
    input tri id_11,
    output wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output wand id_15,
    output wand id_16,
    output uwire id_17,
    output supply1 id_18,
    input wire id_19,
    input wand id_20,
    input tri0 id_21,
    output tri0 id_22,
    input tri id_23,
    output supply1 id_24,
    input supply1 id_25,
    input tri0 id_26,
    output wand id_27
);
  assign id_8 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output logic id_2,
    input wand id_3,
    input wire id_4,
    output logic id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    output wor id_9,
    output wor id_10,
    input uwire id_11,
    input logic id_12,
    input uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input tri id_16,
    input logic id_17,
    input supply1 id_18,
    inout wand id_19,
    input supply1 id_20,
    input supply0 id_21,
    output supply1 id_22,
    input tri id_23,
    input wor id_24,
    output tri1 id_25,
    input tri id_26,
    input wand id_27
);
  always @(posedge !id_17) begin
    id_5 <= id_17;
    id_2 <= id_12;
  end
  module_0(
      id_8,
      id_25,
      id_16,
      id_1,
      id_9,
      id_21,
      id_3,
      id_20,
      id_25,
      id_26,
      id_16,
      id_23,
      id_25,
      id_11,
      id_14,
      id_22,
      id_10,
      id_9,
      id_10,
      id_24,
      id_0,
      id_26,
      id_25,
      id_11,
      id_10,
      id_15,
      id_23,
      id_19
  );
endmodule
