{
    "vcs_paramclassrepository": [
        "vcs_paramclassrepository",
        "hEeZs",
        "module",
        1
    ],
    "_vcs_unit__3376882773": [
        "_vcs_unit__3376882773",
        "uqyi3",
        "module",
        2
    ],
    "std": [
        "std",
        "reYIK",
        "module",
        3
    ],
    "fpnew_pkg": [
        "fpnew_pkg",
        "ZPW3s",
        "module",
        4
    ],
    "apu_core_package": [
        "apu_core_package",
        "Fq0Mw",
        "module",
        5
    ],
    "riscv_defines": [
        "riscv_defines",
        "v4i4f",
        "module",
        6
    ],
    "riscv_tracer_defines": [
        "riscv_tracer_defines",
        "UeRZz",
        "module",
        7
    ],
    "perturbation_defines": [
        "perturbation_defines",
        "yGwTP",
        "module",
        8
    ],
    "riscv_if_stage_0000": [
        "riscv_if_stage_0000",
        "xdqYt",
        "module",
        9
    ],
    "riscv_tracer": [
        "riscv_tracer",
        "q3cYH",
        "module",
        10
    ],
    "cluster_clock_gating": [
        "cluster_clock_gating",
        "e9SnP",
        "module",
        11
    ],
    "riscv_load_store_unit": [
        "riscv_load_store_unit",
        "vJx9P",
        "module",
        12
    ],
    "riscv_cs_registers_0000": [
        "riscv_cs_registers_0000",
        "Fq5Ah",
        "module",
        13
    ],
    "riscv_hwloop_regs_0000": [
        "riscv_hwloop_regs_0000",
        "SCkgK",
        "module",
        14
    ],
    "riscv_mult_0000": [
        "riscv_mult_0000",
        "bUZ0j",
        "module",
        15
    ],
    "cv32e40p_clock_gate": [
        "cv32e40p_clock_gate",
        "YvbNL",
        "module",
        16
    ],
    "riscv_int_controller_0000": [
        "riscv_int_controller_0000",
        "nxH4I",
        "module",
        17
    ],
    "riscv_ex_stage_0000": [
        "riscv_ex_stage_0000",
        "G7L5m",
        "module",
        18
    ],
    "riscv_alu_basic": [
        "riscv_alu_basic",
        "DfEDL",
        "module",
        19
    ],
    "riscv_random_stall": [
        "riscv_random_stall",
        "kk3bi",
        "module",
        20
    ],
    "riscv_random_interrupt_generator": [
        "riscv_random_interrupt_generator",
        "BW7Iv",
        "module",
        21
    ],
    "tb_top": [
        "tb_top",
        "jdPWL",
        "module",
        22
    ],
    "mm_ram": [
        "mm_ram",
        "e3nAx",
        "module",
        23
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        24
    ]
}