/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module tester_rom (
        input wire [3:0] address,
        output reg [31:0] bin
    );
    localparam logic [31:0][31:0] DATA = {{32'h3, 32'h0, 32'h5, 32'h6, 32'h7fffffff, 32'h7fffffff, 32'h7, 32'h0, 32'h0, 32'h7, 32'ha, 32'h0, 32'hc, 32'h1, 32'hfffffff8, 32'h2, 32'hfffffff8, 32'hfffffffe, 32'hf, 32'h0, 32'hf, 32'h0, 32'hf, 32'h0, 32'hf, 32'hf, 32'hf, 32'h0, 32'hf, 32'h0, 32'hf, 32'hf}};
    always @* begin
        bin = DATA[address];
    end
    
    
endmodule