Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/components/mem16x1k_block/work/mem16x1k_block_tb_0_isim_beh.exe -prj D:/components/mem16x1k_block/work/mem16x1k_block_tb_0_beh.prj work.mem16x1k_block_tb_0 work.glbl 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/components/mem16x1k_block/work/../ipcore_dir/mem16x1k_block.v" into library work
Analyzing Verilog file "D:/components/mem16x1k_block/work/../mem16x1k_block_tb_0.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V4_2_output_stage(C_...
Compiling module BLK_MEM_GEN_V4_2_softecc_output_...
Compiling module BLK_MEM_GEN_V4_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V4_2(C_FAMILY="spart...
Compiling module mem16x1k_block
Compiling module mem16x1k_block_tb_0
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable D:/components/mem16x1k_block/work/mem16x1k_block_tb_0_isim_beh.exe
Fuse Memory Usage: 32700 KB
Fuse CPU Usage: 389 ms
