add x1, x1, #0xd94, lsl #0
sub x2, x2, #0x3c6, lsl #0
bics x30, x1, x2, ror #46
and x0, x0, x0
