<module name="SMS0_TIFS_CBASS_0_CBASS_FW" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_0_control" offset="0x0" width="32" description="The FW Region 0 Control Register defines the control fields for the target Irom.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_0_permission_0" offset="0x4" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Irom.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_0_start_address_l" offset="0x10" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Irom.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278528" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_0_start_address_h" offset="0x14" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Irom.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_0_end_address_l" offset="0x18" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Irom.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278591" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_0_end_address_h" offset="0x1C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Irom.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_1_control" offset="0x20" width="32" description="The FW Region 1 Control Register defines the control fields for the target Irom.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_1_permission_0" offset="0x24" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Irom.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_1_start_address_l" offset="0x30" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Irom.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_1_start_address_h" offset="0x34" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Irom.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_1_end_address_l" offset="0x38" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Irom.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_rom_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_rom_fw_region_1_end_address_h" offset="0x3C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Irom.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_control" offset="0x400" width="32" description="The FW Region 0 Control Register defines the control fields for the target Isram0.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_permission_0" offset="0x404" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Isram0.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_permission_1" offset="0x408" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Isram0.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_permission_2" offset="0x40C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Isram0.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_start_address_l" offset="0x410" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278592" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_start_address_h" offset="0x414" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_end_address_l" offset="0x418" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278623" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_0_end_address_h" offset="0x41C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_control" offset="0x420" width="32" description="The FW Region 1 Control Register defines the control fields for the target Isram0.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_permission_0" offset="0x424" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Isram0.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_permission_1" offset="0x428" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target Isram0.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_permission_2" offset="0x42C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target Isram0.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_start_address_l" offset="0x430" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_start_address_h" offset="0x434" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_end_address_l" offset="0x438" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_1_end_address_h" offset="0x43C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_control" offset="0x440" width="32" description="The FW Region 2 Control Register defines the control fields for the target Isram0.slv region 2 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_permission_0" offset="0x444" width="32" description="The FW Region 2 Permission 0 Register defines the permissions for the target Isram0.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_permission_1" offset="0x448" width="32" description="The FW Region 2 Permission 1 Register defines the permissions for the target Isram0.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_permission_2" offset="0x44C" width="32" description="The FW Region 2 Permission 2 Register defines the permissions for the target Isram0.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_start_address_l" offset="0x450" width="32" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_start_address_h" offset="0x454" width="32" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_end_address_l" offset="0x458" width="32" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_2_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_2_end_address_h" offset="0x45C" width="32" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_control" offset="0x460" width="32" description="The FW Region 3 Control Register defines the control fields for the target Isram0.slv region 3 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_permission_0" offset="0x464" width="32" description="The FW Region 3 Permission 0 Register defines the permissions for the target Isram0.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_permission_1" offset="0x468" width="32" description="The FW Region 3 Permission 1 Register defines the permissions for the target Isram0.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_permission_2" offset="0x46C" width="32" description="The FW Region 3 Permission 2 Register defines the permissions for the target Isram0.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_start_address_l" offset="0x470" width="32" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_start_address_h" offset="0x474" width="32" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_end_address_l" offset="0x478" width="32" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_3_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_3_end_address_h" offset="0x47C" width="32" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_control" offset="0x480" width="32" description="The FW Region 4 Control Register defines the control fields for the target Isram0.slv region 4 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_permission_0" offset="0x484" width="32" description="The FW Region 4 Permission 0 Register defines the permissions for the target Isram0.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_permission_1" offset="0x488" width="32" description="The FW Region 4 Permission 1 Register defines the permissions for the target Isram0.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_permission_2" offset="0x48C" width="32" description="The FW Region 4 Permission 2 Register defines the permissions for the target Isram0.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_start_address_l" offset="0x490" width="32" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_start_address_h" offset="0x494" width="32" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_end_address_l" offset="0x498" width="32" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_4_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_4_end_address_h" offset="0x49C" width="32" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_control" offset="0x4A0" width="32" description="The FW Region 5 Control Register defines the control fields for the target Isram0.slv region 5 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_permission_0" offset="0x4A4" width="32" description="The FW Region 5 Permission 0 Register defines the permissions for the target Isram0.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_permission_1" offset="0x4A8" width="32" description="The FW Region 5 Permission 1 Register defines the permissions for the target Isram0.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_permission_2" offset="0x4AC" width="32" description="The FW Region 5 Permission 2 Register defines the permissions for the target Isram0.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_start_address_l" offset="0x4B0" width="32" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_start_address_h" offset="0x4B4" width="32" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_end_address_l" offset="0x4B8" width="32" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_5_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_5_end_address_h" offset="0x4BC" width="32" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_control" offset="0x4C0" width="32" description="The FW Region 6 Control Register defines the control fields for the target Isram0.slv region 6 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_permission_0" offset="0x4C4" width="32" description="The FW Region 6 Permission 0 Register defines the permissions for the target Isram0.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_permission_1" offset="0x4C8" width="32" description="The FW Region 6 Permission 1 Register defines the permissions for the target Isram0.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_permission_2" offset="0x4CC" width="32" description="The FW Region 6 Permission 2 Register defines the permissions for the target Isram0.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_start_address_l" offset="0x4D0" width="32" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_start_address_h" offset="0x4D4" width="32" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_end_address_l" offset="0x4D8" width="32" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_6_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_6_end_address_h" offset="0x4DC" width="32" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_control" offset="0x4E0" width="32" description="The FW Region 7 Control Register defines the control fields for the target Isram0.slv region 7 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_permission_0" offset="0x4E4" width="32" description="The FW Region 7 Permission 0 Register defines the permissions for the target Isram0.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_permission_1" offset="0x4E8" width="32" description="The FW Region 7 Permission 1 Register defines the permissions for the target Isram0.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_permission_2" offset="0x4EC" width="32" description="The FW Region 7 Permission 2 Register defines the permissions for the target Isram0.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_start_address_l" offset="0x4F0" width="32" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_start_address_h" offset="0x4F4" width="32" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_end_address_l" offset="0x4F8" width="32" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_7_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_7_end_address_h" offset="0x4FC" width="32" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_control" offset="0x500" width="32" description="The FW Region 8 Control Register defines the control fields for the target Isram0.slv region 8 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_permission_0" offset="0x504" width="32" description="The FW Region 8 Permission 0 Register defines the permissions for the target Isram0.slv region 8 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_permission_1" offset="0x508" width="32" description="The FW Region 8 Permission 1 Register defines the permissions for the target Isram0.slv region 8 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_permission_2" offset="0x50C" width="32" description="The FW Region 8 Permission 2 Register defines the permissions for the target Isram0.slv region 8 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_start_address_l" offset="0x510" width="32" description="The FW Region 8 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 8 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_start_address_h" offset="0x514" width="32" description="The FW Region 8 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 8 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_end_address_l" offset="0x518" width="32" description="The FW Region 8 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 8 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_8_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_8_end_address_h" offset="0x51C" width="32" description="The FW Region 8 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 8 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_control" offset="0x520" width="32" description="The FW Region 9 Control Register defines the control fields for the target Isram0.slv region 9 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_permission_0" offset="0x524" width="32" description="The FW Region 9 Permission 0 Register defines the permissions for the target Isram0.slv region 9 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_permission_1" offset="0x528" width="32" description="The FW Region 9 Permission 1 Register defines the permissions for the target Isram0.slv region 9 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_permission_2" offset="0x52C" width="32" description="The FW Region 9 Permission 2 Register defines the permissions for the target Isram0.slv region 9 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_start_address_l" offset="0x530" width="32" description="The FW Region 9 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 9 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_start_address_h" offset="0x534" width="32" description="The FW Region 9 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 9 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_end_address_l" offset="0x538" width="32" description="The FW Region 9 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 9 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_9_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_9_end_address_h" offset="0x53C" width="32" description="The FW Region 9 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 9 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_control" offset="0x540" width="32" description="The FW Region 10 Control Register defines the control fields for the target Isram0.slv region 10 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_permission_0" offset="0x544" width="32" description="The FW Region 10 Permission 0 Register defines the permissions for the target Isram0.slv region 10 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_permission_1" offset="0x548" width="32" description="The FW Region 10 Permission 1 Register defines the permissions for the target Isram0.slv region 10 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_permission_2" offset="0x54C" width="32" description="The FW Region 10 Permission 2 Register defines the permissions for the target Isram0.slv region 10 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_start_address_l" offset="0x550" width="32" description="The FW Region 10 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 10 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_start_address_h" offset="0x554" width="32" description="The FW Region 10 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 10 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_end_address_l" offset="0x558" width="32" description="The FW Region 10 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 10 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_10_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_10_end_address_h" offset="0x55C" width="32" description="The FW Region 10 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 10 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_control" offset="0x560" width="32" description="The FW Region 11 Control Register defines the control fields for the target Isram0.slv region 11 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_permission_0" offset="0x564" width="32" description="The FW Region 11 Permission 0 Register defines the permissions for the target Isram0.slv region 11 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_permission_1" offset="0x568" width="32" description="The FW Region 11 Permission 1 Register defines the permissions for the target Isram0.slv region 11 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_permission_2" offset="0x56C" width="32" description="The FW Region 11 Permission 2 Register defines the permissions for the target Isram0.slv region 11 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_start_address_l" offset="0x570" width="32" description="The FW Region 11 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 11 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_start_address_h" offset="0x574" width="32" description="The FW Region 11 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 11 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_end_address_l" offset="0x578" width="32" description="The FW Region 11 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 11 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_11_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_11_end_address_h" offset="0x57C" width="32" description="The FW Region 11 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 11 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_control" offset="0x580" width="32" description="The FW Region 12 Control Register defines the control fields for the target Isram0.slv region 12 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_permission_0" offset="0x584" width="32" description="The FW Region 12 Permission 0 Register defines the permissions for the target Isram0.slv region 12 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_permission_1" offset="0x588" width="32" description="The FW Region 12 Permission 1 Register defines the permissions for the target Isram0.slv region 12 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_permission_2" offset="0x58C" width="32" description="The FW Region 12 Permission 2 Register defines the permissions for the target Isram0.slv region 12 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_start_address_l" offset="0x590" width="32" description="The FW Region 12 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 12 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_start_address_h" offset="0x594" width="32" description="The FW Region 12 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 12 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_end_address_l" offset="0x598" width="32" description="The FW Region 12 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 12 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_12_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_12_end_address_h" offset="0x59C" width="32" description="The FW Region 12 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 12 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_control" offset="0x5A0" width="32" description="The FW Region 13 Control Register defines the control fields for the target Isram0.slv region 13 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_permission_0" offset="0x5A4" width="32" description="The FW Region 13 Permission 0 Register defines the permissions for the target Isram0.slv region 13 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_permission_1" offset="0x5A8" width="32" description="The FW Region 13 Permission 1 Register defines the permissions for the target Isram0.slv region 13 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_permission_2" offset="0x5AC" width="32" description="The FW Region 13 Permission 2 Register defines the permissions for the target Isram0.slv region 13 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_start_address_l" offset="0x5B0" width="32" description="The FW Region 13 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 13 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_start_address_h" offset="0x5B4" width="32" description="The FW Region 13 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 13 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_end_address_l" offset="0x5B8" width="32" description="The FW Region 13 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 13 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_13_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_13_end_address_h" offset="0x5BC" width="32" description="The FW Region 13 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 13 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_control" offset="0x5C0" width="32" description="The FW Region 14 Control Register defines the control fields for the target Isram0.slv region 14 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_permission_0" offset="0x5C4" width="32" description="The FW Region 14 Permission 0 Register defines the permissions for the target Isram0.slv region 14 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_permission_1" offset="0x5C8" width="32" description="The FW Region 14 Permission 1 Register defines the permissions for the target Isram0.slv region 14 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_permission_2" offset="0x5CC" width="32" description="The FW Region 14 Permission 2 Register defines the permissions for the target Isram0.slv region 14 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_start_address_l" offset="0x5D0" width="32" description="The FW Region 14 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 14 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_start_address_h" offset="0x5D4" width="32" description="The FW Region 14 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 14 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_end_address_l" offset="0x5D8" width="32" description="The FW Region 14 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 14 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_14_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_14_end_address_h" offset="0x5DC" width="32" description="The FW Region 14 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 14 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_control" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_control" offset="0x5E0" width="32" description="The FW Region 15 Control Register defines the control fields for the target Isram0.slv region 15 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_permission_0" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_permission_0" offset="0x5E4" width="32" description="The FW Region 15 Permission 0 Register defines the permissions for the target Isram0.slv region 15 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_permission_1" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_permission_1" offset="0x5E8" width="32" description="The FW Region 15 Permission 1 Register defines the permissions for the target Isram0.slv region 15 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_permission_2" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_permission_2" offset="0x5EC" width="32" description="The FW Region 15 Permission 2 Register defines the permissions for the target Isram0.slv region 15 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_start_address_l" offset="0x5F0" width="32" description="The FW Region 15 Start Address Low Register defines the start address bits 31 to 0 for the target Isram0.slv region 15 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_start_address_h" offset="0x5F4" width="32" description="The FW Region 15 Start Address High Register defines the start address bits 47 to 32 for the target Isram0.slv region 15 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_end_address_l" offset="0x5F8" width="32" description="The FW Region 15 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram0.slv region 15 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram0_fw_region_15_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram0_fw_region_15_end_address_h" offset="0x5FC" width="32" description="The FW Region 15 End Address High Register defines the end address bits 47 to 32 to include for the target Isram0.slv region 15 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_control" offset="0x800" width="32" description="The FW Region 0 Control Register defines the control fields for the target Isram1.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_permission_0" offset="0x804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Isram1.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_permission_1" offset="0x808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Isram1.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_permission_2" offset="0x80C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Isram1.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_start_address_l" offset="0x810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278624" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_start_address_h" offset="0x814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_end_address_l" offset="0x818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278635" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_0_end_address_h" offset="0x81C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_control" offset="0x820" width="32" description="The FW Region 1 Control Register defines the control fields for the target Isram1.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_permission_0" offset="0x824" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Isram1.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_permission_1" offset="0x828" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target Isram1.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_permission_2" offset="0x82C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target Isram1.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_start_address_l" offset="0x830" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_start_address_h" offset="0x834" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_end_address_l" offset="0x838" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_1_end_address_h" offset="0x83C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_control" offset="0x840" width="32" description="The FW Region 2 Control Register defines the control fields for the target Isram1.slv region 2 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_permission_0" offset="0x844" width="32" description="The FW Region 2 Permission 0 Register defines the permissions for the target Isram1.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_permission_1" offset="0x848" width="32" description="The FW Region 2 Permission 1 Register defines the permissions for the target Isram1.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_permission_2" offset="0x84C" width="32" description="The FW Region 2 Permission 2 Register defines the permissions for the target Isram1.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_start_address_l" offset="0x850" width="32" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_start_address_h" offset="0x854" width="32" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_end_address_l" offset="0x858" width="32" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_2_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_2_end_address_h" offset="0x85C" width="32" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_control" offset="0x860" width="32" description="The FW Region 3 Control Register defines the control fields for the target Isram1.slv region 3 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_permission_0" offset="0x864" width="32" description="The FW Region 3 Permission 0 Register defines the permissions for the target Isram1.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_permission_1" offset="0x868" width="32" description="The FW Region 3 Permission 1 Register defines the permissions for the target Isram1.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_permission_2" offset="0x86C" width="32" description="The FW Region 3 Permission 2 Register defines the permissions for the target Isram1.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_start_address_l" offset="0x870" width="32" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_start_address_h" offset="0x874" width="32" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_end_address_l" offset="0x878" width="32" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_3_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_3_end_address_h" offset="0x87C" width="32" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_control" offset="0x880" width="32" description="The FW Region 4 Control Register defines the control fields for the target Isram1.slv region 4 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_permission_0" offset="0x884" width="32" description="The FW Region 4 Permission 0 Register defines the permissions for the target Isram1.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_permission_1" offset="0x888" width="32" description="The FW Region 4 Permission 1 Register defines the permissions for the target Isram1.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_permission_2" offset="0x88C" width="32" description="The FW Region 4 Permission 2 Register defines the permissions for the target Isram1.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_start_address_l" offset="0x890" width="32" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_start_address_h" offset="0x894" width="32" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_end_address_l" offset="0x898" width="32" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_4_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_4_end_address_h" offset="0x89C" width="32" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_control" offset="0x8A0" width="32" description="The FW Region 5 Control Register defines the control fields for the target Isram1.slv region 5 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_permission_0" offset="0x8A4" width="32" description="The FW Region 5 Permission 0 Register defines the permissions for the target Isram1.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_permission_1" offset="0x8A8" width="32" description="The FW Region 5 Permission 1 Register defines the permissions for the target Isram1.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_permission_2" offset="0x8AC" width="32" description="The FW Region 5 Permission 2 Register defines the permissions for the target Isram1.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_start_address_l" offset="0x8B0" width="32" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_start_address_h" offset="0x8B4" width="32" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_end_address_l" offset="0x8B8" width="32" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_5_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_5_end_address_h" offset="0x8BC" width="32" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_control" offset="0x8C0" width="32" description="The FW Region 6 Control Register defines the control fields for the target Isram1.slv region 6 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_permission_0" offset="0x8C4" width="32" description="The FW Region 6 Permission 0 Register defines the permissions for the target Isram1.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_permission_1" offset="0x8C8" width="32" description="The FW Region 6 Permission 1 Register defines the permissions for the target Isram1.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_permission_2" offset="0x8CC" width="32" description="The FW Region 6 Permission 2 Register defines the permissions for the target Isram1.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_start_address_l" offset="0x8D0" width="32" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_start_address_h" offset="0x8D4" width="32" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_end_address_l" offset="0x8D8" width="32" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_6_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_6_end_address_h" offset="0x8DC" width="32" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_control" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_control" offset="0x8E0" width="32" description="The FW Region 7 Control Register defines the control fields for the target Isram1.slv region 7 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_permission_0" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_permission_0" offset="0x8E4" width="32" description="The FW Region 7 Permission 0 Register defines the permissions for the target Isram1.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_permission_1" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_permission_1" offset="0x8E8" width="32" description="The FW Region 7 Permission 1 Register defines the permissions for the target Isram1.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_permission_2" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_permission_2" offset="0x8EC" width="32" description="The FW Region 7 Permission 2 Register defines the permissions for the target Isram1.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_start_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_start_address_l" offset="0x8F0" width="32" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the target Isram1.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_start_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_start_address_h" offset="0x8F4" width="32" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the target Isram1.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_end_address_l" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_end_address_l" offset="0x8F8" width="32" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the target Isram1.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sram1_fw_region_7_end_address_h" acronym="TIFS_CBASS_FW_REGS_sram1_fw_region_7_end_address_h" offset="0x8FC" width="32" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the target Isram1.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_control" offset="0x4000" width="32" description="The FW Region 0 Control Register defines the control fields for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_permission_0" offset="0x4004" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_permission_1" offset="0x4008" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_permission_2" offset="0x400C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_start_address_l" offset="0x4010" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278832" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_start_address_h" offset="0x4014" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_end_address_l" offset="0x4018" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278833" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ipcfg_s_fw_region_0_end_address_h" offset="0x401C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Ipcfg.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_control" offset="0x6000" width="32" description="The FW Region 0 Control Register defines the control fields for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_permission_0" offset="0x6004" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_permission_1" offset="0x6008" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_permission_2" offset="0x600C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_start_address_l" offset="0x6010" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278835" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_start_address_h" offset="0x6014" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_end_address_l" offset="0x6018" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278835" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_timer_cfg_vbp_fw_region_0_end_address_h" offset="0x601C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Itimer1.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_control" offset="0x6400" width="32" description="The FW Region 0 Control Register defines the control fields for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_permission_0" offset="0x6404" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_permission_1" offset="0x6408" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_permission_2" offset="0x640C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_start_address_l" offset="0x6410" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278836" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_start_address_h" offset="0x6414" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_end_address_l" offset="0x6418" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278836" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_timer1_cfg_vbp_fw_region_0_end_address_h" offset="0x641C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Itimer2.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_control" offset="0x8000" width="32" description="The FW Region 0 Control Register defines the control fields for the target Iwdt.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_permission_0" offset="0x8004" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Iwdt.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_permission_1" offset="0x8008" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Iwdt.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_permission_2" offset="0x800C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Iwdt.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_start_address_l" offset="0x8010" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Iwdt.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278837" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_start_address_h" offset="0x8014" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Iwdt.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_end_address_l" offset="0x8018" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Iwdt.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278837" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iwdt_s_fw_region_0_end_address_h" offset="0x801C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Iwdt.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_control" offset="0x8400" width="32" description="The FW Region 0 Control Register defines the control fields for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_permission_0" offset="0x8404" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_permission_1" offset="0x8408" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_permission_2" offset="0x840C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_start_address_l" offset="0x8410" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278837" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_start_address_h" offset="0x8414" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_end_address_l" offset="0x8418" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x278837" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iwdt_ctrl_s_fw_region_0_end_address_h" offset="0x841C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Iwdt_ctrl.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_control" offset="0xA000" width="32" description="The FW Region 0 Control Register defines the control fields for the target Irat.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_permission_0" offset="0xA004" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Irat.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_permission_1" offset="0xA008" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Irat.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_permission_2" offset="0xA00C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Irat.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_start_address_l" offset="0xA010" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Irat.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279040" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_start_address_h" offset="0xA014" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Irat.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_end_address_l" offset="0xA018" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Irat.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279040" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Irat_s_fw_region_0_end_address_h" offset="0xA01C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Irat.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_control" offset="0xC800" width="32" description="The FW Region 0 Control Register defines the control fields for the target Iecc.cfg region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_permission_0" offset="0xC804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Iecc.cfg region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_permission_1" offset="0xC808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Iecc.cfg region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_permission_2" offset="0xC80C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Iecc.cfg region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_start_address_l" offset="0xC810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Iecc.cfg region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x276224" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_start_address_h" offset="0xC814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Iecc.cfg region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_end_address_l" offset="0xC818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Iecc.cfg region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x276224" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_0_end_address_h" offset="0xC81C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Iecc.cfg region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_control" offset="0xC820" width="32" description="The FW Region 1 Control Register defines the control fields for the target Iecc.cfg region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_permission_0" offset="0xC824" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Iecc.cfg region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_permission_1" offset="0xC828" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target Iecc.cfg region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_permission_2" offset="0xC82C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target Iecc.cfg region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_start_address_l" offset="0xC830" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Iecc.cfg region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_start_address_h" offset="0xC834" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Iecc.cfg region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_end_address_l" offset="0xC838" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Iecc.cfg region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iecc_s_fw_region_1_end_address_h" offset="0xC83C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Iecc.cfg region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_control" offset="0x10000" width="32" description="The FW Region 0 Control Register defines the control fields for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_permission_0" offset="0x10004" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_permission_1" offset="0x10008" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_permission_2" offset="0x1000C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_start_address_l" offset="0x10010" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279088" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_start_address_h" offset="0x10014" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_end_address_l" offset="0x10018" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279088" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Isecdbg_s_fw_region_0_end_address_h" offset="0x1001C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Isecdbg.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_control" offset="0x10800" width="32" description="The FW Region 0 Control Register defines the control fields for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_permission_0" offset="0x10804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_permission_1" offset="0x10808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_permission_2" offset="0x1080C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_start_address_l" offset="0x10810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279090" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_start_address_h" offset="0x10814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_end_address_l" offset="0x10818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279090" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Idbg_auth_s_fw_region_0_end_address_h" offset="0x1081C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Idbg_auth.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_control" offset="0x11800" width="32" description="The FW Region 0 Control Register defines the control fields for the target Iseckey.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_permission_0" offset="0x11804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Iseckey.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_permission_1" offset="0x11808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Iseckey.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_permission_2" offset="0x1180C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Iseckey.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_start_address_l" offset="0x11810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Iseckey.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279092" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_start_address_h" offset="0x11814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Iseckey.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_end_address_l" offset="0x11818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Iseckey.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279095" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_0_end_address_h" offset="0x1181C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Iseckey.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_control" offset="0x11820" width="32" description="The FW Region 1 Control Register defines the control fields for the target Iseckey.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_permission_0" offset="0x11824" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Iseckey.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_permission_1" offset="0x11828" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target Iseckey.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_permission_2" offset="0x1182C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target Iseckey.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_start_address_l" offset="0x11830" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Iseckey.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_start_address_h" offset="0x11834" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Iseckey.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_end_address_l" offset="0x11838" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Iseckey.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iseckey_s_fw_region_1_end_address_h" offset="0x1183C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Iseckey.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_control" offset="0x14000" width="32" description="The FW Region 0 Control Register defines the control fields for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_permission_0" offset="0x14004" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_permission_1" offset="0x14008" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_permission_2" offset="0x1400C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_start_address_l" offset="0x14010" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279096" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_start_address_h" offset="0x14014" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_end_address_l" offset="0x14018" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279096" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_timer2_cfg_vbp_fw_region_0_end_address_h" offset="0x1401C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Itimer3.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_control" offset="0x14400" width="32" description="The FW Region 0 Control Register defines the control fields for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_permission_0" offset="0x14404" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_permission_1" offset="0x14408" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_permission_2" offset="0x1440C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_start_address_l" offset="0x14410" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279097" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_start_address_h" offset="0x14414" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_end_address_l" offset="0x14418" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279097" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_timer3_cfg_vbp_fw_region_0_end_address_h" offset="0x1441C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Itimer4.timer_cfg_vbp region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_control" offset="0x16800" width="32" description="The FW Region 0 Control Register defines the control fields for the target Iaes.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_permission_0" offset="0x16804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Iaes.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_permission_1" offset="0x16808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Iaes.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_permission_2" offset="0x1680C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Iaes.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_start_address_l" offset="0x16810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Iaes.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279100" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_start_address_h" offset="0x16814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Iaes.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_end_address_l" offset="0x16818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Iaes.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x279101" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_0_end_address_h" offset="0x1681C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Iaes.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_control" offset="0x16820" width="32" description="The FW Region 1 Control Register defines the control fields for the target Iaes.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_permission_0" offset="0x16824" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Iaes.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_permission_1" offset="0x16828" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target Iaes.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_permission_2" offset="0x1682C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target Iaes.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_start_address_l" offset="0x16830" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Iaes.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_start_address_h" offset="0x16834" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Iaes.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_end_address_l" offset="0x16838" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Iaes.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_Iaes_s_fw_region_1_end_address_h" offset="0x1683C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Iaes.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_control" offset="0x1F800" width="32" description="The FW Region 0 Control Register defines the control fields for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_permission_0" offset="0x1F804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_permission_1" offset="0x1F808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_permission_2" offset="0x1F80C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_start_address_l" offset="0x1F810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x280576" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_start_address_h" offset="0x1F814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_end_address_l" offset="0x1F818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x282623" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_0_end_address_h" offset="0x1F81C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_control" offset="0x1F820" width="32" description="The FW Region 1 Control Register defines the control fields for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_permission_0" offset="0x1F824" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_permission_1" offset="0x1F828" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_permission_2" offset="0x1F82C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_start_address_l" offset="0x1F830" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x276226" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_start_address_h" offset="0x1F834" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_end_address_l" offset="0x1F838" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x276226" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_1_end_address_h" offset="0x1F83C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_control" offset="0x1F840" width="32" description="The FW Region 2 Control Register defines the control fields for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_permission_0" offset="0x1F844" width="32" description="The FW Region 2 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_permission_1" offset="0x1F848" width="32" description="The FW Region 2 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_permission_2" offset="0x1F84C" width="32" description="The FW Region 2 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_start_address_l" offset="0x1F850" width="32" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_start_address_h" offset="0x1F854" width="32" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_end_address_l" offset="0x1F858" width="32" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_2_end_address_h" offset="0x1F85C" width="32" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_control" offset="0x1F860" width="32" description="The FW Region 3 Control Register defines the control fields for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_permission_0" offset="0x1F864" width="32" description="The FW Region 3 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_permission_1" offset="0x1F868" width="32" description="The FW Region 3 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_permission_2" offset="0x1F86C" width="32" description="The FW Region 3 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_start_address_l" offset="0x1F870" width="32" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_start_address_h" offset="0x1F874" width="32" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_end_address_l" offset="0x1F878" width="32" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_3_end_address_h" offset="0x1F87C" width="32" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_control" offset="0x1F880" width="32" description="The FW Region 4 Control Register defines the control fields for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_permission_0" offset="0x1F884" width="32" description="The FW Region 4 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_permission_1" offset="0x1F888" width="32" description="The FW Region 4 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_permission_2" offset="0x1F88C" width="32" description="The FW Region 4 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_start_address_l" offset="0x1F890" width="32" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_start_address_h" offset="0x1F894" width="32" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_end_address_l" offset="0x1F898" width="32" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_4_end_address_h" offset="0x1F89C" width="32" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_control" offset="0x1F8A0" width="32" description="The FW Region 5 Control Register defines the control fields for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_permission_0" offset="0x1F8A4" width="32" description="The FW Region 5 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_permission_1" offset="0x1F8A8" width="32" description="The FW Region 5 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_permission_2" offset="0x1F8AC" width="32" description="The FW Region 5 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_start_address_l" offset="0x1F8B0" width="32" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_start_address_h" offset="0x1F8B4" width="32" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_end_address_l" offset="0x1F8B8" width="32" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_5_end_address_h" offset="0x1F8BC" width="32" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_control" offset="0x1F8C0" width="32" description="The FW Region 6 Control Register defines the control fields for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_permission_0" offset="0x1F8C4" width="32" description="The FW Region 6 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_permission_1" offset="0x1F8C8" width="32" description="The FW Region 6 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_permission_2" offset="0x1F8CC" width="32" description="The FW Region 6 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_start_address_l" offset="0x1F8D0" width="32" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_start_address_h" offset="0x1F8D4" width="32" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_end_address_l" offset="0x1F8D8" width="32" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_6_end_address_h" offset="0x1F8DC" width="32" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_control" offset="0x1F8E0" width="32" description="The FW Region 7 Control Register defines the control fields for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_permission_0" offset="0x1F8E4" width="32" description="The FW Region 7 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_permission_1" offset="0x1F8E8" width="32" description="The FW Region 7 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_permission_2" offset="0x1F8EC" width="32" description="The FW Region 7 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_start_address_l" offset="0x1F8F0" width="32" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_start_address_h" offset="0x1F8F4" width="32" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_end_address_l" offset="0x1F8F8" width="32" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_7_end_address_h" offset="0x1F8FC" width="32" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_control" offset="0x1F900" width="32" description="The FW Region 8 Control Register defines the control fields for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_permission_0" offset="0x1F904" width="32" description="The FW Region 8 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_permission_1" offset="0x1F908" width="32" description="The FW Region 8 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_permission_2" offset="0x1F90C" width="32" description="The FW Region 8 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_start_address_l" offset="0x1F910" width="32" description="The FW Region 8 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_start_address_h" offset="0x1F914" width="32" description="The FW Region 8 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_end_address_l" offset="0x1F918" width="32" description="The FW Region 8 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_8_end_address_h" offset="0x1F91C" width="32" description="The FW Region 8 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 8 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_control" offset="0x1F920" width="32" description="The FW Region 9 Control Register defines the control fields for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_permission_0" offset="0x1F924" width="32" description="The FW Region 9 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_permission_1" offset="0x1F928" width="32" description="The FW Region 9 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_permission_2" offset="0x1F92C" width="32" description="The FW Region 9 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_start_address_l" offset="0x1F930" width="32" description="The FW Region 9 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_start_address_h" offset="0x1F934" width="32" description="The FW Region 9 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_end_address_l" offset="0x1F938" width="32" description="The FW Region 9 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_9_end_address_h" offset="0x1F93C" width="32" description="The FW Region 9 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 9 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_control" offset="0x1F940" width="32" description="The FW Region 10 Control Register defines the control fields for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_permission_0" offset="0x1F944" width="32" description="The FW Region 10 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_permission_1" offset="0x1F948" width="32" description="The FW Region 10 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_permission_2" offset="0x1F94C" width="32" description="The FW Region 10 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_start_address_l" offset="0x1F950" width="32" description="The FW Region 10 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_start_address_h" offset="0x1F954" width="32" description="The FW Region 10 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_end_address_l" offset="0x1F958" width="32" description="The FW Region 10 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_10_end_address_h" offset="0x1F95C" width="32" description="The FW Region 10 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 10 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_control" offset="0x1F960" width="32" description="The FW Region 11 Control Register defines the control fields for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_permission_0" offset="0x1F964" width="32" description="The FW Region 11 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_permission_1" offset="0x1F968" width="32" description="The FW Region 11 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_permission_2" offset="0x1F96C" width="32" description="The FW Region 11 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_start_address_l" offset="0x1F970" width="32" description="The FW Region 11 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_start_address_h" offset="0x1F974" width="32" description="The FW Region 11 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_end_address_l" offset="0x1F978" width="32" description="The FW Region 11 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_11_end_address_h" offset="0x1F97C" width="32" description="The FW Region 11 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 11 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_control" offset="0x1F980" width="32" description="The FW Region 12 Control Register defines the control fields for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_permission_0" offset="0x1F984" width="32" description="The FW Region 12 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_permission_1" offset="0x1F988" width="32" description="The FW Region 12 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_permission_2" offset="0x1F98C" width="32" description="The FW Region 12 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_start_address_l" offset="0x1F990" width="32" description="The FW Region 12 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_start_address_h" offset="0x1F994" width="32" description="The FW Region 12 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_end_address_l" offset="0x1F998" width="32" description="The FW Region 12 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_12_end_address_h" offset="0x1F99C" width="32" description="The FW Region 12 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 12 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_control" offset="0x1F9A0" width="32" description="The FW Region 13 Control Register defines the control fields for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_permission_0" offset="0x1F9A4" width="32" description="The FW Region 13 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_permission_1" offset="0x1F9A8" width="32" description="The FW Region 13 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_permission_2" offset="0x1F9AC" width="32" description="The FW Region 13 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_start_address_l" offset="0x1F9B0" width="32" description="The FW Region 13 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_start_address_h" offset="0x1F9B4" width="32" description="The FW Region 13 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_end_address_l" offset="0x1F9B8" width="32" description="The FW Region 13 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_13_end_address_h" offset="0x1F9BC" width="32" description="The FW Region 13 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 13 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_control" offset="0x1F9C0" width="32" description="The FW Region 14 Control Register defines the control fields for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_permission_0" offset="0x1F9C4" width="32" description="The FW Region 14 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_permission_1" offset="0x1F9C8" width="32" description="The FW Region 14 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_permission_2" offset="0x1F9CC" width="32" description="The FW Region 14 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_start_address_l" offset="0x1F9D0" width="32" description="The FW Region 14 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_start_address_h" offset="0x1F9D4" width="32" description="The FW Region 14 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_end_address_l" offset="0x1F9D8" width="32" description="The FW Region 14 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_14_end_address_h" offset="0x1F9DC" width="32" description="The FW Region 14 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 14 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_control" offset="0x1F9E0" width="32" description="The FW Region 15 Control Register defines the control fields for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_permission_0" offset="0x1F9E4" width="32" description="The FW Region 15 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_permission_1" offset="0x1F9E8" width="32" description="The FW Region 15 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_permission_2" offset="0x1F9EC" width="32" description="The FW Region 15 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_start_address_l" offset="0x1F9F0" width="32" description="The FW Region 15 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_start_address_h" offset="0x1F9F4" width="32" description="The FW Region 15 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_end_address_l" offset="0x1F9F8" width="32" description="The FW Region 15 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_15_end_address_h" offset="0x1F9FC" width="32" description="The FW Region 15 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 15 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_control" offset="0x1FA00" width="32" description="The FW Region 16 Control Register defines the control fields for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_permission_0" offset="0x1FA04" width="32" description="The FW Region 16 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_permission_1" offset="0x1FA08" width="32" description="The FW Region 16 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_permission_2" offset="0x1FA0C" width="32" description="The FW Region 16 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_start_address_l" offset="0x1FA10" width="32" description="The FW Region 16 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_start_address_h" offset="0x1FA14" width="32" description="The FW Region 16 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_end_address_l" offset="0x1FA18" width="32" description="The FW Region 16 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_16_end_address_h" offset="0x1FA1C" width="32" description="The FW Region 16 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 16 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_control" offset="0x1FA20" width="32" description="The FW Region 17 Control Register defines the control fields for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_permission_0" offset="0x1FA24" width="32" description="The FW Region 17 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_permission_1" offset="0x1FA28" width="32" description="The FW Region 17 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_permission_2" offset="0x1FA2C" width="32" description="The FW Region 17 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_start_address_l" offset="0x1FA30" width="32" description="The FW Region 17 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_start_address_h" offset="0x1FA34" width="32" description="The FW Region 17 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_end_address_l" offset="0x1FA38" width="32" description="The FW Region 17 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_17_end_address_h" offset="0x1FA3C" width="32" description="The FW Region 17 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 17 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_control" offset="0x1FA40" width="32" description="The FW Region 18 Control Register defines the control fields for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_permission_0" offset="0x1FA44" width="32" description="The FW Region 18 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_permission_1" offset="0x1FA48" width="32" description="The FW Region 18 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_permission_2" offset="0x1FA4C" width="32" description="The FW Region 18 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_start_address_l" offset="0x1FA50" width="32" description="The FW Region 18 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_start_address_h" offset="0x1FA54" width="32" description="The FW Region 18 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_end_address_l" offset="0x1FA58" width="32" description="The FW Region 18 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_18_end_address_h" offset="0x1FA5C" width="32" description="The FW Region 18 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 18 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_control" offset="0x1FA60" width="32" description="The FW Region 19 Control Register defines the control fields for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_permission_0" offset="0x1FA64" width="32" description="The FW Region 19 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_permission_1" offset="0x1FA68" width="32" description="The FW Region 19 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_permission_2" offset="0x1FA6C" width="32" description="The FW Region 19 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_start_address_l" offset="0x1FA70" width="32" description="The FW Region 19 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_start_address_h" offset="0x1FA74" width="32" description="The FW Region 19 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_end_address_l" offset="0x1FA78" width="32" description="The FW Region 19 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_19_end_address_h" offset="0x1FA7C" width="32" description="The FW Region 19 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 19 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_control" offset="0x1FA80" width="32" description="The FW Region 20 Control Register defines the control fields for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_permission_0" offset="0x1FA84" width="32" description="The FW Region 20 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_permission_1" offset="0x1FA88" width="32" description="The FW Region 20 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_permission_2" offset="0x1FA8C" width="32" description="The FW Region 20 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_start_address_l" offset="0x1FA90" width="32" description="The FW Region 20 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_start_address_h" offset="0x1FA94" width="32" description="The FW Region 20 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_end_address_l" offset="0x1FA98" width="32" description="The FW Region 20 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_20_end_address_h" offset="0x1FA9C" width="32" description="The FW Region 20 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 20 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_control" offset="0x1FAA0" width="32" description="The FW Region 21 Control Register defines the control fields for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_permission_0" offset="0x1FAA4" width="32" description="The FW Region 21 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_permission_1" offset="0x1FAA8" width="32" description="The FW Region 21 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_permission_2" offset="0x1FAAC" width="32" description="The FW Region 21 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_start_address_l" offset="0x1FAB0" width="32" description="The FW Region 21 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_start_address_h" offset="0x1FAB4" width="32" description="The FW Region 21 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_end_address_l" offset="0x1FAB8" width="32" description="The FW Region 21 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_21_end_address_h" offset="0x1FABC" width="32" description="The FW Region 21 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 21 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_control" offset="0x1FAC0" width="32" description="The FW Region 22 Control Register defines the control fields for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_permission_0" offset="0x1FAC4" width="32" description="The FW Region 22 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_permission_1" offset="0x1FAC8" width="32" description="The FW Region 22 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_permission_2" offset="0x1FACC" width="32" description="The FW Region 22 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_start_address_l" offset="0x1FAD0" width="32" description="The FW Region 22 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_start_address_h" offset="0x1FAD4" width="32" description="The FW Region 22 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_end_address_l" offset="0x1FAD8" width="32" description="The FW Region 22 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_22_end_address_h" offset="0x1FADC" width="32" description="The FW Region 22 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 22 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_control" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_control" offset="0x1FAE0" width="32" description="The FW Region 23 Control Register defines the control fields for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_permission_0" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_permission_0" offset="0x1FAE4" width="32" description="The FW Region 23 Permission 0 Register defines the permissions for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_permission_1" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_permission_1" offset="0x1FAE8" width="32" description="The FW Region 23 Permission 1 Register defines the permissions for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_permission_2" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_permission_2" offset="0x1FAEC" width="32" description="The FW Region 23 Permission 2 Register defines the permissions for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_start_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_start_address_l" offset="0x1FAF0" width="32" description="The FW Region 23 Start Address Low Register defines the start address bits 31 to 0 for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_start_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_start_address_h" offset="0x1FAF4" width="32" description="The FW Region 23 Start Address High Register defines the start address bits 47 to 32 for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_end_address_l" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_end_address_l" offset="0x1FAF8" width="32" description="The FW Region 23 End Address Low Register defines the end address bits 31 to 0 to include for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_end_address_h" acronym="TIFS_CBASS_FW_REGS_sms_dmss_hsm_fw_region_23_end_address_h" offset="0x1FAFC" width="32" description="The FW Region 23 End Address High Register defines the end address bits 47 to 32 to include for the target sms_dmss_hsm.slv region 23 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_control" offset="0x1FC00" width="32" description="The FW Region 0 Control Register defines the control fields for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_permission_0" offset="0x1FC04" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_permission_1" offset="0x1FC08" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_permission_2" offset="0x1FC0C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_start_address_l" offset="0x1FC10" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x282624" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_start_address_h" offset="0x1FC14" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_end_address_l" offset="0x1FC18" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x286719" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_0_end_address_h" offset="0x1FC1C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_control" offset="0x1FC20" width="32" description="The FW Region 1 Control Register defines the control fields for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_permission_0" offset="0x1FC24" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_permission_1" offset="0x1FC28" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_permission_2" offset="0x1FC2C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_start_address_l" offset="0x1FC30" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_start_address_h" offset="0x1FC34" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_end_address_l" offset="0x1FC38" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_1_end_address_h" offset="0x1FC3C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_control" offset="0x1FC40" width="32" description="The FW Region 2 Control Register defines the control fields for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_permission_0" offset="0x1FC44" width="32" description="The FW Region 2 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_permission_1" offset="0x1FC48" width="32" description="The FW Region 2 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_permission_2" offset="0x1FC4C" width="32" description="The FW Region 2 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_start_address_l" offset="0x1FC50" width="32" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_start_address_h" offset="0x1FC54" width="32" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_end_address_l" offset="0x1FC58" width="32" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_2_end_address_h" offset="0x1FC5C" width="32" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 2 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_control" offset="0x1FC60" width="32" description="The FW Region 3 Control Register defines the control fields for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_permission_0" offset="0x1FC64" width="32" description="The FW Region 3 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_permission_1" offset="0x1FC68" width="32" description="The FW Region 3 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_permission_2" offset="0x1FC6C" width="32" description="The FW Region 3 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_start_address_l" offset="0x1FC70" width="32" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_start_address_h" offset="0x1FC74" width="32" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_end_address_l" offset="0x1FC78" width="32" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_3_end_address_h" offset="0x1FC7C" width="32" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 3 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_control" offset="0x1FC80" width="32" description="The FW Region 4 Control Register defines the control fields for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_permission_0" offset="0x1FC84" width="32" description="The FW Region 4 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_permission_1" offset="0x1FC88" width="32" description="The FW Region 4 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_permission_2" offset="0x1FC8C" width="32" description="The FW Region 4 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_start_address_l" offset="0x1FC90" width="32" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_start_address_h" offset="0x1FC94" width="32" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_end_address_l" offset="0x1FC98" width="32" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_4_end_address_h" offset="0x1FC9C" width="32" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 4 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_control" offset="0x1FCA0" width="32" description="The FW Region 5 Control Register defines the control fields for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_permission_0" offset="0x1FCA4" width="32" description="The FW Region 5 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_permission_1" offset="0x1FCA8" width="32" description="The FW Region 5 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_permission_2" offset="0x1FCAC" width="32" description="The FW Region 5 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_start_address_l" offset="0x1FCB0" width="32" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_start_address_h" offset="0x1FCB4" width="32" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_end_address_l" offset="0x1FCB8" width="32" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_5_end_address_h" offset="0x1FCBC" width="32" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 5 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_control" offset="0x1FCC0" width="32" description="The FW Region 6 Control Register defines the control fields for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_permission_0" offset="0x1FCC4" width="32" description="The FW Region 6 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_permission_1" offset="0x1FCC8" width="32" description="The FW Region 6 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_permission_2" offset="0x1FCCC" width="32" description="The FW Region 6 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_start_address_l" offset="0x1FCD0" width="32" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_start_address_h" offset="0x1FCD4" width="32" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_end_address_l" offset="0x1FCD8" width="32" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_6_end_address_h" offset="0x1FCDC" width="32" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 6 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_control" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_control" offset="0x1FCE0" width="32" description="The FW Region 7 Control Register defines the control fields for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_permission_0" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_permission_0" offset="0x1FCE4" width="32" description="The FW Region 7 Permission 0 Register defines the permissions for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_permission_1" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_permission_1" offset="0x1FCE8" width="32" description="The FW Region 7 Permission 1 Register defines the permissions for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_permission_2" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_permission_2" offset="0x1FCEC" width="32" description="The FW Region 7 Permission 2 Register defines the permissions for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_start_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_start_address_l" offset="0x1FCF0" width="32" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_start_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_start_address_h" offset="0x1FCF4" width="32" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_end_address_l" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_end_address_l" offset="0x1FCF8" width="32" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_end_address_h" acronym="TIFS_CBASS_FW_REGS_Ifwmgr_m_fw_region_7_end_address_h" offset="0x1FCFC" width="32" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the target Ifwmgr_int.slv region 7 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
</module>