; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -VPlanDriver -vplan-print-after-simplify-cfg -S -disable-output < %s 2>&1 | FileCheck %s

; Test check plain dump of a VPlan

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"

@N = common local_unnamed_addr global i32 0, align 4
@a = common local_unnamed_addr global [1024 x i32] zeroinitializer, align 16
@b = common local_unnamed_addr global [1024 x i32] zeroinitializer, align 16

; Function Attrs: noinline norecurse nounwind uwtable
define i32 @foo() local_unnamed_addr {
; CHECK-LABEL:  Print after simplify plain CFG
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]] (BP: NULL)
; CHECK-NEXT:    [[BB0:BB[0-9]+]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK:         [[BB1]] (BP: NULL) :
; CHECK-NEXT:     [[VP0:%.*]] = load i32* @N
; CHECK-NEXT:     [[VP1:%.*]] = sext [[VP0]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK:         [[BB2]] (BP: NULL) :
; CHECK-NEXT:     [[VP2:%.*]] = phi i64 0 [[VP3:%.*]]
; CHECK-NEXT:     [[VP4:%.*]] = getelementptr [1024 x i32]* @a i64 0 [[VP2]]
; CHECK-NEXT:     [[VP5:%.*]] = load [[VP4]]
; CHECK-NEXT:     [[VP6:%.*]] = getelementptr [1024 x i32]* @b i64 0 [[VP2]]
; CHECK-NEXT:     [[VP7:%.*]] = load [[VP6]]
; CHECK-NEXT:     [[VP8:%.*]] = icmp [[VP5]] [[VP7]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3:BB[0-9]+]]
; CHECK:         [[BB3]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:     Condition([[BB2]]): [[VP8]] = icmp [[VP5]] [[VP7]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB4:BB[0-9]+]]([[VP8]]), [[BB5:BB[0-9]+]](![[VP8]])
; CHECK:           [[BB4]] (BP: NULL) :
; CHECK-NEXT:       [[VP9:%.*]] = icmp [[VP5]] i32 16
; CHECK-NEXT:       [[VP10:%.*]] = mul [[VP7]] [[VP5]]
; CHECK-NEXT:       [[VP11:%.*]] = add [[VP7]] [[VP5]]
; CHECK-NEXT:       [[VP12:%.*]] = select [[VP9]] [[VP10]] i32 1
; CHECK-NEXT:       [[VP13:%.*]] = select [[VP9]] [[VP11]] i32 1
; CHECK-NEXT:       [[VP14:%.*]] = mul [[VP7]] [[VP7]]
; CHECK-NEXT:       [[VP15:%.*]] = mul [[VP5]] [[VP5]]
; CHECK-NEXT:      SUCCESSORS(1):[[BB5]]
; CHECK:         [[BB5]] (BP: NULL) :
; CHECK-NEXT:     [[VP16:%.*]] = phi [[VP14]] i32 0
; CHECK-NEXT:     [[VP17:%.*]] = phi [[VP15]] i32 0
; CHECK-NEXT:     [[VP18:%.*]] = phi [[VP12]] i32 1
; CHECK-NEXT:     [[VP19:%.*]] = phi [[VP13]] i32 1
; CHECK-NEXT:     [[VP20:%.*]] = mul [[VP18]] [[VP16]]
; CHECK-NEXT:     [[VP21:%.*]] = add [[VP20]] [[VP7]]
; CHECK-NEXT:     store [[VP21]] [[VP6]]
; CHECK-NEXT:     [[VP22:%.*]] = mul [[VP19]] [[VP17]]
; CHECK-NEXT:     [[VP23:%.*]] = add [[VP22]] [[VP5]]
; CHECK-NEXT:     store [[VP23]] [[VP4]]
; CHECK-NEXT:     [[VP3]] = add [[VP2]] i64 1
; CHECK-NEXT:     [[VP24:%.*]] = icmp [[VP3]] [[VP1]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6:BB[0-9]+]]
; CHECK:         [[BB6]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:     Condition([[BB5]]): [[VP24]] = icmp [[VP3]] [[VP1]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB2]]([[VP24]]), [[BB7:BB[0-9]+]](![[VP24]])
; CHECK:         [[BB7]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK:         [[BB8]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    END Block - no SUCCESSORS
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  tail call void @llvm.intel.directive(metadata !"DIR.OMP.SIMD")
  tail call void @llvm.intel.directive(metadata !"DIR.QUAL.LIST.END")
  br label %L1

L1:
  %0 = load i32, i32* @N, align 4
  %cmp54 = icmp sgt i32 %0, 0
  br i1 %cmp54, label %for.body.lr.ph, label %DIR.OMP.END.SIMD.1

for.body.lr.ph:                                   ; preds = %L1
  %1 = load i32, i32* @N, align 4
  %2 = sext i32 %1 to i64
  br label %for.body

for.body:                                         ; preds = %for.body.lr.ph, %if.end26
  %indvars.iv = phi i64 [ 0, %for.body.lr.ph ], [ %indvars.iv.next, %if.end26 ]
  %arrayidx = getelementptr inbounds [1024 x i32], [1024 x i32]* @a, i64 0, i64 %indvars.iv
  %3 = load i32, i32* %arrayidx, align 4
  %arrayidx2 = getelementptr inbounds [1024 x i32], [1024 x i32]* @b, i64 0, i64 %indvars.iv
  %4 = load i32, i32* %arrayidx2, align 4
  %cmp3 = icmp sgt i32 %3, %4
  br i1 %cmp3, label %if.then, label %if.end26

if.then:                                          ; preds = %for.body
  %cmp6 = icmp eq i32 %3, 16
  %mul = mul nsw i32 %4, %3
  %add = add nsw i32 %4, %3
  %5 = select i1 %cmp6, i32 %mul, i32 1
  %6 = select i1 %cmp6, i32 %add, i32 1
  %mul20 = mul nsw i32 %4, %4
  %mul25 = mul nsw i32 %3, %3
  br label %if.end26

if.end26:                                         ; preds = %if.then, %for.body
  %mb.0 = phi i32 [ %mul20, %if.then ], [ 0, %for.body ]
  %ma.0 = phi i32 [ %mul25, %if.then ], [ 0, %for.body ]
  %mc.1 = phi i32 [ %5, %if.then ], [ 1, %for.body ]
  %md.1 = phi i32 [ %6, %if.then ], [ 1, %for.body ]
  %mul27 = mul nsw i32 %mc.1, %mb.0
  %add30 = add nsw i32 %mul27, %4
  store i32 %add30, i32* %arrayidx2, align 4
  %mul31 = mul nsw i32 %md.1, %ma.0
  %add34 = add nsw i32 %mul31, %3
  store i32 %add34, i32* %arrayidx, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %cmp = icmp slt i64 %indvars.iv.next, %2
  br i1 %cmp, label %for.body, label %loop.exit

loop.exit:                                        ; preds = %if.end26
  br label %DIR.OMP.END.SIMD.1

DIR.OMP.END.SIMD.1:                               ; preds = loop.exit
  call void @llvm.intel.directive(metadata !"DIR.OMP.END.SIMD")
  call void @llvm.intel.directive(metadata !"DIR.QUAL.LIST.END")
  br label %DIR.QUAL.LIST.END.2

DIR.QUAL.LIST.END.2:                              ; preds = %DIR.OMP.END.SIMD.1
  ret i32 0
}

declare void @llvm.intel.directive(metadata)

