{
    "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 2838.4,
        "techmap_time(ms)": 2819.2,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 25912,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5490,
        "Average Path": 5,
        "Estimated LUTs": 26612,
        "Total Node": 32187
    },
    "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 626.6,
        "exec_time(ms)": 29447.8,
        "techmap_time(ms)": 29429,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 108852,
        "latch": 6811,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12251,
        "Average Path": 5,
        "Estimated LUTs": 121082,
        "Total Node": 118186
    },
    "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 623.1,
        "techmap_time(ms)": 604.4,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 5812,
        "latch": 1993,
        "Adder": 200,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 559,
        "Average Path": 5,
        "Estimated LUTs": 6078,
        "Total Node": 8038
    },
    "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 218.1,
        "techmap_time(ms)": 199.3,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 5567,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 393,
        "Average Path": 6,
        "Estimated LUTs": 6633,
        "Total Node": 5632
    },
    "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 106.6,
        "exec_time(ms)": 1727.2,
        "techmap_time(ms)": 1708.3,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 64960,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 196,
        "Average Path": 6,
        "Estimated LUTs": 81984,
        "Total Node": 66945
    },
    "large/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 36.9,
        "techmap_time(ms)": 18.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 25,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 27,
        "Total Node": 42
    },
    "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 6326.2,
        "exec_time(ms)": 42861.8,
        "techmap_time(ms)": 42843.1,
        "Latch Drivers": 1,
        "Pi": 36,
        "Po": 2,
        "logic element": 2883573,
        "latch": 2,
        "Memory": 524288,
        "generic logic size": 4,
        "Longest Path": 59,
        "Average Path": 4,
        "Estimated LUTs": 2883573,
        "Total Node": 3407864
    },
    "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 900.4,
        "exec_time(ms)": 42970.8,
        "techmap_time(ms)": 42952,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182766,
        "latch": 25893,
        "Adder": 13855,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 5152,
        "Average Path": 4,
        "Estimated LUTs": 193532,
        "Total Node": 227798
    },
    "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 1790.5,
        "exec_time(ms)": 87624.4,
        "techmap_time(ms)": 87605.6,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355588,
        "latch": 49581,
        "Adder": 25948,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 5178,
        "Average Path": 4,
        "Estimated LUTs": 376435,
        "Total Node": 441554
    },
    "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 551.6,
        "techmap_time(ms)": 532.7,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 9610,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 744,
        "Average Path": 4,
        "Estimated LUTs": 9670,
        "Total Node": 10019
    },
    "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 1856,
        "techmap_time(ms)": 1837.5,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 34627,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1478,
        "Average Path": 4,
        "Estimated LUTs": 34751,
        "Total Node": 35438
    },
    "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 2194.1,
        "techmap_time(ms)": 2175.2,
        "Latch Drivers": 1,
        "Pi": 510,
        "Po": 553,
        "logic element": 13897,
        "latch": 3645,
        "Adder": 768,
        "Memory": 1336,
        "generic logic size": 4,
        "Longest Path": 314,
        "Average Path": 4,
        "Estimated LUTs": 14663,
        "Total Node": 19647
    },
    "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 527.6,
        "techmap_time(ms)": 508.8,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5749,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 388,
        "Average Path": 4,
        "Estimated LUTs": 5880,
        "Total Node": 7301
    },
    "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 660.8,
        "techmap_time(ms)": 642.2,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7129,
        "latch": 765,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1797,
        "Average Path": 5,
        "Estimated LUTs": 7500,
        "Total Node": 8522
    },
    "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 618.5,
        "techmap_time(ms)": 599.9,
        "Latch Drivers": 1,
        "Pi": 263,
        "Po": 193,
        "logic element": 6193,
        "latch": 1905,
        "Adder": 189,
        "generic logic size": 4,
        "Longest Path": 593,
        "Average Path": 5,
        "Estimated LUTs": 6459,
        "Total Node": 8288
    },
    "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 103.6,
        "techmap_time(ms)": 85,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1552,
        "latch": 549,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 83,
        "Average Path": 4,
        "Estimated LUTs": 1599,
        "Total Node": 2244
    },
    "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 602.3,
        "techmap_time(ms)": 583.7,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 4512,
        "latch": 2146,
        "Adder": 413,
        "Multiplier": 18,
        "generic logic size": 4,
        "Longest Path": 183,
        "Average Path": 4,
        "Estimated LUTs": 4541,
        "Total Node": 7090
    },
    "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 103.1,
        "exec_time(ms)": 2738.6,
        "techmap_time(ms)": 2720,
        "Latch Drivers": 1,
        "Pi": 204,
        "Po": 130,
        "logic element": 37181,
        "latch": 11574,
        "Adder": 5405,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 2397,
        "Average Path": 6,
        "Estimated LUTs": 40303,
        "Total Node": 54191
    },
    "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 573.8,
        "techmap_time(ms)": 555,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 4293,
        "latch": 2175,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 182,
        "Average Path": 4,
        "Estimated LUTs": 4322,
        "Total Node": 6921
    },
    "large/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 18.7,
        "exec_time(ms)": 344.4,
        "techmap_time(ms)": 325.5,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2656,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 817,
        "Average Path": 4,
        "Estimated LUTs": 2920,
        "Total Node": 3200
    },
    "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 902.2,
        "techmap_time(ms)": 883.5,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 8392,
        "latch": 11621,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 8536,
        "Total Node": 22829
    },
    "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 1475.4,
        "techmap_time(ms)": 1456.9,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 10352,
        "latch": 11448,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 197,
        "Average Path": 4,
        "Estimated LUTs": 10355,
        "Total Node": 24309
    },
    "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 108.2,
        "exec_time(ms)": 1713,
        "techmap_time(ms)": 1694.3,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10228,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10242,
        "Total Node": 39851
    },
    "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 101.8,
        "techmap_time(ms)": 82.8,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1185,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 86,
        "Average Path": 4,
        "Estimated LUTs": 1481,
        "Total Node": 1333
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
