<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="dsp48_mul_ip_synth_1" LaunchDir="F:/jiaweiwei/Project/MyReusableCode/Verilog/complex_abs_power2/complex_abs_power2_18/complex_abs_power2_18.runs/dsp48_mul_ip_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/jiaweiwei/Project/MyReusableCode/Verilog/complex_abs_power2/complex_abs_power2_18/complex_abs_power2_18.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="dsp48_mul_ip_synth_1"/>
	</Run>
</Runs>

