<stg><name>bin_conv_Pipeline_LOOP_LOAD_WTS</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %wt_word_buffer_V_0_2_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wt_word_buffer_V_0_2_reload

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_0_2_reload_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %wt_word_buffer_V_1_2_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wt_word_buffer_V_1_2_reload

]]></Node>
<StgValue><ssdm name="wt_word_buffer_V_1_2_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %conv_params_V_0_0_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_0_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_0_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %conv_params_V_0_0_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_0_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_1_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %conv_params_V_0_1_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_1_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_0_1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %conv_params_V_0_1_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_1_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_1_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %conv_params_V_0_2_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_2_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_0_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %conv_params_V_0_2_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_0_2_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_1_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %conv_params_V_1_0_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_0_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_0_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %conv_params_V_1_0_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_0_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_1_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %conv_params_V_1_1_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_1_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_0_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %conv_params_V_1_1_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_1_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_1_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %conv_params_V_1_2_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_2_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_0_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %conv_params_V_1_2_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_1_2_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_1_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %conv_params_V_2_0_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_0_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %conv_params_V_2_0_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_0_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_1_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %conv_params_V_2_1_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_1_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_0_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %conv_params_V_2_1_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_1_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_1_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %conv_params_V_2_2_0_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_2_0_1

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_0_1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %conv_params_V_2_2_1_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv_params_V_2_2_1_1

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_1_1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i2 0, i2 %m_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %VITIS_LOOP_300_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:0 %conv_params_V_2_2_1_2 = phi i1 %conv_params_V_2_2_1_1_read, void %newFuncRoot, i1 %conv_params_V_2_2_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_1_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:1 %conv_params_V_2_2_0_2 = phi i1 %conv_params_V_2_2_0_1_read, void %newFuncRoot, i1 %conv_params_V_2_2_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_0_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:2 %conv_params_V_2_1_1_2 = phi i1 %conv_params_V_2_1_1_1_read, void %newFuncRoot, i1 %conv_params_V_2_1_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_1_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:3 %conv_params_V_2_1_0_2 = phi i1 %conv_params_V_2_1_0_1_read, void %newFuncRoot, i1 %conv_params_V_2_1_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_0_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:4 %conv_params_V_2_0_1_2 = phi i1 %conv_params_V_2_0_1_1_read, void %newFuncRoot, i1 %conv_params_V_2_0_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_1_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:5 %conv_params_V_2_0_0_2 = phi i1 %conv_params_V_2_0_0_1_read, void %newFuncRoot, i1 %conv_params_V_2_0_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_0_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:6 %conv_params_V_1_2_1_2 = phi i1 %conv_params_V_1_2_1_1_read, void %newFuncRoot, i1 %conv_params_V_1_2_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_1_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:7 %conv_params_V_1_2_0_2 = phi i1 %conv_params_V_1_2_0_1_read, void %newFuncRoot, i1 %conv_params_V_1_2_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_0_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:8 %conv_params_V_1_1_1_2 = phi i1 %conv_params_V_1_1_1_1_read, void %newFuncRoot, i1 %conv_params_V_1_1_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_1_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:9 %conv_params_V_1_1_0_2 = phi i1 %conv_params_V_1_1_0_1_read, void %newFuncRoot, i1 %conv_params_V_1_1_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_0_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:10 %conv_params_V_1_0_1_2 = phi i1 %conv_params_V_1_0_1_1_read, void %newFuncRoot, i1 %conv_params_V_1_0_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_1_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:11 %conv_params_V_1_0_0_2 = phi i1 %conv_params_V_1_0_0_1_read, void %newFuncRoot, i1 %conv_params_V_1_0_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_0_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:12 %conv_params_V_0_2_1_2 = phi i1 %conv_params_V_0_2_1_1_read, void %newFuncRoot, i1 %conv_params_V_0_2_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_1_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:13 %conv_params_V_0_2_0_2 = phi i1 %conv_params_V_0_2_0_1_read, void %newFuncRoot, i1 %conv_params_V_0_2_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_0_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:14 %conv_params_V_0_1_1_2 = phi i1 %conv_params_V_0_1_1_1_read, void %newFuncRoot, i1 %conv_params_V_0_1_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_1_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:15 %conv_params_V_0_1_0_2 = phi i1 %conv_params_V_0_1_0_1_read, void %newFuncRoot, i1 %conv_params_V_0_1_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_0_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:16 %conv_params_V_0_0_1_2 = phi i1 %conv_params_V_0_0_1_1_read, void %newFuncRoot, i1 %conv_params_V_0_0_1, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_1_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4:17 %conv_params_V_0_0_0_2 = phi i1 %conv_params_V_0_0_0_1_read, void %newFuncRoot, i1 %conv_params_V_0_0_1_4, void %VITIS_LOOP_300_4.split

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_0_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_300_4:18 %m_V = load i2 %m_V_2

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_300_4:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_300_4:20 %icmp_ln1027 = icmp_eq  i2 %m_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_300_4:21 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_300_4:22 %add_ln840 = add i2 %m_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_300_4:23 %br_ln299 = br i1 %icmp_ln1027, void %VITIS_LOOP_300_4.split, void %if.end230.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_300_4.split:0 %specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln299"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_300_4.split:1 %empty = trunc i2 %m_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
VITIS_LOOP_300_4.split:2 %p_Val2_s = select i1 %empty, i9 %wt_word_buffer_V_1_2_reload_read, i9 %wt_word_buffer_V_0_2_reload_read

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_300_4.split:3 %zext_ln779 = zext i9 %p_Val2_s

]]></Node>
<StgValue><ssdm name="zext_ln779"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:4 %conv_params_V_0_0_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 0

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_1_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:5 %conv_params_V_0_0_1 = select i1 %empty, i1 %conv_params_V_0_0_1_5, i1 %conv_params_V_0_0_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:6 %conv_params_V_0_0_1_4 = select i1 %empty, i1 %conv_params_V_0_0_0_2, i1 %conv_params_V_0_0_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_0_0_1_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:7 %conv_params_V_0_1_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 1

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_1_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:8 %conv_params_V_0_1_1 = select i1 %empty, i1 %conv_params_V_0_1_1_5, i1 %conv_params_V_0_1_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:9 %conv_params_V_0_1_1_4 = select i1 %empty, i1 %conv_params_V_0_1_0_2, i1 %conv_params_V_0_1_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_0_1_1_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:10 %conv_params_V_0_2_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 2

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_1_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:11 %conv_params_V_0_2_1 = select i1 %empty, i1 %conv_params_V_0_2_1_5, i1 %conv_params_V_0_2_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:12 %conv_params_V_0_2_1_4 = select i1 %empty, i1 %conv_params_V_0_2_0_2, i1 %conv_params_V_0_2_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_0_2_1_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:13 %conv_params_V_1_0_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 3

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_1_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:14 %conv_params_V_1_0_1 = select i1 %empty, i1 %conv_params_V_1_0_1_5, i1 %conv_params_V_1_0_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:15 %conv_params_V_1_0_1_4 = select i1 %empty, i1 %conv_params_V_1_0_0_2, i1 %conv_params_V_1_0_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_1_0_1_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:16 %conv_params_V_1_1_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 4

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_1_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:17 %conv_params_V_1_1_1 = select i1 %empty, i1 %conv_params_V_1_1_1_5, i1 %conv_params_V_1_1_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:18 %conv_params_V_1_1_1_4 = select i1 %empty, i1 %conv_params_V_1_1_0_2, i1 %conv_params_V_1_1_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_1_1_1_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:19 %conv_params_V_1_2_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 5

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_1_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:20 %conv_params_V_1_2_1 = select i1 %empty, i1 %conv_params_V_1_2_1_5, i1 %conv_params_V_1_2_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:21 %conv_params_V_1_2_1_4 = select i1 %empty, i1 %conv_params_V_1_2_0_2, i1 %conv_params_V_1_2_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_1_2_1_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:22 %conv_params_V_2_0_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 6

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_1_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:23 %conv_params_V_2_0_1 = select i1 %empty, i1 %conv_params_V_2_0_1_5, i1 %conv_params_V_2_0_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:24 %conv_params_V_2_0_1_4 = select i1 %empty, i1 %conv_params_V_2_0_0_2, i1 %conv_params_V_2_0_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_2_0_1_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:25 %conv_params_V_2_1_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 7

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_1_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:26 %conv_params_V_2_1_1 = select i1 %empty, i1 %conv_params_V_2_1_1_5, i1 %conv_params_V_2_1_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:27 %conv_params_V_2_1_1_4 = select i1 %empty, i1 %conv_params_V_2_1_0_2, i1 %conv_params_V_2_1_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_2_1_1_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_300_4.split:28 %conv_params_V_2_2_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zext_ln779, i32 8

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_1_5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:29 %conv_params_V_2_2_1 = select i1 %empty, i1 %conv_params_V_2_2_1_5, i1 %conv_params_V_2_2_1_2

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_300_4.split:30 %conv_params_V_2_2_1_4 = select i1 %empty, i1 %conv_params_V_2_2_0_2, i1 %conv_params_V_2_2_1_5

]]></Node>
<StgValue><ssdm name="conv_params_V_2_2_1_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_300_4.split:31 %store_ln299 = store i2 %add_ln840, i2 %m_V_2

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_300_4.split:32 %br_ln299 = br void %VITIS_LOOP_300_4

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:0 %store_ln302 = store i1 %conv_params_V_2_2_1_2, i1 %conv_params_V_2_2_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:1 %store_ln302 = store i1 %conv_params_V_2_2_0_2, i1 %conv_params_V_2_2_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:2 %store_ln302 = store i1 %conv_params_V_2_1_1_2, i1 %conv_params_V_2_1_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:3 %store_ln302 = store i1 %conv_params_V_2_1_0_2, i1 %conv_params_V_2_1_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:4 %store_ln302 = store i1 %conv_params_V_2_0_1_2, i1 %conv_params_V_2_0_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:5 %store_ln302 = store i1 %conv_params_V_2_0_0_2, i1 %conv_params_V_2_0_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:6 %store_ln302 = store i1 %conv_params_V_1_2_1_2, i1 %conv_params_V_1_2_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:7 %store_ln302 = store i1 %conv_params_V_1_2_0_2, i1 %conv_params_V_1_2_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:8 %store_ln302 = store i1 %conv_params_V_1_1_1_2, i1 %conv_params_V_1_1_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:9 %store_ln302 = store i1 %conv_params_V_1_1_0_2, i1 %conv_params_V_1_1_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:10 %store_ln302 = store i1 %conv_params_V_1_0_1_2, i1 %conv_params_V_1_0_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:11 %store_ln302 = store i1 %conv_params_V_1_0_0_2, i1 %conv_params_V_1_0_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:12 %store_ln302 = store i1 %conv_params_V_0_2_1_2, i1 %conv_params_V_0_2_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:13 %store_ln302 = store i1 %conv_params_V_0_2_0_2, i1 %conv_params_V_0_2_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:14 %store_ln302 = store i1 %conv_params_V_0_1_1_2, i1 %conv_params_V_0_1_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:15 %store_ln302 = store i1 %conv_params_V_0_1_0_2, i1 %conv_params_V_0_1_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:16 %store_ln302 = store i1 %conv_params_V_0_0_1_2, i1 %conv_params_V_0_0_1_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end230.loopexit.exitStub:17 %store_ln302 = store i1 %conv_params_V_0_0_0_2, i1 %conv_params_V_0_0_0_2_out

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
if.end230.loopexit.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
