vendor_name = ModelSim
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd
source_file = 1, INCREMENT.vhd
source_file = 1, UControle.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/db/Projeto2.cbx.xml
design_name = hard_block
design_name = UC
instance = comp, \UCSign[0]~output\, UCSign[0]~output, UC, 1
instance = comp, \UCSign[1]~output\, UCSign[1]~output, UC, 1
instance = comp, \UCSign[2]~output\, UCSign[2]~output, UC, 1
instance = comp, \UCSign[3]~output\, UCSign[3]~output, UC, 1
instance = comp, \Clock~input\, Clock~input, UC, 1
instance = comp, \Clock~inputclkctrl\, Clock~inputclkctrl, UC, 1
instance = comp, \OPin[1]~input\, OPin[1]~input, UC, 1
instance = comp, \state[31]~feeder\, state[31]~feeder, UC, 1
instance = comp, \state[31]\, state[31], UC, 1
instance = comp, \Selector5~0\, Selector5~0, UC, 1
instance = comp, \state[0]\, state[0], UC, 1
instance = comp, \Selector4~0\, Selector4~0, UC, 1
instance = comp, \state[1]\, state[1], UC, 1
instance = comp, \Selector3~0\, Selector3~0, UC, 1
instance = comp, \UCSign[0]~reg0\, UCSign[0]~reg0, UC, 1
instance = comp, \OPin[0]~input\, OPin[0]~input, UC, 1
instance = comp, \UCSign[1]~0\, UCSign[1]~0, UC, 1
instance = comp, \UCSign[1]~1\, UCSign[1]~1, UC, 1
instance = comp, \UCSign[1]~reg0\, UCSign[1]~reg0, UC, 1
instance = comp, \Selector1~0\, Selector1~0, UC, 1
instance = comp, \Selector1~1\, Selector1~1, UC, 1
instance = comp, \UCSign[2]~reg0\, UCSign[2]~reg0, UC, 1
instance = comp, \Selector0~0\, Selector0~0, UC, 1
instance = comp, \Selector0~1\, Selector0~1, UC, 1
instance = comp, \UCSign[3]~reg0\, UCSign[3]~reg0, UC, 1
instance = comp, \Reset~input\, Reset~input, UC, 1
