INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.sim/sim_1/synth/timing/xsim/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module glbl
