<stg><name>tpgForeground</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln744" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:0 %boxTop = alloca i32 1

]]></Node>
<StgValue><ssdm name="boxTop"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:1 %boxLeft = alloca i32 1

]]></Node>
<StgValue><ssdm name="boxLeft"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:4 %loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:5 %loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:6 %patternId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %patternId

]]></Node>
<StgValue><ssdm name="patternId_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:7 %maskId_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %maskId

]]></Node>
<StgValue><ssdm name="maskId_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:8 %tobool = icmp_eq  i8 %maskId_1, i8 0

]]></Node>
<StgValue><ssdm name="tobool"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:9 %boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxSize

]]></Node>
<StgValue><ssdm name="boxSize_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:10 %boxColorR_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorR

]]></Node>
<StgValue><ssdm name="boxColorR_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:11 %boxColorG_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorG

]]></Node>
<StgValue><ssdm name="boxColorG_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:12 %boxColorB_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorB

]]></Node>
<StgValue><ssdm name="boxColorB_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:13 %motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed

]]></Node>
<StgValue><ssdm name="motionSpeed_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:14 %color = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat

]]></Node>
<StgValue><ssdm name="color"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:15 %crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %crossHairX

]]></Node>
<StgValue><ssdm name="crossHairX_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:16 %crossHairY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %crossHairY

]]></Node>
<StgValue><ssdm name="crossHairY_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:17 %hMax = sub i16 %loopWidth, i16 %boxSize_read

]]></Node>
<StgValue><ssdm name="hMax"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:18 %vMax = sub i16 %loopHeight, i16 %boxSize_read

]]></Node>
<StgValue><ssdm name="vMax"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:19 %cmp11_i106 = icmp_eq  i8 %color, i8 0

]]></Node>
<StgValue><ssdm name="cmp11_i106"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:20 %pixOut = select i1 %cmp11_i106, i8 240, i8 128

]]></Node>
<StgValue><ssdm name="pixOut"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:21 %cmp13_i = icmp_eq  i8 %color, i8 1

]]></Node>
<StgValue><ssdm name="cmp13_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:22 %empty = trunc i8 %maskId_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:23 %and4_i = and i1 %cmp11_i106, i1 %empty

]]></Node>
<StgValue><ssdm name="and4_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:25 %and10_i = and i1 %cmp11_i106, i1 %tmp

]]></Node>
<StgValue><ssdm name="and10_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:26 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:27 %and24_i = and i1 %cmp11_i106, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and24_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:28 %pixOut_4 = trunc i16 %boxColorR_read

]]></Node>
<StgValue><ssdm name="pixOut_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:29 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:30 %icmp = icmp_ne  i7 %tmp_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:31 %pixOut_6 = trunc i16 %boxColorB_read

]]></Node>
<StgValue><ssdm name="pixOut_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:32 %shl_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %motionSpeed_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="9">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:33 %zext_ln1867_1 = zext i9 %shl_i

]]></Node>
<StgValue><ssdm name="zext_ln1867_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:34 %zext_ln1867 = zext i8 %motionSpeed_read

]]></Node>
<StgValue><ssdm name="zext_ln1867"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:35 %boxHCoord_load = load i16 %boxHCoord

]]></Node>
<StgValue><ssdm name="boxHCoord_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:36 %boxVCoord_load = load i16 %boxVCoord

]]></Node>
<StgValue><ssdm name="boxVCoord_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:37 %select_ln1919_1 = select i1 %cmp13_i, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln1919_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:38 %store_ln744 = store i16 %boxHCoord_load, i16 %boxLeft

]]></Node>
<StgValue><ssdm name="store_ln744"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:39 %store_ln744 = store i16 %boxVCoord_load, i16 %boxTop

]]></Node>
<StgValue><ssdm name="store_ln744"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:40 %br_ln744 = br void

]]></Node>
<StgValue><ssdm name="br_ln744"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %y = phi i16 0, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit, i16 %y_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %y_1 = add i16 %y, i16 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %icmp_ln744 = icmp_eq  i16 %y, i16 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln744"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln744 = br i1 %icmp_ln744, void %.split14, void %._crit_edge94.loopexit

]]></Node>
<StgValue><ssdm name="br_ln744"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln735"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split14:1 %icmp_ln1913 = icmp_ne  i16 %y, i16 %crossHairY_read

]]></Node>
<StgValue><ssdm name="icmp_ln1913"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.split14:2 %br_ln746 = br void

]]></Node>
<StgValue><ssdm name="br_ln746"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln744" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
._crit_edge94.loopexit:0 %ret_ln782 = ret

]]></Node>
<StgValue><ssdm name="ret_ln782"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %x = phi i16 0, void %.split14, i16 %x_1, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %x_1 = add i16 %x, i16 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16">
<![CDATA[
:2 %trunc_ln746 = trunc i16 %x

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %icmp_ln746 = icmp_eq  i16 %x, i16 %loopWidth

]]></Node>
<StgValue><ssdm name="icmp_ln746"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln746 = br i1 %icmp_ln746, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln746"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %or_ln1840 = or i16 %x, i16 %y

]]></Node>
<StgValue><ssdm name="or_ln1840"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln1840 = icmp_eq  i16 %or_ln1840, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1840"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1840 = br i1 %icmp_ln1840, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1840"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1">
<![CDATA[
:0 %hDir_load = load i1 %hDir

]]></Node>
<StgValue><ssdm name="hDir_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1 %boxLeft_load = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1843 = br i1 %hDir_load, void, void

]]></Node>
<StgValue><ssdm name="br_ln1843"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %icmp_ln1845 = icmp_ugt  i16 %boxLeft_load, i16 %hMax

]]></Node>
<StgValue><ssdm name="icmp_ln1845"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1845 = br i1 %icmp_ln1845, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln1845"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="0"/>
<literal name="icmp_ln1845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln1846 = store i1 1, i1 %hDir

]]></Node>
<StgValue><ssdm name="store_ln1846"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="0"/>
<literal name="icmp_ln1845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1846 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln1846"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %icmp_ln1849 = icmp_ult  i16 %boxLeft_load, i16 %zext_ln1867_1

]]></Node>
<StgValue><ssdm name="icmp_ln1849"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1849 = br i1 %icmp_ln1849, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln1849"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="1"/>
<literal name="icmp_ln1849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln1850 = store i1 0, i1 %hDir

]]></Node>
<StgValue><ssdm name="store_ln1850"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="hDir_load" val="1"/>
<literal name="icmp_ln1849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1850 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln1850"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge7:0 %empty_61 = phi i1 0, void, i1 1, void, i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge7:1 %vDir_load = load i1 %vDir

]]></Node>
<StgValue><ssdm name="vDir_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge7:2 %boxTop_load = load i16 %boxTop

]]></Node>
<StgValue><ssdm name="boxTop_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:3 %br_ln1854 = br i1 %vDir_load, void, void

]]></Node>
<StgValue><ssdm name="br_ln1854"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %icmp_ln1855 = icmp_ugt  i16 %boxTop_load, i16 %vMax

]]></Node>
<StgValue><ssdm name="icmp_ln1855"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1855 = br i1 %icmp_ln1855, void %._crit_edge9, void %.critedge3

]]></Node>
<StgValue><ssdm name="br_ln1855"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.critedge3:0 %boxLeft_load_3 = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_load_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.critedge3:1 %store_ln1856 = store i1 1, i1 %vDir

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge3:2 %sub_ln1867_2 = sub i16 %boxLeft_load_3, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="sub_ln1867_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge3:3 %add_ln1865_2 = add i16 %boxLeft_load_3, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="add_ln1865_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge3:4 %select_ln1864_2 = select i1 %empty_61, i16 %sub_ln1867_2, i16 %add_ln1865_2

]]></Node>
<StgValue><ssdm name="select_ln1864_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.critedge3:6 %store_ln1864 = store i16 %select_ln1864_2, i16 %boxLeft

]]></Node>
<StgValue><ssdm name="store_ln1864"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %icmp_ln1859 = icmp_ult  i16 %boxTop_load, i16 %zext_ln1867_1

]]></Node>
<StgValue><ssdm name="icmp_ln1859"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1859 = br i1 %icmp_ln1859, void %._crit_edge9, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1859"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge9:0 %boxLeft_load_2 = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_load_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge9:1 %sub_ln1867_1 = sub i16 %boxLeft_load_2, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="sub_ln1867_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge9:2 %add_ln1865_1 = add i16 %boxLeft_load_2, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="add_ln1865_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge9:3 %select_ln1864_1 = select i1 %empty_61, i16 %sub_ln1867_1, i16 %add_ln1865_1

]]></Node>
<StgValue><ssdm name="select_ln1864_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge9:5 %store_ln1868 = store i16 %select_ln1864_1, i16 %boxLeft

]]></Node>
<StgValue><ssdm name="store_ln1868"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:6 %br_ln1868 = br i1 %vDir_load, void %._crit_edge12, void %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln1868"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge11:0 %boxTop_load_2 = load i16 %boxTop

]]></Node>
<StgValue><ssdm name="boxTop_load_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:1 %sub_ln1871 = sub i16 %boxTop_load_2, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="sub_ln1871"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge11:2 %store_ln1871 = store i16 %sub_ln1871, i16 %boxVCoord

]]></Node>
<StgValue><ssdm name="store_ln1871"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge11:3 %store_ln1871 = store i16 %sub_ln1871, i16 %boxTop

]]></Node>
<StgValue><ssdm name="store_ln1871"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11:4 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.critedge:0 %boxLeft_load_1 = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_load_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.critedge:1 %store_ln1860 = store i1 0, i1 %vDir

]]></Node>
<StgValue><ssdm name="store_ln1860"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:2 %sub_ln1867 = sub i16 %boxLeft_load_1, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="sub_ln1867"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge:3 %add_ln1865 = add i16 %boxLeft_load_1, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="add_ln1865"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge:4 %select_ln1864 = select i1 %empty_61, i16 %sub_ln1867, i16 %add_ln1865

]]></Node>
<StgValue><ssdm name="select_ln1864"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.critedge:6 %store_ln1864 = store i16 %select_ln1864, i16 %boxLeft

]]></Node>
<StgValue><ssdm name="store_ln1864"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge12:0 %boxTop_load_1 = load i16 %boxTop

]]></Node>
<StgValue><ssdm name="boxTop_load_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge12:1 %add_ln1869 = add i16 %boxTop_load_1, i16 %zext_ln1867

]]></Node>
<StgValue><ssdm name="add_ln1869"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge12:2 %store_ln1869 = store i16 %add_ln1869, i16 %boxVCoord

]]></Node>
<StgValue><ssdm name="store_ln1869"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge12:3 %store_ln1869 = store i16 %add_ln1869, i16 %boxTop

]]></Node>
<StgValue><ssdm name="store_ln1869"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:4 %br_ln1869 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1869"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %icmp_ln1913_1 = icmp_ne  i16 %x, i16 %crossHairX_read

]]></Node>
<StgValue><ssdm name="icmp_ln1913_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln1913 = and i1 %icmp_ln1913_1, i1 %icmp_ln1913

]]></Node>
<StgValue><ssdm name="and_ln1913"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln1913 = or i1 %and_ln1913, i1 %cmp11_i106

]]></Node>
<StgValue><ssdm name="or_ln1913"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln1919 = or i1 %cmp13_i, i1 %trunc_ln746

]]></Node>
<StgValue><ssdm name="or_ln1919"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %select_ln1919 = select i1 %or_ln1919, i2 %select_ln1919_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1919"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln1919 = zext i2 %select_ln1919

]]></Node>
<StgValue><ssdm name="zext_ln1919"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1919

]]></Node>
<StgValue><ssdm name="whiYuv_2_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="2">
<![CDATA[
:4 %whiYuv_2_load = load i2 %whiYuv_2_addr

]]></Node>
<StgValue><ssdm name="whiYuv_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln735 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln735"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln735"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:2 %srcImg_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcImg

]]></Node>
<StgValue><ssdm name="srcImg_read"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="24">
<![CDATA[
.split:3 %pixOut_1 = trunc i24 %srcImg_read

]]></Node>
<StgValue><ssdm name="pixOut_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:4 %pixOut_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcImg_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pixOut_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:5 %pixOut_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcImg_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pixOut_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.split:6 %switch_ln752 = switch i8 %patternId_read, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv, i8 2, void, i8 1, void

]]></Node>
<StgValue><ssdm name="switch_ln752"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.critedge3:5 %store_ln1865 = store i16 %select_ln1864_2, i16 %boxHCoord

]]></Node>
<StgValue><ssdm name="store_ln1865"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.critedge3:7 %br_ln0 = br void %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="0"/>
</and_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1855" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge9:4 %store_ln1865 = store i16 %select_ln1864_1, i16 %boxHCoord

]]></Node>
<StgValue><ssdm name="store_ln1865"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.critedge:5 %store_ln1865 = store i16 %select_ln1864, i16 %boxHCoord

]]></Node>
<StgValue><ssdm name="store_ln1865"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1840" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.critedge:7 %br_ln0 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:0 %boxTop_1 = load i16 %boxTop

]]></Node>
<StgValue><ssdm name="boxTop_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge:1 %boxLeft_1 = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2 %boxRight = add i16 %boxSize_read, i16 %boxLeft_1

]]></Node>
<StgValue><ssdm name="boxRight"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:3 %boxBottom = add i16 %boxSize_read, i16 %boxTop_1

]]></Node>
<StgValue><ssdm name="boxBottom"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:4 %ult = icmp_ult  i16 %y, i16 %boxTop_1

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5 %rev14 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev14"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:6 %notrhs = icmp_ult  i16 %y, i16 %boxBottom

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:7 %icmp_ln1890 = icmp_ult  i16 %x, i16 %boxLeft_1

]]></Node>
<StgValue><ssdm name="icmp_ln1890"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:8 %xor_ln1890 = xor i1 %icmp_ln1890, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1890"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:9 %icmp_ln1890_1 = icmp_ult  i16 %x, i16 %boxRight

]]></Node>
<StgValue><ssdm name="icmp_ln1890_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:10 %and_ln1895_1 = and i1 %notrhs, i1 %rev14

]]></Node>
<StgValue><ssdm name="and_ln1895_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:11 %and_ln1895_2 = and i1 %icmp_ln1890_1, i1 %xor_ln1890

]]></Node>
<StgValue><ssdm name="and_ln1895_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:12 %and_ln1895 = and i1 %and_ln1895_2, i1 %and_ln1895_1

]]></Node>
<StgValue><ssdm name="and_ln1895"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="and_ln1895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %and_ln1899 = and i1 %icmp, i1 %trunc_ln746

]]></Node>
<StgValue><ssdm name="and_ln1899"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="and_ln1895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="16">
<![CDATA[
:1 %trunc_ln1899 = trunc i16 %boxColorG_read

]]></Node>
<StgValue><ssdm name="trunc_ln1899"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="and_ln1895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %pixOut_5 = select i1 %and_ln1899, i8 %pixOut_6, i8 %trunc_ln1899

]]></Node>
<StgValue><ssdm name="pixOut_5"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
<literal name="and_ln1895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1901 = br void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1901"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %select_ln1913 = select i1 %and_ln1913, i8 %pixOut_3, i8 %pixOut

]]></Node>
<StgValue><ssdm name="select_ln1913"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4 %select_ln1913_1 = select i1 %and_ln1913, i8 %pixOut_2, i8 240

]]></Node>
<StgValue><ssdm name="select_ln1913_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5 %select_ln1913_2 = select i1 %and_ln1913, i8 %pixOut_1, i8 240

]]></Node>
<StgValue><ssdm name="select_ln1913_2"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="2">
<![CDATA[
:4 %whiYuv_2_load = load i2 %whiYuv_2_addr

]]></Node>
<StgValue><ssdm name="whiYuv_2_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="or_ln1913" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln1919 = br void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1919"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:13 %br_ln1895 = br i1 %and_ln1895, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln1895"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1913 = br i1 %or_ln1913, void, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1913"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:0 %pix_val_V_2 = phi i8 %pixOut_3, void %.split, i8 %pixOut_6, void, i8 %pixOut_3, void %._crit_edge, i8 %select_ln1913, void, i8 %pixOut, void

]]></Node>
<StgValue><ssdm name="pix_val_V_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:1 %pix_val_V_1 = phi i8 %pixOut_2, void %.split, i8 %pixOut_5, void, i8 %pixOut_2, void %._crit_edge, i8 %select_ln1913_1, void, i8 %whiYuv_2_load, void

]]></Node>
<StgValue><ssdm name="pix_val_V_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:2 %pix_val_V = phi i8 %pixOut_1, void %.split, i8 %pixOut_4, void, i8 %pixOut_1, void %._crit_edge, i8 %select_ln1913_2, void, i8 240, void

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="tobool" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:3 %select_ln1933 = select i1 %and4_i, i8 0, i8 %pix_val_V

]]></Node>
<StgValue><ssdm name="select_ln1933"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="tobool" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:4 %select_ln1937 = select i1 %and24_i, i8 0, i8 %pix_val_V_2

]]></Node>
<StgValue><ssdm name="select_ln1937"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:5 %outpix_0_2_0_0_0_load = select i1 %tobool, i8 %pix_val_V_2, i8 %select_ln1937

]]></Node>
<StgValue><ssdm name="outpix_0_2_0_0_0_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:6 %outpix_0_0_0_0_0_load = select i1 %tobool, i8 %pix_val_V, i8 %select_ln1933

]]></Node>
<StgValue><ssdm name="outpix_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
<literal name="tobool" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:7 %select_ln1935 = select i1 %and10_i, i8 0, i8 %pix_val_V_1

]]></Node>
<StgValue><ssdm name="select_ln1935"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:8 %empty_62 = select i1 %tobool, i8 %pix_val_V_1, i8 %select_ln1935

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:9 %or_ln174_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outpix_0_2_0_0_0_load, i8 %empty_62, i8 %outpix_0_0_0_0_0_load

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:10 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outImg, i24 %or_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln746" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
