<!-- MHonArc v2.4.3 -->
<!--X-Subject: Cheap Brute Force Attacks -->
<!--X-From-R13: "Xbua O. Zvzcreg" <wbuayNenqvk.arg> -->
<!--X-Date: Thu, 17 Aug 95 22:49:38 PDT -->
<!--X-Message-Id: 199508180547.BAA15638@saltmine.radix.net -->
<!--X-Content-Type: text/plain -->
<!--X-Head-End-->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML//EN">
<HTML>
<HEAD>
<TITLE>Cheap Brute Force Attacks</TITLE>
<LINK REV="made" HREF="mailto:johnl@radix.net">
</HEAD>
<BODY>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<HR>
[<A HREF="msg00802.html">Date Prev</A>][<A HREF="msg00813.html">Date Next</A>][<A HREF="msg00802.html">Thread Prev</A>][<A HREF="msg00813.html">Thread Next</A>][<A HREF="index.html#00812">Date Index</A>][<A HREF="threads.html#00812">Thread Index</A>]
<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<H1>Cheap Brute Force Attacks</H1>
<HR>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<UL>
<LI><em>To</em>: <A HREF="mailto:cypherpunks@toad.com">cypherpunks@toad.com</A></LI>
<LI><em>Subject</em>: Cheap Brute Force Attacks</LI>
<LI><em>From</em>: "John A. Limpert" &lt;<A HREF="mailto:johnl@radix.net">johnl@radix.net</A>&gt;</LI>
<LI><em>Date</em>: Fri, 18 Aug 1995 01:49:13 -0400</LI>
<LI><em>Sender</em>: <A HREF="mailto:owner%2Dcypherpunks@toad.com">owner-cypherpunks@toad.com</A></LI>
</UL>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<HR>
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<PRE>
The use of idle cycles on workstations or PCs for brute force attacks
made me think about the economics of this problem. How cheaply could
a massively parallel system be built for key cracking? Much of the
cost and complexity of current massively parallel systems is in
the inter-processor communications and memory systems. Why not build
a system with a large number of single chip processors (ROM/RAM/IO on
one chip) and a simple/slow/cheap communication bus? I'm assuming that
each processor can attack a small chunk of the keyspace without needing
any external support. One or more PC boards could be populated with
an array of cheap processors. There would be a master controller to
assign chunks of key space and check for results. It could also download
the software if it was to be stored in on-chip RAM. A PC board could
be designed that would provide 5V power, a shared serial I/O bus and
a wired-or interrupt for the microprocessors to signal the master
controller that a key has been cracked. What would be a good microprocessor
for this task? It would have to be cheap, reasonably low power with
lots of integer MIPS. A decent amount of on-chip RAM would allow the
software to be downloaded instead of being masked or burned into ROM.
1000 processors could be put into a relatively small box, lets say
10 boards each containing 100 single chip microprocessors. It shouldn't
cost more than $10-$20 per processor, about the same total cost as
one decent workstation ($10K-$20K).


--
John A. Limpert
johnl@Radix.Net


</PRE>

<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
<HR>
<!--X-Follow-Ups-End-->
<!--X-References-->
<!--X-References-End-->
<!--X-BotPNI-->
<UL>
<LI>Prev by Date:
<STRONG><A HREF="msg00802.html">Legality of the ITARs</A></STRONG>
</LI>
<LI>Next by Date:
<STRONG><A HREF="msg00813.html">Where is the key cracking farming software?</A></STRONG>
</LI>
<LI>Prev by thread:
<STRONG><A HREF="msg00802.html">Legality of the ITARs</A></STRONG>
</LI>
<LI>Next by thread:
<STRONG><A HREF="msg00813.html">Where is the key cracking farming software?</A></STRONG>
</LI>
<LI>Index(es):
<UL>
<LI><A HREF="index.html#00812"><STRONG>Date</STRONG></A></LI>
<LI><A HREF="threads.html#00812"><STRONG>Thread</STRONG></A></LI>
</UL>
</LI>
</UL>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<!--X-User-Footer-End-->
</BODY>
</HTML>
