set_global_assignment -name TOP_LEVEL_ENTITY SP_WF_WSTRB_RAMModule_TopLevel
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 20:45:17  June 07, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:45:17  JUNE 07, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name LL_ROOT_REGION ON -entity VHDL -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity VHDL -section_id "Root Region"

set_global_assignment -name FMAX_REQUIREMENT "50 MHz" -section_id Clock

set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6

set_global_assignment -name MISC_FILE "C:/code/qusoc/rtl/rtl.hdl/VHDL.dpf"

set_global_assignment -name SDC_FILE rtl.sdc

set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name CLOCK_SETTINGS Clock -to Clock
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE Waveforms/SP_WF_WSTRB_RAMModule.vwf

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

set_global_assignment -name VHDL_FILE VHDL/generated/AndGateModule/AndGateModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AndGateModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AnonymousPipelineModule/AnonymousPipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AnonymousPipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/ArrayToBitArrayModule/ArrayToBitArrayModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ArrayToBitArrayModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AutoPropagatePipelineModule/AutoPropagatePipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AutoPropagatePipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI2FullDuplexMuxModule/AXI2FullDuplexMuxModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Encoder2Module/AXI4Encoder2Module_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4Encoder2Module.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Encoder7Module/AXI4Encoder7Module_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4Encoder7Module.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4FullDuplexMuxModule/AXI4FullDuplexMuxModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_DuplexMux.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_Encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray0_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray0_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray0_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray1_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray1_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray1_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_rangeDetectorArray1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_TransactionDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect_TransactionDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_readInterconnect.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_DuplexMux.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_Encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray0_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray0_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray0_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray1_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray1_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray1_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_rangeDetectorArray1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_TransactionDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect_TransactionDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel_writeInterconnect.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4InteconnectModule_2x2/AXI4InteconnectModule_2x2_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4Module/AXI4Interconnect2x4Module_TopLevel_masterReadEncoderModule.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4Module/AXI4Interconnect2x4Module_TopLevel_masterWriteEncoderModule.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4Module/AXI4Interconnect2x4Module_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_masters0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_masters1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers0_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers1_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers2_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers2.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers3_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel_registers3.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4Interconnect2x4TestModule/AXI4Interconnect2x4TestModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MasterModuleB4/AXI4MasterModuleB4_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4MasterModuleB4.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MasterSlaveTestModule/AXI4MasterSlaveTestModule_TopLevel_master.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MasterSlaveTestModule/AXI4MasterSlaveTestModule_TopLevel_reg_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MasterSlaveTestModule/AXI4MasterSlaveTestModule_TopLevel_reg.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MasterSlaveTestModule/AXI4MasterSlaveTestModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4MasterSlaveTestModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MemoryModuleB4/AXI4MemoryModuleB4_TopLevel_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4MemoryModuleB4/AXI4MemoryModuleB4_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4MemoryModuleB4.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4NonBufferedSlaveModuleB4/AXI4NonBufferedSlaveModuleB4_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4NonBufferedSlaveModuleB4.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4PassThroughModule/AXI4PassThroughModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_DuplexMux.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_Encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray0_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray0_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray0_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_rangeDetectorArray0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel_TransactionDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4ReadInteconnectModule_1x2/AXI4ReadInteconnectModule_1x2_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4ReadInteconnectModule_1x2.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4RegisterModuleB4_ConcurrentWrite.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4RegisterModuleB4_Read.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4RegisterModuleB4/AXI4RegisterModuleB4_TopLevel_axiSlave.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4RegisterModuleB4/AXI4RegisterModuleB4_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4RegisterModuleB4_Write.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_DuplexMux.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_Encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_rangeDetectorArray0_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_rangeDetectorArray0_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_rangeDetectorArray0_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_rangeDetectorArray0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel_TransactionDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXI4WriteInteconnectModule_1x2/AXI4WriteInteconnectModule_1x2_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXI4WriteInteconnectModule_1x2.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXIConfirmModule/AXIConfirmModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXIConfirmModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_DuplexMux.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_Encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors2.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors3.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors4.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors5.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors6.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel_TransactionDetectors7.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeInteconnectModule/AXILikeInteconnectModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXILikeInteconnectModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeMuxModule/AXILikeMuxModule_TopLevel_fullDuplexMux.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeMuxModule/AXILikeMuxModule_TopLevel_mEncoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeMuxModule/AXILikeMuxModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXILikeMuxModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/AXILikeMuxModuleManual/AXILikeMuxModuleManual_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/AXIRangeDetectorModuleB4/AXIRangeDetectorModuleB4_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/AXIRangeDetectorModuleB4.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/BitArrayAdderModule/BitArrayAdderModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/BitArrayGetterModule/BitArrayGetterModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/BitArrayGetterModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/BitArrayModule/BitArrayModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/BitArrayModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/BitArrayPipelineModule/BitArrayPipelineModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/BitsMuxModule/BitsMuxModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/BitsMuxModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/BoardTimerModule/BoardTimerModule_TopLevel_timerModule10.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/BoardTimerModule/BoardTimerModule_TopLevel_timerModule20.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/BoardTimerModule/BoardTimerModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/BoardTimerModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/CoderModule/CoderModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalAutoValueOverride/CombinationalAutoValueOverride_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalGetValueOverride/CombinationalGetValueOverride_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalL1Override/CombinationalL1Override_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalL2Override/CombinationalL2Override_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalL3Override/CombinationalL3Override_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalNoOverride/CombinationalNoOverride_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CombinationalROMModule/CombinationalROMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CombinationalROMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel_Emitter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel_Receiver.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel_Transmitter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CompositionModule/CompositionModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CompositionModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/ConfigModule8/ConfigModule8_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/CounterModule/CounterModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CounterModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/CustomSchedulePipelineModule/CustomSchedulePipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/CustomSchedulePipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/EmitterModule/EmitterModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/EmitterModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/fir_iq_sym_decimator_ram.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages0_dsp.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages1_dsp.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages2_dsp.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages2.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages3_dsp.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel_stages3.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRModule4x16/FIRModule4x16_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRStageDSPModule16/FIRStageDSPModule16_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRStageModule16/FIRStageModule16_TopLevel_dsp.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FIRStageModule16/FIRStageModule16_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/FromConfigurationPipelineModule/FromConfigurationPipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/FromConfigurationPipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/FullAdderModule/FullAdderModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/FullAdderModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/FunctionsPipelineModule/FunctionsPipelineModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested0_inverter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested1_inverter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested2_inverter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested2.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested3_inverter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested3.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested4_inverter.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel_nested4.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/GenerateModule4/GenerateModule4_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IntDividerPipelineModule/IntDividerPipelineModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IONativeModule/IONativeModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOObjectModule/IOObjectModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOSingleBitMemoryCompositionModule/IOSingleBitMemoryCompositionModule_TopLevel_children0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOSingleBitMemoryCompositionModule/IOSingleBitMemoryCompositionModule_TopLevel_children1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOSingleBitMemoryCompositionModule/IOSingleBitMemoryCompositionModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOSingleBitMemoryModule/IOSingleBitMemoryModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/IOSingleBitMemoryModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/IOTestModule/IOTestModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/IOTestModule.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/IOTupleDelay1Clock.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputComponentsOutputModule/IOTupleDirectInputComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputComponentsOutputParentModule/IOTupleDirectInputComponentsOutputParentModule_TopLevel_child.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputComponentsOutputParentModule/IOTupleDirectInputComponentsOutputParentModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL2ComponentsOutputModule/IOTupleDirectInputL2ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL3ComponentsOutputModule/IOTupleDirectInputL3ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL4ComponentsOutputModule/IOTupleDirectInputL4ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL5ComponentsOutputModule/IOTupleDirectInputL5ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL6ComponentsOutputModule/IOTupleDirectInputL6ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL7ComponentsOutputModule/IOTupleDirectInputL7ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL8ComponentsOutputModule/IOTupleDirectInputL8ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputL9ComponentsOutputModule/IOTupleDirectInputL9ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleDirectInputOutputModule/IOTupleDirectInputOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleInternalOutputModule/IOTupleInternalOutputModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/IOTupleInternalOutputModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleModule/IOTupleModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/IOTupleMuxClock.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleMuxInputArrayOutputModule/IOTupleMuxInputArrayOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleMuxInputOutputModule/IOTupleMuxInputOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleMuxStateArrayOutputModule/IOTupleMuxStateArrayOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleMuxStateOutputModule/IOTupleMuxStateOutputModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/IOTupleSameClock.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateArrayInputOutputModule/IOTupleStateArrayInputOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateArrayLoopInputOutputModule/IOTupleStateArrayLoopInputOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL1ComponentsOutputModule/IOTupleStateInputL1ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL2ComponentsOutputModule/IOTupleStateInputL2ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL3ComponentsOutputModule/IOTupleStateInputL3ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL4ComponentsOutputModule/IOTupleStateInputL4ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL5ComponentsOutputModule/IOTupleStateInputL5ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL6ComponentsOutputModule/IOTupleStateInputL6ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL7ComponentsOutputModule/IOTupleStateInputL7ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL8ComponentsOutputModule/IOTupleStateInputL8ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputL9ComponentsOutputModule/IOTupleStateInputL9ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInputOutputModule/IOTupleStateInputOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL1ComponentsOutputModule/IOTupleStateInternalL1ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL2ComponentsOutputModule/IOTupleStateInternalL2ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL3ComponentsOutputModule/IOTupleStateInternalL3ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL4ComponentsOutputModule/IOTupleStateInternalL4ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL5ComponentsOutputModule/IOTupleStateInternalL5ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL6ComponentsOutputModule/IOTupleStateInternalL6ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL7ComponentsOutputModule/IOTupleStateInternalL7ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL8ComponentsOutputModule/IOTupleStateInternalL8ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalL9ComponentsOutputModule/IOTupleStateInternalL9ComponentsOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/IOTupleStateInternalOutputModule/IOTupleStateInternalOutputModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/LiteralsModule/LiteralsModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/LiteralsModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/LogicRAMIndexingModule/LogicRAMIndexingModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/LogicRAMIndexingModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/LogicRAMModule/LogicRAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/LogicRAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/LoopModule/LoopModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/LoopModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/ModuleSignalsMuxModule/ModuleSignalsMuxModule_TopLevel_AndGate.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/ModuleSignalsMuxModule/ModuleSignalsMuxModule_TopLevel_OrGate.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/ModuleSignalsMuxModule/ModuleSignalsMuxModule_TopLevel_XorGate.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/ModuleSignalsMuxModule/ModuleSignalsMuxModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ModuleSignalsMuxModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/NativeGetterModule/NativeGetterModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/NativeGetterModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/Nested_SDP_RF_RAMModule/Nested_SDP_RF_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/Nested_SDP_RF_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/Nested_SDP_WF_WSTRB_RAMModule/Nested_SDP_WF_WSTRB_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/Nested_SDP_WF_WSTRB_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/NestedLogicRAMIndexingModule/NestedLogicRAMIndexingModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/NestedLogicRAMIndexingModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/NotGateModule/NotGateModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/NotGateModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/NoWE_SP_WF_RAMModule/NoWE_SP_WF_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/NoWE_SP_WF_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/OrGateModule/OrGateModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/OrGateModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel_AutoOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel_GetOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel_L1Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel_L2Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel_L3Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel_NoOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideInputsComposition/OverrideInputsComposition_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/OverrideInputsComposition.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel_AutoOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel_GetOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel_L1Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel_L2Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel_L3Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel_NoOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverrideScheduleComposition/OverrideScheduleComposition_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/OverrideScheduleComposition.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel_AutoOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel_GetOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel_L1Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel_L2Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel_L3Override.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel_NoOverride.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/OverridesComposition/OverridesComposition_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/OverridesComposition.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ram_test.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_encoder.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors0.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors1.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors2.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors3.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors4.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors5.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel_rangeDetectors6.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/RangeDetectorArrayModule4/RangeDetectorArrayModule4_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/RangeDetectorArrayModule4.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/ReceiverModule/ReceiverModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ReceiverModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SDP_RF_RAMModule/SDP_RF_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SDP_RF_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SDP_RF_WSTRB_RAMModule/SDP_RF_WSTRB_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SDP_RF_WSTRB_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SDP_WF_RAMModule/SDP_WF_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SDP_WF_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SDP_WF_WSTRB_RAMModule/SDP_WF_WSTRB_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SDP_WF_WSTRB_RAMModule.vwf
set_global_assignment -name VHDL_FILE aggregate.vhd
set_global_assignment -name VHDL_FILE fir_iq_sym_decimator_ram.vhd
set_global_assignment -name VHDL_FILE Quokka.vhdl
set_global_assignment -name VHDL_FILE ram_test.vhd
set_global_assignment -name VHDL_FILE VHDL/generated/ShifterModule/ShifterModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ShifterModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SignalsMuxModule/SignalsMuxModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SignalsMuxModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SignedCastModule/SignedCastModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SignedCastModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SP_RF_RAMModule/SP_RF_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SP_RF_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SP_RF_WSTRB_RAMModule/SP_RF_WSTRB_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SP_RF_WSTRB_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SP_WF_RAMModule/SP_WF_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SP_WF_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/SP_WF_WSTRB_RAMModule/SP_WF_WSTRB_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SP_WF_WSTRB_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StageArraysPipelineModule/StageArraysPipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StageArraysPipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StagePeekPipelineModule/StagePeekPipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StagePeekPipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StageStatePipelineModule/StageStatePipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StageStatePipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StallControlPipelineModule/StallControlPipelineModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/StallControlTestPipelineModule/StallControlTestPipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StallControlTestPipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StructCompositionParentModule/StructCompositionParentModule_TopLevel_child.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/StructCompositionParentModule/StructCompositionParentModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StructCompositionParentModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StructMuxModule/StructMuxModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StructMuxModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StructsCombinationalIteratorModule/StructsCombinationalIteratorModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StructsCombinationalIteratorModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StructsCombinationalModule/StructsCombinationalModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StructsCombinationalModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StructsMemoryModule/StructsMemoryModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/StructsMemoryModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/StructsNestedIOModule/StructsNestedIOModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/SynchronousROMModule/SynchronousROMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/SynchronousROMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/TDP_RAMModule/TDP_RAMModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/TDP_RAMModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/TransactionDetectorModule/TransactionDetectorModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/TransactionDetectorModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/TransmitterModule/TransmitterModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/TransmitterModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/TuplesModule/TuplesModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/TuplesModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/TypedPipelineModule/TypedPipelineModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/TypedPipelineModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/UnsignedCastModule/UnsignedCastModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/UnsignedCastModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/UnusedSignalsModule/UnusedSignalsModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAAlienArtModule/VGAAlienArtModule_TopLevel_VGAAlienArtModule_offsetTimer.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAAlienArtModule/VGAAlienArtModule_TopLevel_VGAAlienArtModule_patternTimer.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAAlienArtModule/VGAAlienArtModule_TopLevel_VGAAlienArtModule_vgaController_VGAController_hSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAAlienArtModule/VGAAlienArtModule_TopLevel_VGAAlienArtModule_vgaController_VGAController_vSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAAlienArtModule/VGAAlienArtModule_TopLevel_VGAAlienArtModule_vgaController.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAAlienArtModule/VGAAlienArtModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAController/VGAController_TopLevel_VGAController_hSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAController/VGAController_TopLevel_VGAController_vSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAController/VGAController_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAModule/VGAModule_TopLevel_VGAModule_hSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAModule/VGAModule_TopLevel_VGAModule_vSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAModule/VGAModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAStaticQRModule/VGAStaticQRModule_TopLevel_VGAStaticQRModule_vgaController_VGAController_hSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAStaticQRModule/VGAStaticQRModule_TopLevel_VGAStaticQRModule_vgaController_VGAController_vSync.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAStaticQRModule/VGAStaticQRModule_TopLevel_VGAStaticQRModule_vgaController.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/VGAStaticQRModule/VGAStaticQRModule_TopLevel.vhdl
set_global_assignment -name VHDL_FILE VHDL/generated/XorGateModule/XorGateModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/XorGateModule.vwf
set_global_assignment -name VHDL_FILE VHDL/generated/YandexTestModule/YandexTestModule_TopLevel.vhdl
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/YandexTestModule.vwf
