<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-2000HC -t TQFP100 -s 4 -oc Commercial
     FPGA_DSP_Impl1.ngd -o FPGA_DSP_Impl1_map.ncd -pr FPGA_DSP_Impl1.prf -mp
     FPGA_DSP_Impl1.mrp -lpf C:/Users/Administrator/Desktop/lattice_item/lattice
     _item_v6/Impl1/FPGA_DSP_Impl1.lpf -lpf
     C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/FPGA_DSP.lpf -c
     0 -gui -msgset
     C:/Users/Administrator/Desktop/lattice_item/lattice_item_v6/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-2000HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  01/07/20  16:05:27


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    394 out of  2352 (17%)
      PFU registers:          394 out of  2112 (19%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       304 out of  1056 (29%)
      SLICEs as Logic/ROM:    304 out of  1056 (29%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         62 out of  1056 (6%)
   Number of LUT4s:        607 out of  2112 (29%)
      Number used as logic LUTs:        483
      Number used as distributed RAM:     0
      Number used as ripple logic:      124
      Number used as shift registers:     0
   Number of PIO sites used: 55 + 4(JTAG) out of 80 (74%)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_in_c: 221 loads, 221 rising, 0 falling (Driver: PIO clk_in )

   Number of Clock Enables:  25
     Net rx_485_begin: 2 loads, 2 LSLICEs
     Net clk_in_c_enable_54: 5 loads, 5 LSLICEs
     Net OUT_PULSE_CHECK/clk_in_c_enable_17: 2 loads, 2 LSLICEs
     Net OUT_PULSE_CHECK/clk_in_c_enable_43: 4 loads, 4 LSLICEs
     Net DSP_COM/clk_in_c_enable_125: 28 loads, 28 LSLICEs
     Net DSP_COM/clk_in_c_enable_87: 8 loads, 8 LSLICEs
     Net DSP_COM/out_IO_signal_7__N_132: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_264: 25 loads, 25 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_272: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_70: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_67: 8 loads, 8 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_255: 26 loads, 26 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_275: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_263: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_124: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/r_begin_N_833: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_193: 15 loads, 15 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_205: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_201: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_262: 4 loads, 4 LSLICEs
     Net SMG_SCAN/clk_in_c_enable_266: 7 loads, 7 LSLICEs
     Net SMG_SCAN/clk_div: 2 loads, 2 LSLICEs
     Net KEY_CHECK/clk_in_c_enable_121: 2 loads, 2 LSLICEs
     Net KEY_CHECK/cnt_19__N_367: 4 loads, 4 LSLICEs
   Number of LSRs:  13
     Net rx_485_begin: 6 loads, 6 LSLICEs
     Net DSP_COM/n7105: 15 loads, 15 LSLICEs
     Net tr_dir_N_829: 1 loads, 1 LSLICEs
     Net SMART_ABS/RS485_COM_M/n1179: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/time_interval_reg_13__N_788: 8 loads, 8 LSLICEs
     Net SMART_ABS/RS485_COM_M/n1174: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/n3067: 4 loads, 4 LSLICEs
     Net SMART_ABS/RS485_COM_M/com_error_7: 26 loads, 26 LSLICEs
     Net SMART_ABS/RS485_COM_M/n3076: 3 loads, 3 LSLICEs
     Net SMART_ABS/RS485_COM_M/n3568: 3 loads, 3 LSLICEs
     Net SMG_SCAN/cnt_19__N_299: 11 loads, 11 LSLICEs
     Net SMG_SCAN/n3074: 2 loads, 2 LSLICEs
     Net KEY_CHECK/cnt_19__N_367: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net BUS_A_c_0: 66 loads
     Net SMART_ABS/RS485_COM_M/n319: 56 loads
     Net BUS_A_c_2: 43 loads
     Net BUS_A_c_1: 33 loads
     Net BUS_A_c_3: 31 loads
     Net DSP_COM/clk_in_c_enable_125: 28 loads
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_255: 26 loads
     Net SMART_ABS/RS485_COM_M/com_error_7: 26 loads
     Net SMART_ABS/RS485_COM_M/clk_in_c_enable_264: 25 loads
     Net SMG_SCAN/cnt_main_0: 25 loads








   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| BUS_D[5]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[6]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[7]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[4]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[3]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[2]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[1]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_D[0]            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DEBUG_LED           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[12]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[11]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[10]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[9]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[8]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[7]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[6]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[5]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[4]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[3]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[2]          | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| SMG_LED[1]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SMG_LED[0]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DO1                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DO2                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DO3                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DO4                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| UART_TX             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| TR_DIR              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A_PHASE             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| B_PHASE             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Z_PHASE             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst_n_in            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_WE              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_CS              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_A[4]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_A[3]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_A[2]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_A[1]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| BUS_A[0]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ENC_U               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ENC_V               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| UVW                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ABZ                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DI1                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DI2                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DI3                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DI4                 | INPUT     | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| K_MODE              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| K_UP                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| K_DOWN              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| K_SET               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| TMR_CLK             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| TMR_DIR             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| UART_RX             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i6518 undriven or does not drive anything - clipped.
Signal SMART_ABS/RS485_COM_M/n1176 was merged into signal rx_485_begin
Signal SMART_ABS/RS485_COM_M/n7381 was merged into signal
     SMART_ABS/RS485_COM_M/time_interval_reg_13
Signal n1847 was merged into signal DSP_COM/output_en
Signal VCC_net undriven or does not drive anything - clipped.
Signal KEY_CHECK/cnt_490_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal KEY_CHECK/cnt_490_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal KEY_CHECK/cnt_490_add_4_21/S1 undriven or does not drive anything -
     clipped.
Signal KEY_CHECK/cnt_490_add_4_21/CO undriven or does not drive anything -
     clipped.
Signal SMG_SCAN/cnt_488_add_4_21/S1 undriven or does not drive anything -
     clipped.
Signal SMG_SCAN/cnt_488_add_4_21/CO undriven or does not drive anything -
     clipped.
Signal SMG_SCAN/cnt_488_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal SMG_SCAN/cnt_488_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_7/S1 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_7/S0 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/add_94_1/S0 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/add_94_1/CI undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/add_112_1/S0 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/add_112_1/CI undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/add_94_15/S1 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/add_94_15/CO undriven or does not drive anything -

     clipped.
Signal SMART_ABS/RS485_COM_M/add_112_9/CO undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_0/S1 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_0/S0 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_0/CI undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/r_bit_cnt_493_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal SMART_ABS/RS485_COM_M/r_bit_cnt_493_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal SMART_ABS/RS485_COM_M/r_bit_cnt_493_add_4_7/CO undriven or does not drive
     anything - clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_8/S0 undriven or does not drive anything -
     clipped.
Signal SMART_ABS/RS485_COM_M/equal_74_8/CO undriven or does not drive anything -
     clipped.
Signal DSP_COM/cnt_487_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal DSP_COM/cnt_487_add_4_1/CI undriven or does not drive anything - clipped.
     
Signal DSP_COM/cnt_487_add_4_29/S1 undriven or does not drive anything -
     clipped.
Signal DSP_COM/cnt_487_add_4_29/CO undriven or does not drive anything -
     clipped.
Signal OUT_PULSE_CHECK/add_332_1/S1 undriven or does not drive anything -
     clipped.
Signal OUT_PULSE_CHECK/add_332_1/S0 undriven or does not drive anything -
     clipped.
Signal OUT_PULSE_CHECK/add_332_1/CI undriven or does not drive anything -
     clipped.
Signal OUT_PULSE_CHECK/add_332_9/CO undriven or does not drive anything -
     clipped.
Block SMART_ABS/RS485_COM_M/i208_1_lut was optimized away.
Block SMART_ABS/RS485_COM_M/i3_4_lut_else_4_lut was optimized away.
Block DSP_COM/i1360_1_lut was optimized away.

     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_in_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property

-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_in_c' via the GSR component.

     Type and number of components of the type: 
   Register = 8 

     Type and instance name of component: 
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i0
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i1
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i2
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i3
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i4
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i5
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i6
   Register : SMART_ABS/RS485_COM_M/u_crc/crc_out_i0_i7

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_in_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 175 

     Type and instance name of component: 
   Register : DSP_COM/cnt_487__i1
   Register : DSP_COM/cnt_487__i2
   Register : DSP_COM/cnt_487__i3
   Register : DSP_COM/cnt_487__i4
   Register : DSP_COM/cnt_487__i5
   Register : DSP_COM/cnt_487__i6
   Register : DSP_COM/cnt_487__i7
   Register : DSP_COM/cnt_487__i8
   Register : DSP_COM/cnt_487__i9
   Register : DSP_COM/cnt_487__i10
   Register : DSP_COM/cnt_487__i11
   Register : DSP_COM/cnt_487__i12
   Register : DSP_COM/cnt_487__i13
   Register : DSP_COM/cnt_487__i14
   Register : DSP_COM/cnt_487__i15
   Register : DSP_COM/cnt_487__i16
   Register : DSP_COM/cnt_487__i17
   Register : DSP_COM/cnt_487__i18
   Register : DSP_COM/cnt_487__i19
   Register : DSP_COM/cnt_487__i20
   Register : DSP_COM/cnt_487__i21
   Register : DSP_COM/cnt_487__i22
   Register : DSP_COM/cnt_487__i23
   Register : DSP_COM/cnt_487__i24
   Register : DSP_COM/cnt_487__i25
   Register : DSP_COM/cnt_487__i26

   Register : DSP_COM/cnt_487__i27
   Register : DSP_COM/cnt_487__i0
   Register : SMART_ABS/RS485_COM_M/i__i0
   Register : SMART_ABS/RS485_COM_M/time_interval__i0
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i0
   Register : SMART_ABS/RS485_COM_M/error_test__i0
   Register : SMART_ABS/RS485_COM_M/rx_data_i0
   Register : SMART_ABS/RS485_COM_M/rbaud_reg_492__i1
   Register : SMART_ABS/RS485_COM_M/error_test__i8
   Register : SMART_ABS/RS485_COM_M/error_test__i7
   Register : SMART_ABS/RS485_COM_M/error_test__i6
   Register : SMART_ABS/RS485_COM_M/error_test__i5
   Register : SMART_ABS/RS485_COM_M/error_test__i4
   Register : SMART_ABS/RS485_COM_M/error_test__i3
   Register : SMART_ABS/RS485_COM_M/error_test__i2
   Register : SMART_ABS/RS485_COM_M/error_test__i1
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i13
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i12
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i11
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i10
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i9
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i8
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i7
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i6
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i5
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i4
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i3
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i2
   Register : SMART_ABS/RS485_COM_M/time_interval_reg__i1
   Register : SMART_ABS/RS485_COM_M/time_interval__i7
   Register : SMART_ABS/RS485_COM_M/time_interval__i6
   Register : SMART_ABS/RS485_COM_M/time_interval__i5
   Register : SMART_ABS/RS485_COM_M/time_interval__i4
   Register : SMART_ABS/RS485_COM_M/time_interval__i3
   Register : SMART_ABS/RS485_COM_M/time_interval__i2
   Register : SMART_ABS/RS485_COM_M/time_interval__i1
   Register : SMART_ABS/RS485_COM_M/i__i3
   Register : SMART_ABS/RS485_COM_M/i__i2
   Register : SMART_ABS/RS485_COM_M/i__i1
   Register : SMART_ABS/RS485_COM_M/rx_485_begin_124
   Register : SMART_ABS/RS485_COM_M/r_begin_132
   Register : SMART_ABS/RS485_COM_M/rx_data_i1
   Register : SMART_ABS/RS485_COM_M/tbaud_reg_i0_i1
   Register : SMART_ABS/RS485_COM_M/tbaud_reg_i0_i2
   Register : SMART_ABS/RS485_COM_M/tbaud_reg_i0_i3
   Register : SMART_ABS/RS485_COM_M/tbaud_reg_i0_i4
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i0
   Register : SMART_ABS/RS485_COM_M/rbaud_reg_492__i0
   Register : SMART_ABS/RS485_COM_M/rx_data_i2
   Register : SMART_ABS/RS485_COM_M/rx_data_i3
   Register : SMART_ABS/RS485_COM_M/rx_data_i4
   Register : SMART_ABS/RS485_COM_M/rx_data_i5
   Register : SMART_ABS/RS485_COM_M/rx_data_i6
   Register : SMART_ABS/RS485_COM_M/rx_data_i7
   Register : SMART_ABS/RS485_COM_M/rx_data_i8
   Register : SMART_ABS/RS485_COM_M/rx_data_i9

   Register : SMART_ABS/RS485_COM_M/rx_data_i10
   Register : SMART_ABS/RS485_COM_M/rx_data_i11
   Register : SMART_ABS/RS485_COM_M/rx_data_i12
   Register : SMART_ABS/RS485_COM_M/rx_data_i13
   Register : SMART_ABS/RS485_COM_M/rx_data_i14
   Register : SMART_ABS/RS485_COM_M/rx_data_i15
   Register : SMART_ABS/RS485_COM_M/rx_data_i16
   Register : SMART_ABS/RS485_COM_M/rx_data_i17
   Register : SMART_ABS/RS485_COM_M/rx_data_i18
   Register : SMART_ABS/RS485_COM_M/rx_data_i19
   Register : SMART_ABS/RS485_COM_M/rx_data_i20
   Register : SMART_ABS/RS485_COM_M/rx_data_i21
   Register : SMART_ABS/RS485_COM_M/rx_data_i22
   Register : SMART_ABS/RS485_COM_M/rx_data_i23
   Register : SMART_ABS/RS485_COM_M/rx_data_i32
   Register : SMART_ABS/RS485_COM_M/rx_data_i33
   Register : SMART_ABS/RS485_COM_M/rx_data_i34
   Register : SMART_ABS/RS485_COM_M/rx_data_i35
   Register : SMART_ABS/RS485_COM_M/rx_data_i36
   Register : SMART_ABS/RS485_COM_M/rx_data_i37
   Register : SMART_ABS/RS485_COM_M/rx_data_i38
   Register : SMART_ABS/RS485_COM_M/rx_data_i39
   Register : SMART_ABS/RS485_COM_M/rx_data_i40
   Register : SMART_ABS/RS485_COM_M/rx_data_i41
   Register : SMART_ABS/RS485_COM_M/rx_data_i42
   Register : SMART_ABS/RS485_COM_M/rx_data_i43
   Register : SMART_ABS/RS485_COM_M/rx_data_i44
   Register : SMART_ABS/RS485_COM_M/rx_data_i45
   Register : SMART_ABS/RS485_COM_M/rx_data_i46
   Register : SMART_ABS/RS485_COM_M/rx_data_i47
   Register : SMART_ABS/RS485_COM_M/rx_data_i48
   Register : SMART_ABS/RS485_COM_M/rx_data_i49
   Register : SMART_ABS/RS485_COM_M/rx_data_i50
   Register : SMART_ABS/RS485_COM_M/rx_data_i51
   Register : SMART_ABS/RS485_COM_M/rx_data_i52
   Register : SMART_ABS/RS485_COM_M/rx_data_i53
   Register : SMART_ABS/RS485_COM_M/rx_data_i54
   Register : SMART_ABS/RS485_COM_M/rx_data_i55
   Register : SMART_ABS/RS485_COM_M/rx_data_i56
   Register : SMART_ABS/RS485_COM_M/rx_data_i60
   Register : SMART_ABS/RS485_COM_M/tbaud_reg_i0_i0
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i6
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i5
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i4
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i3
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i2
   Register : SMART_ABS/RS485_COM_M/r_bit_cnt_493__i1
   Register : SMART_ABS/RS485_COM_M/rbaud_reg_492__i4
   Register : SMART_ABS/RS485_COM_M/rbaud_reg_492__i3
   Register : SMART_ABS/RS485_COM_M/rbaud_reg_492__i2
   Register : SMG_SCAN/cnt_488__i0
   Register : SMG_SCAN/cnt_main_489__i2
   Register : SMG_SCAN/cnt_main_489__i1
   Register : SMG_SCAN/cnt_488__i1
   Register : SMG_SCAN/cnt_488__i2
   Register : SMG_SCAN/cnt_488__i3

   Register : SMG_SCAN/cnt_488__i4
   Register : SMG_SCAN/cnt_488__i5
   Register : SMG_SCAN/cnt_488__i6
   Register : SMG_SCAN/cnt_488__i7
   Register : SMG_SCAN/cnt_488__i8
   Register : SMG_SCAN/cnt_488__i9
   Register : SMG_SCAN/cnt_488__i10
   Register : SMG_SCAN/cnt_488__i11
   Register : SMG_SCAN/cnt_488__i12
   Register : SMG_SCAN/cnt_488__i13
   Register : SMG_SCAN/cnt_488__i14
   Register : SMG_SCAN/cnt_488__i15
   Register : SMG_SCAN/cnt_488__i16
   Register : SMG_SCAN/cnt_488__i17
   Register : SMG_SCAN/cnt_488__i18
   Register : SMG_SCAN/cnt_488__i19
   Register : SMG_SCAN/cnt_main_489__i0
   Register : KEY_CHECK/cnt_490__i0
   Register : KEY_CHECK/cnt_490__i1
   Register : KEY_CHECK/cnt_490__i2
   Register : KEY_CHECK/cnt_490__i3
   Register : KEY_CHECK/cnt_490__i4
   Register : KEY_CHECK/cnt_490__i5
   Register : KEY_CHECK/cnt_490__i6
   Register : KEY_CHECK/cnt_490__i7
   Register : KEY_CHECK/cnt_490__i8
   Register : KEY_CHECK/cnt_490__i9
   Register : KEY_CHECK/cnt_490__i10
   Register : KEY_CHECK/cnt_490__i11
   Register : KEY_CHECK/cnt_490__i12
   Register : KEY_CHECK/cnt_490__i13
   Register : KEY_CHECK/cnt_490__i14
   Register : KEY_CHECK/cnt_490__i15
   Register : KEY_CHECK/cnt_490__i16
   Register : KEY_CHECK/cnt_490__i17
   Register : KEY_CHECK/cnt_490__i18
   Register : KEY_CHECK/cnt_490__i19



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 45 MB
        














Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
