// Seed: 223699718
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output wire id_8,
    output tri id_9
);
  if (1)
    id_11 :
    assert property (@(posedge id_4) 1)
    else;
  id_12.id_13(
      1, -1, id_0, -1
  );
  assign module_1.id_5 = 0;
  wire id_14;
endmodule
module module_1 #(
    parameter id_6 = 32'd2
) (
    output tri   id_0
    , id_11,
    input  tri0  id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  uwire id_4,
    output tri   id_5,
    output wire  _id_6,
    input  wor   id_7,
    output wand  id_8,
    input  tri0  id_9
);
  logic [id_6 : -1] id_12;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_0,
      id_9,
      id_7,
      id_1,
      id_1,
      id_9,
      id_2,
      id_5
  );
  wire [1 'd0 : 1] id_13;
  id_14 :
  assert property (@(posedge id_7 or id_7) id_11)
  else;
  wire id_15;
endmodule
