// Seed: 1621605214
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    input wor id_3,
    output supply0 id_4,
    output uwire id_5,
    input supply0 id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10
    , id_28,
    input wire id_11
    , id_29,
    input wand id_12,
    input supply0 id_13,
    output wand id_14,
    output tri0 id_15,
    input uwire id_16,
    output supply1 id_17,
    input tri id_18
    , id_30,
    output supply1 id_19,
    input uwire id_20,
    input wand id_21,
    input tri0 id_22,
    input tri0 id_23,
    input supply0 id_24,
    output wor id_25,
    input tri0 id_26
);
  assign id_30 = 1'd0;
  assign id_4  = id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3
    , id_10,
    output tri1 id_4,
    input wire id_5,
    output wire id_6,
    output tri id_7,
    output logic id_8
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_4,
      id_0,
      id_1,
      id_4,
      id_7,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_4,
      id_3,
      id_5,
      id_3,
      id_5,
      id_6,
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_3,
      id_5
  );
  assign modCall_1.id_17 = 0;
  initial begin : LABEL_0
    id_8 <= 1 == 1;
  end
  wire id_11;
  assign id_7 = 1;
  wire id_12;
endmodule
