Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 608928ec5efa421ba410f612b13597d2 --debug typical --relax -L work -L secureip --snapshot IGCD_sim_behav work.IGCD_sim -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.FSM_new [fsm_new_default]
Compiling architecture behavior of entity work.igcd_sim
Built simulation snapshot IGCD_sim_behav
