# Generated from SystemVerilog.g4 by ANTLR 4.8
from antlr4 import *
if __name__ is not None and "." in __name__:
    from .SystemVerilogParser import SystemVerilogParser
else:
    from SystemVerilogParser import SystemVerilogParser

# This class defines a complete listener for a parse tree produced by SystemVerilogParser.
class SystemVerilogListener(ParseTreeListener):

    # Enter a parse tree produced by SystemVerilogParser#source.
    def enterSource(self, ctx:SystemVerilogParser.SourceContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#source.
    def exitSource(self, ctx:SystemVerilogParser.SourceContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#declaration.
    def enterDeclaration(self, ctx:SystemVerilogParser.DeclarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#declaration.
    def exitDeclaration(self, ctx:SystemVerilogParser.DeclarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#module_declaration.
    def enterModule_declaration(self, ctx:SystemVerilogParser.Module_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#module_declaration.
    def exitModule_declaration(self, ctx:SystemVerilogParser.Module_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#interface_declaration.
    def enterInterface_declaration(self, ctx:SystemVerilogParser.Interface_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#interface_declaration.
    def exitInterface_declaration(self, ctx:SystemVerilogParser.Interface_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#program_declaration.
    def enterProgram_declaration(self, ctx:SystemVerilogParser.Program_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#program_declaration.
    def exitProgram_declaration(self, ctx:SystemVerilogParser.Program_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#package_declaration.
    def enterPackage_declaration(self, ctx:SystemVerilogParser.Package_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#package_declaration.
    def exitPackage_declaration(self, ctx:SystemVerilogParser.Package_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#config_declaration.
    def enterConfig_declaration(self, ctx:SystemVerilogParser.Config_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#config_declaration.
    def exitConfig_declaration(self, ctx:SystemVerilogParser.Config_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#package_item.
    def enterPackage_item(self, ctx:SystemVerilogParser.Package_itemContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#package_item.
    def exitPackage_item(self, ctx:SystemVerilogParser.Package_itemContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#task_declaration.
    def enterTask_declaration(self, ctx:SystemVerilogParser.Task_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#task_declaration.
    def exitTask_declaration(self, ctx:SystemVerilogParser.Task_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#function_declaration.
    def enterFunction_declaration(self, ctx:SystemVerilogParser.Function_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#function_declaration.
    def exitFunction_declaration(self, ctx:SystemVerilogParser.Function_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#class_declaration.
    def enterClass_declaration(self, ctx:SystemVerilogParser.Class_declarationContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#class_declaration.
    def exitClass_declaration(self, ctx:SystemVerilogParser.Class_declarationContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#parameter_port_list.
    def enterParameter_port_list(self, ctx:SystemVerilogParser.Parameter_port_listContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#parameter_port_list.
    def exitParameter_port_list(self, ctx:SystemVerilogParser.Parameter_port_listContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#port_list.
    def enterPort_list(self, ctx:SystemVerilogParser.Port_listContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#port_list.
    def exitPort_list(self, ctx:SystemVerilogParser.Port_listContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#return_val.
    def enterReturn_val(self, ctx:SystemVerilogParser.Return_valContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#return_val.
    def exitReturn_val(self, ctx:SystemVerilogParser.Return_valContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#label.
    def enterLabel(self, ctx:SystemVerilogParser.LabelContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#label.
    def exitLabel(self, ctx:SystemVerilogParser.LabelContext):
        pass


    # Enter a parse tree produced by SystemVerilogParser#identifier.
    def enterIdentifier(self, ctx:SystemVerilogParser.IdentifierContext):
        pass

    # Exit a parse tree produced by SystemVerilogParser#identifier.
    def exitIdentifier(self, ctx:SystemVerilogParser.IdentifierContext):
        pass



del SystemVerilogParser